<result>
<query id="459755">:facetid:stream:streams\"/\"conf\"/\"hpca</query>
<status code="200">OK</status>
<time unit="msecs">175.21</time>
<completions total="1" computed="1" sent="1">
<c sc="1234" dc="1234" oc="1234" id="18651865">:facetid:stream:streams/conf/hpca</c>
</completions>
<hits total="1234" computed="1000" sent="1000" first="0">
<hit score="1" id="152172">
<info><authors><author pid="96/1994-1">Lei Jiang 0001</author><author pid="137/9186">Farzaneh Zokaee</author></authors><title>EXMA - A Genomics Accelerator for Exact-Matching.</title><venue>HPCA</venue><pages>399-411</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/0001Z21</key><doi>10.1109/HPCA51647.2021.00041</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00041</ee><url>https://dblp.org/rec/conf/hpca/0001Z21</url></info>
<url>URL#152172</url>
</hit>
<hit score="1" id="152173">
<info><authors><author pid="73/9517-2">Chun-Yi Liu 0002</author><author pid="258/8310">Yunju Lee</author><author pid="87/316">Wonil Choi</author><author pid="115/6279">Myoungsoo Jung</author><author pid="k/MahmutTKandemir">Mahmut Taylan Kandemir</author><author pid="d/ChitaRDas">Chita R. Das</author></authors><title>GSSA - A Resource Allocation Scheme Customized for 3D NAND SSDs.</title><venue>HPCA</venue><pages>426-439</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/0002LCJKD21</key><doi>10.1109/HPCA51647.2021.00043</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00043</ee><url>https://dblp.org/rec/conf/hpca/0002LCJKD21</url></info>
<url>URL#152173</url>
</hit>
<hit score="1" id="152174">
<info><authors><author pid="214/9819-2">Hanrui Wang 0002</author><author pid="213/8176">Zhekai Zhang</author><author pid="80/806-3">Song Han 0003</author></authors><title>SpAtten - Efficient Sparse Attention Architecture with Cascade Token and Head Pruning.</title><venue>HPCA</venue><pages>97-110</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/0002Z021</key><doi>10.1109/HPCA51647.2021.00018</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00018</ee><url>https://dblp.org/rec/conf/hpca/0002Z021</url></info>
<url>URL#152174</url>
</hit>
<hit score="1" id="152175">
<info><authors><author pid="31/6916-5">Hao Zheng 0005</author><author pid="181/2613-30">Ke Wang 0030</author><author pid="17/5827">Ahmed Louri</author></authors><title>Adapt-NoC - A Flexible Network-on-Chip Design for Heterogeneous Manycore Architectures.</title><venue>HPCA</venue><pages>723-735</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/00050L21</key><doi>10.1109/HPCA51647.2021.00066</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00066</ee><url>https://dblp.org/rec/conf/hpca/00050L21</url></info>
<url>URL#152175</url>
</hit>
<hit score="1" id="152176">
<info><authors><author pid="50/671-27">Yu Zhang 0027</author><author pid="56/4402">Xiaofei Liao</author><author pid="98/4156">Hai Jin 0001</author><author pid="36/5655">Ligang He</author><author pid="h/BingshengHe">Bingsheng He</author><author pid="43/849">Haikun Liu</author><author pid="70/3413-2">Lin Gu 0002</author></authors><title>DepGraph - A Dependency-Driven Accelerator for Efficient Iterative Graph Processing.</title><venue>HPCA</venue><pages>371-384</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/0027L0HHL021</key><doi>10.1109/HPCA51647.2021.00039</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00039</ee><url>https://dblp.org/rec/conf/hpca/0027L0HHL021</url></info>
<url>URL#152176</url>
</hit>
<hit score="1" id="152177">
<info><authors><author pid="123/9691">Bilge Acun</author><author pid="65/3433">Matthew Murphy</author><author pid="07/1021-20">Xiaodong Wang 0020</author><author pid="278/2712">Jade Nie</author><author pid="26/9655">Carole-Jean Wu</author><author pid="77/1117">Kim M. Hazelwood</author></authors><title>Understanding Training Efficiency of Deep Learning Recommendation Models at Scale.</title><venue>HPCA</venue><pages>802-814</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/AcunMWNWH21</key><doi>10.1109/HPCA51647.2021.00072</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00072</ee><url>https://dblp.org/rec/conf/hpca/AcunMWNWH21</url></info>
<url>URL#152177</url>
</hit>
<hit score="1" id="152178">
<info><authors><author pid="228/3609">Richard Afoakwa</author><author pid="228/3800">Yiqiao Zhang</author><author pid="223/7813">Uday Kumar Reddy Vengalam</author><author pid="83/5829">Zeljko Ignjatovic</author><author pid="87/6759">Michael Huang</author></authors><title>BRIM - Bistable Resistively-Coupled Ising Machine.</title><venue>HPCA</venue><pages>749-760</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/AfoakwaZVIH21</key><doi>10.1109/HPCA51647.2021.00068</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00068</ee><url>https://dblp.org/rec/conf/hpca/AfoakwaZVIH21</url></info>
<url>URL#152178</url>
</hit>
<hit score="1" id="152179">
<info><authors><author pid="290/9346">Jaeguk Ahn</author><author pid="290/8998">Cheolgyu Jin</author><author pid="50/5515">Jiho Kim</author><author pid="02/8105">Minsoo Rhu</author><author pid="67/5667">Yunsi Fei</author><author pid="k/DavidRKaeli">David R. Kaeli</author><author pid="39/6945">John Kim</author></authors><title>Trident - A Hybrid Correlation-Collision GPU Cache Timing Attack for AES Key Recovery.</title><venue>HPCA</venue><pages>332-344</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/AhnJKRFKK21</key><doi>10.1109/HPCA51647.2021.00036</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00036</ee><url>https://dblp.org/rec/conf/hpca/AhnJKRFKK21</url></info>
<url>URL#152179</url>
</hit>
<hit score="1" id="152180">
<info><authors><author pid="181/0549">Sam Ainsworth</author><author pid="228/5424">Lionel Zoubritzky</author><author pid="m/AlanMycroft">Alan Mycroft</author><author pid="62/1131">Timothy M. Jones 0001</author></authors><title>ParaDox - Eliminating Voltage Margins via Heterogeneous Fault Tolerance.</title><venue>HPCA</venue><pages>520-532</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/AinsworthZM021</key><doi>10.1109/HPCA51647.2021.00051</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00051</ee><url>https://dblp.org/rec/conf/hpca/AinsworthZM021</url></info>
<url>URL#152180</url>
</hit>
<hit score="1" id="152181">
<info><authors><author pid="249/3070">Mazen Al-Wadi</author><author pid="207/9495">Vamsee Reddy Kommareddy</author><author pid="64/1853">Clayton Hughes</author><author pid="44/6098">Simon David Hammond</author><author pid="147/0999">Amro Awad</author></authors><title>Stealth-Persist - Architectural Support for Persistent Applications in Hybrid Memory Systems.</title><venue>HPCA</venue><pages>139-152</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/Al-WadiKHHA21</key><doi>10.1109/HPCA51647.2021.00022</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00022</ee><url>https://dblp.org/rec/conf/hpca/Al-WadiKHHA21</url></info>
<url>URL#152181</url>
</hit>
<hit score="1" id="152182">
<info><authors><author pid="170/7688">Mohammad A. Alshboul</author><author pid="49/1578">Prakash Ramrakhyani</author><author pid="66/9854">William Wang</author><author pid="85/6323">James Tuck</author><author pid="11/2624">Yan Solihin</author></authors><title>BBB - Simplifying Persistent Programming using Battery-Backed Buffers.</title><venue>HPCA</venue><pages>111-124</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/AlshboulRWTS21</key><doi>10.1109/HPCA51647.2021.00019</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00019</ee><url>https://dblp.org/rec/conf/hpca/AlshboulRWTS21</url></info>
<url>URL#152182</url>
</hit>
<hit score="1" id="152183">
<info><authors><author pid="193/7332">Bahar Asgari</author><author pid="199/7171">Ramyad Hadidi</author><author pid="215/3492">Jiashen Cao</author><author pid="223/9591">Da Eun Shim</author><author pid="58/2235">Sung Kyu Lim</author><author pid="87/5743">Hyesoon Kim</author></authors><title>FAFNIR - Accelerating Sparse Gathering by Using Efficient Near-Memory Intelligent Reduction.</title><venue>HPCA</venue><pages>908-920</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/AsgariHCSLK21</key><doi>10.1109/HPCA51647.2021.00080</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00080</ee><url>https://dblp.org/rec/conf/hpca/AsgariHCSLK21</url></info>
<url>URL#152183</url>
</hit>
<hit score="1" id="152184">
<info><authors><author pid="195/6444">Vignesh Balaji</author><author pid="00/5672">Neal Clayton Crago</author><author pid="99/6904">Aamer Jaleel</author><author pid="18/6801">Brandon Lucia</author></authors><title>P-OPT - Practical Optimal Cache Replacement for Graph Analytics.</title><venue>HPCA</venue><pages>668-681</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/BalajiCJL21</key><doi>10.1109/HPCA51647.2021.00062</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00062</ee><url>https://dblp.org/rec/conf/hpca/BalajiCJL21</url></info>
<url>URL#152184</url>
</hit>
<hit score="1" id="152185">
<info><authors><author pid="241/4279">Erick Carvajal Barboza</author><author pid="81/8700">Sara Jacob</author><author pid="80/6049">Mahesh Ketkar</author><author pid="04/5731">Michael Kishinevsky</author><author pid="18/4038">Paul Gratz</author><author pid="20/5455">Jiang Hu</author></authors><title>Automatic Microprocessor Performance Bug Detection.</title><venue>HPCA</venue><pages>545-556</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/BarbozaJKKGH21</key><doi>10.1109/HPCA51647.2021.00053</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00053</ee><url>https://dblp.org/rec/conf/hpca/BarbozaJKKGH21</url></info>
<url>URL#152185</url>
</hit>
<hit score="1" id="152186">
<info><authors><author pid="220/0737">Helena Caminal</author><author pid="231/1148">Kailin Yang</author><author pid="195/4175">Srivatsa Srinivasa</author><author pid="223/9602">Akshay Krishna Ramanathan</author><author pid="207/1809">Khalid Al-Hawaj</author><author pid="16/4820">Tianshu Wu</author><author pid="v/NarayananVijaykrishnan">Vijaykrishnan Narayanan</author><author pid="20/4601">Christopher Batten</author><author pid="m/JFMartinez">Jos&#233; F. Mart&#237;nez</author></authors><title>CAPE - A Content-Addressable Processing Engine.</title><venue>HPCA</venue><pages>557-569</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/CaminalYSRAWNBM21</key><doi>10.1109/HPCA51647.2021.00054</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00054</ee><url>https://dblp.org/rec/conf/hpca/CaminalYSRAWNBM21</url></info>
<url>URL#152186</url>
</hit>
<hit score="1" id="152187">
<info><authors><author pid="255/1260">Dingyuan Cao</author><author pid="118/5481">Mingzhe Zhang</author><author pid="130/1384">Hang Lu</author><author pid="22/3129">Xiaochun Ye</author><author pid="35/2456">Dongrui Fan</author><author pid="258/6101">Yuezhi Che</author><author pid="159/0037">Rujia Wang</author></authors><title>Streamline Ring ORAM Accesses through Spatial and Temporal Optimization.</title><venue>HPCA</venue><pages>14-25</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/CaoZLYFCW21</key><doi>10.1109/HPCA51647.2021.00012</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00012</ee><url>https://dblp.org/rec/conf/hpca/CaoZLYFCW21</url></info>
<url>URL#152187</url>
</hit>
<hit score="1" id="152188">
<info><authors><author pid="203/4468">Sung-En Chang</author><author pid="194/5818">Yanyu Li</author><author pid="193/2457">Mengshu Sun</author><author pid="170/0577">Runbin Shi</author><author pid="95/4575">Hayden K. H. So</author><author pid="42/5189">Xuehai Qian</author><author pid="45/7737">Yanzhi Wang</author><author pid="94/7236">Xue Lin</author></authors><title>Mix and Match - A Novel FPGA-Centric Deep Neural Network Quantization Framework.</title><venue>HPCA</venue><pages>208-220</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChangLSSSQWL21</key><doi>10.1109/HPCA51647.2021.00027</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00027</ee><url>https://dblp.org/rec/conf/hpca/ChangLSSSQWL21</url></info>
<url>URL#152188</url>
</hit>
<hit score="1" id="152189">
<info><authors><author pid="34/3071">Mainak Chaudhuri</author></authors><title>Zero Directory Eviction Victim - Unbounded Coherence Directory and Core Cache Isolation.</title><venue>HPCA</venue><pages>277-290</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/Chaudhuri21</key><doi>10.1109/HPCA51647.2021.00032</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00032</ee><url>https://dblp.org/rec/conf/hpca/Chaudhuri21</url></info>
<url>URL#152189</url>
</hit>
<hit score="1" id="152190">
<info><authors><author pid="49/6002">Jian Chen</author><author pid="31/2484">Xiaowei Jiang</author><author pid="13/6769">Ying Zhang</author><author pid="290/8424">Liyin Liu</author><author pid="74/7625">Huifeng Xu</author><author pid="61/3234">Qiang Liu</author></authors><title>CARE - Coordinated Augmentation for Elastic Resilience on DRAM Errors in Data Centers.</title><venue>HPCA</venue><pages>533-544</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenJZLXL21</key><doi>10.1109/HPCA51647.2021.00052</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00052</ee><url>https://dblp.org/rec/conf/hpca/ChenJZLXL21</url></info>
<url>URL#152190</url>
</hit>
<hit score="1" id="152191">
<info><authors><author pid="248/8230">Yujeong Choi</author><author pid="201/5598">Yunseong Kim</author><author pid="02/8105">Minsoo Rhu</author></authors><title>Lazy Batching - An SLA-aware Batching System for Cloud Machine Learning Inference.</title><venue>HPCA</venue><pages>493-506</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChoiKR21</key><doi>10.1109/HPCA51647.2021.00049</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00049</ee><url>https://dblp.org/rec/conf/hpca/ChoiKR21</url></info>
<url>URL#152191</url>
</hit>
<hit score="1" id="152192">
<info><authors><author pid="175/1717">Per Ekemark</author><author pid="25/4120">Yuan Yao</author><author pid="82/3556">Alberto Ros</author><author pid="s/KonstantinosFSagonas">Konstantinos Sagonas</author><author pid="k/StefanosKaxiras">Stefanos Kaxiras</author></authors><title>TSOPER - Efficient Coherence-Based Strict Persistency.</title><venue>HPCA</venue><pages>125-138</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/EkemarkYRSK21</key><doi>10.1109/HPCA51647.2021.00021</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00021</ee><url>https://dblp.org/rec/conf/hpca/EkemarkYRSK21</url></info>
<url>URL#152192</url>
</hit>
<hit score="1" id="152193">
<info><authors><author pid="187/0873">Hossein Farrokhbakht</author><author pid="249/4465">Henry Kao</author><author pid="290/9156">Kamran Hasan</author><author pid="18/4038">Paul V. Gratz</author><author pid="50/2421">Tushar Krishna</author><author pid="157/2774">Joshua San Miguel</author><author pid="61/5482">Natalie D. Enright Jerger</author></authors><title>Pitstop - Enabling a Virtual Network Free Network-on-Chip.</title><venue>HPCA</venue><pages>682-695</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/FarrokhbakhtKHG21</key><doi>10.1109/HPCA51647.2021.00063</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00063</ee><url>https://dblp.org/rec/conf/hpca/FarrokhbakhtKHG21</url></info>
<url>URL#152193</url>
</hit>
<hit score="1" id="152194">
<info><authors><author pid="224/0189">Aneeqa Fatima</author><author pid="m/IgorLMarkov">Igor L. Markov</author></authors><title>Faster Schr&#246;dinger-style simulation of quantum circuits.</title><venue>HPCA</venue><pages>194-207</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/FatimaM21</key><doi>10.1109/HPCA51647.2021.00026</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00026</ee><url>https://dblp.org/rec/conf/hpca/FatimaM21</url></info>
<url>URL#152194</url>
</hit>
<hit score="1" id="152195">
<info><authors><author pid="217/0635">Ben Feinberg</author><author pid="198/1917">Ryan Wong</author><author pid="260/0126">T. Patrick Xiao</author><author pid="166/7012">Christopher H. Bennett</author><author pid="262/1195">Jacob N. Rohan</author><author pid="60/4811">Erik G. Boman</author><author pid="147/4876">Matthew J. Marinella</author><author pid="187/9763">Sapan Agarwal</author><author pid="i/EnginIpek">Engin Ipek</author></authors><title>An Analog Preconditioner for Solving Linear Systems.</title><venue>HPCA</venue><pages>761-774</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/FeinbergWXBRBMA21</key><doi>10.1109/HPCA51647.2021.00069</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00069</ee><url>https://dblp.org/rec/conf/hpca/FeinbergWXBRBMA21</url></info>
<url>URL#152195</url>
</hit>
<hit score="1" id="152196">
<info><authors><author pid="163/6108">Antonio Franques</author><author pid="179/2878">Apostolos Kokolis</author><author pid="23/10801">Sergi Abadal</author><author pid="238/5419">Vimuth Fernando</author><author pid="00/4734">Sasa Misailovic</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>WiDir - A Wireless-Enabled Directory Cache Coherence Protocol.</title><venue>HPCA</venue><pages>304-317</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/FranquesKAFMT21</key><doi>10.1109/HPCA51647.2021.00034</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00034</ee><url>https://dblp.org/rec/conf/hpca/FranquesKAFMT21</url></info>
<url>URL#152196</url>
</hit>
<hit score="1" id="152197">
<info><authors><author pid="241/3024">Yiming Gan</author><author pid="70/372">Yu Bo</author><author pid="174/3004">Boyuan Tian</author><author pid="278/6014">Leimeng Xu</author><author pid="52/173">Wei Hu</author><author pid="32/4500">Shaoshan Liu</author><author pid="61/3234">Qiang Liu</author><author pid="24/6547">Yanjun Zhang</author><author pid="181/2702-3">Jie Tang 0003</author><author pid="72/8314-1">Yuhao Zhu 0001</author></authors><title>Eudoxus - Characterizing and Accelerating Localization in Autonomous Machines Industry Track Paper.</title><venue>HPCA</venue><pages>827-840</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/GanBTXHLLZ0021</key><doi>10.1109/HPCA51647.2021.00074</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00074</ee><url>https://dblp.org/rec/conf/hpca/GanBTXHLLZ0021</url></info>
<url>URL#152197</url>
</hit>
<hit score="1" id="152198">
<info><authors><author pid="220/6773">Christina Giannoula</author><author pid="163/0027">Nandita Vijaykumar</author><author pid="170/2193">Nikela Papadopoulou</author><author pid="41/9693">Vasileios Karakostas</author><author pid="253/4128">Ivan Fernandez</author><author pid="28/7411">Juan G&#243;mez-Luna</author><author pid="06/10860-1">Lois Orosa 0001</author><author pid="24/4627">Nectarios Koziris</author><author pid="74/3246">Georgios I. Goumas</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>SynCron - Efficient Synchronization Support for Near-Data-Processing Architectures.</title><venue>HPCA</venue><pages>263-276</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/GiannoulaVPKFG021</key><doi>10.1109/HPCA51647.2021.00031</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00031</ee><url>https://dblp.org/rec/conf/hpca/GiannoulaVPKFG021</url></info>
<url>URL#152198</url>
</hit>
<hit score="1" id="152199">
<info><authors><author pid="79/8759">Udit Gupta</author><author pid="149/6843">Young Geun Kim</author><author pid="277/9756">Sylvia Lee</author><author pid="278/0142">Jordan Tse</author><author pid="168/5992">Hsien-Hsin S. Lee</author><author pid="21/5583">Gu-Yeon Wei</author><author pid="30/135">David Brooks 0001</author><author pid="26/9655">Carole-Jean Wu</author></authors><title>Chasing Carbon - The Elusive Environmental Footprint of Computing.</title><venue>HPCA</venue><pages>854-867</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/GuptaKLTLW0W21</key><doi>10.1109/HPCA51647.2021.00076</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00076</ee><url>https://dblp.org/rec/conf/hpca/GuptaKLTLW0W21</url></info>
<url>URL#152199</url>
</hit>
<hit score="1" id="152200">
<info><authors><author pid="203/5675">Zecheng He</author><author pid="135/1450">Guangyuan Hu</author><author pid="87/4706">Ruby B. Lee</author></authors><title>New Models for Understanding and Reasoning about Speculative Execution Attacks.</title><venue>HPCA</venue><pages>40-53</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/HeHL21</key><doi>10.1109/HPCA51647.2021.00014</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00014</ee><url>https://dblp.org/rec/conf/hpca/HeHL21</url></info>
<url>URL#152200</url>
</hit>
<hit score="1" id="152201">
<info><authors><author pid="172/4942">Reza Hojabr</author><author pid="290/8454">Ali Sedaghati</author><author pid="181/0815">Amirali Sharifian</author><author pid="96/4551">Ahmad Khonsari</author><author pid="73/4692">Arrvindh Shriraman</author></authors><title>SPAGHETTI - Streaming Accelerators for Highly Sparse GEMM on FPGAs.</title><venue>HPCA</venue><pages>84-96</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/HojabrSSKS21</key><doi>10.1109/HPCA51647.2021.00017</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00017</ee><url>https://dblp.org/rec/conf/hpca/HojabrSSKS21</url></info>
<url>URL#152201</url>
</hit>
<hit score="1" id="152202">
<info><authors><author pid="20/10004">Jianming Huang</author><author pid="52/3115-1">Yu Hua 0001</author></authors><title>A Write-Friendly and Fast-Recovery Scheme for Security Metadata in Non-Volatile Memories.</title><venue>HPCA</venue><pages>359-370</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/Huang021</key><doi>10.1109/HPCA51647.2021.00038</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00038</ee><url>https://dblp.org/rec/conf/hpca/Huang021</url></info>
<url>URL#152202</url>
</hit>
<hit score="1" id="152203">
<info><authors><author pid="252/8057">Mohamed Assem Ibrahim</author><author pid="127/2990">Onur Kayiran</author><author pid="117/3197">Yasuko Eckert</author><author pid="03/2782">Gabriel H. Loh</author><author pid="64/11467">Adwait Jog</author></authors><title>Analyzing and Leveraging Decoupled L1 Caches in GPUs.</title><venue>HPCA</venue><pages>467-478</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/IbrahimKELJ21</key><doi>10.1109/HPCA51647.2021.00047</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00047</ee><url>https://dblp.org/rec/conf/hpca/IbrahimKELJ21</url></info>
<url>URL#152203</url>
</hit>
<hit score="1" id="152204">
<info><authors><author pid="139/8964">Mohsen Imani</author><author pid="290/8911">Zhuowen Zou</author><author pid="160/3326">Samuel Bosch</author><author pid="290/8800">Sanjay Anantha Rao</author><author pid="199/6597">Sahand Salamat</author><author pid="248/4711">Venkatesh Kumar</author><author pid="142/9828">Yeseong Kim</author><author pid="s/TajanaSimunic">Tajana Rosing</author></authors><title>Revisiting HyperDimensional Learning for FPGA and Low-Power Architectures.</title><venue>HPCA</venue><pages>221-234</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/ImaniZBRSKKR21</key><doi>10.1109/HPCA51647.2021.00028</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00028</ee><url>https://dblp.org/rec/conf/hpca/ImaniZBRSKKR21</url></info>
<url>URL#152204</url>
</hit>
<hit score="1" id="152205">
<info><authors><author pid="189/8905">Heesu Kim</author><author pid="138/9331">Hanmin Park</author><author pid="86/2584">Taehyun Kim</author><author pid="285/5062">Kwanheum Cho</author><author pid="199/7202">Eojin Lee</author><author pid="33/9419">Soojung Ryu</author><author pid="65/1252">Hyuk-Jae Lee</author><author pid="53/2459">Kiyoung Choi</author><author pid="62/757">Jinho Lee</author></authors><title>GradPIM - A Practical Processing-in-DRAM Architecture for Gradient Descent.</title><venue>HPCA</venue><pages>249-262</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimPKCLRLCL21</key><doi>10.1109/HPCA51647.2021.00030</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00030</ee><url>https://dblp.org/rec/conf/hpca/KimPKCLRLCL21</url></info>
<url>URL#152205</url>
</hit>
<hit score="1" id="152206">
<info><authors><author pid="230/3510">Sean Kinzer</author><author pid="178/3186">Joon Kyung Kim</author><author pid="226/3827">Soroush Ghodrati</author><author pid="278/6825">Brahmendra Reddy Yatham</author><author pid="169/2344">Alric Althoff</author><author pid="161/0102">Divya Mahajan</author><author pid="11/3644">Sorin Lerner</author><author pid="00/809">Hadi Esmaeilzadeh</author></authors><title>A Computational Stack for Cross-Domain Acceleration.</title><venue>HPCA</venue><pages>54-70</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/KinzerKGYAMLE21</key><doi>10.1109/HPCA51647.2021.00015</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00015</ee><url>https://dblp.org/rec/conf/hpca/KinzerKGYAMLE21</url></info>
<url>URL#152206</url>
</hit>
<hit score="1" id="152207">
<info><authors><author pid="207/9495">Vamsee Reddy Kommareddy</author><author pid="64/1853">Clayton Hughes</author><author pid="44/6098">Simon David Hammond</author><author pid="147/0999">Amro Awad</author></authors><title>DeACT - Architecture-Aware Virtual Memory Support for Fabric Attached Memory Systems.</title><venue>HPCA</venue><pages>453-466</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/KommareddyHHA21</key><doi>10.1109/HPCA51647.2021.00046</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00046</ee><url>https://dblp.org/rec/conf/hpca/KommareddyHHA21</url></info>
<url>URL#152207</url>
</hit>
<hit score="1" id="152208">
<info><authors><author pid="290/9129">Gyuyoung Kwauk</author><author pid="290/9322">Seungkwan Kang</author><author pid="213/4782">Hans Kasan</author><author pid="249/4775">Hyojun Son</author><author pid="39/6945">John Kim</author></authors><title>BoomGate - Deadlock Avoidance in Non-Minimal Routing for High-Radix Networks.</title><venue>HPCA</venue><pages>696-708</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/KwaukKKSK21</key><doi>10.1109/HPCA51647.2021.00064</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00064</ee><url>https://dblp.org/rec/conf/hpca/KwaukKKSK21</url></info>
<url>URL#152208</url>
</hit>
<hit score="1" id="152209">
<info><authors><author pid="203/0006">Hyoukjun Kwon</author><author pid="96/11241">Liangzhen Lai</author><author pid="22/3969">Michael Pellauer</author><author pid="50/2421">Tushar Krishna</author><author pid="22/4963">Yu-Hsin Chen</author><author pid="57/5163">Vikas Chandra</author></authors><title>Heterogeneous Dataflow Accelerators for Multi-DNN Workloads.</title><venue>HPCA</venue><pages>71-83</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/KwonLPKCC21</key><doi>10.1109/HPCA51647.2021.00016</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00016</ee><url>https://dblp.org/rec/conf/hpca/KwonLPKCC21</url></info>
<url>URL#152209</url>
</hit>
<hit score="1" id="152210">
<info><authors><author pid="217/0552">Youngeun Kwon</author><author pid="246/4706">Yunjae Lee</author><author pid="02/8105">Minsoo Rhu</author></authors><title>Tensor Casting - Co-Designing Algorithm-Architecture for Personalized Recommendation Training.</title><venue>HPCA</venue><pages>235-248</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/KwonLR21</key><doi>10.1109/HPCA51647.2021.00029</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00029</ee><url>https://dblp.org/rec/conf/hpca/KwonLR21</url></info>
<url>URL#152210</url>
</hit>
<hit score="1" id="152211">
<info><authors><author pid="86/8514">Jiajun Li</author><author pid="17/5827">Ahmed Louri</author><author pid="59/6384">Avinash Karanth</author><author pid="11/936">Razvan C. Bunescu</author></authors><title>CSCNN - Algorithm-hardware Co-design for CNN Accelerators using Centrosymmetric Filters.</title><venue>HPCA</venue><pages>612-625</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiLKB21</key><doi>10.1109/HPCA51647.2021.00058</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00058</ee><url>https://dblp.org/rec/conf/hpca/LiLKB21</url></info>
<url>URL#152211</url>
</hit>
<hit score="1" id="152212">
<info><authors><author pid="86/8514">Jiajun Li</author><author pid="17/5827">Ahmed Louri</author><author pid="59/6384">Avinash Karanth</author><author pid="11/936">Razvan C. Bunescu</author></authors><title>GCNAX - A Flexible and Energy-efficient Accelerator for Graph Convolutional Neural Networks.</title><venue>HPCA</venue><pages>775-788</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiLKB21a</key><doi>10.1109/HPCA51647.2021.00070</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00070</ee><url>https://dblp.org/rec/conf/hpca/LiLKB21a</url></info>
<url>URL#152212</url>
</hit>
<hit score="1" id="152213">
<info><authors><author pid="49/6267">Heng Liao</author><author pid="32/2075">Jiajin Tu</author><author pid="98/2636">Jing Xia</author><author pid="56/6543">Hu Liu</author><author pid="251/2801">Xiping Zhou</author><author pid="290/8343">Honghui Yuan</author><author pid="156/2011">Yuxing Hu</author></authors><title>Ascend - a Scalable and Unified Architecture for Ubiquitous Deep Neural Network Computing - Industry Track Paper.</title><venue>HPCA</venue><pages>789-801</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiaoTXLZYH21</key><doi>10.1109/HPCA51647.2021.00071</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00071</ee><url>https://dblp.org/rec/conf/hpca/LiaoTXLZYH21</url></info>
<url>URL#152213</url>
</hit>
<hit score="1" id="152214">
<info><authors><author pid="21/2715">Lei Liu</author><author pid="263/7574">Xinglei Dou</author></authors><title>QuCloud - A New Qubit Mapping Mechanism for Multi-programming Quantum Computing in Cloud Environment.</title><venue>HPCA</venue><pages>167-178</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiuD21</key><doi>10.1109/HPCA51647.2021.00024</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00024</ee><url>https://dblp.org/rec/conf/hpca/LiuD21</url></info>
<url>URL#152214</url>
</hit>
<hit score="1" id="152215">
<info><authors><author pid="51/4433">Ji Liu</author><author pid="91/3111">Huiyang Zhou</author></authors><title>Systematic Approaches for Precise and Approximate Quantum State Runtime Assertion.</title><venue>HPCA</venue><pages>179-193</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiuZ21</key><doi>10.1109/HPCA51647.2021.00025</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00025</ee><url>https://dblp.org/rec/conf/hpca/LiuZ21</url></info>
<url>URL#152215</url>
</hit>
<hit score="1" id="152216">
<info><authors><author pid="290/9331">Chandrashis Mazumdar</author><author pid="290/8339">Prachatos Mitra</author><author pid="12/6041">Arkaprava Basu</author></authors><title>Dead Page and Dead Block Predictors - Cleaning TLBs and Caches Together.</title><venue>HPCA</venue><pages>507-519</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/MazumdarMB21</key><doi>10.1109/HPCA51647.2021.00050</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00050</ee><url>https://dblp.org/rec/conf/hpca/MazumdarMB21</url></info>
<url>URL#152216</url>
</hit>
<hit score="1" id="152217">
<info><authors><author pid="290/9337">Seonjin Na</author><author pid="03/4701">Sunho Lee</author><author pid="251/0070">Yeonjae Kim</author><author pid="115/5952">Jongse Park</author><author pid="83/5240">Jaehyuk Huh</author></authors><title>Common Counters - Compressed Encryption Counters for Secure GPU Memory.</title><venue>HPCA</venue><pages>1-13</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/NaLKPH21</key><doi>10.1109/HPCA51647.2021.00011</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00011</ee><url>https://dblp.org/rec/conf/hpca/NaLKPH21</url></info>
<url>URL#152217</url>
</hit>
<hit score="1" id="152218">
<info><authors><author pid="149/4002">Young H. Oh</author><author pid="167/5541">Seonghak Kim</author><author pid="290/8348">Yunho Jin</author><author pid="290/9350">Sam Son</author><author pid="119/3995">Jonghyun Bae</author><author pid="37/10922">Jongsung Lee</author><author pid="259/2571">Yeonhong Park</author><author pid="290/8833">Dong Uk Kim</author><author pid="130/7622">Tae Jun Ham</author><author pid="21/4685">Jae W. Lee</author></authors><title>Layerweaver - Maximizing Resource Utilization of Neural Processing Units via Layer-Wise Scheduling.</title><venue>HPCA</venue><pages>584-597</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/OhKJSBLPKHL21</key><doi>10.1109/HPCA51647.2021.00056</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00056</ee><url>https://dblp.org/rec/conf/hpca/OhKJSBLPKHL21</url></info>
<url>URL#152218</url>
</hit>
<hit score="1" id="152219">
<info><authors><author pid="255/5090">Julian Pavon</author><author pid="290/8400">Iv&#225;n Vargas Valdivieso</author><author pid="252/8055">Adri&#225;n Barredo</author><author pid="280/2254">Joan Marimon</author><author pid="80/1904">Miquel Moret&#243;</author><author pid="27/5846">Francesc Moll</author><author pid="79/1809">Osman S. Unsal</author><author pid="v/MateoValero">Mateo Valero</author><author pid="41/1128">Adri&#225;n Cristal</author></authors><title>VIA - A Smart Scratchpad for Vector Units with Application to Sparse Matrix Computations.</title><venue>HPCA</venue><pages>921-934</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/PavonVBMMMUVC21</key><doi>10.1109/HPCA51647.2021.00081</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00081</ee><url>https://dblp.org/rec/conf/hpca/PavonVBMMMUVC21</url></info>
<url>URL#152219</url>
</hit>
<hit score="1" id="152220">
<info><authors><author pid="290/8284">Ananth Krishna Prasad</author><author pid="223/9410">Morteza Rezaalipour</author><author pid="83/8568">Masoud Dehyadegari</author><author pid="37/4871">Mahdi Nazm Bojnordi</author></authors><title>Memristive Data Ranking.</title><venue>HPCA</venue><pages>440-452</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/PrasadRDB21</key><doi>10.1109/HPCA51647.2021.00045</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00045</ee><url>https://dblp.org/rec/conf/hpca/PrasadRDB21</url></info>
<url>URL#152220</url>
</hit>
<hit score="1" id="152221">
<info><authors><author pid="290/9224">B. Pratheek</author><author pid="290/9329">Neha Jawalkar</author><author pid="12/6041">Arkaprava Basu</author></authors><title>Improving GPU Multi-tenancy with Page Walk Stealing.</title><venue>HPCA</venue><pages>626-639</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/PratheekJB21</key><doi>10.1109/HPCA51647.2021.00059</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00059</ee><url>https://dblp.org/rec/conf/hpca/PratheekJB21</url></info>
<url>URL#152221</url>
</hit>
<hit score="1" id="152222">
<info><authors><author pid="135/8203">Brandon Reagen</author><author pid="12/11186">Wooseok Choi</author><author pid="266/7587">Yeongil Ko</author><author pid="76/11027">Vincent T. Lee</author><author pid="168/5992">Hsien-Hsin S. Lee</author><author pid="21/5583">Gu-Yeon Wei</author><author pid="30/135">David Brooks 0001</author></authors><title>Cheetah - Optimizing and Accelerating Homomorphic Encryption for Private Inference.</title><venue>HPCA</venue><pages>26-39</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/ReagenCKLLW021</key><doi>10.1109/HPCA51647.2021.00013</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00013</ee><url>https://dblp.org/rec/conf/hpca/ReagenCKLLW021</url></info>
<url>URL#152222</url>
</hit>
<hit score="1" id="152223">
<info><authors><author pid="145/9124">Xiaowei Ren</author><author pid="47/2451">Mieszko Lis</author></authors><title>CHOPIN - Scalable Graphics Rendering in Multi-GPU Systems via Parallel Image Composition.</title><venue>HPCA</venue><pages>709-722</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/RenL21</key><doi>10.1109/HPCA51647.2021.00065</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00065</ee><url>https://dblp.org/rec/conf/hpca/RenL21</url></info>
<url>URL#152223</url>
</hit>
<hit score="1" id="152224">
<info><authors><author pid="r/JieRen-15">Jie Ren 0015</author><author pid="248/8315">Jiaolin Luo</author><author pid="94/4728-6">Kai Wu 0006</author><author pid="58/9033">Minjia Zhang</author><author pid="56/9122">Hyeran Jeon</author><author pid="47/4826-1">Dong Li 0001</author></authors><title>Sentinel - Efficient Tensor Migration and Allocation on Heterogeneous Memory Systems for Deep Learning.</title><venue>HPCA</venue><pages>598-611</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/RenLWZJL21</key><doi>10.1109/HPCA51647.2021.00057</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00057</ee><url>https://dblp.org/rec/conf/hpca/RenLWZJL21</url></info>
<url>URL#152224</url>
</hit>
<hit score="1" id="152225">
<info><authors><author pid="246/6853">Rohan Basu Roy</author><author pid="208/1839">Tirthak Patel</author><author pid="93/756">Raj Kettimuthu</author><author pid="a/WilliamEAllcock">William E. Allcock</author><author pid="06/798">Paul Rich</author><author pid="48/7900">Adam Scovel</author><author pid="76/9083">Devesh Tiwari</author></authors><title>Operating Liquid-Cooled Large-Scale Systems - Long-Term Monitoring, Reliability Analysis, and Efficiency Measures.</title><venue>HPCA</venue><pages>881-893</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/RoyPKARST21</key><doi>10.1109/HPCA51647.2021.00078</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00078</ee><url>https://dblp.org/rec/conf/hpca/RoyPKARST21</url></info>
<url>URL#152225</url>
</hit>
<hit score="1" id="152226">
<info><authors><author pid="263/7881">Subhash Sethumurugan</author><author pid="82/9927">Jieming Yin</author><author pid="47/7358">John Sartori</author></authors><title>Designing a Cost-Effective Cache Replacement Policy using Machine Learning.</title><venue>HPCA</venue><pages>291-303</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/SethumuruganYS21</key><doi>10.1109/HPCA51647.2021.00033</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00033</ee><url>https://dblp.org/rec/conf/hpca/SethumuruganYS21</url></info>
<url>URL#152226</url>
</hit>
<hit score="1" id="152227">
<info><authors><author pid="236/2567">Zhihui Shao</author><author pid="48/3904">Mohammad A. Islam 0001</author><author pid="60/4548">Shaolei Ren</author></authors><title>Heat Behind the Meter - A Hidden Threat of Thermal Attacks in Edge Colocation Data Centers.</title><venue>HPCA</venue><pages>318-331</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/Shao0R21</key><doi>10.1109/HPCA51647.2021.00035</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00035</ee><url>https://dblp.org/rec/conf/hpca/Shao0R21</url></info>
<url>URL#152227</url>
</hit>
<hit score="1" id="152228">
<info><authors><author pid="161/3279">Nishil Talati</author><author pid="277/0027">Kyle May</author><author pid="228/6880">Armand Behroozi</author><author pid="04/3794-5">Yichen Yang 0005</author><author pid="225/5461">Kuba Kaszyk</author><author pid="214/7073">Christos Vasiladiotis</author><author pid="290/8602">Tarunesh Verma</author><author pid="72/2266">Lu Li</author><author pid="290/9353">Brandon Nguyen</author><author pid="176/5001">Jiawen Sun</author><author pid="186/1054">John Magnus Morton</author><author pid="290/9140">Agreen Ahmadi</author><author pid="a/ToddMAustin">Todd M. Austin</author><author pid="07/521">Michael F. P. O'Boyle</author><author pid="m/SAMahlke">Scott A. Mahlke</author><author pid="m/TrevorNMudge">Trevor N. Mudge</author><author pid="83/1613">Ronald G. Dreslinski</author></authors><title>Prodigy - Improving the Memory Latency of Data-Indirect Irregular Workloads Using Hardware-Software Co-Design.</title><venue>HPCA</venue><pages>654-667</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/TalatiMB0KVVLNS21</key><doi>10.1109/HPCA51647.2021.00061</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00061</ee><url>https://dblp.org/rec/conf/hpca/TalatiMB0KVVLNS21</url></info>
<url>URL#152228</url>
</hit>
<hit score="1" id="152229">
<info><authors><author pid="160/1616-1">Tianqi Tang 0001</author><author pid="23/3439-7">Sheng Li 0007</author><author pid="137/0588">Lifeng Nai</author><author pid="j/NormanPJouppi">Norman P. Jouppi</author><author pid="157/8128">Yuan Xie</author></authors><title>NeuroMeter - An Integrated Power, Area, and Timing Modeling Framework for Machine Learning Accelerators Industry Track Paper.</title><venue>HPCA</venue><pages>841-853</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/TangLNJX21</key><doi>10.1109/HPCA51647.2021.00075</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00075</ee><url>https://dblp.org/rec/conf/hpca/TangLNJX21</url></info>
<url>URL#152229</url>
</hit>
<hit score="1" id="152230">
<info><authors><author pid="131/5123">Christopher Torng</author><author pid="209/9032">Peitian Pan</author><author pid="229/0501">Yanghui Ou</author><author pid="70/1533-2">Cheng Tan 0002</author><author pid="20/4601">Christopher Batten</author></authors><title>Ultra-Elastic CGRAs for Irregular Loop Specialization.</title><venue>HPCA</venue><pages>412-425</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/TorngPOTB21</key><doi>10.1109/HPCA51647.2021.00042</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00042</ee><url>https://dblp.org/rec/conf/hpca/TorngPOTB21</url></info>
<url>URL#152230</url>
</hit>
<hit score="1" id="152231">
<info><authors><author pid="08/3380">Oreste Villa</author><author pid="56/9613">Daniel Lustig</author><author pid="189/7778">Zi Yan</author><author pid="14/1037">Evgeny Bolotin</author><author pid="147/5196">Yaosheng Fu</author><author pid="51/7934">Niladrish Chatterjee</author><author pid="06/4489">Nan Jiang</author><author pid="12/9118">David W. Nellans</author></authors><title>Need for Speed - Experiences Building a Trustworthy System-Level GPU Simulator.</title><venue>HPCA</venue><pages>868-880</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/VillaLYBFCJN21</key><doi>10.1109/HPCA51647.2021.00077</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00077</ee><url>https://dblp.org/rec/conf/hpca/VillaLYBFCJN21</url></info>
<url>URL#152231</url>
</hit>
<hit score="1" id="152232">
<info><authors><author pid="242/9000">Zhengrong Wang</author><author pid="81/1232-2">Jian Weng 0002</author><author pid="138/4166">Jason Lowe-Power</author><author pid="46/6130">Jayesh Gaur</author><author pid="58/11098">Tony Nowatzki</author></authors><title>Stream Floating - Enabling Proactive and Decentralized Cache Optimizations.</title><venue>HPCA</venue><pages>640-653</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/Wang0LGN21</key><doi>10.1109/HPCA51647.2021.00060</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00060</ee><url>https://dblp.org/rec/conf/hpca/Wang0LGN21</url></info>
<url>URL#152232</url>
</hit>
<hit score="1" id="152233">
<info><authors><author pid="230/4486">Xin-Chuan Wu</author><author pid="270/3932">Dripto M. Debroy</author><author pid="64/3901-1">Yongshan Ding 0001</author><author pid="234/9143">Jonathan M. Baker</author><author pid="65/2523">Yuri Alexeev</author><author pid="90/5806">Kenneth R. Brown</author><author pid="c/FTChong">Frederic T. Chong</author></authors><title>TILT - Achieving Higher Fidelity on a Trapped-Ion Linear-Tape Quantum Computing Architecture.</title><venue>HPCA</venue><pages>153-166</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/WuDDBABC21</key><doi>10.1109/HPCA51647.2021.00023</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00023</ee><url>https://dblp.org/rec/conf/hpca/WuDDBABC21</url></info>
<url>URL#152233</url>
</hit>
<hit score="1" id="152234">
<info><authors><author pid="145/6282">Xinfeng Xie</author><author pid="31/5353">Zheng Liang</author><author pid="33/5231">Peng Gu</author><author pid="228/3318">Abanti Basak</author><author pid="96/755-3">Lei Deng 0003</author><author pid="95/7436">Ling Liang</author><author pid="49/10052-1">Xing Hu 0001</author><author pid="x/YuanXie">Yuan Xie 0001</author></authors><title>SpaceA - Sparse Matrix Vector Multiplication on Processing-in-Memory Accelerator.</title><venue>HPCA</venue><pages>570-583</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/XieLGB0L0021</key><doi>10.1109/HPCA51647.2021.00055</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00055</ee><url>https://dblp.org/rec/conf/hpca/XieLGB0L0021</url></info>
<url>URL#152234</url>
</hit>
<hit score="1" id="152235">
<info><authors><author pid="147/4019">Abdullah Giray Yaglik&#231;i</author><author pid="147/0857">Minesh Patel</author><author pid="148/9733">Jeremie S. Kim</author><author pid="250/8903">Roknoddin Azizi</author><author pid="285/5355">Ataberk Olgun</author><author pid="06/10860-1">Lois Orosa 0001</author><author pid="147/4013">Hasan Hassan</author><author pid="123/2642-1">Jisung Park 0001</author><author pid="250/8887">Konstantinos Kanellopoulos</author><author pid="237/7886">Taha Shahroodi</author><author pid="94/7357">Saugata Ghose</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>BlockHammer - Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows.</title><venue>HPCA</venue><pages>345-358</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/YaglikciPKAO0H021</key><doi>10.1109/HPCA51647.2021.00037</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00037</ee><url>https://dblp.org/rec/conf/hpca/YaglikciPKAO0H021</url></info>
<url>URL#152235</url>
</hit>
<hit score="1" id="152236">
<info><authors><author pid="206/8058">Jianxun Yang</author><author pid="87/6853">Zhao Zhang</author><author pid="285/1515">Zhuangzhi Liu</author><author pid="01/2356">Jing Zhou</author><author pid="55/17">Leibo Liu</author><author pid="39/6160">Shaojun Wei</author><author pid="98/3428">Shouyi Yin</author></authors><title>FuseKNA - Fused Kernel Convolution based Accelerator for Deep Neural Networks.</title><venue>HPCA</venue><pages>894-907</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/YangZLZLWY21</key><doi>10.1109/HPCA51647.2021.00079</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00079</ee><url>https://dblp.org/rec/conf/hpca/YangZLZLWY21</url></info>
<url>URL#152236</url>
</hit>
<hit score="1" id="152237">
<info><authors><author pid="89/10957">Chencheng Ye</author><author pid="78/10373-1">Yuanchao Xu 0001</author><author pid="36/4172">Xipeng Shen</author><author pid="56/4402">Xiaofei Liao</author><author pid="98/4156">Hai Jin 0001</author><author pid="11/2624">Yan Solihin</author></authors><title>Hardware-Based Address-Centric Acceleration of Key-Value Store.</title><venue>HPCA</venue><pages>736-748</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/Ye0SL0S21</key><doi>10.1109/HPCA51647.2021.00067</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00067</ee><url>https://dblp.org/rec/conf/hpca/Ye0SL0S21</url></info>
<url>URL#152237</url>
</hit>
<hit score="1" id="152238">
<info><authors><author pid="02/8471">Tsung Tai Yeh</author><author pid="27/9796">Matthew D. Sinclair</author><author pid="79/413">Bradford M. Beckmann</author><author pid="55/11281">Timothy G. Rogers</author></authors><title>Deadline-Aware Offloading for High-Throughput Accelerators.</title><venue>HPCA</venue><pages>479-492</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/YehSBR21</key><doi>10.1109/HPCA51647.2021.00048</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00048</ee><url>https://dblp.org/rec/conf/hpca/YehSBR21</url></info>
<url>URL#152238</url>
</hit>
<hit score="1" id="152239">
<info><authors><author pid="167/0634">Yifan Yuan</author><author pid="36/4627-2">Yipeng Wang 0002</author><author pid="29/50-1">Ren Wang 0001</author><author pid="290/8934">Rangeen Basu Roy Chowhury</author><author pid="82/8969">Charlie Tai</author><author pid="18/1402">Nam Sung Kim</author></authors><title>QEI - Query Acceleration Can be Generic and Efficient in the Cloud.</title><venue>HPCA</venue><pages>385-398</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/Yuan00CTK21</key><doi>10.1109/HPCA51647.2021.00040</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00040</ee><url>https://dblp.org/rec/conf/hpca/Yuan00CTK21</url></info>
<url>URL#152239</url>
</hit>
<hit score="1" id="152240">
<info><authors><author pid="13/6769">Ying Zhang</author><author pid="49/6002">Jian Chen</author><author pid="31/2484">Xiaowei Jiang</author><author pid="61/3234">Qiang Liu</author><author pid="64/189">Ian M. Steiner</author><author pid="92/7061">Andrew J. Herdrich</author><author pid="14/4939">Kevin Shu</author><author pid="178/3963">Ripan Das</author><author pid="04/8547">Long Cui</author><author pid="290/9203">Litrin Jiang</author></authors><title>LIBRA - Clearing the Cloud Through Dynamic Memory Bandwidth Management.</title><venue>HPCA</venue><pages>815-826</pages><year>2021</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangCJLSHSDCJ21</key><doi>10.1109/HPCA51647.2021.00073</doi><ee>https://doi.org/10.1109/HPCA51647.2021.00073</ee><url>https://dblp.org/rec/conf/hpca/ZhangCJLSHSDCJ21</url></info>
<url>URL#152240</url>
</hit>
<hit score="1" id="191001">
<info><title>IEEE International Symposium on High-Performance Computer Architecture, HPCA 2021, Seoul, South Korea, February 27 - March 3, 2021</title><venue>HPCA</venue><publisher>IEEE</publisher><year>2021</year><type>Editorship</type><key>conf/hpca/2021</key><doi>10.1109/HPCA51647.2021</doi><ee>https://doi.org/10.1109/HPCA51647.2021</ee><url>https://dblp.org/rec/conf/hpca/2021</url></info>
<url>URL#191001</url>
</hit>
<hit score="1" id="483084">
<info><authors><author pid="177/2257">Wenjie Xiong 0001</author><author pid="66/8277">Jakub Szefer</author></authors><title>Leaking Information Through Cache LRU States.</title><venue>HPCA</venue><pages>139-152</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/0001S20</key><doi>10.1109/HPCA47549.2020.00021</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00021</ee><url>https://dblp.org/rec/conf/hpca/0001S20</url></info>
<url>URL#483084</url>
</hit>
<hit score="1" id="483085">
<info><authors><author pid="72/2676-3">Xiaoming Chen 0003</author><author pid="32/2695">Yinhe Han</author><author pid="w/YuWang2">Yu Wang 0002</author></authors><title>Communication Lower Bound in Convolution Accelerators.</title><venue>HPCA</venue><pages>529-541</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/0003HW20</key><doi>10.1109/HPCA47549.2020.00050</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00050</ee><url>https://dblp.org/rec/conf/hpca/0003HW20</url></info>
<url>URL#483085</url>
</hit>
<hit score="1" id="483086">
<info><authors><author pid="84/6889-48">Jie Zhang 0048</author><author pid="206/7343">Gyuyoung Park</author><author pid="45/7583">David Donofrio</author><author pid="40/2197">John Shalf</author><author pid="115/6279">Myoungsoo Jung</author></authors><title>DRAM-Less - Hardware Acceleration of Data Processing with New Memory.</title><venue>HPCA</venue><pages>287-302</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/0048PDSJ20</key><doi>10.1109/HPCA47549.2020.00032</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00032</ee><url>https://dblp.org/rec/conf/hpca/0048PDSJ20</url></info>
<url>URL#483086</url>
</hit>
<hit score="1" id="483087">
<info><authors><author pid="76/7892">Ismail Akturk</author><author pid="89/5932">Ulya R. Karpuzcu</author></authors><title>ACR - Amnesic Checkpointing and Recovery.</title><venue>HPCA</venue><pages>30-43</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/AkturkK20</key><doi>10.1109/HPCA47549.2020.00013</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00013</ee><url>https://dblp.org/rec/conf/hpca/AkturkK20</url></info>
<url>URL#483087</url>
</hit>
<hit score="1" id="483088">
<info><authors><author pid="41/9546">Mehdi Alipour</author><author pid="k/StefanosKaxiras">Stefanos Kaxiras</author><author pid="58/6781">David Black-Schaffer</author><author pid="98/4371-3">Rakesh Kumar 0003</author></authors><title>Delay and Bypass - Ready and Criticality Aware Instruction Scheduling in Out-of-Order Processors.</title><venue>HPCA</venue><pages>424-434</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/AlipourKB020</key><doi>10.1109/HPCA47549.2020.00042</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00042</ee><url>https://dblp.org/rec/conf/hpca/AlipourKB020</url></info>
<url>URL#483088</url>
</hit>
<hit score="1" id="483089">
<info><authors><author pid="193/7332">Bahar Asgari</author><author pid="199/7171">Ramyad Hadidi</author><author pid="50/2421">Tushar Krishna</author><author pid="87/5743">Hyesoon Kim</author><author pid="14/5230">Sudhakar Yalamanchili</author></authors><title>ALRESCHA - A Lightweight Reconfigurable Sparse-Computation Accelerator.</title><venue>HPCA</venue><pages>249-260</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/AsgariHKKY20</key><doi>10.1109/HPCA47549.2020.00029</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00029</ee><url>https://dblp.org/rec/conf/hpca/AsgariHKKY20</url></info>
<url>URL#483089</url>
</hit>
<hit score="1" id="483090">
<info><authors><author pid="252/8055">Adri&#225;n Barredo</author><author pid="44/7979">Juan M. Cebrian</author><author pid="80/1904">Miquel Moret&#243;</author><author pid="68/6352">Marc Casas</author><author pid="v/MateoValero">Mateo Valero</author></authors><title>Improving Predication Efficiency through Compaction/Restoration of SIMD Instructions.</title><venue>HPCA</venue><pages>717-728</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/BarredoCMCV20</key><doi>10.1109/HPCA47549.2020.00064</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00064</ee><url>https://dblp.org/rec/conf/hpca/BarredoCMCV20</url></info>
<url>URL#483090</url>
</hit>
<hit score="1" id="483091">
<info><authors><author pid="170/0686">Trinayan Baruah</author><author pid="99/10261">Yifan Sun</author><author pid="263/7531">Ali Tolga Din&#231;er</author><author pid="191/0548">Saiful A. Mojumder</author><author pid="05/5416">Jos&#233; L. Abell&#225;n</author><author pid="133/9989">Yash Ukidave</author><author pid="23/3290">Ajay Joshi</author><author pid="67/754">Norman Rubin</author><author pid="39/6945">John Kim</author><author pid="k/DavidRKaeli">David R. Kaeli</author></authors><title>Griffin - Hardware-Software Support for Efficient Page Migration in Multi-GPU Systems.</title><venue>HPCA</venue><pages>596-609</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/BaruahSDMAUJRKK20</key><doi>10.1109/HPCA47549.2020.00055</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00055</ee><url>https://dblp.org/rec/conf/hpca/BaruahSDMAUJRKK20</url></info>
<url>URL#483091</url>
</hit>
<hit score="1" id="483092">
<info><authors><author pid="258/6101">Yuezhi Che</author><author pid="159/0037">Rujia Wang</author></authors><title>Multi-Range Supported Oblivious RAM for Efficient Block Data Retrieval.</title><venue>HPCA</venue><pages>369-382</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/CheW20</key><doi>10.1109/HPCA47549.2020.00038</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00038</ee><url>https://dblp.org/rec/conf/hpca/CheW20</url></info>
<url>URL#483092</url>
</hit>
<hit score="1" id="483093">
<info><authors><author pid="49/6002">Jian Chen</author><author pid="13/6769">Ying Zhang</author><author pid="31/2484">Xiaowei Jiang</author><author pid="97/4708">Li Zhao</author><author pid="11/5229">Zheng Cao</author><author pid="61/3234">Qiang Liu</author></authors><title>DWT - Decoupled Workload Tracing for Data Centers.</title><venue>HPCA</venue><pages>677-688</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenZJZCL20</key><doi>10.1109/HPCA47549.2020.00061</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00061</ee><url>https://dblp.org/rec/conf/hpca/ChenZJZCL20</url></info>
<url>URL#483093</url>
</hit>
<hit score="1" id="483094">
<info><authors><author pid="248/8230">Yujeong Choi</author><author pid="02/8105">Minsoo Rhu</author></authors><title>PREMA - A Predictive Multi-Task Scheduling Algorithm For Preemptible Neural Processing Units.</title><venue>HPCA</venue><pages>220-233</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChoiR20</key><doi>10.1109/HPCA47549.2020.00027</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00027</ee><url>https://dblp.org/rec/conf/hpca/ChoiR20</url></info>
<url>URL#483094</url>
</hit>
<hit score="1" id="483095">
<info><authors><author pid="32/7673">Jianbo Dong</author><author pid="11/5229">Zheng Cao</author><author pid="15/4777">Tao Zhang</author><author pid="184/0340">Jianxi Ye</author><author pid="263/7727">Shaochuang Wang</author><author pid="92/140">Fei Feng</author><author pid="97/4708">Li Zhao</author><author pid="07/1821">Xiaoyong Liu</author><author pid="157/9216">Liuyihan Song</author><author pid="247/1264">Liwei Peng</author><author pid="231/3937">Yiqun Guo</author><author pid="31/2484">Xiaowei Jiang</author><author pid="246/9488">Lingbo Tang</author><author pid="263/7648">Yin Du</author><author pid="142/2510">Yingya Zhang</author><author pid="44/2104">Pan Pan</author><author pid="157/8128">Yuan Xie</author></authors><title>EFLOPS - Algorithm and System Co-Design for a High Performance Distributed Training Platform.</title><venue>HPCA</venue><pages>610-622</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/DongCZYWFZLSPGJ20</key><doi>10.1109/HPCA47549.2020.00056</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00056</ee><url>https://dblp.org/rec/conf/hpca/DongCZYWFZLSPGJ20</url></info>
<url>URL#483095</url>
</hit>
<hit score="1" id="483096">
<info><authors><author pid="208/0336">Priyank Faldu</author><author pid="252/8056">Jeff Diamond</author><author pid="78/50">Boris Grot</author></authors><title>Domain-Specialized Cache Management for Graph Analytics.</title><venue>HPCA</venue><pages>234-248</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/FalduDG20</key><doi>10.1109/HPCA47549.2020.00028</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00028</ee><url>https://dblp.org/rec/conf/hpca/FalduDG20</url></info>
<url>URL#483096</url>
</hit>
<hit score="1" id="483097">
<info><authors><author pid="79/8759">Udit Gupta</author><author pid="26/9655">Carole-Jean Wu</author><author pid="07/1021-20">Xiaodong Wang 0020</author><author pid="79/2042">Maxim Naumov</author><author pid="135/8203">Brandon Reagen</author><author pid="30/135">David Brooks 0001</author><author pid="242/9320">Bradford Cottel</author><author pid="77/1117">Kim M. Hazelwood</author><author pid="53/1682">Mark Hempstead</author><author pid="177/3681">Bill Jia</author><author pid="168/5992">Hsien-Hsin S. Lee</author><author pid="230/7835">Andrey Malevich</author><author pid="87/8721">Dheevatsa Mudigere</author><author pid="22/4090">Mikhail Smelyanskiy</author><author pid="48/305">Liang Xiong</author><author pid="36/31-1">Xuan Zhang 0001</author></authors><title>The Architectural Implications of Facebook's DNN-Based Personalized Recommendation.</title><venue>HPCA</venue><pages>488-501</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/GuptaWWNR0CHHJL20</key><doi>10.1109/HPCA47549.2020.00047</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00047</ee><url>https://dblp.org/rec/conf/hpca/GuptaWWNR0CHHJL20</url></info>
<url>URL#483097</url>
</hit>
<hit score="1" id="483098">
<info><authors><author pid="218/1227">Jawad Haj-Yahya</author><author pid="38/1130">Yanos Sazeides</author><author pid="178/2725">Mohammed Alser</author><author pid="51/7846">Efraim Rotem</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>Techniques for Reducing the Connected-Standby Energy Consumption of Mobile Devices.</title><venue>HPCA</venue><pages>623-636</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/Haj-YahyaSARM20</key><doi>10.1109/HPCA47549.2020.00057</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00057</ee><url>https://dblp.org/rec/conf/hpca/Haj-YahyaSARM20</url></info>
<url>URL#483098</url>
</hit>
<hit score="1" id="483099">
<info><authors><author pid="130/7622">Tae Jun Ham</author><author pid="227/6030">Sungjun Jung</author><author pid="167/5541">Seonghak Kim</author><author pid="149/4002">Young H. Oh</author><author pid="259/2571">Yeonhong Park</author><author pid="23/10391">Yoonho Song</author><author pid="32/11355">Jung-Hun Park</author><author pid="10/4706">Sanghee Lee</author><author pid="01/2102">Kyoung Park</author><author pid="21/4685">Jae W. Lee</author><author pid="12/1575">Deog-Kyoon Jeong</author></authors><title>A3 - Accelerating Attention Mechanisms in Neural Networks with Approximation.</title><venue>HPCA</venue><pages>328-341</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/HamJKOPSPLPLJ20</key><doi>10.1109/HPCA47549.2020.00035</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00035</ee><url>https://dblp.org/rec/conf/hpca/HamJKOPSPLPLJ20</url></info>
<url>URL#483099</url>
</hit>
<hit score="1" id="483100">
<info><authors><author pid="139/8964">Mohsen Imani</author><author pid="199/8745">Mohammad Samragh Razlighi</author><author pid="142/9828">Yeseong Kim</author><author pid="202/9498">Saransh Gupta</author><author pid="k/FarinazKoushanfar">Farinaz Koushanfar</author><author pid="s/TajanaSimunic">Tajana Rosing</author></authors><title>Deep Learning Acceleration with Neuron-to-Memory Transformation.</title><venue>HPCA</venue><pages>1-14</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/ImaniRKGKR20</key><doi>10.1109/HPCA47549.2020.00011</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00011</ee><url>https://dblp.org/rec/conf/hpca/ImaniRKGKR20</url></info>
<url>URL#483100</url>
</hit>
<hit score="1" id="483101">
<info><authors><author pid="221/0606">Ipoom Jeong</author><author pid="263/7596">Seihoon Park</author><author pid="120/9110">Changmin Lee</author><author pid="r/WonWooRo">Won Woo Ro</author></authors><title>CASINO Core Microarchitecture - Generating Out-of-Order Schedules Using Cascaded In-Order Scheduling Windows.</title><venue>HPCA</venue><pages>383-396</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/JeongPLR20</key><doi>10.1109/HPCA47549.2020.00039</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00039</ee><url>https://dblp.org/rec/conf/hpca/JeongPLR20</url></info>
<url>URL#483101</url>
</hit>
<hit score="1" id="483102">
<info><authors><author pid="176/6942">Mohammad Reza Jokar</author><author pid="223/1816">Junyi Qiu</author><author pid="c/FTChong">Frederic T. Chong</author><author pid="263/7719">Lynford L. Goddard</author><author pid="249/4680">John M. Dallesasse</author><author pid="123/2818">Milton Feng</author><author pid="62/201">Yanjing Li</author></authors><title>Baldur - A Power-Efficient and Scalable Network Using All-Optical Switches.</title><venue>HPCA</venue><pages>153-166</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/JokarQCGDFL20</key><doi>10.1109/HPCA47549.2020.00022</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00022</ee><url>https://dblp.org/rec/conf/hpca/JokarQCGDFL20</url></info>
<url>URL#483102</url>
</hit>
<hit score="1" id="483103">
<info><authors><author pid="192/7704">Gurunath Kadam</author><author pid="23/3719">Danfeng Zhang</author><author pid="64/11467">Adwait Jog</author></authors><title>BCoal - Bucketing-Based Memory Coalescing for Efficient and Secure GPUs.</title><venue>HPCA</venue><pages>570-581</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/KadamZJ20</key><doi>10.1109/HPCA47549.2020.00053</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00053</ee><url>https://dblp.org/rec/conf/hpca/KadamZJ20</url></info>
<url>URL#483103</url>
</hit>
<hit score="1" id="483104">
<info><authors><author pid="126/0583">Seikwon Kim</author><author pid="228/3928">Wonsang Kwak</author><author pid="26/9796">Changdae Kim</author><author pid="263/7517">Daehyeon Baek</author><author pid="83/5240">Jaehyuk Huh</author></authors><title>Charge-Aware DRAM Refresh Reduction with Value Transformation.</title><venue>HPCA</venue><pages>663-676</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimKKBH20</key><doi>10.1109/HPCA47549.2020.00060</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00060</ee><url>https://dblp.org/rec/conf/hpca/KimKKBH20</url></info>
<url>URL#483104</url>
</hit>
<hit score="1" id="483105">
<info><authors><author pid="162/9969">Donald Kline Jr.</author><author pid="50/8594">Jiangwei Zhang</author><author pid="m/RamiGMelhem">Rami G. Melhem</author><author pid="j/AKJones">Alex K. Jones</author></authors><title>FLOWER and FaME - A Low Overhead Bit-Level Fault-map and Fault-Tolerance Approach for Deeply Scaled Memories.</title><venue>HPCA</venue><pages>356-368</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/KlineZMJ20</key><doi>10.1109/HPCA47549.2020.00037</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00037</ee><url>https://dblp.org/rec/conf/hpca/KlineZMJ20</url></info>
<url>URL#483105</url>
</hit>
<hit score="1" id="483106">
<info><authors><author pid="120/9110">Changmin Lee</author><author pid="77/5412">Wonjae Shin</author><author pid="263/7751">Dae Jeong Kim</author><author pid="233/7618">Yongjun Yu</author><author pid="263/7842">Sung-Joon Kim</author><author pid="263/7809">Taekyeong Ko</author><author pid="263/7482">Deokho Seo</author><author pid="50/6848">Jongmin Park</author><author pid="219/4441">Kwanghee Lee</author><author pid="263/7461">Seongho Choi</author><author pid="145/2993">Namhyung Kim</author><author pid="263/7846">Vishak G</author><author pid="185/6917">Arun George</author><author pid="263/7851">Vishwas V</author><author pid="49/1454">Donghun Lee</author><author pid="216/5139">Kang-Woo Choi</author><author pid="32/3438">Changbin Song</author><author pid="93/7268">Dohan Kim</author><author pid="263/7862">Insu Choi</author><author pid="31/2691">Ilgyu Jung</author><author pid="08/5771">Yong Ho Song</author><author pid="263/7850">Jinman Han</author></authors><title>NVDIMM-C - A Byte-Addressable Non-Volatile Memory Module for Compatibility with Standard DDR Memory Interfaces.</title><venue>HPCA</venue><pages>502-514</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeSKYKKSPLCKGG20</key><doi>10.1109/HPCA47549.2020.00048</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00048</ee><url>https://dblp.org/rec/conf/hpca/LeeSKYKKSPLCKGG20</url></info>
<url>URL#483106</url>
</hit>
<hit score="1" id="483107">
<info><authors><author pid="131/5131">Jingwen Leng</author><author pid="18/2863">Alper Buyuktosunoglu</author><author pid="58/8165">Ramon Bertran</author><author pid="21/4612">Pradip Bose</author><author pid="40/3858-2">Quan Chen 0002</author><author pid="99/6797">Minyi Guo</author><author pid="88/2610">Vijay Janapa Reddi</author></authors><title>Asymmetric Resilience - Exploiting Task-Level Idempotency for Transient Error Recovery in Accelerator-Based Systems.</title><venue>HPCA</venue><pages>44-57</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/LengBBB0GR20</key><doi>10.1109/HPCA47549.2020.00014</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00014</ee><url>https://dblp.org/rec/conf/hpca/LengBBB0GR20</url></info>
<url>URL#483107</url>
</hit>
<hit score="1" id="483108">
<info><authors><author pid="145/5396">Marzieh Lenjani</author><author pid="204/6026">Patricia Gonzalez-Guerrero</author><author pid="180/7917">Elaheh Sadredini</author><author pid="91/9920">Shuangchen Li</author><author pid="x/YuanXie">Yuan Xie 0001</author><author pid="78/9134">Ameen Akel</author><author pid="148/9627">Sean Eilert</author><author pid="s/MirceaRStan">Mircea R. Stan</author><author pid="s/KevinSkadron">Kevin Skadron</author></authors><title>Fulcrum - A Simplified Control and Access Mechanism Toward Flexible and Practical In-Situ Accelerators.</title><venue>HPCA</venue><pages>556-569</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/LenjaniGSLXAESS20</key><doi>10.1109/HPCA47549.2020.00052</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00052</ee><url>https://dblp.org/rec/conf/hpca/LenjaniGSLXAESS20</url></info>
<url>URL#483108</url>
</hit>
<hit score="1" id="483109">
<info><authors><author pid="80/1874-2">Yunfan Li 0002</author><author pid="78/4756">Lizhong Chen</author></authors><title>EquiNox - Equivalent NoC Injection Routers for Silicon Interposer-Based Throughput Processors.</title><venue>HPCA</venue><pages>435-446</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiC20</key><doi>10.1109/HPCA47549.2020.00043</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00043</ee><url>https://dblp.org/rec/conf/hpca/LiC20</url></info>
<url>URL#483109</url>
</hit>
<hit score="1" id="483110">
<info><authors><author pid="156/4044">Ting-Ru Lin</author><author pid="241/6180">Drew Penney</author><author pid="p/MassoudPedram">Massoud Pedram</author><author pid="78/4756">Lizhong Chen</author></authors><title>A Deep Reinforcement Learning Framework for Architectural Exploration - A Routerless NoC Case Study.</title><venue>HPCA</venue><pages>99-110</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/LinPPC20</key><doi>10.1109/HPCA47549.2020.00018</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00018</ee><url>https://dblp.org/rec/conf/hpca/LinPPC20</url></info>
<url>URL#483110</url>
</hit>
<hit score="1" id="483111">
<info><authors><author pid="161/0894">Amirhossein Mirhosseini</author><author pid="241/4303">Brendan L. West</author><author pid="72/7846">Geoffrey W. Blake</author><author pid="01/1282">Thomas F. Wenisch</author></authors><title>Q-Zilla - A Scheduling Framework and Core Microarchitecture for Tail-Tolerant Microservices.</title><venue>HPCA</venue><pages>207-219</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/MirhosseiniWBW20</key><doi>10.1109/HPCA47549.2020.00026</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00026</ee><url>https://dblp.org/rec/conf/hpca/MirhosseiniWBW20</url></info>
<url>URL#483111</url>
</hit>
<hit score="1" id="483112">
<info><authors><author pid="199/7227">Ajeya Naithani</author><author pid="118/5388">Josu&#233; Feliu</author><author pid="01/11029">Almutaz Adileh</author><author pid="e/LievenEeckhout">Lieven Eeckhout</author></authors><title>Precise Runahead Execution.</title><venue>HPCA</venue><pages>397-410</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/NaithaniFAE20</key><doi>10.1109/HPCA47549.2020.00040</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00040</ee><url>https://dblp.org/rec/conf/hpca/NaithaniFAE20</url></info>
<url>URL#483112</url>
</hit>
<hit score="1" id="483113">
<info><authors><author pid="137/2967">Rajiv Nishtala</author><author pid="80/2060">Vinicius Petrucci</author><author pid="89/6728">Paul Carpenter</author><author pid="53/1727">Magnus Sj&#228;lander</author></authors><title>Twig - Multi-Agent Task Management for Colocated Latency-Critical Cloud Services.</title><venue>HPCA</venue><pages>167-179</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/NishtalaPCS20</key><doi>10.1109/HPCA47549.2020.00023</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00023</ee><url>https://dblp.org/rec/conf/hpca/NishtalaPCS20</url></info>
<url>URL#483113</url>
</hit>
<hit score="1" id="483114">
<info><authors><author pid="195/5858">Hamza Omar</author><author pid="10/5005">Omer Khan</author></authors><title>IRONHIDE - A Secure Multicore that Efficiently Mitigates Microarchitecture State Attacks for Interactive Applications.</title><venue>HPCA</venue><pages>111-122</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/OmarK20</key><doi>10.1109/HPCA47549.2020.00019</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00019</ee><url>https://dblp.org/rec/conf/hpca/OmarK20</url></info>
<url>URL#483114</url>
</hit>
<hit score="1" id="483115">
<info><authors><author pid="194/3017">Mayank Parasar</author><author pid="187/0873">Hossein Farrokhbakht</author><author pid="61/5482">Natalie D. Enright Jerger</author><author pid="18/4038">Paul V. Gratz</author><author pid="50/2421">Tushar Krishna</author><author pid="157/2774">Joshua San Miguel</author></authors><title>DRAIN - Deadlock Removal for Arbitrary Irregular Networks.</title><venue>HPCA</venue><pages>447-460</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/ParasarFJGKM20</key><doi>10.1109/HPCA47549.2020.00044</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00044</ee><url>https://dblp.org/rec/conf/hpca/ParasarFJGKM20</url></info>
<url>URL#483115</url>
</hit>
<hit score="1" id="483116">
<info><authors><author pid="208/1839">Tirthak Patel</author><author pid="76/9083">Devesh Tiwari</author></authors><title>CLITE - Efficient and QoS-Aware Co-Location of Multiple Latency-Critical Jobs for Warehouse Scale Computers.</title><venue>HPCA</venue><pages>193-206</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/PatelT20</key><doi>10.1109/HPCA47549.2020.00025</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00025</ee><url>https://dblp.org/rec/conf/hpca/PatelT20</url></info>
<url>URL#483116</url>
</hit>
<hit score="1" id="483117">
<info><authors><author pid="263/7469">Reid Pinkham</author><author pid="16/3579">Shuqing Zeng</author><author pid="17/5332">Zhengya Zhang</author></authors><title>QuickNN - Memory and Performance Optimization of k-d Tree Based Nearest Neighbor Search for 3D Point Clouds.</title><venue>HPCA</venue><pages>180-192</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/PinkhamZZ20</key><doi>10.1109/HPCA47549.2020.00024</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00024</ee><url>https://dblp.org/rec/conf/hpca/PinkhamZZ20</url></info>
<url>URL#483117</url>
</hit>
<hit score="1" id="483118">
<info><authors><author pid="224/2813">Eric Qin 0001</author><author pid="206/1197">Ananda Samajdar</author><author pid="203/0006">Hyoukjun Kwon</author><author pid="263/7556">Vineet Nadella</author><author pid="76/9547">Sudarshan Srinivasan</author><author pid="48/3180-2">Dipankar Das 0002</author><author pid="118/5385">Bharat Kaul</author><author pid="50/2421">Tushar Krishna</author></authors><title>SIGMA - A Sparse and Irregular GEMM Accelerator with Flexible Interconnects for DNN Training.</title><venue>HPCA</venue><pages>58-70</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/QinSKNS0KK20</key><doi>10.1109/HPCA47549.2020.00015</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00015</ee><url>https://dblp.org/rec/conf/hpca/QinSKNS0KK20</url></info>
<url>URL#483118</url>
</hit>
<hit score="1" id="483119">
<info><authors><author pid="132/8163">Keni Qiu</author><author pid="190/6807">Nicholas Jao</author><author pid="73/11467">Mengying Zhao</author><author pid="263/7470">Cyan Subhra Mishra</author><author pid="263/7638">Gulsum Gudukbay</author><author pid="212/6421">Sethu Jose</author><author pid="11/2192">Jack Sampson</author><author pid="k/MahmutTKandemir">Mahmut Taylan Kandemir</author><author pid="v/NarayananVijaykrishnan">Vijaykrishnan Narayanan</author></authors><title>ResiRCA - A Resilient Energy Harvesting ReRAM Crossbar-Based Accelerator for Intelligent Embedded Processors.</title><venue>HPCA</venue><pages>315-327</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/QiuJZMGJSKN20</key><doi>10.1109/HPCA47549.2020.00034</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00034</ee><url>https://dblp.org/rec/conf/hpca/QiuJZMGJSKN20</url></info>
<url>URL#483119</url>
</hit>
<hit score="1" id="483120">
<info><authors><author pid="145/9124">Xiaowei Ren</author><author pid="56/9613">Daniel Lustig</author><author pid="14/1037">Evgeny Bolotin</author><author pid="99/6904">Aamer Jaleel</author><author pid="08/3380">Oreste Villa</author><author pid="12/9118">David W. Nellans</author></authors><title>HMG - Extending Cache Coherence Protocols Across Modern Hierarchical Multi-GPU Systems.</title><venue>HPCA</venue><pages>582-595</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/RenLBJVN20</key><doi>10.1109/HPCA47549.2020.00054</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00054</ee><url>https://dblp.org/rec/conf/hpca/RenLBJVN20</url></info>
<url>URL#483120</url>
</hit>
<hit score="1" id="483121">
<info><authors><author pid="36/7957">Daniel Richins</author><author pid="263/7724">Dharmisha Doshi</author><author pid="263/7873">Matthew Blackmore</author><author pid="263/7820">Aswathy Thulaseedharan Nair</author><author pid="263/7579">Neha Pathapati</author><author pid="99/646">Ankit Patel</author><author pid="263/7854">Brainard Daguman</author><author pid="263/7867">Daniel Dobrijalowski</author><author pid="93/399">Ramesh Illikkal</author><author pid="95/1187">Kevin Long</author><author pid="61/6629">David Zimmerman</author><author pid="88/2610">Vijay Janapa Reddi</author></authors><title>Missing the Forest for the Trees - End-to-End AI Application Performance in Edge Data Centers.</title><venue>HPCA</venue><pages>515-528</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/RichinsDBNPPDDI20</key><doi>10.1109/HPCA47549.2020.00049</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00049</ee><url>https://dblp.org/rec/conf/hpca/RichinsDBNPPDDI20</url></info>
<url>URL#483121</url>
</hit>
<hit score="1" id="483122">
<info><authors><author pid="180/7917">Elaheh Sadredini</author><author pid="143/7528">Reza Rahimi</author><author pid="145/5396">Marzieh Lenjani</author><author pid="s/MirceaRStan">Mircea Stan</author><author pid="s/KevinSkadron">Kevin Skadron</author></authors><title>Impala - Algorithm/Architecture Co-Design for In-Memory Multi-Stride Pattern Matching.</title><venue>HPCA</venue><pages>86-98</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/SadrediniRLSS20</key><doi>10.1109/HPCA47549.2020.00017</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00017</ee><url>https://dblp.org/rec/conf/hpca/SadrediniRLSS20</url></info>
<url>URL#483122</url>
</hit>
<hit score="1" id="483123">
<info><authors><author pid="45/10300">Karthik Sangaiah</author><author pid="217/4140">Michael Lui</author><author pid="182/8688">Ragh Kuttappa</author><author pid="90/4900">Baris Taskin</author><author pid="53/1682">Mark Hempstead</author></authors><title>SnackNoC - Processing in the Communication Layer.</title><venue>HPCA</venue><pages>461-473</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/SangaiahLKTH20</key><doi>10.1109/HPCA47549.2020.00045</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00045</ee><url>https://dblp.org/rec/conf/hpca/SangaiahLKTH20</url></info>
<url>URL#483123</url>
</hit>
<hit score="1" id="483124">
<info><authors><author pid="139/9042">Nader Sehatbakhsh</author><author pid="210/6656">Baki Berkay Yilmaz</author><author pid="42/4332">Alenka G. Zajic</author><author pid="77/4185">Milos Prvulovic</author></authors><title>EMSim - A Microarchitecture-Level Simulation Tool for Modeling Electromagnetic Side-Channel Signals.</title><venue>HPCA</venue><pages>71-85</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/SehatbakhshYZP20</key><doi>10.1109/HPCA47549.2020.00016</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00016</ee><url>https://dblp.org/rec/conf/hpca/SehatbakhshYZP20</url></info>
<url>URL#483124</url>
</hit>
<hit score="1" id="483125">
<info><authors><author pid="139/9042">Nader Sehatbakhsh</author><author pid="210/6656">Baki Berkay Yilmaz</author><author pid="42/4332">Alenka G. Zajic</author><author pid="77/4185">Milos Prvulovic</author></authors><title>A New Side-Channel Vulnerability on Modern Computers by Exploiting Electromagnetic Emanations from the Power Management Unit.</title><venue>HPCA</venue><pages>123-138</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/SehatbakhshYZP20a</key><doi>10.1109/HPCA47549.2020.00020</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00020</ee><url>https://dblp.org/rec/conf/hpca/SehatbakhshYZP20a</url></info>
<url>URL#483125</url>
</hit>
<hit score="1" id="483126">
<info><authors><author pid="263/7711">Kyle Shiflett</author><author pid="263/7750">Dylan Wright</author><author pid="59/6384">Avinash Karanth</author><author pid="17/5827">Ahmed Louri</author></authors><title>PIXEL - Photonic Neural Network Accelerator.</title><venue>HPCA</venue><pages>474-487</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/ShiflettWKL20</key><doi>10.1109/HPCA47549.2020.00046</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00046</ee><url>https://dblp.org/rec/conf/hpca/ShiflettWKL20</url></info>
<url>URL#483126</url>
</hit>
<hit score="1" id="483127">
<info><authors><author pid="163/3673">Linghao Song</author><author pid="38/4539-1">Fan Chen 0001</author><author pid="199/8775">Youwei Zhuo</author><author pid="42/5189">Xuehai Qian</author><author pid="30/5330-1">Hai Li 0001</author><author pid="80/1641">Yiran Chen</author></authors><title>AccPar - Tensor Partitioning for Heterogeneous Deep Learning Accelerators.</title><venue>HPCA</venue><pages>342-355</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/SongCZQLC20</key><doi>10.1109/HPCA47549.2020.00036</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00036</ee><url>https://dblp.org/rec/conf/hpca/SongCZQLC20</url></info>
<url>URL#483127</url>
</hit>
<hit score="1" id="483128">
<info><authors><author pid="139/9764">Nitish Kumar Srivastava</author><author pid="214/9815">Hanchen Jin</author><author pid="60/10841">Shaden Smith</author><author pid="22/3141">Hongbo Rong</author><author pid="44/1649">David H. Albonesi</author><author pid="81/4227">Zhiru Zhang</author></authors><title>Tensaurus - A Versatile Accelerator for Mixed Sparse-Dense Tensor Computations.</title><venue>HPCA</venue><pages>689-702</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/SrivastavaJSRAZ20</key><doi>10.1109/HPCA47549.2020.00062</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00062</ee><url>https://dblp.org/rec/conf/hpca/SrivastavaJSRAZ20</url></info>
<url>URL#483128</url>
</hit>
<hit score="1" id="483129">
<info><authors><author pid="162/5312">Evangelos Vasilakis</author><author pid="91/4121">Vassilis Papaefstathiou</author><author pid="69/345">Pedro Trancoso</author><author pid="18/150">Ioannis Sourdis</author></authors><title>Hybrid2 - Combining Caching and Migration in Hybrid Memory Systems.</title><venue>HPCA</venue><pages>649-662</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/VasilakisPTS20</key><doi>10.1109/HPCA47549.2020.00059</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00059</ee><url>https://dblp.org/rec/conf/hpca/VasilakisPTS20</url></info>
<url>URL#483129</url>
</hit>
<hit score="1" id="483130">
<info><authors><author pid="81/1232-2">Jian Weng 0002</author><author pid="175/5266">Sihao Liu</author><author pid="242/9000">Zhengrong Wang</author><author pid="241/6206">Vidushi Dadu</author><author pid="58/11098">Tony Nowatzki</author></authors><title>A Hybrid Systolic-Dataflow Architecture for Inductive Matrix Algorithms.</title><venue>HPCA</venue><pages>703-716</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/WengLWDN20</key><doi>10.1109/HPCA47549.2020.00063</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00063</ee><url>https://dblp.org/rec/conf/hpca/WengLWDN20</url></info>
<url>URL#483130</url>
</hit>
<hit score="1" id="483131">
<info><authors><author pid="35/1895">Xin Xin</author><author pid="z/YoutaoZhang">Youtao Zhang</author><author pid="181/2799">Jun Yang</author></authors><title>ELP2IM - Efficient and Low Power Bitwise Operation Processing in DRAM.</title><venue>HPCA</venue><pages>303-314</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/XinZY20</key><doi>10.1109/HPCA47549.2020.00033</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00033</ee><url>https://dblp.org/rec/conf/hpca/XinZY20</url></info>
<url>URL#483131</url>
</hit>
<hit score="1" id="483132">
<info><authors><author pid="151/5654">Mingyu Yan</author><author pid="96/755-3">Lei Deng 0003</author><author pid="49/10052-1">Xing Hu 0001</author><author pid="95/7436">Ling Liang</author><author pid="175/9092">Yujing Feng</author><author pid="22/3129">Xiaochun Ye</author><author pid="19/3058">Zhimin Zhang</author><author pid="35/2456">Dongrui Fan</author><author pid="x/YuanXie">Yuan Xie 0001</author></authors><title>HyGCN - A GCN Accelerator with Hybrid Architecture.</title><venue>HPCA</venue><pages>15-29</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/Yan0HLFYZF020</key><doi>10.1109/HPCA47549.2020.00012</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00012</ee><url>https://dblp.org/rec/conf/hpca/Yan0HLFYZF020</url></info>
<url>URL#483132</url>
</hit>
<hit score="1" id="483133">
<info><authors><author pid="82/9927">Jieming Yin</author><author pid="263/7881">Subhash Sethumurugan</author><author pid="117/3197">Yasuko Eckert</author><author pid="34/4107">Chintan Patel</author><author pid="60/2976">Alan Smith</author><author pid="263/7868">Eric Morton</author><author pid="o/MarkOskin">Mark Oskin</author><author pid="61/5482">Natalie D. Enright Jerger</author><author pid="03/2782">Gabriel H. Loh</author></authors><title>Experiences with ML-Driven Design - A NoC Case Study.</title><venue>HPCA</venue><pages>637-648</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/YinSEPSMOJL20</key><doi>10.1109/HPCA47549.2020.00058</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00058</ee><url>https://dblp.org/rec/conf/hpca/YinSEPSMOJL20</url></info>
<url>URL#483133</url>
</hit>
<hit score="1" id="483134">
<info><authors><author pid="213/8176">Zhekai Zhang</author><author pid="214/9819-2">Hanrui Wang 0002</author><author pid="80/806-3">Song Han 0003</author><author pid="d/WJDally">William J. Dally</author></authors><title>SpArch - Efficient Architecture for Sparse Matrix Multiplication.</title><venue>HPCA</venue><pages>261-274</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/Zhang0HD20</key><doi>10.1109/HPCA47549.2020.00030</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00030</ee><url>https://dblp.org/rec/conf/hpca/Zhang0HD20</url></info>
<url>URL#483134</url>
</hit>
<hit score="1" id="483135">
<info><authors><author pid="173/9816">Xingyao Zhang</author><author pid="23/7512">Shuaiwen Leon Song</author><author pid="175/5479-1">Chenhao Xie 0001</author><author pid="02/736-55">Jing Wang 0055</author><author pid="90/7721">Weigong Zhang</author><author pid="18/2495">Xin Fu</author></authors><title>Enabling Highly Efficient Capsule Networks Processing Through A PIM-Based Architecture Design.</title><venue>HPCA</venue><pages>542-555</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangSX0ZF20</key><doi>10.1109/HPCA47549.2020.00051</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00051</ee><url>https://dblp.org/rec/conf/hpca/ZhangSX0ZF20</url></info>
<url>URL#483135</url>
</hit>
<hit score="1" id="483136">
<info><authors><author pid="85/20">Liang Zhu</author><author pid="66/3019-22">Chao Chen 0022</author><author pid="239/3429">Zihao Su</author><author pid="136/7858">Weiguang Chen</author><author pid="75/4601">Tao Li</author><author pid="70/8170">Zhibin Yu</author></authors><title>BBS - Micro-Architecture Benchmarking Blockchain Systems through Machine Learning and Fuzzy Set.</title><venue>HPCA</venue><pages>411-423</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhuCSCLY20</key><doi>10.1109/HPCA47549.2020.00041</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00041</ee><url>https://dblp.org/rec/conf/hpca/ZhuCSCLY20</url></info>
<url>URL#483136</url>
</hit>
<hit score="1" id="483137">
<info><authors><author pid="137/9186">Farzaneh Zokaee</author><author pid="96/1994-1">Lei Jiang 0001</author></authors><title>Mitigating Voltage Drop in Resistive Memories by Dynamic RESET Voltage Regulation and Partition RESET.</title><venue>HPCA</venue><pages>275-286</pages><year>2020</year><type>Conference and Workshop Papers</type><key>conf/hpca/Zokaee020</key><doi>10.1109/HPCA47549.2020.00031</doi><ee>https://doi.org/10.1109/HPCA47549.2020.00031</ee><url>https://dblp.org/rec/conf/hpca/Zokaee020</url></info>
<url>URL#483137</url>
</hit>
<hit score="1" id="582688">
<info><title>IEEE International Symposium on High Performance Computer Architecture, HPCA 2020, San Diego, CA, USA, February 22-26, 2020</title><venue>HPCA</venue><publisher>IEEE</publisher><year>2020</year><type>Editorship</type><key>conf/hpca/2020</key><ee>https://ieeexplore.ieee.org/xpl/conhome/9044284/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2020</url></info>
<url>URL#582688</url>
</hit>
<hit score="1" id="887054">
<info><authors><author pid="11/751-1">Zhe Li 0001</author><author pid="175/2489">Caiwen Ding</author><author pid="203/6652">Siyue Wang</author><author pid="70/11466">Wujie Wen</author><author pid="199/8775">Youwei Zhuo</author><author pid="52/5716">Chang Liu</author><author pid="64/1120">Qinru Qiu</author><author pid="11/6689">Wenyao Xu</author><author pid="94/7236">Xue Lin</author><author pid="42/5189">Xuehai Qian</author><author pid="45/7737">Yanzhi Wang</author></authors><title>E-RNN - Design Optimization for Efficient Recurrent Neural Networks in FPGAs.</title><venue>HPCA</venue><pages>69-80</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/0001DWWZLQXLQW19</key><doi>10.1109/HPCA.2019.00028</doi><ee>https://doi.org/10.1109/HPCA.2019.00028</ee><url>https://dblp.org/rec/conf/hpca/0001DWWZLQXLQW19</url></info>
<url>URL#887054</url>
</hit>
<hit score="1" id="887055">
<info><authors><author pid="84/6889-48">Jie Zhang 0048</author><author pid="115/6279">Myoungsoo Jung</author><author pid="k/MahmutTKandemir">Mahmut T. Kandemir</author></authors><title>FUSE - Fusing STT-MRAM into GPUs to Alleviate Off-Chip Memory Access Overheads.</title><venue>HPCA</venue><pages>426-439</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/0048JK19</key><doi>10.1109/HPCA.2019.00055</doi><ee>https://doi.org/10.1109/HPCA.2019.00055</ee><url>https://dblp.org/rec/conf/hpca/0048JK19</url></info>
<url>URL#887055</url>
</hit>
<hit score="1" id="887056">
<info><authors><author pid="123/9691">Bilge Acun</author><author pid="18/2863">Alper Buyuktosunoglu</author><author pid="31/9726">Eun Kyung Lee</author><author pid="57/1574">Yoonho Park</author></authors><title>Power Aware Heterogeneous Node Assembly.</title><venue>HPCA</venue><pages>715-727</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/AcunBLP19</key><doi>10.1109/HPCA.2019.00068</doi><ee>https://doi.org/10.1109/HPCA.2019.00068</ee><url>https://dblp.org/rec/conf/hpca/AcunBLP19</url></info>
<url>URL#887056</url>
</hit>
<hit score="1" id="887057">
<info><authors><author pid="173/9805">Mohammadamin Ajdari</author><author pid="216/7341">Pyeongsu Park</author><author pid="216/7152">Joonsung Kim</author><author pid="173/9795">Dongup Kwon</author><author pid="04/2187">Jangwoo Kim</author></authors><title>CIDR - A Cost-Effective In-Line Data Reduction System for Terabit-Per-Second Scale SSD Arrays.</title><venue>HPCA</venue><pages>28-41</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/AjdariPKKK19</key><doi>10.1109/HPCA.2019.00025</doi><ee>https://doi.org/10.1109/HPCA.2019.00025</ee><url>https://dblp.org/rec/conf/hpca/AjdariPKKK19</url></info>
<url>URL#887057</url>
</hit>
<hit score="1" id="887058">
<info><authors><author pid="190/5132">Marti Anglada</author><author pid="173/9802">Enrique de Lucas</author><author pid="68/6550">Joan-Manuel Parcerisa</author><author pid="75/5591">Juan L. Arag&#243;n</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>Early Visibility Resolution for Removing Ineffectual Computations in the Graphics Pipeline.</title><venue>HPCA</venue><pages>635-646</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/AngladaLPA019</key><doi>10.1109/HPCA.2019.00015</doi><ee>https://doi.org/10.1109/HPCA.2019.00015</ee><url>https://dblp.org/rec/conf/hpca/AngladaLPA019</url></info>
<url>URL#887058</url>
</hit>
<hit score="1" id="887059">
<info><authors><author pid="190/5132">Marti Anglada</author><author pid="173/9802">Enrique de Lucas</author><author pid="68/6550">Joan-Manuel Parcerisa</author><author pid="75/5591">Juan L. Arag&#243;n</author><author pid="85/1247">Pedro Marcuello</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>Rendering Elimination - Early Discard of Redundant Tiles in the Graphics Pipeline.</title><venue>HPCA</venue><pages>623-634</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/AngladaLPAM019</key><doi>10.1109/HPCA.2019.00014</doi><ee>https://doi.org/10.1109/HPCA.2019.00014</ee><url>https://dblp.org/rec/conf/hpca/AngladaLPAM019</url></info>
<url>URL#887059</url>
</hit>
<hit score="1" id="887060">
<info><authors><author pid="01/2818">Manish Arora</author><author pid="163/0039">Matt Skach</author><author pid="81/6685-4">Wei Huang 0004</author><author pid="150/0197">Xudong An</author><author pid="48/6796">Jason Mars</author><author pid="35/1464">Lingjia Tang</author><author pid="t/DeanMTullsen">Dean M. Tullsen</author></authors><title>Understanding the Impact of Socket Density in Density Optimized Servers.</title><venue>HPCA</venue><pages>687-700</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/AroraS0AMTT19</key><doi>10.1109/HPCA.2019.00066</doi><ee>https://doi.org/10.1109/HPCA.2019.00066</ee><url>https://dblp.org/rec/conf/hpca/AroraS0AMTT19</url></info>
<url>URL#887060</url>
</hit>
<hit score="1" id="887061">
<info><authors><author pid="155/4378">Akhil Arunkumar</author><author pid="14/1037">Evgeny Bolotin</author><author pid="12/9118">David W. Nellans</author><author pid="26/9655">Carole-Jean Wu</author></authors><title>Understanding the Future of Energy Efficiency in Multi-Module GPUs.</title><venue>HPCA</venue><pages>519-532</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/ArunkumarBNW19</key><doi>10.1109/HPCA.2019.00063</doi><ee>https://doi.org/10.1109/HPCA.2019.00063</ee><url>https://dblp.org/rec/conf/hpca/ArunkumarBNW19</url></info>
<url>URL#887061</url>
</hit>
<hit score="1" id="887062">
<info><authors><author pid="217/0574">Arash AziziMazreah</author><author pid="78/4756">Lizhong Chen</author></authors><title>Shortcut Mining - Exploiting Cross-Layer Shortcut Reuse in DCNN Accelerators.</title><venue>HPCA</venue><pages>94-105</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/AziziMazreahC19</key><doi>10.1109/HPCA.2019.00030</doi><ee>https://doi.org/10.1109/HPCA.2019.00030</ee><url>https://dblp.org/rec/conf/hpca/AziziMazreahC19</url></info>
<url>URL#887062</url>
</hit>
<hit score="1" id="887063">
<info><authors><author pid="212/1658">Mohammad Bakhshalipour</author><author pid="238/2084">Mehran Shakerinava</author><author pid="49/4847">Pejman Lotfi-Kamran</author><author pid="36/139">Hamid Sarbazi-Azad</author></authors><title>Bingo Spatial Data Prefetcher.</title><venue>HPCA</venue><pages>399-411</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/BakhshalipourSL19</key><doi>10.1109/HPCA.2019.00053</doi><ee>https://doi.org/10.1109/HPCA.2019.00053</ee><url>https://dblp.org/rec/conf/hpca/BakhshalipourSL19</url></info>
<url>URL#887063</url>
</hit>
<hit score="1" id="887064">
<info><authors><author pid="228/3318">Abanti Basak</author><author pid="91/9920">Shuangchen Li</author><author pid="49/10052-1">Xing Hu 0001</author><author pid="97/2343">Sang Min Oh</author><author pid="145/6282">Xinfeng Xie</author><author pid="97/4708">Li Zhao</author><author pid="31/2484">Xiaowei Jiang</author><author pid="x/YuanXie">Yuan Xie 0001</author></authors><title>Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads.</title><venue>HPCA</venue><pages>373-386</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/BasakLHOXZJ019</key><doi>10.1109/HPCA.2019.00051</doi><ee>https://doi.org/10.1109/HPCA.2019.00051</ee><url>https://dblp.org/rec/conf/hpca/BasakLHOXZJ019</url></info>
<url>URL#887064</url>
</hit>
<hit score="1" id="887065">
<info><authors><author pid="29/11469">Nandhini Chandramoorthy</author><author pid="13/3711">Karthik Swaminathan</author><author pid="160/5478">Martin Cochet</author><author pid="46/7955">Arun Paidimarri</author><author pid="145/7549">Schuyler Eldridge</author><author pid="42/5976">Rajiv V. Joshi</author><author pid="90/281">Matthew M. Ziegler</author><author pid="18/2863">Alper Buyuktosunoglu</author><author pid="21/4612">Pradip Bose</author></authors><title>Resilient Low Voltage Accelerators for High Energy Efficiency.</title><venue>HPCA</venue><pages>147-158</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChandramoorthyS19</key><doi>10.1109/HPCA.2019.00034</doi><ee>https://doi.org/10.1109/HPCA.2019.00034</ee><url>https://dblp.org/rec/conf/hpca/ChandramoorthyS19</url></info>
<url>URL#887065</url>
</hit>
<hit score="1" id="887066">
<info><authors><author pid="86/2556">Chih-Hsun Chou</author><author pid="b/LaxmiNBhuyan">Laxmi N. Bhuyan</author><author pid="30/4954-1">Daniel Wong 0001</author></authors><title>&#956;DPM - Dynamic Power Management for the Microsecond Era.</title><venue>HPCA</venue><pages>120-132</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChouB019</key><doi>10.1109/HPCA.2019.00032</doi><ee>https://doi.org/10.1109/HPCA.2019.00032</ee><url>https://dblp.org/rec/conf/hpca/ChouB019</url></info>
<url>URL#887066</url>
</hit>
<hit score="1" id="887067">
<info><authors><author pid="263/1985">Ryland Curtsinger</author><author pid="30/2591">David P. Bunde</author></authors><title>Shortest paths in Dragonfly systems.</title><venue>HiPINEB@HPCA</venue><pages>1-8</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/CurtsingerB19</key><doi>10.1109/HIPINEB.2019.00008</doi><ee>https://doi.org/10.1109/HiPINEB.2019.00008</ee><url>https://dblp.org/rec/conf/hpca/CurtsingerB19</url></info>
<url>URL#887067</url>
</hit>
<hit score="1" id="887068">
<info><authors><author pid="185/0234">Saumay Dublish</author><author pid="24/1972">Vijay Nagarajan</author><author pid="38/4020">Nigel P. Topham</author></authors><title>Poise - Balancing Thread-Level Parallelism and Memory System Performance in GPUs Using Machine Learning.</title><venue>HPCA</venue><pages>492-505</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/DublishNT19</key><doi>10.1109/HPCA.2019.00061</doi><ee>https://doi.org/10.1109/HPCA.2019.00061</ee><url>https://dblp.org/rec/conf/hpca/DublishNT19</url></info>
<url>URL#887068</url>
</hit>
<hit score="1" id="887069">
<info><authors><author pid="97/374">Xiang Fu</author><author pid="285/9773">Leon Riesebos</author><author pid="205/2600">M. A. Rol</author><author pid="175/4609">Jeroen van Straten</author><author pid="164/2632">J. van Someren</author><author pid="120/1814">Nader Khammassi</author><author pid="12/4377">Imran Ashraf</author><author pid="205/2681">R. F. L. Vermeulen</author><author pid="225/4647">V. Newsum</author><author pid="225/4679">K. K. L. Loh</author><author pid="205/3158">J. C. de Sterke</author><author pid="145/4657">W. J. Vlothuizen</author><author pid="205/2515">R. N. Schouten</author><author pid="118/7680">Carmen G. Almud&#233;ver</author><author pid="196/7428">Leonardo DiCarlo</author><author pid="84/2198">Koen Bertels</author></authors><title>eQASM - An Executable Quantum Instruction Set Architecture.</title><venue>HPCA</venue><pages>224-237</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/FuRRSSKAVNLSVSA19</key><doi>10.1109/HPCA.2019.00040</doi><ee>https://doi.org/10.1109/HPCA.2019.00040</ee><url>https://dblp.org/rec/conf/hpca/FuRRSSKAVNLSVSA19</url></info>
<url>URL#887069</url>
</hit>
<hit score="1" id="887070">
<info><authors><author pid="157/2809">Adi Fuchs</author><author pid="49/4239">David Wentzlaff</author></authors><title>The Accelerator Wall - Limits of Chip Specialization.</title><venue>HPCA</venue><pages>1-14</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/FuchsW19</key><doi>10.1109/HPCA.2019.00023</doi><ee>https://doi.org/10.1109/HPCA.2019.00023</ee><url>https://dblp.org/rec/conf/hpca/FuchsW19</url></info>
<url>URL#887070</url>
</hit>
<hit score="1" id="887071">
<info><authors><author pid="34/3147">Shrikanth Ganapathy</author><author pid="03/1357">John Kalamatianos</author><author pid="79/413">Bradford M. Beckmann</author><author pid="39/2294">Steven Raasch</author><author pid="124/2029">Lukasz G. Szafaryn</author></authors><title>Killi - Runtime Fault Classification to Deploy Low Voltage Caches without MBIST.</title><venue>HPCA</venue><pages>304-316</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/GanapathyKBRS19</key><doi>10.1109/HPCA.2019.00046</doi><ee>https://doi.org/10.1109/HPCA.2019.00046</ee><url>https://dblp.org/rec/conf/hpca/GanapathyKBRS19</url></info>
<url>URL#887071</url>
</hit>
<hit score="1" id="887072">
<info><authors><author pid="83/6972">Karthik Ganesan</author><author pid="157/2774">Joshua San Miguel</author><author pid="61/5482">Natalie D. Enright Jerger</author></authors><title>The What's Next Intermittent Computing Architecture.</title><venue>HPCA</venue><pages>211-223</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/GanesanMJ19</key><doi>10.1109/HPCA.2019.00039</doi><ee>https://doi.org/10.1109/HPCA.2019.00039</ee><url>https://dblp.org/rec/conf/hpca/GanesanMJ19</url></info>
<url>URL#887072</url>
</hit>
<hit score="1" id="887073">
<info><authors><author pid="18/4038">Paul Gratz</author></authors><title>The Best of IEEE Computer Architecture Letters in 2018.</title><venue>HPCA</venue><pages>491</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/Gratz19</key><doi>10.1109/HPCA.2019.00060</doi><ee>https://doi.org/10.1109/HPCA.2019.00060</ee><url>https://dblp.org/rec/conf/hpca/Gratz19</url></info>
<url>URL#887073</url>
</hit>
<hit score="1" id="887074">
<info><authors><author pid="h/MarkDHill">Mark D. Hill</author><author pid="88/2610">Vijay Janapa Reddi</author></authors><title>Gables - A Roofline Model for Mobile SoCs.</title><venue>HPCA</venue><pages>317-330</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/HillR19</key><doi>10.1109/HPCA.2019.00047</doi><ee>https://doi.org/10.1109/HPCA.2019.00047</ee><url>https://dblp.org/rec/conf/hpca/HillR19</url></info>
<url>URL#887074</url>
</hit>
<hit score="1" id="887075">
<info><authors><author pid="180/4976-1">Jiayi Huang 0001</author><author pid="238/2082">Ramprakash Reddy Puli</author><author pid="68/10359">Pritam Majumder</author><author pid="238/2102">Sungkeun Kim</author><author pid="03/8857">Rahul Boyapati</author><author pid="72/2098">Ki Hwan Yum</author><author pid="87/5080-1">Eun Jung Kim 0001</author></authors><title>Active-Routing - Compute on the Way for Near-Data Processing.</title><venue>HPCA</venue><pages>674-686</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/HuangPMKBY019</key><doi>10.1109/HPCA.2019.00018</doi><ee>https://doi.org/10.1109/HPCA.2019.00018</ee><url>https://dblp.org/rec/conf/hpca/HuangPMKBY019</url></info>
<url>URL#887075</url>
</hit>
<hit score="1" id="887076">
<info><authors><author pid="159/9511">Skand Hurkat</author><author pid="m/JFMartinez">Jos&#233; F. Mart&#237;nez</author></authors><title>VIP - A Versatile Inference Processor.</title><venue>HPCA</venue><pages>345-358</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/HurkatM19</key><doi>10.1109/HPCA.2019.00049</doi><ee>https://doi.org/10.1109/HPCA.2019.00049</ee><url>https://dblp.org/rec/conf/hpca/HurkatM19</url></info>
<url>URL#887076</url>
</hit>
<hit score="1" id="887077">
<info><authors><author pid="190/5129">S. Karen Khatamifard</author><author pid="132/6130">Longfei Wang</author><author pid="61/11158">Amitabh Das</author><author pid="89/3319">Sel&#231;uk K&#246;se</author><author pid="89/5932">Ulya R. Karpuzcu</author></authors><title>POWERT Channels - A Novel Class of Covert CommunicationExploiting Power Management Vulnerabilities.</title><venue>HPCA</venue><pages>291-303</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/KhatamifardWDKK19</key><doi>10.1109/HPCA.2019.00045</doi><ee>https://doi.org/10.1109/HPCA.2019.00045</ee><url>https://dblp.org/rec/conf/hpca/KhatamifardWDKK19</url></info>
<url>URL#887077</url>
</hit>
<hit score="1" id="887078">
<info><authors><author pid="148/9733">Jeremie S. Kim</author><author pid="147/0857">Minesh Patel</author><author pid="147/4013">Hasan Hassan</author><author pid="06/10860-1">Lois Orosa 0001</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>D-RaNGe - Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput.</title><venue>HPCA</venue><pages>582-595</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimPHOM19</key><doi>10.1109/HPCA.2019.00011</doi><ee>https://doi.org/10.1109/HPCA.2019.00011</ee><url>https://dblp.org/rec/conf/hpca/KimPHOM19</url></info>
<url>URL#887078</url>
</hit>
<hit score="1" id="887079">
<info><authors><author pid="202/9642">Hyeonuk Kim</author><author pid="71/11469">Jaehyeong Sim</author><author pid="176/6127">Yeongjae Choi</author><author pid="75/34">Lee-Sup Kim</author></authors><title>NAND-Net - Minimizing Computational Complexity of In-Memory Processing for Binary Neural Networks.</title><venue>HPCA</venue><pages>661-673</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimSCK19</key><doi>10.1109/HPCA.2019.00017</doi><ee>https://doi.org/10.1109/HPCA.2019.00017</ee><url>https://dblp.org/rec/conf/hpca/KimSCK19</url></info>
<url>URL#887079</url>
</hit>
<hit score="1" id="887080">
<info><authors><author pid="179/2878">Apostolos Kokolis</author><author pid="191/7793-2">Dimitrios Skarlatos 0002</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>PageSeer - Using Page Walks to Trigger Page Swaps in Hybrid Memory Systems.</title><venue>HPCA</venue><pages>596-608</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/KokolisST19</key><doi>10.1109/HPCA.2019.00012</doi><ee>https://doi.org/10.1109/HPCA.2019.00012</ee><url>https://dblp.org/rec/conf/hpca/KokolisST19</url></info>
<url>URL#887080</url>
</hit>
<hit score="1" id="887081">
<info><authors><author pid="209/9019">Sushant Kondguli</author><author pid="87/6759">Michael Huang</author></authors><title>R3-DLA (Reduce, Reuse, Recycle) - A More Efficient Approach to Decoupled Look-Ahead Architectures.</title><venue>HPCA</venue><pages>533-544</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/KondguliH19</key><doi>10.1109/HPCA.2019.00064</doi><ee>https://doi.org/10.1109/HPCA.2019.00064</ee><url>https://dblp.org/rec/conf/hpca/KondguliH19</url></info>
<url>URL#887081</url>
</hit>
<hit score="1" id="887082">
<info><authors><author pid="218/6005">Neeraj Kulkarni</author><author pid="42/1054-3">Feng Qi 0003</author><author pid="69/9942">Christina Delimitrou</author></authors><title>Pliant - Leveraging Approximation to Improve Datacenter Resource Efficiency.</title><venue>HPCA</venue><pages>159-171</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/Kulkarni0D19</key><doi>10.1109/HPCA.2019.00035</doi><ee>https://doi.org/10.1109/HPCA.2019.00035</ee><url>https://dblp.org/rec/conf/hpca/Kulkarni0D19</url></info>
<url>URL#887082</url>
</hit>
<hit score="1" id="887083">
<info><authors><author pid="98/4371-3">Rakesh Kumar 0003</author><author pid="41/9546">Mehdi Alipour</author><author pid="58/6781">David Black-Schaffer</author></authors><title>Freeway - Maximizing MLP for Slice-Out-of-Order Execution.</title><venue>HPCA</venue><pages>558-569</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/KumarAB19</key><doi>10.1109/HPCA.2019.00009</doi><ee>https://doi.org/10.1109/HPCA.2019.00009</ee><url>https://dblp.org/rec/conf/hpca/KumarAB19</url></info>
<url>URL#887083</url>
</hit>
<hit score="1" id="887084">
<info><authors><author pid="37/4190">Yang Li</author><author pid="37/6803">Charles R. Lefurgy</author><author pid="71/1431">Karthick Rajamani</author><author pid="92/9477">Malcolm S. Allen-Ware</author><author pid="01/8096">Guillermo J. Silva</author><author pid="238/2093">Daniel D. Heimsoth</author><author pid="94/7357">Saugata Ghose</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>A Scalable Priority-Aware Approach to Managing Data Center Server Power.</title><venue>HPCA</venue><pages>701-714</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiLRASHGM19</key><doi>10.1109/HPCA.2019.00067</doi><ee>https://doi.org/10.1109/HPCA.2019.00067</ee><url>https://dblp.org/rec/conf/hpca/LiLRASHGM19</url></info>
<url>URL#887084</url>
</hit>
<hit score="1" id="887085">
<info><authors><author pid="119/1110">Peinan Li</author><author pid="238/2108">Lutan Zhao</author><author pid="79/3631">Rui Hou</author><author pid="52/5615-2">Lixin Zhang 0002</author><author pid="01/2538">Dan Meng</author></authors><title>Conditional Speculation - An Effective Approach to Safeguard Out-of-Order Execution Against Spectre Attacks.</title><venue>HPCA</venue><pages>264-276</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiZH0M19</key><doi>10.1109/HPCA.2019.00043</doi><ee>https://doi.org/10.1109/HPCA.2019.00043</ee><url>https://dblp.org/rec/conf/hpca/LiZH0M19</url></info>
<url>URL#887085</url>
</hit>
<hit score="1" id="887086">
<info><authors><author pid="232/0157">Artemiy Margaritov</author><author pid="45/7178-3">Siddharth Gupta 0003</author><author pid="146/0961">Rekai Gonz&#225;lez-Alberquilla</author><author pid="78/50">Boris Grot</author></authors><title>Stretch - Balancing QoS and Throughput for Colocated Server Workloads on SMT Cores.</title><venue>HPCA</venue><pages>15-27</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/MargaritovGGG19</key><doi>10.1109/HPCA.2019.00024</doi><ee>https://doi.org/10.1109/HPCA.2019.00024</ee><url>https://dblp.org/rec/conf/hpca/MargaritovGGG19</url></info>
<url>URL#887086</url>
</hit>
<hit score="1" id="887087">
<info><authors><author pid="161/0894">Amirhossein Mirhosseini</author><author pid="178/3217">Akshitha Sriraman</author><author pid="01/1282">Thomas F. Wenisch</author></authors><title>Enhancing Server Efficiency in the Face of Killer Microseconds.</title><venue>HPCA</venue><pages>185-198</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/MirhosseiniSW19</key><doi>10.1109/HPCA.2019.00037</doi><ee>https://doi.org/10.1109/HPCA.2019.00037</ee><url>https://dblp.org/rec/conf/hpca/MirhosseiniSW19</url></info>
<url>URL#887087</url>
</hit>
<hit score="1" id="887088">
<info><authors><author pid="207/5375">Matheus Ogleari</author><author pid="37/5423-1">Ye Yu 0001</author><author pid="70/3604-1">Chen Qian 0001</author><author pid="m/EthanLMiller">Ethan L. Miller</author><author pid="66/8314">Jishen Zhao</author></authors><title>String Figure - A Scalable and Elastic Memory Network Architecture.</title><venue>HPCA</venue><pages>647-660</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/OgleariYQMZ19</key><doi>10.1109/HPCA.2019.00016</doi><ee>https://doi.org/10.1109/HPCA.2019.00016</ee><url>https://dblp.org/rec/conf/hpca/OgleariYQMZ19</url></info>
<url>URL#887088</url>
</hit>
<hit score="1" id="887089">
<info><authors><author pid="148/8441">Saptadeep Pal</author><author pid="184/8263">Daniel Petrisko</author><author pid="184/1268">Matthew Tomei</author><author pid="06/1383">Puneet Gupta</author><author pid="87/3451">Subramanian S. Iyer</author><author pid="98/4371-2">Rakesh Kumar 0002</author></authors><title>Architecting Waferscale Processors - A GPU Case Study.</title><venue>HPCA</venue><pages>250-263</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/PalPTGI019</key><doi>10.1109/HPCA.2019.00042</doi><ee>https://doi.org/10.1109/HPCA.2019.00042</ee><url>https://dblp.org/rec/conf/hpca/PalPTGI019</url></info>
<url>URL#887089</url>
</hit>
<hit score="1" id="887090">
<info><authors><author pid="54/2215-1">George Papadimitriou 0001</author><author pid="170/3249">Athanasios Chatzidimitriou</author><author pid="79/1691">Dimitris Gizopoulos</author></authors><title>Adaptive Voltage/Frequency Scaling and Core Allocation for Balanced Energy and Performance on Multicore CPUs.</title><venue>HPCA</venue><pages>133-146</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/PapadimitriouCG19</key><doi>10.1109/HPCA.2019.00033</doi><ee>https://doi.org/10.1109/HPCA.2019.00033</ee><url>https://dblp.org/rec/conf/hpca/PapadimitriouCG19</url></info>
<url>URL#887090</url>
</hit>
<hit score="1" id="887091">
<info><authors><author pid="147/1005">Arthur Perais</author><author pid="99/9640">Rami Sheikh</author><author pid="64/2694">Luke Yen</author><author pid="238/2086">Michael McIlvaine</author><author pid="238/2109">Robert D. Clancy</author></authors><title>Elastic Instruction Fetching.</title><venue>HPCA</venue><pages>478-490</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/PeraisSYMC19</key><doi>10.1109/HPCA.2019.00059</doi><ee>https://doi.org/10.1109/HPCA.2019.00059</ee><url>https://dblp.org/rec/conf/hpca/PeraisSYMC19</url></info>
<url>URL#887091</url>
</hit>
<hit score="1" id="887092">
<info><authors><author pid="173/9808">Gokul Subramanian Ravi</author><author pid="02/1732">Mikko H. Lipasti</author></authors><title>Recycling Data Slack in Out-of-Order Cores.</title><venue>HPCA</venue><pages>545-557</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/RaviL19</key><doi>10.1109/HPCA.2019.00065</doi><ee>https://doi.org/10.1109/HPCA.2019.00065</ee><url>https://dblp.org/rec/conf/hpca/RaviL19</url></info>
<url>URL#887092</url>
</hit>
<hit score="1" id="887093">
<info><authors><author pid="31/9547">Sujoy Sinha Roy</author><author pid="186/8758">Furkan Turan</author><author pid="93/54">Kimmo J&#228;rvinen 0001</author><author pid="31/5019">Frederik Vercauteren</author><author pid="92/16">Ingrid Verbauwhede</author></authors><title>FPGA-Based High-Performance Parallel Architecture for Homomorphic Computing on Encrypted Data.</title><venue>HPCA</venue><pages>387-398</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/RoyT0VV19</key><doi>10.1109/HPCA.2019.00052</doi><ee>https://doi.org/10.1109/HPCA.2019.00052</ee><url>https://dblp.org/rec/conf/hpca/RoyT0VV19</url></info>
<url>URL#887093</url>
</hit>
<hit score="1" id="887094">
<info><authors><author pid="05/5022-1">Fernando Fernandes dos Santos</author><author pid="151/4112">Caio B. Lunardi</author><author pid="121/1932">Daniel A. G. de Oliveira</author><author pid="230/1142">Fabiano Libano</author><author pid="64/5340">Paolo Rech</author></authors><title>Reliability Evaluation of Mixed-Precision Architectures.</title><venue>HPCA</venue><pages>238-249</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/SantosLOLR19</key><doi>10.1109/HPCA.2019.00041</doi><ee>https://doi.org/10.1109/HPCA.2019.00041</ee><url>https://dblp.org/rec/conf/hpca/SantosLOLR19</url></info>
<url>URL#887094</url>
</hit>
<hit score="1" id="887095">
<info><authors><author pid="99/9640">Rami Sheikh</author><author pid="62/5426">Derek Hower</author></authors><title>Efficient Load Value Prediction Using Multiple Predictors and Filters.</title><venue>HPCA</venue><pages>454-465</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/SheikhH19</key><doi>10.1109/HPCA.2019.00057</doi><ee>https://doi.org/10.1109/HPCA.2019.00057</ee><url>https://dblp.org/rec/conf/hpca/SheikhH19</url></info>
<url>URL#887095</url>
</hit>
<hit score="1" id="887096">
<info><authors><author pid="145/1026">Thomas Shull</author><author pid="63/2791">Jiho Choi</author><author pid="95/6451">Mar&#237;a Jes&#250;s Garzar&#225;n</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>NoMap - Speeding-Up JavaScript Using Hardware Transactional Memory.</title><venue>HPCA</venue><pages>412-425</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/ShullCGT19</key><doi>10.1109/HPCA.2019.00054</doi><ee>https://doi.org/10.1109/HPCA.2019.00054</ee><url>https://dblp.org/rec/conf/hpca/ShullCGT19</url></info>
<url>URL#887096</url>
</hit>
<hit score="1" id="887097">
<info><authors><author pid="163/3673">Linghao Song</author><author pid="178/5589">Jiachen Mao</author><author pid="199/8775">Youwei Zhuo</author><author pid="42/5189">Xuehai Qian</author><author pid="30/5330-1">Hai Li 0001</author><author pid="80/1641">Yiran Chen</author></authors><title>HyPar - Towards Hybrid Parallelism for Deep Learning Accelerator Array.</title><venue>HPCA</venue><pages>56-68</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/SongMZQLC19</key><doi>10.1109/HPCA.2019.00027</doi><ee>https://doi.org/10.1109/HPCA.2019.00027</ee><url>https://dblp.org/rec/conf/hpca/SongMZQLC19</url></info>
<url>URL#887097</url>
</hit>
<hit score="1" id="887098">
<info><authors><author pid="129/7577">Yatish Turakhia</author><author pid="238/2079">Sneha D. Goenka</author><author pid="b/GillBejerano">Gill Bejerano</author><author pid="d/WJDally">William J. Dally</author></authors><title>Darwin-WGA - A Co-processor Provides Increased Sensitivity in Whole Genome Alignments with High Speedup.</title><venue>HPCA</venue><pages>359-372</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/TurakhiaGBD19</key><doi>10.1109/HPCA.2019.00050</doi><ee>https://doi.org/10.1109/HPCA.2019.00050</ee><url>https://dblp.org/rec/conf/hpca/TurakhiaGBD19</url></info>
<url>URL#887098</url>
</hit>
<hit score="1" id="887099">
<info><authors><author pid="76/11029">Ashish Venkat</author><author pid="238/2097">Harsha Basavaraj</author><author pid="t/DeanMTullsen">Dean M. Tullsen</author></authors><title>Composite-ISA Cores - Enabling Multi-ISA Heterogeneity Using a Single ISA.</title><venue>HPCA</venue><pages>42-55</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/VenkatBT19</key><doi>10.1109/HPCA.2019.00026</doi><ee>https://doi.org/10.1109/HPCA.2019.00026</ee><url>https://dblp.org/rec/conf/hpca/VenkatBT19</url></info>
<url>URL#887099</url>
</hit>
<hit score="1" id="887100">
<info><authors><author pid="215/2035">Ilias Vougioukas</author><author pid="12/10332">Nikos Nikoleris</author><author pid="88/9134">Andreas Sandberg</author><author pid="72/8290">Stephan Diestelhorst</author><author pid="48/5139">Bashir M. Al-Hashimi</author><author pid="79/2874">Geoff V. Merrett</author></authors><title>BRB - Mitigating Branch Predictor Side-Channels.</title><venue>HPCA</venue><pages>466-477</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/VougioukasNSDAM19</key><doi>10.1109/HPCA.2019.00058</doi><ee>https://doi.org/10.1109/HPCA.2019.00058</ee><url>https://dblp.org/rec/conf/hpca/VougioukasNSDAM19</url></info>
<url>URL#887100</url>
</hit>
<hit score="1" id="887101">
<info><authors><author pid="235/2613">Qingsen Wang</author><author pid="93/3167-1">Xu Liu 0001</author><author pid="115/4870">Milind Chabbi</author></authors><title>Featherlight Reuse-Distance Measurement.</title><venue>HPCA</venue><pages>440-453</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/Wang0C19</key><doi>10.1109/HPCA.2019.00056</doi><ee>https://doi.org/10.1109/HPCA.2019.00056</ee><url>https://dblp.org/rec/conf/hpca/Wang0C19</url></info>
<url>URL#887101</url>
</hit>
<hit score="1" id="887102">
<info><authors><author pid="204/2242">Xiebing Wang</author><author pid="86/489-1">Kai Huang 0001</author><author pid="k/AloisKnoll">Alois C. Knoll</author><author pid="42/5189">Xuehai Qian</author></authors><title>A Hybrid Framework for Fast and Accurate GPU Performance Estimation through Source-Level Analysis and Trace-Based Simulation.</title><venue>HPCA</venue><pages>506-518</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/Wang0KQ19</key><doi>10.1109/HPCA.2019.00062</doi><ee>https://doi.org/10.1109/HPCA.2019.00062</ee><url>https://dblp.org/rec/conf/hpca/Wang0KQ19</url></info>
<url>URL#887102</url>
</hit>
<hit score="1" id="887103">
<info><authors><author pid="63/1591-9">Shuo Wang 0009</author><author pid="83/2265">Yun Liang 0001</author><author pid="10/4661-12">Wei Zhang 0012</author></authors><title>Poly - Efficient Heterogeneous System and Application Management for Interactive Applications.</title><venue>HPCA</venue><pages>199-210</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/Wang0Z19</key><doi>10.1109/HPCA.2019.00038</doi><ee>https://doi.org/10.1109/HPCA.2019.00038</ee><url>https://dblp.org/rec/conf/hpca/Wang0Z19</url></info>
<url>URL#887103</url>
</hit>
<hit score="1" id="887104">
<info><authors><author pid="27/5665">Xiaowei Wang</author><author pid="201/4874">Jiecao Yu</author><author pid="41/5248">Charles Augustine</author><author pid="i/RaviRIyer">Ravi R. Iyer</author><author pid="41/1231">Reetuparna Das</author></authors><title>Bit Prudent In-Cache Acceleration of Deep Convolutional Neural Networks.</title><venue>HPCA</venue><pages>81-93</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangYAID19</key><doi>10.1109/HPCA.2019.00029</doi><ee>https://doi.org/10.1109/HPCA.2019.00029</ee><url>https://dblp.org/rec/conf/hpca/WangYAID19</url></info>
<url>URL#887104</url>
</hit>
<hit score="1" id="887105">
<info><authors><author pid="26/9655">Carole-Jean Wu</author><author pid="30/135">David Brooks 0001</author><author pid="39/1303">Kevin Chen</author><author pid="238/2088">Douglas Chen</author><author pid="238/2103">Sy Choudhury</author><author pid="121/2427">Marat Dukhan</author><author pid="77/1117">Kim M. Hazelwood</author><author pid="238/2105">Eldad Isaac</author><author pid="19/2618">Yangqing Jia</author><author pid="177/3681">Bill Jia</author><author pid="44/3040">Tommer Leyvand</author><author pid="72/5422">Hao Lu</author><author pid="16/6317">Yang Lu</author><author pid="q/LinQiao">Lin Qiao</author><author pid="135/8203">Brandon Reagen</author><author pid="238/2081">Joe Spisak</author><author pid="51/394">Fei Sun</author><author pid="177/9077">Andrew Tulloch</author><author pid="44/5953">Peter Vajda</author><author pid="07/1021-20">Xiaodong Wang 0020</author><author pid="232/1996">Yanghan Wang</author><author pid="220/3931">Bram Wasti</author><author pid="91/4697">Yiming Wu</author><author pid="153/2452">Ran Xian</author><author pid="82/6218">Sungjoo Yoo</author><author pid="23/8011">Peizhao Zhang</author></authors><title>Machine Learning at Facebook - Understanding Inference at the Edge.</title><venue>HPCA</venue><pages>331-344</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/WuBCCCDHIJJLLLQ19</key><doi>10.1109/HPCA.2019.00048</doi><ee>https://doi.org/10.1109/HPCA.2019.00048</ee><url>https://dblp.org/rec/conf/hpca/WuBCCCDHIJJLLLQ19</url></info>
<url>URL#887105</url>
</hit>
<hit score="1" id="887106">
<info><authors><author pid="23/3943">Lisa Wu 0001</author><author pid="191/0533">David Bruns-Smith</author><author pid="117/0589">Frank A. Nothaft</author><author pid="131/4868">Qijing Huang 0001</author><author pid="145/2275">Sagar Karandikar</author><author pid="238/2101">Johnny Le</author><author pid="14/8146">Andrew Lin</author><author pid="192/6332">Howard Mao</author><author pid="238/2083">Brendan Sweeney</author><author pid="a/KrsteAsanovic">Krste Asanovic</author><author pid="p/DAPatterson">David A. Patterson</author><author pid="30/2317">Anthony D. Joseph</author></authors><title>FPGA Accelerated INDEL Realignment in the Cloud.</title><venue>HPCA</venue><pages>277-290</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/WuBNHKLLMSAPJ19</key><doi>10.1109/HPCA.2019.00044</doi><ee>https://doi.org/10.1109/HPCA.2019.00044</ee><url>https://dblp.org/rec/conf/hpca/WuBNHKLLMSAPJ19</url></info>
<url>URL#887106</url>
</hit>
<hit score="1" id="887107">
<info><authors><author pid="175/5479-1">Chenhao Xie 0001</author><author pid="173/9816">Xingyao Zhang</author><author pid="33/2805">Ang Li</author><author pid="18/2495">Xin Fu</author><author pid="23/7512">Shuaiwen Song</author></authors><title>PIM-VR - Erasing Motion Anomalies In Highly-Interactive Virtual Reality World with Customized Memory Cube.</title><venue>HPCA</venue><pages>609-622</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/XieZLFS19</key><doi>10.1109/HPCA.2019.00013</doi><ee>https://doi.org/10.1109/HPCA.2019.00013</ee><url>https://dblp.org/rec/conf/hpca/XieZLFS19</url></info>
<url>URL#887107</url>
</hit>
<hit score="1" id="887108">
<info><authors><author pid="159/0021">Vinson Young</author><author pid="223/6062">Sanjay Kariyappa</author><author pid="60/6934">Moinuddin K. Qureshi</author></authors><title>Enabling Transparent Memory-Compression for Commodity Memory Systems.</title><venue>HPCA</venue><pages>570-581</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/YoungKQ19</key><doi>10.1109/HPCA.2019.00010</doi><ee>https://doi.org/10.1109/HPCA.2019.00010</ee><url>https://dblp.org/rec/conf/hpca/YoungKQ19</url></info>
<url>URL#887108</url>
</hit>
<hit score="1" id="887109">
<info><authors><author pid="182/9491">Felix Zahn</author><author pid="128/5234">Pedro Y&#233;benes</author><author pid="72/1341">Jes&#250;s Escudero-Sahuquillo</author><author pid="74/6776">Pedro Javier Garc&#237;a</author><author pid="56/3662">Holger Fr&#246;ning</author></authors><title>Effects of Congestion Management on Energy Saving Techniques in Interconnection Networks.</title><venue>HiPINEB@HPCA</venue><pages>9-16</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZahnYEGF19</key><doi>10.1109/HIPINEB.2019.00009</doi><ee>https://doi.org/10.1109/HiPINEB.2019.00009</ee><url>https://dblp.org/rec/conf/hpca/ZahnYEGF19</url></info>
<url>URL#887109</url>
</hit>
<hit score="1" id="887110">
<info><authors><author pid="00/7084">Haishan Zhu</author><author pid="89/6793-3">David Lo 0003</author><author pid="52/2470">Liqun Cheng</author><author pid="58/2704">Rama Govindaraju</author><author pid="12/6848">Parthasarathy Ranganathan</author><author pid="95/2048">Mattan Erez</author></authors><title>Kelp - QoS for Accelerated Machine Learning Systems.</title><venue>HPCA</venue><pages>172-184</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/Zhu0CGRE19</key><doi>10.1109/HPCA.2019.00036</doi><ee>https://doi.org/10.1109/HPCA.2019.00036</ee><url>https://dblp.org/rec/conf/hpca/Zhu0CGRE19</url></info>
<url>URL#887110</url>
</hit>
<hit score="1" id="887111">
<info><authors><author pid="145/0587">Yazhou Zu</author><author pid="36/7957">Daniel Richins</author><author pid="37/6803">Charles Lefurgy</author><author pid="88/2610">Vijay Janapa Reddi</author></authors><title>Fine-Tuning the Active Timing Margin (ATM) Control Loop for Maximizing Multi-core Efficiency on an IBM POWER Server.</title><venue>HPCA</venue><pages>106-119</pages><year>2019</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZuRLR19</key><doi>10.1109/HPCA.2019.00031</doi><ee>https://doi.org/10.1109/HPCA.2019.00031</ee><url>https://dblp.org/rec/conf/hpca/ZuRLR19</url></info>
<url>URL#887111</url>
</hit>
<hit score="1" id="1001826">
<info><title>25th IEEE International Symposium on High Performance Computer Architecture, HPCA 2019, Washington, DC, USA, February 16-20, 2019</title><venue>HPCA</venue><publisher>IEEE</publisher><year>2019</year><type>Editorship</type><key>conf/hpca/2019</key><ee>https://ieeexplore.ieee.org/xpl/conhome/8666628/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2019</url></info>
<url>URL#1001826</url>
</hit>
<hit score="1" id="1001827">
<info><title>The 5th International Workshop on High-Performance Interconnection Networks in the ExaScale and Big-Data Era, HiPINEB@HPCA 2019, 17 February 2019, Washington, DC, USA</title><venue>HiPINEB@HPCA</venue><publisher>IEEE Computer Society</publisher><year>2019</year><type>Editorship</type><key>conf/hpca/2019hipineb</key><ee>https://ieeexplore.ieee.org/xpl/conhome/8969852/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2019hipineb</url></info>
<url>URL#1001827</url>
</hit>
<hit score="1" id="1269488">
<info><authors><author pid="217/0543">Fawaz Alazemi</author><author pid="217/0574">Arash AziziMazreah</author><author pid="b/BellaBose">Bella Bose</author><author pid="78/4756">Lizhong Chen</author></authors><title>Routerless Network-on-Chip.</title><venue>HPCA</venue><pages>492-503</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/AlazemiABC18</key><doi>10.1109/HPCA.2018.00049</doi><ee>https://doi.org/10.1109/HPCA.2018.00049</ee><url>https://dblp.org/rec/conf/hpca/AlazemiABC18</url></info>
<url>URL#1269488</url>
</hit>
<hit score="1" id="1269489">
<info><authors><author pid="83/10372">Francisco J. Andujar</author><author pid="88/2959">Salvador Coll</author><author pid="18/1396">Marina Alonso</author><author pid="123/5294">Juan-Miguel Mart&#237;nez</author><author pid="15/6063">Pedro L&#243;pez 0001</author><author pid="115/4710">Francisco J. Alfaro</author><author pid="30/4785-2">Jos&#233; L. S&#225;nchez 0002</author><author pid="78/980">Ra&#250;l Mart&#237;nez</author></authors><title>Analyzing Topology Parameters for Achieving Energy-Efficient k-ary n-cubes.</title><venue>HiPINEB@HPCA</venue><pages>24-31</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/AndujarCAMLASM18</key><doi>10.1109/HIPINEB.2018.00012</doi><ee>https://doi.org/10.1109/HiPINEB.2018.00012</ee><url>https://dblp.org/rec/conf/hpca/AndujarCAMLASM18</url></info>
<url>URL#1269489</url>
</hit>
<hit score="1" id="1269490">
<info><authors><author pid="155/4378">Akhil Arunkumar</author><author pid="70/9428">Shin-Ying Lee</author><author pid="217/0483">Vignesh Soundararajan</author><author pid="26/9655">Carole-Jean Wu</author></authors><title>LATTE-CC - Latency Tolerance Aware Adaptive Cache Compression Management for Energy Efficient GPUs.</title><venue>HPCA</venue><pages>221-234</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/ArunkumarLSW18</key><doi>10.1109/HPCA.2018.00028</doi><ee>https://doi.org/10.1109/HPCA.2018.00028</ee><url>https://dblp.org/rec/conf/hpca/ArunkumarLSW18</url></info>
<url>URL#1269490</url>
</hit>
<hit score="1" id="1269491">
<info><authors><author pid="177/4860">Grant Ayers</author><author pid="a/JungHoAhn">Jung Ho Ahn</author><author pid="k/ChristoforosEKozyrakis">Christos Kozyrakis</author><author pid="12/6848">Parthasarathy Ranganathan</author></authors><title>Memory Hierarchy for Web Search.</title><venue>HPCA</venue><pages>643-656</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/AyersAKR18</key><doi>10.1109/HPCA.2018.00061</doi><ee>https://doi.org/10.1109/HPCA.2018.00061</ee><url>https://dblp.org/rec/conf/hpca/AyersAKR18</url></info>
<url>URL#1269491</url>
</hit>
<hit score="1" id="1269492">
<info><authors><author pid="212/1658">Mohammad Bakhshalipour</author><author pid="49/4847">Pejman Lotfi-Kamran</author><author pid="36/139">Hamid Sarbazi-Azad</author></authors><title>Domino Temporal Data Prefetcher.</title><venue>HPCA</venue><pages>131-142</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/BakhshalipourLS18</key><doi>10.1109/HPCA.2018.00021</doi><ee>https://doi.org/10.1109/HPCA.2018.00021</ee><url>https://dblp.org/rec/conf/hpca/BakhshalipourLS18</url></info>
<url>URL#1269492</url>
</hit>
<hit score="1" id="1269493">
<info><authors><author pid="175/5739">Mariano Benito</author><author pid="121/1929">Pablo Fuentes</author><author pid="63/6915-1">Enrique Vallejo 0001</author><author pid="24/5270">Ram&#243;n Beivide</author></authors><title>Analysis and Improvement of Valiant Routing in Low-Diameter Networks.</title><venue>HiPINEB@HPCA</venue><pages>1-8</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/BenitoFVB18</key><doi>10.1109/HIPINEB.2018.00009</doi><ee>https://doi.org/10.1109/HiPINEB.2018.00009</ee><url>https://dblp.org/rec/conf/hpca/BenitoFVB18</url></info>
<url>URL#1269493</url>
</hit>
<hit score="1" id="1269494">
<info><authors><author pid="129/2851">Chunkun Bo</author><author pid="115/8716">Vinh Dang</author><author pid="180/7917">Elaheh Sadredini</author><author pid="s/KevinSkadron">Kevin Skadron</author></authors><title>Searching for Potential gRNA Off-Target Sites for CRISPR/Cas9 Using Automata Processing Across Different Platforms.</title><venue>HPCA</venue><pages>737-748</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/BoDSS18</key><doi>10.1109/HPCA.2018.00068</doi><ee>https://doi.org/10.1109/HPCA.2018.00068</ee><url>https://dblp.org/rec/conf/hpca/BoDSS18</url></info>
<url>URL#1269494</url>
</hit>
<hit score="1" id="1269495">
<info><authors><author pid="217/0497">Javier Cano-Cano</author><author pid="83/10372">Francisco J. Andujar</author><author pid="115/4710">Francisco J. Alfaro</author><author pid="30/4785-2">Jos&#233; L. S&#225;nchez 0002</author></authors><title>VEF3 Traces - Towards a Complete Framework for Modelling Network Workloads for Exascale Systems.</title><venue>HiPINEB@HPCA</venue><pages>32-39</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/Cano-CanoAAS18</key><doi>10.1109/HIPINEB.2018.00013</doi><ee>https://doi.org/10.1109/HiPINEB.2018.00013</ee><url>https://dblp.org/rec/conf/hpca/Cano-CanoAAS18</url></info>
<url>URL#1269495</url>
</hit>
<hit score="1" id="1269496">
<info><authors><author pid="67/5290">Emilio Castillo</author><author pid="06/2988">Lluc Alvarez</author><author pid="80/1904">Miquel Moret&#243;</author><author pid="68/6352">Marc Casas</author><author pid="63/6915-1">Enrique Vallejo 0001</author><author pid="29/3095">Jos&#233; Luis Bosque</author><author pid="24/5270">Ram&#243;n Beivide</author><author pid="v/MateoValero">Mateo Valero</author></authors><title>Architectural Support for Task Dependence Management with Flexible Software Scheduling.</title><venue>HPCA</venue><pages>283-295</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/CastilloAMCVBBV18</key><doi>10.1109/HPCA.2018.00033</doi><ee>https://doi.org/10.1109/HPCA.2018.00033</ee><url>https://dblp.org/rec/conf/hpca/CastilloAMCVBBV18</url></info>
<url>URL#1269496</url>
</hit>
<hit score="1" id="1269497">
<info><authors><author pid="147/4962">Hongwen Dai</author><author pid="26/346">Zhen Lin</author><author pid="66/190-4">Chao Li 0004</author><author pid="81/3">Chen Zhao</author><author pid="52/3194">Fei Wang</author><author pid="07/256-1">Nanning Zheng 0001</author><author pid="91/3111">Huiyang Zhou</author></authors><title>Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls.</title><venue>HPCA</venue><pages>208-220</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/DaiLLZWZZ18</key><doi>10.1109/HPCA.2018.00027</doi><ee>https://doi.org/10.1109/HPCA.2018.00027</ee><url>https://dblp.org/rec/conf/hpca/DaiLLZWZZ18</url></info>
<url>URL#1269497</url>
</hit>
<hit score="1" id="1269498">
<info><authors><author pid="28/8503">Nosayba El-Sayed</author><author pid="177/8603">Anurag Mukkara</author><author pid="160/0552">Po-An Tsai</author><author pid="16/9104">Harshad Kasture</author><author pid="m/XiaosongMa">Xiaosong Ma</author><author pid="67/2030-3">Daniel S&#225;nchez 0003</author></authors><title>KPart - A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores.</title><venue>HPCA</venue><pages>104-117</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/El-SayedMTKMS18</key><doi>10.1109/HPCA.2018.00019</doi><ee>https://doi.org/10.1109/HPCA.2018.00019</ee><url>https://dblp.org/rec/conf/hpca/El-SayedMTKMS18</url></info>
<url>URL#1269498</url>
</hit>
<hit score="1" id="1269499">
<info><authors><author pid="131/5109">Ahmed ElTantawy</author><author pid="a/TorMAamodt">Tor M. Aamodt</author></authors><title>Warp Scheduling for Fine-Grained Synchronization.</title><venue>HPCA</venue><pages>375-388</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/ElTantawyA18</key><doi>10.1109/HPCA.2018.00040</doi><ee>https://doi.org/10.1109/HPCA.2018.00040</ee><url>https://dblp.org/rec/conf/hpca/ElTantawyA18</url></info>
<url>URL#1269499</url>
</hit>
<hit score="1" id="1269500">
<info><authors><author pid="35/2456">Dongrui Fan</author><author pid="61/2035">Wenming Li</author><author pid="22/3129">Xiaochun Ye</author><author pid="10/3366">Da Wang</author><author pid="55/2270-9">Hao Zhang 0009</author><author pid="63/749">Zhimin Tang</author><author pid="23/6324">Ninghui Sun</author></authors><title>SmarCo - An Efficient Many-Core Processor for High-Throughput Applications in Datacenters.</title><venue>HPCA</venue><pages>596-607</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/FanLYWZTS18</key><doi>10.1109/HPCA.2018.00057</doi><ee>https://doi.org/10.1109/HPCA.2018.00057</ee><url>https://dblp.org/rec/conf/hpca/FanLYWZTS18</url></info>
<url>URL#1269500</url>
</hit>
<hit score="1" id="1269501">
<info><authors><author pid="217/0635">Ben Feinberg</author><author pid="168/6397">Shibo Wang</author><author pid="i/EnginIpek">Engin Ipek</author></authors><title>Making Memristive Neural Network Accelerators Reliable.</title><venue>HPCA</venue><pages>52-65</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/FeinbergWI18</key><doi>10.1109/HPCA.2018.00015</doi><ee>https://doi.org/10.1109/HPCA.2018.00015</ee><url>https://dblp.org/rec/conf/hpca/FeinbergWI18</url></info>
<url>URL#1269501</url>
</hit>
<hit score="1" id="1269502">
<info><authors><author pid="217/0656">Alex Gendler</author><author pid="135/0026">Arkady Bramnik</author><author pid="217/0486">Ariel Szapiro</author><author pid="38/1130">Yiannakis Sazeides</author></authors><title>Don't Correct the Tags in a Cache, Just Check Their Hamming Distance from the Lookup Tag.</title><venue>HPCA</venue><pages>571-582</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/GendlerBSS18</key><doi>10.1109/HPCA.2018.00055</doi><ee>https://doi.org/10.1109/HPCA.2018.00055</ee><url>https://dblp.org/rec/conf/hpca/GendlerBSS18</url></info>
<url>URL#1269502</url>
</hit>
<hit score="1" id="1269503">
<info><authors><author pid="217/0488">John Gliksberg</author><author pid="50/8419">Jean-No&#235;l Quintin</author><author pid="74/6776">Pedro Javier Garc&#237;a</author></authors><title>Node-Type-Based Load-Balancing Routing for Parallel Generalized Fat-Trees.</title><venue>HiPINEB@HPCA</venue><pages>9-15</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/GliksbergQG18</key><doi>10.1109/HIPINEB.2018.00010</doi><ee>https://doi.org/10.1109/HiPINEB.2018.00010</ee><url>https://dblp.org/rec/conf/hpca/GliksbergQG18</url></info>
<url>URL#1269503</url>
</hit>
<hit score="1" id="1269504">
<info><authors><author pid="32/8198">Seong-Lyong Gong</author><author pid="94/2042">Jungrae Kim</author><author pid="184/8252">Sangkug Lym</author><author pid="82/9635">Michael B. Sullivan 0001</author><author pid="00/4585">Howard David</author><author pid="95/2048">Mattan Erez</author></authors><title>DUO - Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability.</title><venue>HPCA</venue><pages>683-695</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/GongKLSDE18</key><doi>10.1109/HPCA.2018.00064</doi><ee>https://doi.org/10.1109/HPCA.2018.00064</ee><url>https://dblp.org/rec/conf/hpca/GongKLSDE18</url></info>
<url>URL#1269504</url>
</hit>
<hit score="1" id="1269505">
<info><authors><author pid="42/8124-4">Jo&#227;o Guerreiro 0004</author><author pid="83/1727">Aleksandar Ilic</author><author pid="35/8006">Nuno Roma</author><author pid="81/5137">Pedro Tom&#225;s</author></authors><title>GPGPU Power Modeling for Multi-domain Voltage-Frequency Scaling.</title><venue>HPCA</venue><pages>789-800</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/GuerreiroIRT18</key><doi>10.1109/HPCA.2018.00072</doi><ee>https://doi.org/10.1109/HPCA.2018.00072</ee><url>https://dblp.org/rec/conf/hpca/GuerreiroIRT18</url></info>
<url>URL#1269505</url>
</hit>
<hit score="1" id="1269506">
<info><authors><author pid="g/ManishGupta-10">Manish Gupta 0010</author><author pid="40/5734">Vilas Sridharan</author><author pid="57/4363">David Roberts</author><author pid="123/2515">Andreas Prodromou</author><author pid="76/11029">Ashish Venkat</author><author pid="t/DeanMTullsen">Dean M. Tullsen</author><author pid="g/RajeshKGupta">Rajesh K. Gupta 0001</author></authors><title>Reliability-Aware Data Placement for Heterogeneous Memory Architecture.</title><venue>HPCA</venue><pages>583-595</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/GuptaSRPVTG18</key><doi>10.1109/HPCA.2018.00056</doi><ee>https://doi.org/10.1109/HPCA.2018.00056</ee><url>https://dblp.org/rec/conf/hpca/GuptaSRPVTG18</url></info>
<url>URL#1269506</url>
</hit>
<hit score="1" id="1269507">
<info><authors><author pid="123/7768">Anthony Gutierrez</author><author pid="79/413">Bradford M. Beckmann</author><author pid="189/1203">Alexandru Dutu</author><author pid="175/9279">Joseph Gross</author><author pid="156/2976">Michael LeBeane</author><author pid="03/1357">John Kalamatianos</author><author pid="127/2990">Onur Kayiran</author><author pid="90/8857">Matthew Poremba</author><author pid="49/9637">Brandon Potter</author><author pid="138/4194">Sooraj Puthoor</author><author pid="27/9796">Matthew D. Sinclair</author><author pid="160/0674">Mark Wyse</author><author pid="82/9927">Jieming Yin</author><author pid="135/8227">Xianwei Zhang</author><author pid="55/4824">Akshay Jain</author><author pid="55/11281">Timothy G. Rogers</author></authors><title>Lost in Abstraction - Pitfalls of Analyzing GPUs at the Intermediate Language Level.</title><venue>HPCA</venue><pages>608-619</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/GutierrezBDGLKK18</key><doi>10.1109/HPCA.2018.00058</doi><ee>https://doi.org/10.1109/HPCA.2018.00058</ee><url>https://dblp.org/rec/conf/hpca/GutierrezBDGLKK18</url></info>
<url>URL#1269507</url>
</hit>
<hit score="1" id="1269508">
<info><authors><author pid="77/1117">Kim M. Hazelwood</author><author pid="53/8277">Sarah Bird</author><author pid="30/135">David M. Brooks</author><author pid="57/8662">Soumith Chintala</author><author pid="217/0471">Utku Diril</author><author pid="217/0550">Dmytro Dzhulgakov</author><author pid="217/0652">Mohamed Fawzy</author><author pid="177/3681">Bill Jia</author><author pid="19/2618">Yangqing Jia</author><author pid="199/2110">Aditya Kalro</author><author pid="74/4292">James Law</author><author pid="44/765">Kevin Lee</author><author pid="63/1593">Jason Lu</author><author pid="45/10283">Pieter Noordhuis</author><author pid="22/4090">Misha Smelyanskiy</author><author pid="48/305">Liang Xiong</author><author pid="07/1021-20">Xiaodong Wang 0020</author></authors><title>Applied Machine Learning at Facebook - A Datacenter Infrastructure Perspective.</title><venue>HPCA</venue><pages>620-629</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/HazelwoodBBCDDF18</key><doi>10.1109/HPCA.2018.00059</doi><ee>https://doi.org/10.1109/HPCA.2018.00059</ee><url>https://dblp.org/rec/conf/hpca/HazelwoodBBCDDF18</url></info>
<url>URL#1269508</url>
</hit>
<hit score="1" id="1269509">
<info><authors><author pid="43/4685-1">Yang Hu 0001</author><author pid="75/4601">Tao Li</author></authors><title>Enabling Efficient Network Service Function Chain Deployment on Heterogeneous Server Platform.</title><venue>HPCA</venue><pages>27-39</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/HuL18</key><doi>10.1109/HPCA.2018.00013</doi><ee>https://doi.org/10.1109/HPCA.2018.00013</ee><url>https://dblp.org/rec/conf/hpca/HuL18</url></info>
<url>URL#1269509</url>
</hit>
<hit score="1" id="1269510">
<info><authors><author pid="48/3904">Mohammad A. Islam 0001</author><author pid="146/8107">Xiaoqi Ren</author><author pid="60/4548">Shaolei Ren</author><author pid="56/4447">Adam Wierman</author></authors><title>A Spot Capacity Market to Increase Power Infrastructure Utilization in Multi-tenant Data Centers.</title><venue>HPCA</venue><pages>776-788</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/IslamRRW18</key><doi>10.1109/HPCA.2018.00071</doi><ee>https://doi.org/10.1109/HPCA.2018.00071</ee><url>https://dblp.org/rec/conf/hpca/IslamRRW18</url></info>
<url>URL#1269510</url>
</hit>
<hit score="1" id="1269511">
<info><authors><author pid="88/2818">Magnus Jahre</author><author pid="e/LievenEeckhout">Lieven Eeckhout</author></authors><title>GDP - Using Dataflow Properties to Accurately Estimate Interference-Free Performance at Runtime.</title><venue>HPCA</venue><pages>296-309</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/JahreE18</key><doi>10.1109/HPCA.2018.00034</doi><ee>https://doi.org/10.1109/HPCA.2018.00034</ee><url>https://dblp.org/rec/conf/hpca/JahreE18</url></info>
<url>URL#1269511</url>
</hit>
<hit score="1" id="1269512">
<info><authors><author pid="192/7704">Gurunath Kadam</author><author pid="23/3719">Danfeng Zhang</author><author pid="64/11467">Adwait Jog</author></authors><title>RCoal - Mitigating GPU Timing Attack via Subwarp-Based Randomized Coalescing Techniques.</title><venue>HPCA</venue><pages>156-167</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/KadamZJ18</key><doi>10.1109/HPCA.2018.00023</doi><ee>https://doi.org/10.1109/HPCA.2018.00023</ee><url>https://dblp.org/rec/conf/hpca/KadamZJ18</url></info>
<url>URL#1269512</url>
</hit>
<hit score="1" id="1269513">
<info><authors><author pid="148/9733">Jeremie S. Kim</author><author pid="147/0857">Minesh Patel</author><author pid="147/4013">Hasan Hassan</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>The DRAM Latency PUF - Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices.</title><venue>HPCA</venue><pages>194-207</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimPHM18</key><doi>10.1109/HPCA.2018.00026</doi><ee>https://doi.org/10.1109/HPCA.2018.00026</ee><url>https://dblp.org/rec/conf/hpca/KimPHM18</url></info>
<url>URL#1269513</url>
</hit>
<hit score="1" id="1269514">
<info><authors><author pid="120/9078">Keunsoo Kim</author><author pid="r/WonWooRo">Won Woo Ro</author></authors><title>WIR - Warp Instruction Reuse to Minimize Repeated Computations in GPUs.</title><venue>HPCA</venue><pages>389-402</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimR18</key><doi>10.1109/HPCA.2018.00041</doi><ee>https://doi.org/10.1109/HPCA.2018.00041</ee><url>https://dblp.org/rec/conf/hpca/KimR18</url></info>
<url>URL#1269514</url>
</hit>
<hit score="1" id="1269515">
<info><authors><author pid="154/3324">Dmitry Knyaginin</author><author pid="91/4121">Vassilis Papaefstathiou</author><author pid="48/2905">Per Stenstr&#246;m</author></authors><title>ProFess - A Probabilistic Hybrid Main Memory Management Framework for High Performance and Fairness.</title><venue>HPCA</venue><pages>143-155</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/KnyagininPS18</key><doi>10.1109/HPCA.2018.00022</doi><ee>https://doi.org/10.1109/HPCA.2018.00022</ee><url>https://dblp.org/rec/conf/hpca/KnyagininPS18</url></info>
<url>URL#1269515</url>
</hit>
<hit score="1" id="1269516">
<info><authors><author pid="00/10253">Donghyuk Lee</author><author pid="13/434">Mike O'Connor</author><author pid="51/7934">Niladrish Chatterjee</author></authors><title>Reducing Data Transfer Energy by Exploiting Similarity within a Data Transaction.</title><venue>HPCA</venue><pages>40-51</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeOC18</key><doi>10.1109/HPCA.2018.00014</doi><ee>https://doi.org/10.1109/HPCA.2018.00014</ee><url>https://dblp.org/rec/conf/hpca/LeeOC18</url></info>
<url>URL#1269516</url>
</hit>
<hit score="1" id="1269517">
<info><authors><author pid="191/7789-1">Sihang Liu 0001</author><author pid="138/4146">Aasheesh Kolli</author><author pid="67/8972">Jinglei Ren</author><author pid="01/9032">Samira Manabi Khan</author></authors><title>Crash Consistency in Encrypted Non-volatile Main Memory Systems.</title><venue>HPCA</venue><pages>310-323</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiuKRK18</key><doi>10.1109/HPCA.2018.00035</doi><ee>https://doi.org/10.1109/HPCA.2018.00035</ee><url>https://dblp.org/rec/conf/hpca/LiuKRK18</url></info>
<url>URL#1269517</url>
</hit>
<hit score="1" id="1269518">
<info><authors><author pid="47/11029">Yixin Luo</author><author pid="94/7357">Saugata Ghose</author><author pid="60/6868">Yu Cai</author><author pid="31/1400">Erich F. Haratsch</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>HeatWatch - Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness.</title><venue>HPCA</venue><pages>504-517</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/LuoGCHM18</key><doi>10.1109/HPCA.2018.00050</doi><ee>https://doi.org/10.1109/HPCA.2018.00050</ee><url>https://dblp.org/rec/conf/hpca/LuoGCHM18</url></info>
<url>URL#1269518</url>
</hit>
<hit score="1" id="1269519">
<info><authors><author pid="184/8252">Sangkug Lym</author><author pid="191/7804">Heonjae Ha</author><author pid="163/0021">Yongkee Kwon</author><author pid="18/6632">Chun-Kai Chang</author><author pid="94/2042">Jungrae Kim</author><author pid="95/2048">Mattan Erez</author></authors><title>ERUCA - Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism.</title><venue>HPCA</venue><pages>670-682</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/LymHKCKE18</key><doi>10.1109/HPCA.2018.00063</doi><ee>https://doi.org/10.1109/HPCA.2018.00063</ee><url>https://dblp.org/rec/conf/hpca/LymHKCKE18</url></info>
<url>URL#1269519</url>
</hit>
<hit score="1" id="1269520">
<info><authors><author pid="145/3514">Michael McKeown</author><author pid="177/8591">Alexey Lavrov</author><author pid="166/3165">Mohammad Shahrad</author><author pid="92/3422">Paul J. Jackson</author><author pid="147/5196">Yaosheng Fu</author><author pid="157/2812">Jonathan Balkind</author><author pid="154/3537-3">Tri Minh Nguyen 0003</author><author pid="217/0666">Katie Lim</author><author pid="142/3202">Yanqi Zhou</author><author pid="49/4239">David Wentzlaff</author></authors><title>Power and Energy Characterization of an Open Source 25-Core Manycore Processor.</title><venue>HPCA</venue><pages>762-775</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/McKeownLSJFBNLZ18</key><doi>10.1109/HPCA.2018.00070</doi><ee>https://doi.org/10.1109/HPCA.2018.00070</ee><url>https://dblp.org/rec/conf/hpca/McKeownLSJFBNLZ18</url></info>
<url>URL#1269520</url>
</hit>
<hit score="1" id="1269521">
<info><authors><author pid="207/5375">Matheus Ogleari</author><author pid="m/EthanLMiller">Ethan L. Miller</author><author pid="66/8314">Jishen Zhao</author></authors><title>Steal but No Force - Efficient Hardware Undo+Redo Logging for Persistent Memory Systems.</title><venue>HPCA</venue><pages>336-349</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/OgleariMZ18</key><doi>10.1109/HPCA.2018.00037</doi><ee>https://doi.org/10.1109/HPCA.2018.00037</ee><url>https://dblp.org/rec/conf/hpca/OgleariMZ18</url></info>
<url>URL#1269521</url>
</hit>
<hit score="1" id="1269522">
<info><authors><author pid="204/4330">Subhankar Pal</author><author pid="172/4651">Jonathan Beaumont</author><author pid="206/4021">Dong-Hyeon Park</author><author pid="204/4396">Aporva Amarnath</author><author pid="204/4307">Siying Feng</author><author pid="45/2824">Chaitali Chakrabarti</author><author pid="77/6653">Hun-Seok Kim</author><author pid="b/DBlaauw">David T. Blaauw</author><author pid="m/TrevorNMudge">Trevor N. Mudge</author><author pid="83/1613">Ronald G. Dreslinski</author></authors><title>OuterSPACE - An Outer Product Based Sparse Matrix Multiplication Accelerator.</title><venue>HPCA</venue><pages>724-736</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/PalBPAFCKBMD18</key><doi>10.1109/HPCA.2018.00067</doi><ee>https://doi.org/10.1109/HPCA.2018.00067</ee><url>https://dblp.org/rec/conf/hpca/PalBPAFCKBMD18</url></info>
<url>URL#1269522</url>
</hit>
<hit score="1" id="1269523">
<info><authors><author pid="148/8441">Saptadeep Pal</author><author pid="184/8263">Daniel Petrisko</author><author pid="179/5707">Adeel Ahmad Bajwa</author><author pid="06/1383">Puneet Gupta</author><author pid="87/3451">Subramanian S. Iyer</author><author pid="98/4371-2">Rakesh Kumar 0002</author></authors><title>A Case for Packageless Processors.</title><venue>HPCA</venue><pages>466-479</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/PalPBGIK18</key><doi>10.1109/HPCA.2018.00047</doi><ee>https://doi.org/10.1109/HPCA.2018.00047</ee><url>https://dblp.org/rec/conf/hpca/PalPBGIK18</url></info>
<url>URL#1269523</url>
</hit>
<hit score="1" id="1269524">
<info><authors><author pid="122/8703">Reena Panda</author><author pid="86/4211-7">Shuang Song 0007</author><author pid="217/0559">Joseph Dean</author><author pid="j/LizyKurianJohn">Lizy K. John</author></authors><title>Wait of a Decade - Did SPEC CPU 2017 Broaden the Performance Horizon?</title><venue>HPCA</venue><pages>271-282</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/PandaSDJ18</key><doi>10.1109/HPCA.2018.00032</doi><ee>https://doi.org/10.1109/HPCA.2018.00032</ee><url>https://dblp.org/rec/conf/hpca/PandaSDJ18</url></info>
<url>URL#1269524</url>
</hit>
<hit score="1" id="1269525">
<info><authors><author pid="129/5476">Carlos Rea&#241;o</author><author pid="121/1434">Javier Prades</author><author pid="75/3178">Federico Silla</author></authors><title>Improving the Efficiency of Future Exascale Systems with rCUDA.</title><venue>HiPINEB@HPCA</venue><pages>40-47</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/ReanoPS18</key><doi>10.1109/HIPINEB.2018.00014</doi><ee>https://doi.org/10.1109/HiPINEB.2018.00014</ee><url>https://dblp.org/rec/conf/hpca/ReanoPS18</url></info>
<url>URL#1269525</url>
</hit>
<hit score="1" id="1269526">
<info><authors><author pid="145/9124">Xiaowei Ren</author><author pid="47/2451">Mieszko Lis</author></authors><title>High-Performance GPU Transactional Memory via Eager Conflict Detection.</title><venue>HPCA</venue><pages>235-246</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/RenL18</key><doi>10.1109/HPCA.2018.00029</doi><ee>https://doi.org/10.1109/HPCA.2018.00029</ee><url>https://dblp.org/rec/conf/hpca/RenL18</url></info>
<url>URL#1269526</url>
</hit>
<hit score="1" id="1269527">
<info><authors><author pid="02/8105">Minsoo Rhu</author><author pid="13/434">Mike O'Connor</author><author pid="51/7934">Niladrish Chatterjee</author><author pid="04/1535">Jeff Pool</author><author pid="217/0552">Youngeun Kwon</author><author pid="k/StephenWKeckler">Stephen W. Keckler</author></authors><title>Compressing DMA Engine - Leveraging Activation Sparsity for Training Deep Neural Networks.</title><venue>HPCA</venue><pages>78-91</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/RhuOCPKK18</key><doi>10.1109/HPCA.2018.00017</doi><ee>https://doi.org/10.1109/HPCA.2018.00017</ee><url>https://dblp.org/rec/conf/hpca/RhuOCPKK18</url></info>
<url>URL#1269527</url>
</hit>
<hit score="1" id="1269528">
<info><authors><author pid="36/7957">Daniel Richins</author><author pid="215/4337">Tahrina Ahmed</author><author pid="43/3461">Russell M. Clapp</author><author pid="88/2610">Vijay Janapa Reddi</author></authors><title>Amdahl's Law in Big Data Analytics - Alive and Kicking in TPCx-BB (BigBench).</title><venue>HPCA</venue><pages>630-642</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/RichinsACR18</key><doi>10.1109/HPCA.2018.00060</doi><ee>https://doi.org/10.1109/HPCA.2018.00060</ee><url>https://dblp.org/rec/conf/hpca/RichinsACR18</url></info>
<url>URL#1269528</url>
</hit>
<hit score="1" id="1269529">
<info><authors><author pid="196/6747">Gururaj Saileshwar</author><author pid="159/0073">Prashant J. Nair</author><author pid="49/1578">Prakash Ramrakhyani</author><author pid="207/5372">Wendy Elsasser</author><author pid="60/6934">Moinuddin K. Qureshi</author></authors><title>SYNERGY - Rethinking Secure-Memory Design for Error-Correcting Memories.</title><venue>HPCA</venue><pages>454-465</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/SaileshwarNREQ18</key><doi>10.1109/HPCA.2018.00046</doi><ee>https://doi.org/10.1109/HPCA.2018.00046</ee><url>https://dblp.org/rec/conf/hpca/SaileshwarNREQ18</url></info>
<url>URL#1269529</url>
</hit>
<hit score="1" id="1269530">
<info><authors><author pid="08/2832">Rathijit Sen</author><author pid="51/792-2">Karthik Ramachandra 0002</author></authors><title>Characterizing Resource Sensitivity of Database Workloads.</title><venue>HPCA</venue><pages>657-669</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/SenR18</key><doi>10.1109/HPCA.2018.00062</doi><ee>https://doi.org/10.1109/HPCA.2018.00062</ee><url>https://dblp.org/rec/conf/hpca/SenR18</url></info>
<url>URL#1269530</url>
</hit>
<hit score="1" id="1269531">
<info><authors><author pid="86/10776">Seyed Mohammad Seyedzadeh</author><author pid="j/AKJones">Alex K. Jones</author><author pid="m/RamiGMelhem">Rami G. Melhem</author></authors><title>Enabling Fine-Grain Restricted Coset Coding Through Word-Level Compression for PCM.</title><venue>HPCA</venue><pages>350-361</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/SeyedzadehJM18</key><doi>10.1109/HPCA.2018.00038</doi><ee>https://doi.org/10.1109/HPCA.2018.00038</ee><url>https://dblp.org/rec/conf/hpca/SeyedzadehJM18</url></info>
<url>URL#1269531</url>
</hit>
<hit score="1" id="1269532">
<info><authors><author pid="87/9640">Ali Shafiee</author><author pid="20/6518">Rajeev Balasubramonian</author><author pid="33/65">Mohit Tiwari</author><author pid="l/FeifeiLi">Feifei Li 0001</author></authors><title>Secure DIMM - Moving ORAM Primitives Closer to Memory.</title><venue>HPCA</venue><pages>428-440</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/ShafieeBTL18</key><doi>10.1109/HPCA.2018.00044</doi><ee>https://doi.org/10.1109/HPCA.2018.00044</ee><url>https://dblp.org/rec/conf/hpca/ShafieeBTL18</url></info>
<url>URL#1269532</url>
</hit>
<hit score="1" id="1269533">
<info><authors><author pid="191/7790">Yasser Shalabi</author><author pid="137/0590">Mengjia Yan</author><author pid="15/3991">Nima Honarmand</author><author pid="87/4706">Ruby B. Lee</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Record-Replay Architecture as a General Security Framework.</title><venue>HPCA</venue><pages>180-193</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/ShalabiYHLT18</key><doi>10.1109/HPCA.2018.00025</doi><ee>https://doi.org/10.1109/HPCA.2018.00025</ee><url>https://dblp.org/rec/conf/hpca/ShalabiYHLT18</url></info>
<url>URL#1269533</url>
</hit>
<hit score="1" id="1269534">
<info><authors><author pid="131/1894">Mingcong Song</author><author pid="58/3021-2">Jiaqi Zhang 0002</author><author pid="118/5569-1">Huixiang Chen 0001</author><author pid="75/4601-6">Tao Li 0006</author></authors><title>Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning.</title><venue>HPCA</venue><pages>66-77</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/SongZCL18</key><doi>10.1109/HPCA.2018.00016</doi><ee>https://doi.org/10.1109/HPCA.2018.00016</ee><url>https://dblp.org/rec/conf/hpca/SongZCL18</url></info>
<url>URL#1269534</url>
</hit>
<hit score="1" id="1269535">
<info><authors><author pid="163/3673">Linghao Song</author><author pid="199/8775">Youwei Zhuo</author><author pid="42/5189">Xuehai Qian</author><author pid="30/5330-1">Hai Helen Li</author><author pid="80/1641">Yiran Chen</author></authors><title>GraphR - Accelerating Graph Processing Using ReRAM.</title><venue>HPCA</venue><pages>531-543</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/SongZQLC18</key><doi>10.1109/HPCA.2018.00052</doi><ee>https://doi.org/10.1109/HPCA.2018.00052</ee><url>https://dblp.org/rec/conf/hpca/SongZQLC18</url></info>
<url>URL#1269535</url>
</hit>
<hit score="1" id="1269536">
<info><authors><author pid="131/1894">Mingcong Song</author><author pid="149/3972">Kan Zhong</author><author pid="58/3021-2">Jiaqi Zhang 0002</author><author pid="43/4685-1">Yang Hu 0001</author><author pid="91/620">Duo Liu</author><author pid="90/7721">Weigong Zhang</author><author pid="02/736-55">Jing Wang 0055</author><author pid="75/4601-6">Tao Li 0006</author></authors><title>In-Situ AI - Towards Autonomous and Incremental Deep Learning for IoT Systems.</title><venue>HPCA</venue><pages>92-103</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/SongZZHLZWL18</key><doi>10.1109/HPCA.2018.00018</doi><ee>https://doi.org/10.1109/HPCA.2018.00018</ee><url>https://dblp.org/rec/conf/hpca/SongZZHLZWL18</url></info>
<url>URL#1269536</url>
</hit>
<hit score="1" id="1269537">
<info><authors><author pid="190/7549">Sriseshan Srikanth</author><author pid="212/1254">Paul G. Rabbat</author><author pid="130/7671">Eric R. Hein</author><author pid="58/10076">Bobin Deng</author><author pid="91/1557">Thomas M. Conte</author><author pid="50/5072">Erik DeBenedictis</author><author pid="41/4430">Jeanine E. Cook</author><author pid="28/580">Michael P. Frank</author></authors><title>Memory System Design for Ultra Low Power, Computationally Error Resilient Processor Microarchitectures.</title><venue>HPCA</venue><pages>696-709</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/SrikanthRHDCDCF18</key><doi>10.1109/HPCA.2018.00065</doi><ee>https://doi.org/10.1109/HPCA.2018.00065</ee><url>https://dblp.org/rec/conf/hpca/SrikanthRHDCDCF18</url></info>
<url>URL#1269537</url>
</hit>
<hit score="1" id="1269538">
<info><authors><author pid="135/6712">Hamid Tabani</author><author pid="117/0577">Jos&#233;-Mar&#237;a Arnau</author><author pid="10/1080">Jordi Tubella</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>A Novel Register Renaming Technique for Out-of-Order Processors.</title><venue>HPCA</venue><pages>259-270</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/TabaniATG18</key><doi>10.1109/HPCA.2018.00031</doi><ee>https://doi.org/10.1109/HPCA.2018.00031</ee><url>https://dblp.org/rec/conf/hpca/TabaniATG18</url></info>
<url>URL#1269538</url>
</hit>
<hit score="1" id="1269539">
<info><authors><author pid="202/6691">Abdulaziz Tabbakh</author><author pid="42/5189">Xuehai Qian</author><author pid="02/5812">Murali Annavaram</author></authors><title>G-TSC - Timestamp Based Coherence for GPUs.</title><venue>HPCA</venue><pages>403-415</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/TabbakhQA18</key><doi>10.1109/HPCA.2018.00042</doi><ee>https://doi.org/10.1109/HPCA.2018.00042</ee><url>https://dblp.org/rec/conf/hpca/TabbakhQA18</url></info>
<url>URL#1269539</url>
</hit>
<hit score="1" id="1269540">
<info><authors><author pid="162/9997">Naveen Vedula</author><author pid="73/4692">Arrvindh Shriraman</author><author pid="15/9509">Snehasish Kumar</author><author pid="25/6992">William N. Sumner</author></authors><title>NACHOS - Software-Driven Hardware-Assisted Memory Disambiguation for Accelerators.</title><venue>HPCA</venue><pages>710-723</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/VedulaSKS18</key><doi>10.1109/HPCA.2018.00066</doi><ee>https://doi.org/10.1109/HPCA.2018.00066</ee><url>https://dblp.org/rec/conf/hpca/VedulaSKS18</url></info>
<url>URL#1269540</url>
</hit>
<hit score="1" id="1269541">
<info><authors><author pid="148/9820">Jack Wadden</author><author pid="174/9125">Kevin Angstadt</author><author pid="s/KevinSkadron">Kevin Skadron</author></authors><title>Characterizing and Mitigating Output Reporting Bottlenecks in Spatial Automata Processing Architectures.</title><venue>HPCA</venue><pages>749-761</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/WaddenAS18</key><doi>10.1109/HPCA.2018.00069</doi><ee>https://doi.org/10.1109/HPCA.2018.00069</ee><url>https://dblp.org/rec/conf/hpca/WaddenAS18</url></info>
<url>URL#1269541</url>
</hit>
<hit score="1" id="1269542">
<info><authors><author pid="82/5517">Haonan Wang</author><author pid="81/9252">Fan Luo</author><author pid="252/8057">Mohamed Assem Ibrahim</author><author pid="127/2990">Onur Kayiran</author><author pid="64/11467">Adwait Jog</author></authors><title>Efficient and Fair Multi-programming in GPUs via Effective Bandwidth Management.</title><venue>HPCA</venue><pages>247-258</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangLIKJ18</key><doi>10.1109/HPCA.2018.00030</doi><ee>https://doi.org/10.1109/HPCA.2018.00030</ee><url>https://dblp.org/rec/conf/hpca/WangLIKJ18</url></info>
<url>URL#1269542</url>
</hit>
<hit score="1" id="1269543">
<info><authors><author pid="95/4442-25">Peng Wang 0025</author><author pid="49/595-7">Shuo Li 0007</author><author pid="29/6473-3">Guangyu Sun 0003</author><author pid="81/1832-6">Xiaoyang Wang 0006</author><author pid="80/1641">Yiran Chen</author><author pid="30/5330-1">Hai Li 0001</author><author pid="c/JasonCong">Jason Cong</author><author pid="42/2525">Nong Xiao</author><author pid="15/4777-32">Tao Zhang 0032</author></authors><title>RC-NVM - Enabling Symmetric Row and Column Memory Accesses for In-memory Databases.</title><venue>HPCA</venue><pages>518-530</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangLSWCLCXZ18</key><doi>10.1109/HPCA.2018.00051</doi><ee>https://doi.org/10.1109/HPCA.2018.00051</ee><url>https://dblp.org/rec/conf/hpca/WangLSWCLCXZ18</url></info>
<url>URL#1269543</url>
</hit>
<hit score="1" id="1269544">
<info><authors><author pid="159/0037">Rujia Wang</author><author pid="z/YoutaoZhang">Youtao Zhang</author><author pid="y/JunYang2">Jun Yang 0002</author></authors><title>D-ORAM - Path-ORAM Delegation for Low Execution Interference on Cloud Servers with Untrusted Memory.</title><venue>HPCA</venue><pages>416-427</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangZY18</key><doi>10.1109/HPCA.2018.00043</doi><ee>https://doi.org/10.1109/HPCA.2018.00043</ee><url>https://dblp.org/rec/conf/hpca/WangZY18</url></info>
<url>URL#1269544</url>
</hit>
<hit score="1" id="1269545">
<info><authors><author pid="217/0533">Scott Van Winkle</author><author pid="59/6384">Avinash Karanth Kodi</author><author pid="11/936">Razvan C. Bunescu</author><author pid="17/5827">Ahmed Louri</author></authors><title>Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning.</title><venue>HPCA</venue><pages>480-491</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/WinkleKBL18</key><doi>10.1109/HPCA.2018.00048</doi><ee>https://doi.org/10.1109/HPCA.2018.00048</ee><url>https://dblp.org/rec/conf/hpca/WinkleKBL18</url></info>
<url>URL#1269545</url>
</hit>
<hit score="1" id="1269546">
<info><authors><author pid="98/8776">Yuming Wu</author><author pid="64/9557">Yutao Liu</author><author pid="73/339">Ruifeng Liu</author><author pid="31/6601-1">Haibo Chen 0001</author><author pid="86/680">Binyu Zang</author><author pid="96/5680">Haibing Guan</author></authors><title>Comprehensive VM Protection Against Untrusted Hypervisor Through Retrofitted AMD Memory Encryption.</title><venue>HPCA</venue><pages>441-453</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/WuLLCZG18</key><doi>10.1109/HPCA.2018.00045</doi><ee>https://doi.org/10.1109/HPCA.2018.00045</ee><url>https://dblp.org/rec/conf/hpca/WuLLCZG18</url></info>
<url>URL#1269546</url>
</hit>
<hit score="1" id="1269547">
<info><authors><author pid="175/5479-1">Chenhao Xie 0001</author><author pid="18/2495">Xin Fu</author><author pid="23/7512">Shuaiwen Song</author></authors><title>Perception-Oriented 3D Rendering Approximation for Modern Graphics Processors.</title><venue>HPCA</venue><pages>362-374</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/XieFS18</key><doi>10.1109/HPCA.2018.00039</doi><ee>https://doi.org/10.1109/HPCA.2018.00039</ee><url>https://dblp.org/rec/conf/hpca/XieFS18</url></info>
<url>URL#1269547</url>
</hit>
<hit score="1" id="1269548">
<info><authors><author pid="124/3494">Dongliang Xue</author><author pid="66/190-9">Chao Li 0009</author><author pid="93/4039">Linpeng Huang</author><author pid="55/8165">Chentao Wu</author><author pid="12/1019">Tianyou Li</author></authors><title>Adaptive Memory Fusion - Towards Transparent, Agile Integration of Persistent Memory.</title><venue>HPCA</venue><pages>324-335</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/XueLHWL18</key><doi>10.1109/HPCA.2018.00036</doi><ee>https://doi.org/10.1109/HPCA.2018.00036</ee><url>https://dblp.org/rec/conf/hpca/XueLHWL18</url></info>
<url>URL#1269548</url>
</hit>
<hit score="1" id="1269549">
<info><authors><author pid="139/7075">Fan Yao</author><author pid="65/4524">Milos Doroslovacki</author><author pid="62/4049">Guru Venkataramani</author></authors><title>Are Coherence Protocol States Vulnerable to Information Leakage?</title><venue>HPCA</venue><pages>168-179</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/YaoDV18</key><doi>10.1109/HPCA.2018.00024</doi><ee>https://doi.org/10.1109/HPCA.2018.00024</ee><url>https://dblp.org/rec/conf/hpca/YaoDV18</url></info>
<url>URL#1269549</url>
</hit>
<hit score="1" id="1269550">
<info><authors><author pid="25/4120-9">Yuan Yao 0009</author><author pid="57/5135">Zhonghai Lu</author></authors><title>iNPG - Accelerating Critical Section Access with In-network Packet Generation for NoC Based Many-Cores.</title><venue>HPCA</venue><pages>15-26</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/YaoL18</key><doi>10.1109/HPCA.2018.00012</doi><ee>https://doi.org/10.1109/HPCA.2018.00012</ee><url>https://dblp.org/rec/conf/hpca/YaoL18</url></info>
<url>URL#1269550</url>
</hit>
<hit score="1" id="1269551">
<info><authors><author pid="142/3212">Seyed Majid Zahedi</author><author pid="195/5225">Qiuyun Llull</author><author pid="l/BenjaminCLee">Benjamin C. Lee</author></authors><title>Amdahl's Law in the Datacenter Era - A Market for Fair Processor Allocation.</title><venue>HPCA</venue><pages>1-14</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZahediLL18</key><doi>10.1109/HPCA.2018.00011</doi><ee>https://doi.org/10.1109/HPCA.2018.00011</ee><url>https://dblp.org/rec/conf/hpca/ZahediLL18</url></info>
<url>URL#1269551</url>
</hit>
<hit score="1" id="1269552">
<info><authors><author pid="182/9491">Felix Zahn</author><author pid="217/0457">Armin Schoffer</author><author pid="56/3662">Holger Fr&#246;ning</author></authors><title>Evaluating Energy-Saving Strategies on Torus, K-Ary N-Tree, and Dragonfly.</title><venue>HiPINEB@HPCA</venue><pages>16-23</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZahnSF18</key><doi>10.1109/HIPINEB.2018.00011</doi><ee>https://doi.org/10.1109/HiPINEB.2018.00011</ee><url>https://dblp.org/rec/conf/hpca/ZahnSF18</url></info>
<url>URL#1269552</url>
</hit>
<hit score="1" id="1269553">
<info><authors><author pid="94/3019-7">Chao Zhang 0007</author><author pid="117/3361">Tong Meng</author><author pid="29/6473-3">Guangyu Sun 0003</author></authors><title>PM3 - Power Modeling and Power Management for Processing-in-Memory.</title><venue>HPCA</venue><pages>558-570</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangMS18</key><doi>10.1109/HPCA.2018.00054</doi><ee>https://doi.org/10.1109/HPCA.2018.00054</ee><url>https://dblp.org/rec/conf/hpca/ZhangMS18</url></info>
<url>URL#1269553</url>
</hit>
<hit score="1" id="1269554">
<info><authors><author pid="153/5382">Mingxing Zhang</author><author pid="199/8775">Youwei Zhuo</author><author pid="188/7759-51">Chao Wang 0051</author><author pid="61/7672-1">Mingyu Gao 0001</author><author pid="38/880">Yongwei Wu</author><author pid="91/6670">Kang Chen</author><author pid="k/ChristoforosEKozyrakis">Christos Kozyrakis</author><author pid="42/5189">Xuehai Qian</author></authors><title>GraphP - Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition.</title><venue>HPCA</venue><pages>544-557</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangZWGWCKQ18</key><doi>10.1109/HPCA.2018.00053</doi><ee>https://doi.org/10.1109/HPCA.2018.00053</ee><url>https://dblp.org/rec/conf/hpca/ZhangZWGWCKQ18</url></info>
<url>URL#1269554</url>
</hit>
<hit score="1" id="1269555">
<info><authors><author pid="135/8089">Tianhao Zheng</author><author pid="00/7084">Haishan Zhu</author><author pid="95/2048">Mattan Erez</author></authors><title>SIPT - Speculatively Indexed, Physically Tagged Caches.</title><venue>HPCA</venue><pages>118-130</pages><year>2018</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhengZE18</key><doi>10.1109/HPCA.2018.00020</doi><ee>https://doi.org/10.1109/HPCA.2018.00020</ee><url>https://dblp.org/rec/conf/hpca/ZhengZE18</url></info>
<url>URL#1269555</url>
</hit>
<hit score="1" id="1378683">
<info><title>IEEE International Symposium on High Performance Computer Architecture, HPCA 2018, Vienna, Austria, February 24-28, 2018</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2018</year><type>Editorship</type><key>conf/hpca/2018</key><ee>https://ieeexplore.ieee.org/xpl/conhome/8326505/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2018</url></info>
<url>URL#1378683</url>
</hit>
<hit score="1" id="1378684">
<info><title>4th IEEE International Workshop on High-Performance Interconnection Networks in the Exascale and Big-Data Era, HiPINEB@HPCA 2018, Vienna, Austria, February 24, 2018</title><venue>HiPINEB@HPCA</venue><publisher>IEEE Computer Society</publisher><year>2018</year><type>Editorship</type><key>conf/hpca/2018hipineb</key><ee>https://ieeexplore.ieee.org/xpl/conhome/8326584/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2018hipineb</url></info>
<url>URL#1378684</url>
</hit>
<hit score="1" id="1617502">
<info><authors><author pid="98/4371-3">Rakesh Kumar 0003</author><author pid="10/7295">Cheng-Chieh Huang</author><author pid="78/50">Boris Grot</author><author pid="24/1972">Vijay Nagarajan</author></authors><title>Boomerang - A Metadata-Free Architecture for Control Flow Delivery.</title><venue>HPCA</venue><pages>493-504</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/0003HGN17</key><doi>10.1109/HPCA.2017.53</doi><ee>https://doi.org/10.1109/HPCA.2017.53</ee><url>https://dblp.org/rec/conf/hpca/0003HGN17</url></info>
<url>URL#1617502</url>
</hit>
<hit score="1" id="1617503">
<info><authors><author pid="84/11241">Mohammad Abdel-Majeed</author><author pid="56/8746">Alireza Shafaei</author><author pid="56/9122">Hyeran Jeon</author><author pid="p/MassoudPedram">Massoud Pedram</author><author pid="02/5812">Murali Annavaram</author></authors><title>Pilot Register File - Energy Efficient Partitioned Register File for GPUs.</title><venue>HPCA</venue><pages>589-600</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/Abdel-MajeedSJP17</key><doi>10.1109/HPCA.2017.47</doi><ee>https://doi.org/10.1109/HPCA.2017.47</ee><url>https://dblp.org/rec/conf/hpca/Abdel-MajeedSJP17</url></info>
<url>URL#1617503</url>
</hit>
<hit score="1" id="1617504">
<info><authors><author pid="163/3510">Shaizeen Aga</author><author pid="145/9210">Supreet Jeloka</author><author pid="168/1018">Arun Subramaniyan 0001</author><author pid="27/3820">Satish Narayanasamy</author><author pid="b/DBlaauw">David T. Blaauw</author><author pid="41/1231">Reetuparna Das</author></authors><title>Compute Caches.</title><venue>HPCA</venue><pages>481-492</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/AgaJ0NBD17</key><doi>10.1109/HPCA.2017.21</doi><ee>https://doi.org/10.1109/HPCA.2017.21</ee><url>https://dblp.org/rec/conf/hpca/AgaJ0NBD17</url></info>
<url>URL#1617504</url>
</hit>
<hit score="1" id="1617505">
<info><authors><author pid="181/8776">Mohammad Alian</author><author pid="199/7219">Ahmed H. M. O. Abulila</author><author pid="199/7248">Lokesh Jindal</author><author pid="97/7677">Daehoon Kim</author><author pid="18/1402">Nam Sung Kim</author></authors><title>NCAP - Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture.</title><venue>HPCA</venue><pages>25-36</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/AlianAJKK17</key><doi>10.1109/HPCA.2017.57</doi><ee>https://doi.org/10.1109/HPCA.2017.57</ee><url>https://dblp.org/rec/conf/hpca/AlianAJKK17</url></info>
<url>URL#1617505</url>
</hit>
<hit score="1" id="1617506">
<info><authors><author pid="83/10372">Francisco J. Andujar</author><author pid="79/10372">Juan A. Villar</author><author pid="30/4785-2">Jos&#233; L. S&#225;nchez 0002</author><author pid="115/4710">Francisco J. Alfaro</author><author pid="76/2766">Jos&#233; Duato</author><author pid="56/3662">Holger Fr&#246;ning</author></authors><title>A Case Study on Implementing Virtual 5D Torus Networks Using Network Components of Lower Dimensionality.</title><venue>HiPINEB@HPCA</venue><pages>9-16</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/AndujarV0ADF17</key><doi>10.1109/HIPINEB.2017.7</doi><ee>https://doi.org/10.1109/HiPINEB.2017.7</ee><url>https://dblp.org/rec/conf/hpca/AndujarV0ADF17</url></info>
<url>URL#1617506</url>
</hit>
<hit score="1" id="1617507">
<info><authors><author pid="62/2658">Reza Azimi</author><author pid="119/3834">Masoud Badiei</author><author pid="41/3368">Xin Zhan</author><author pid="18/3173-2">Na Li 0002</author><author pid="11/6528">Sherief Reda</author></authors><title>Fast Decentralized Power Capping for Server Clusters.</title><venue>HPCA</venue><pages>181-192</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/AzimiBZLR17</key><doi>10.1109/HPCA.2017.49</doi><ee>https://doi.org/10.1109/HPCA.2017.49</ee><url>https://dblp.org/rec/conf/hpca/AzimiBZLR17</url></info>
<url>URL#1617507</url>
</hit>
<hit score="1" id="1617508">
<info><authors><author pid="42/7272">Nathan Beckmann</author><author pid="67/2030-3">Daniel S&#225;nchez 0003</author></authors><title>Maximizing Cache Performance Under Uncertainty.</title><venue>HPCA</venue><pages>109-120</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/BeckmannS17</key><doi>10.1109/HPCA.2017.43</doi><ee>https://doi.org/10.1109/HPCA.2017.43</ee><url>https://dblp.org/rec/conf/hpca/BeckmannS17</url></info>
<url>URL#1617508</url>
</hit>
<hit score="1" id="1617509">
<info><authors><author pid="197/6194">Madison Belka</author><author pid="197/6218">Myra Doubet</author><author pid="170/2135">Sofia Meyers</author><author pid="197/6260">Rosemary Momoh</author><author pid="170/2141">David Rincon-Cruz</author><author pid="30/2591">David P. Bunde</author></authors><title>New Link Arrangements for Dragonfly Networks.</title><venue>HiPINEB@HPCA</venue><pages>17-24</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/BelkaDMMRB17</key><doi>10.1109/HIPINEB.2017.14</doi><ee>https://doi.org/10.1109/HiPINEB.2017.14</ee><url>https://dblp.org/rec/conf/hpca/BelkaDMMRB17</url></info>
<url>URL#1617509</url>
</hit>
<hit score="1" id="1617510">
<info><authors><author pid="175/5739">Mariano Benito</author><author pid="63/6915-1">Enrique Vallejo 0001</author><author pid="24/5270">Ram&#243;n Beivide</author><author pid="70/4257">Cruz Izu</author></authors><title>Extending Commodity OpenFlow Switches for Large-Scale HPC Deployments.</title><venue>HiPINEB@HPCA</venue><pages>41-48</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/Benito0BI17</key><doi>10.1109/HIPINEB.2017.12</doi><ee>https://doi.org/10.1109/HiPINEB.2017.12</ee><url>https://dblp.org/rec/conf/hpca/Benito0BI17</url></info>
<url>URL#1617510</url>
</hit>
<hit score="1" id="1617511">
<info><authors><author pid="60/6868">Yu Cai</author><author pid="94/7357">Saugata Ghose</author><author pid="47/11029">Yixin Luo</author><author pid="20/513">Ken Mai</author><author pid="m/OnurMutlu">Onur Mutlu</author><author pid="31/1400">Erich F. Haratsch</author></authors><title>Vulnerabilities in MLC NAND Flash Memory Programming - Experimental Analysis, Exploits, and Mitigation Techniques.</title><venue>HPCA</venue><pages>49-60</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/CaiGLMMH17</key><doi>10.1109/HPCA.2017.61</doi><ee>https://doi.org/10.1109/HPCA.2017.61</ee><url>https://dblp.org/rec/conf/hpca/CaiGLMMH17</url></info>
<url>URL#1617511</url>
</hit>
<hit score="1" id="1617512">
<info><authors><author pid="50/823">Cristobal Camarero</author><author pid="57/5051">Carmen Mart&#237;nez</author><author pid="24/5270">Ram&#243;n Beivide</author></authors><title>Random Folded Clos Topologies for Datacenter Networks.</title><venue>HPCA</venue><pages>193-204</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/CamareroMB17</key><doi>10.1109/HPCA.2017.26</doi><ee>https://doi.org/10.1109/HPCA.2017.26</ee><url>https://dblp.org/rec/conf/hpca/CamareroMB17</url></info>
<url>URL#1617512</url>
</hit>
<hit score="1" id="1617513">
<info><authors><author pid="40/3190">Sang-uhn Cha</author><author pid="148/9828">Seongil O</author><author pid="198/5752">Hyunsung Shin</author><author pid="199/7094">Sangjoon Hwang</author><author pid="48/3839">Kwang-Il Park</author><author pid="18/4498">Seong-Jin Jang</author><author pid="57/267">Joo-Sun Choi</author><author pid="50/6013">Gyo-Young Jin</author><author pid="131/5130">Young Hoon Son</author><author pid="72/10248">Hyunyoon Cho</author><author pid="a/JungHoAhn">Jung Ho Ahn</author><author pid="18/1402">Nam Sung Kim</author></authors><title>Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices.</title><venue>HPCA</venue><pages>61-72</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChaOSHPJCJSCAK17</key><doi>10.1109/HPCA.2017.30</doi><ee>https://doi.org/10.1109/HPCA.2017.30</ee><url>https://dblp.org/rec/conf/hpca/ChaOSHPJCJSCAK17</url></info>
<url>URL#1617513</url>
</hit>
<hit score="1" id="1617514">
<info><authors><author pid="51/7934">Niladrish Chatterjee</author><author pid="13/434">Mike O'Connor</author><author pid="00/10253">Donghyuk Lee</author><author pid="69/7115">Daniel R. Johnson</author><author pid="k/StephenWKeckler">Stephen W. Keckler</author><author pid="02/8105">Minsoo Rhu</author><author pid="d/WJDally">William J. Dally</author></authors><title>Architecting an Energy-Efficient DRAM System for GPUs.</title><venue>HPCA</venue><pages>73-84</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChatterjeeOLJKR17</key><doi>10.1109/HPCA.2017.58</doi><ee>https://doi.org/10.1109/HPCA.2017.58</ee><url>https://dblp.org/rec/conf/hpca/ChatterjeeOLJKR17</url></info>
<url>URL#1617514</url>
</hit>
<hit score="1" id="1617515">
<info><authors><author pid="170/0138">Hari Cherupalli</author><author pid="136/7930">Henry Duwe</author><author pid="198/2550">Weidong Ye</author><author pid="98/4371-2">Rakesh Kumar 0002</author><author pid="47/7358">John Sartori</author></authors><title>Enabling Effective Module-Oblivious Power Gating for Embedded Processors.</title><venue>HPCA</venue><pages>157-168</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/CherupalliDY0S17</key><doi>10.1109/HPCA.2017.48</doi><ee>https://doi.org/10.1109/HPCA.2017.48</ee><url>https://dblp.org/rec/conf/hpca/CherupalliDY0S17</url></info>
<url>URL#1617515</url>
</hit>
<hit score="1" id="1617516">
<info><authors><author pid="177/7185">Daichi Fujiki</author><author pid="63/9559">Kiyo Ishii</author><author pid="89/10037">Ikki Fujiwara</author><author pid="60/6814">Hiroki Matsutani</author><author pid="59/1558">Hideharu Amano</author><author pid="25/6606">Henri Casanova</author><author pid="66/4132">Michihiro Koibuchi</author></authors><title>High-Bandwidth Low-Latency Approximate Interconnection Networks.</title><venue>HPCA</venue><pages>469-480</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/FujikiIFMACK17</key><doi>10.1109/HPCA.2017.38</doi><ee>https://doi.org/10.1109/HPCA.2017.38</ee><url>https://dblp.org/rec/conf/hpca/FujikiIFMACK17</url></info>
<url>URL#1617516</url>
</hit>
<hit score="1" id="1617517">
<info><authors><author pid="46/6130">Jayesh Gaur</author><author pid="34/3071">Mainak Chaudhuri</author><author pid="80/3273">Pradeep Ramachandran</author><author pid="36/1380">Sreenivas Subramoney</author></authors><title>Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth Sources.</title><venue>HPCA</venue><pages>13-24</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/GaurCRS17</key><doi>10.1109/HPCA.2017.46</doi><ee>https://doi.org/10.1109/HPCA.2017.46</ee><url>https://dblp.org/rec/conf/hpca/GaurCRS17</url></info>
<url>URL#1617517</url>
</hit>
<hit score="1" id="1617518">
<info><authors><author pid="123/8130">Paolo Grani</author><author pid="86/8856">Roberto Proietti</author><author pid="a/VenkateshAkella">Venkatesh Akella</author><author pid="00/5423">S. J. Ben Yoo</author></authors><title>Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5D Integrated High Performance Computing Systems.</title><venue>HPCA</venue><pages>289-300</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/GraniPAY17</key><doi>10.1109/HPCA.2017.17</doi><ee>https://doi.org/10.1109/HPCA.2017.17</ee><url>https://dblp.org/rec/conf/hpca/GraniPAY17</url></info>
<url>URL#1617518</url>
</hit>
<hit score="1" id="1617519">
<info><authors><author pid="124/7209">Yuchen Hao</author><author pid="44/10032">Zhenman Fang</author><author pid="92/4071">Glenn Reinman</author><author pid="c/JasonCong">Jason Cong</author></authors><title>Supporting Address Translation for Accelerator-Centric Architectures.</title><venue>HPCA</venue><pages>37-48</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/HaoFRC17</key><doi>10.1109/HPCA.2017.19</doi><ee>https://doi.org/10.1109/HPCA.2017.19</ee><url>https://dblp.org/rec/conf/hpca/HaoFRC17</url></info>
<url>URL#1617519</url>
</hit>
<hit score="1" id="1617520">
<info><authors><author pid="147/4013">Hasan Hassan</author><author pid="163/0027">Nandita Vijaykumar</author><author pid="01/9032">Samira Manabi Khan</author><author pid="94/7357">Saugata Ghose</author><author pid="72/6329">Kevin K. Chang</author><author pid="118/8979">Gennady Pekhimenko</author><author pid="00/10253">Donghyuk Lee</author><author pid="48/389">Oguz Ergin</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>SoftMC - A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies.</title><venue>HPCA</venue><pages>241-252</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/HassanVKGCPLEM17</key><doi>10.1109/HPCA.2017.62</doi><ee>https://doi.org/10.1109/HPCA.2017.62</ee><url>https://dblp.org/rec/conf/hpca/HassanVKGCPLEM17</url></info>
<url>URL#1617520</url>
</hit>
<hit score="1" id="1617521">
<info><authors><author pid="62/5426">Derek R. Hower</author><author pid="04/1921">Harold W. Cain</author><author pid="40/1118">Carl A. Waldspurger</author></authors><title>PABST - Proportionally Allocated Bandwidth at the Source and Target.</title><venue>HPCA</venue><pages>505-516</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/HowerCW17</key><doi>10.1109/HPCA.2017.33</doi><ee>https://doi.org/10.1109/HPCA.2017.33</ee><url>https://dblp.org/rec/conf/hpca/HowerCW17</url></info>
<url>URL#1617521</url>
</hit>
<hit score="1" id="1617522">
<info><authors><author pid="139/8964">Mohsen Imani</author><author pid="48/9350">Abbas Rahimi</author><author pid="199/7131">Deqian Kong</author><author pid="s/TajanaSimunic">Tajana Rosing</author><author pid="r/JMRabaey">Jan M. Rabaey</author></authors><title>Exploring Hyperdimensional Associative Memory.</title><venue>HPCA</venue><pages>445-456</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/ImaniRKRR17</key><doi>10.1109/HPCA.2017.28</doi><ee>https://doi.org/10.1109/HPCA.2017.28</ee><url>https://dblp.org/rec/conf/hpca/ImaniRKRR17</url></info>
<url>URL#1617522</url>
</hit>
<hit score="1" id="1617523">
<info><authors><author pid="130/7707">Xun Jian</author><author pid="176/5982">Pavan Kumar Hanumolu</author><author pid="98/4371-2">Rakesh Kumar 0002</author></authors><title>Understanding and Optimizing Power Consumption in Memory Networks.</title><venue>HPCA</venue><pages>229-240</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/JianH017</key><doi>10.1109/HPCA.2017.60</doi><ee>https://doi.org/10.1109/HPCA.2017.60</ee><url>https://dblp.org/rec/conf/hpca/JianH017</url></info>
<url>URL#1617523</url>
</hit>
<hit score="1" id="1617524">
<info><authors><author pid="02/9928">Yanqin Jin</author><author pid="76/1857-1">Hung-Wei Tseng 0001</author><author pid="p/YPapakonstantinou">Yannis Papakonstantinou</author><author pid="97/3886">Steven Swanson</author></authors><title>KAML - A Flexible, High-Performance Key-Value SSD.</title><venue>HPCA</venue><pages>373-384</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/JinTPS17</key><doi>10.1109/HPCA.2017.15</doi><ee>https://doi.org/10.1109/HPCA.2017.15</ee><url>https://dblp.org/rec/conf/hpca/JinTPS17</url></info>
<url>URL#1617524</url>
</hit>
<hit score="1" id="1617525">
<info><authors><author pid="84/9944">Arpit Joshi</author><author pid="24/1972">Vijay Nagarajan</author><author pid="v/SViglas">Stratis Viglas</author><author pid="73/5470">Marcelo Cintra</author></authors><title>ATOM - Atomic Durability in Non-volatile Memory through Hardware Logging.</title><venue>HPCA</venue><pages>361-372</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/JoshiNVC17</key><doi>10.1109/HPCA.2017.50</doi><ee>https://doi.org/10.1109/HPCA.2017.50</ee><url>https://dblp.org/rec/conf/hpca/JoshiNVC17</url></info>
<url>URL#1617525</url>
</hit>
<hit score="1" id="1617526">
<info><authors><author pid="15/9509">Snehasish Kumar</author><author pid="25/6992">Nick Sumner</author><author pid="05/6204">Vijayalakshmi Srinivasan</author><author pid="199/7194">Steve Margerm</author><author pid="73/4692">Arrvindh Shriraman</author></authors><title>Needle - Leveraging Program Analysis to Analyze and Extract Accelerators from Whole Programs.</title><venue>HPCA</venue><pages>565-576</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/KumarSSMS17</key><doi>10.1109/HPCA.2017.59</doi><ee>https://doi.org/10.1109/HPCA.2017.59</ee><url>https://dblp.org/rec/conf/hpca/KumarSSMS17</url></info>
<url>URL#1617526</url>
</hit>
<hit score="1" id="1617527">
<info><authors><author pid="41/8188">Yebin Lee</author><author pid="179/2844">Hyeonggyu Kim</author><author pid="78/9350">Seokin Hong</author><author pid="k/SoontaeKim">Soontae Kim</author></authors><title>Partial Row Activation for Low-Power DRAM System.</title><venue>HPCA</venue><pages>217-228</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeKHK17</key><doi>10.1109/HPCA.2017.35</doi><ee>https://doi.org/10.1109/HPCA.2017.35</ee><url>https://dblp.org/rec/conf/hpca/LeeKHK17</url></info>
<url>URL#1617527</url>
</hit>
<hit score="1" id="1617528">
<info><authors><author pid="91/947">Zhenhong Liu</author><author pid="53/9032">Syed Zohaib Gilani</author><author pid="02/5812">Murali Annavaram</author><author pid="18/1402">Nam Sung Kim</author></authors><title>G-Scalar - Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUs.</title><venue>HPCA</venue><pages>601-612</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiuGAK17</key><doi>10.1109/HPCA.2017.51</doi><ee>https://doi.org/10.1109/HPCA.2017.51</ee><url>https://dblp.org/rec/conf/hpca/LiuGAK17</url></info>
<url>URL#1617528</url>
</hit>
<hit score="1" id="1617529">
<info><authors><author pid="64/9557">Yutao Liu</author><author pid="131/7762">Peitao Shi</author><author pid="42/10">Xinran Wang</author><author pid="31/6601-1">Haibo Chen 0001</author><author pid="86/680">Binyu Zang</author><author pid="96/5680">Haibing Guan</author></authors><title>Transparent and Efficient CFI Enforcement with Intel Processor Trace.</title><venue>HPCA</venue><pages>529-540</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiuSWCZG17</key><doi>10.1109/HPCA.2017.18</doi><ee>https://doi.org/10.1109/HPCA.2017.18</ee><url>https://dblp.org/rec/conf/hpca/LiuSWCZG17</url></info>
<url>URL#1617529</url>
</hit>
<hit score="1" id="1617530">
<info><authors><author pid="195/5225">Qiuyun Llull</author><author pid="45/9004">Songchun Fan</author><author pid="142/3212">Seyed Majid Zahedi</author><author pid="l/BenjaminCLee">Benjamin C. Lee</author></authors><title>Cooper - Task Colocation with Cooperative Games.</title><venue>HPCA</venue><pages>421-432</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/LlullFZL17</key><doi>10.1109/HPCA.2017.22</doi><ee>https://doi.org/10.1109/HPCA.2017.22</ee><url>https://dblp.org/rec/conf/hpca/LlullFZL17</url></info>
<url>URL#1617530</url>
</hit>
<hit score="1" id="1617531">
<info><authors><author pid="49/4847">Pejman Lotfi-Kamran</author><author pid="82/5248">Mehdi Modarressi</author><author pid="36/139">Hamid Sarbazi-Azad</author></authors><title>Near-Ideal Networks-on-Chip for Servers.</title><venue>HPCA</venue><pages>277-288</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/Lotfi-KamranMS17</key><doi>10.1109/HPCA.2017.16</doi><ee>https://doi.org/10.1109/HPCA.2017.16</ee><url>https://dblp.org/rec/conf/hpca/Lotfi-KamranMS17</url></info>
<url>URL#1617531</url>
</hit>
<hit score="1" id="1617532">
<info><authors><author pid="39/1010">Wenyan Lu</author><author pid="12/7075">Guihai Yan</author><author pid="86/8514">Jiajun Li</author><author pid="199/7113">Shijun Gong</author><author pid="32/2695">Yinhe Han</author><author pid="37/5372-1">Xiaowei Li 0001</author></authors><title>FlexFlow - A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks.</title><venue>HPCA</venue><pages>553-564</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/LuYLGH017</key><doi>10.1109/HPCA.2017.29</doi><ee>https://doi.org/10.1109/HPCA.2017.29</ee><url>https://dblp.org/rec/conf/hpca/LuYLGH017</url></info>
<url>URL#1617532</url>
</hit>
<hit score="1" id="1617533">
<info><authors><author pid="153/2043">Rafael K. V. Maeda</author><author pid="04/4012">Qiong Cai</author><author pid="20/4396-1">Jiang Xu 0001</author><author pid="75/3158-3">Zhe Wang 0003</author><author pid="135/3040">Zhongyuan Tian</author></authors><title>Fast and Accurate Exploration of Multi-level Caches Using Hierarchical Reuse Distance.</title><venue>HPCA</venue><pages>145-156</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/MaedaCXWT17</key><doi>10.1109/HPCA.2017.11</doi><ee>https://doi.org/10.1109/HPCA.2017.11</ee><url>https://dblp.org/rec/conf/hpca/MaedaCXWT17</url></info>
<url>URL#1617533</url>
</hit>
<hit score="1" id="1617534">
<info><authors><author pid="71/9118">Abhinandan Majumdar</author><author pid="123/0042">Leonardo Piga</author><author pid="46/353">Indrani Paul</author><author pid="15/2001">Joseph L. Greathouse</author><author pid="81/6685-4">Wei Huang 0004</author><author pid="44/1649">David H. Albonesi</author></authors><title>Dynamic GPGPU Power Management Using Adaptive Model Predictive Control.</title><venue>HPCA</venue><pages>613-624</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/MajumdarPPGHA17</key><doi>10.1109/HPCA.2017.34</doi><ee>https://doi.org/10.1109/HPCA.2017.34</ee><url>https://dblp.org/rec/conf/hpca/MajumdarPPGHA17</url></info>
<url>URL#1617534</url>
</hit>
<hit score="1" id="1617535">
<info><authors><author pid="137/0588">Lifeng Nai</author><author pid="199/7171">Ramyad Hadidi</author><author pid="25/10955">Jaewoong Sim</author><author pid="137/0503">Hyojong Kim</author><author pid="118/5439">Pranith Kumar</author><author pid="87/5743">Hyesoon Kim</author></authors><title>GraphPIM - Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks.</title><venue>HPCA</venue><pages>457-468</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/NaiHSKKK17</key><doi>10.1109/HPCA.2017.54</doi><ee>https://doi.org/10.1109/HPCA.2017.54</ee><url>https://dblp.org/rec/conf/hpca/NaiHSKKK17</url></info>
<url>URL#1617535</url>
</hit>
<hit score="1" id="1617536">
<info><authors><author pid="199/7227">Ajeya Naithani</author><author pid="99/4678">Stijn Eyerman</author><author pid="e/LievenEeckhout">Lieven Eeckhout</author></authors><title>Reliability-Aware Scheduling on Heterogeneous Multicore Processors.</title><venue>HPCA</venue><pages>397-408</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/NaithaniEE17</key><doi>10.1109/HPCA.2017.12</doi><ee>https://doi.org/10.1109/HPCA.2017.12</ee><url>https://dblp.org/rec/conf/hpca/NaithaniEE17</url></info>
<url>URL#1617536</url>
</hit>
<hit score="1" id="1617537">
<info><authors><author pid="137/2967">Rajiv Nishtala</author><author pid="51/7182">Paul M. Carpenter</author><author pid="80/2060">Vinicius Petrucci</author><author pid="04/3016">Xavier Martorell</author></authors><title>Hipster - Hybrid Task Manager for Latency-Critical Cloud Workloads.</title><venue>HPCA</venue><pages>409-420</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/NishtalaCPM17</key><doi>10.1109/HPCA.2017.13</doi><ee>https://doi.org/10.1109/HPCA.2017.13</ee><url>https://dblp.org/rec/conf/hpca/NishtalaCPM17</url></info>
<url>URL#1617537</url>
</hit>
<hit score="1" id="1617538">
<info><authors><author pid="121/1932">Daniel Alfonso Gon&#231;alves de Oliveira</author><author pid="75/2582">La&#233;rcio Lima Pilla</author><author pid="95/1847">Mauricio Hanzich</author><author pid="199/7014">Vinicius Fratin</author><author pid="05/5022-1">Fernando Fernandes 0001</author><author pid="151/4112">Caio B. Lunardi</author><author pid="81/7220">Jos&#233; Mar&#237;a Cela</author><author pid="74/1262">Philippe Olivier Alexandre Navaux</author><author pid="25/5214">Luigi Carro</author><author pid="64/5340">Paolo Rech</author></authors><title>Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators.</title><venue>HPCA</venue><pages>577-588</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/OliveiraPHFFLCN17</key><doi>10.1109/HPCA.2017.41</doi><ee>https://doi.org/10.1109/HPCA.2017.41</ee><url>https://dblp.org/rec/conf/hpca/OliveiraPHFFLCN17</url></info>
<url>URL#1617538</url>
</hit>
<hit score="1" id="1617539">
<info><authors><author pid="197/6074">Matthieu Perotin</author><author pid="142/2956">Tom Cornebize</author></authors><title>Isolating Jobs for Security on High-Performance Fabrics.</title><venue>HiPINEB@HPCA</venue><pages>49-56</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/PerotinC17</key><doi>10.1109/HIPINEB.2017.13</doi><ee>https://doi.org/10.1109/HiPINEB.2017.13</ee><url>https://dblp.org/rec/conf/hpca/PerotinC17</url></info>
<url>URL#1617539</url>
</hit>
<hit score="1" id="1617540">
<info><authors><author pid="123/2515">Andreas Prodromou</author><author pid="79/9969">Mitesh R. Meswani</author><author pid="15/1892">Nuwan Jayasena</author><author pid="03/2782">Gabriel H. Loh</author><author pid="t/DeanMTullsen">Dean M. Tullsen</author></authors><title>MemPod - A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories.</title><venue>HPCA</venue><pages>433-444</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/ProdromouMJLT17</key><doi>10.1109/HPCA.2017.39</doi><ee>https://doi.org/10.1109/HPCA.2017.39</ee><url>https://dblp.org/rec/conf/hpca/ProdromouMJLT17</url></info>
<url>URL#1617540</url>
</hit>
<hit score="1" id="1617541">
<info><authors><author pid="195/6269">Aniruddh Ramrakhyani</author><author pid="50/2421">Tushar Krishna</author></authors><title>Static Bubble - A Framework for Deadlock-Free Irregular On-chip Topologies.</title><venue>HPCA</venue><pages>253-264</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/RamrakhyaniK17</key><doi>10.1109/HPCA.2017.44</doi><ee>https://doi.org/10.1109/HPCA.2017.44</ee><url>https://dblp.org/rec/conf/hpca/RamrakhyaniK17</url></info>
<url>URL#1617541</url>
</hit>
<hit score="1" id="1617542">
<info><authors><author pid="170/5046">Karthik Rao</author><author pid="125/8189-77">Jun Wang 0077</author><author pid="14/5230">Sudhakar Yalamanchili</author><author pid="58/171">Yorai Wardi</author><author pid="37/9083">Handong Ye</author></authors><title>Application-Specific Performance-Aware Energy Optimization on Android Mobile Devices.</title><venue>HPCA</venue><pages>169-180</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/RaoWYWY17</key><doi>10.1109/HPCA.2017.32</doi><ee>https://doi.org/10.1109/HPCA.2017.32</ee><url>https://dblp.org/rec/conf/hpca/RaoWYWY17</url></info>
<url>URL#1617542</url>
</hit>
<hit score="1" id="1617543">
<info><authors><author pid="145/9124">Xiaowei Ren</author><author pid="47/2451">Mieszko Lis</author></authors><title>Efficient Sequential Consistency in GPUs via Relativistic Cache Coherence.</title><venue>HPCA</venue><pages>625-636</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/RenL17</key><doi>10.1109/HPCA.2017.40</doi><ee>https://doi.org/10.1109/HPCA.2017.40</ee><url>https://dblp.org/rec/conf/hpca/RenL17</url></info>
<url>URL#1617543</url>
</hit>
<hit score="1" id="1617544">
<info><authors><author pid="131/5116">Yuhwan Ro</author><author pid="72/10248">Hyunyoon Cho</author><author pid="199/7202">Eojin Lee</author><author pid="157/2835">Daejin Jung</author><author pid="131/5130">Young Hoon Son</author><author pid="a/JungHoAhn">Jung Ho Ahn</author><author pid="21/4685">Jae W. Lee</author></authors><title>SOUP-N-SALAD - Allocation-Oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures.</title><venue>HPCA</venue><pages>517-528</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/RoCLJSAL17</key><doi>10.1109/HPCA.2017.31</doi><ee>https://doi.org/10.1109/HPCA.2017.31</ee><url>https://dblp.org/rec/conf/hpca/RoCLJSAL17</url></info>
<url>URL#1617544</url>
</hit>
<hit score="1" id="1617545">
<info><authors><author pid="121/2281">Jee Ho Ryoo</author><author pid="79/9969">Mitesh R. Meswani</author><author pid="123/2515">Andreas Prodromou</author><author pid="j/LizyKurianJohn">Lizy K. John</author></authors><title>SILC-FM - Subblocked InterLeaved Cache-Like Flat Memory Organization.</title><venue>HPCA</venue><pages>349-360</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/RyooMPJ17</key><doi>10.1109/HPCA.2017.20</doi><ee>https://doi.org/10.1109/HPCA.2017.20</ee><url>https://dblp.org/rec/conf/hpca/RyooMPJ17</url></info>
<url>URL#1617545</url>
</hit>
<hit score="1" id="1617546">
<info><authors><author pid="115/4866">Andreas Sembrant</author><author pid="h/ErikHagersten">Erik Hagersten</author><author pid="58/6781">David Black-Schaffer</author></authors><title>A Split Cache Hierarchy for Enabling Data-Oriented Optimizations.</title><venue>HPCA</venue><pages>133-144</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/SembrantHB17</key><doi>10.1109/HPCA.2017.25</doi><ee>https://doi.org/10.1109/HPCA.2017.25</ee><url>https://dblp.org/rec/conf/hpca/SembrantHB17</url></info>
<url>URL#1617546</url>
</hit>
<hit score="1" id="1617547">
<info><authors><author pid="161/0117">Junhyun Shim</author><author pid="129/2984">Joongi Kim</author><author pid="149/9218">Keunhong Lee</author><author pid="m/SueBMoon">Sue B. Moon</author></authors><title>Knapp - A Packet Processing Framework for Manycore Accelerators.</title><venue>HiPINEB@HPCA</venue><pages>57-64</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/ShimKLM17</key><doi>10.1109/HIPINEB.2017.8</doi><ee>https://doi.org/10.1109/HiPINEB.2017.8</ee><url>https://dblp.org/rec/conf/hpca/ShimKLM17</url></info>
<url>URL#1617547</url>
</hit>
<hit score="1" id="1617548">
<info><authors><author pid="09/9457">Alexander Shpiner</author><author pid="197/6171">Zachy Haramaty</author><author pid="197/6224">Saar Eliad</author><author pid="01/4082">Vladimir Zdornov</author><author pid="197/6055">Barak Gafni</author><author pid="72/7892">Eitan Zahavi</author></authors><title>Dragonfly+ - Low Cost Topology for Scaling Datacenters.</title><venue>HiPINEB@HPCA</venue><pages>1-8</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/ShpinerHEZGZ17</key><doi>10.1109/HIPINEB.2017.11</doi><ee>https://doi.org/10.1109/HiPINEB.2017.11</ee><url>https://dblp.org/rec/conf/hpca/ShpinerHEZGZ17</url></info>
<url>URL#1617548</url>
</hit>
<hit score="1" id="1617549">
<info><authors><author pid="173/1935">Sudhanshu Shukla</author><author pid="34/3071">Mainak Chaudhuri</author></authors><title>Tiny Directory - Efficient Shared Memory in Many-Core Systems with Ultra-Low-Overhead Coherence Tracking.</title><venue>HPCA</venue><pages>205-216</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/ShuklaC17</key><doi>10.1109/HPCA.2017.24</doi><ee>https://doi.org/10.1109/HPCA.2017.24</ee><url>https://dblp.org/rec/conf/hpca/ShuklaC17</url></info>
<url>URL#1617549</url>
</hit>
<hit score="1" id="1617550">
<info><authors><author pid="131/1894">Mingcong Song</author><author pid="43/4685-1">Yang Hu 0001</author><author pid="118/5569-1">Huixiang Chen 0001</author><author pid="75/4601-6">Tao Li 0006</author></authors><title>Towards Pervasive and User Satisfactory CNN across GPU Microarchitectures.</title><venue>HPCA</venue><pages>1-12</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/SongHCL17</key><doi>10.1109/HPCA.2017.52</doi><ee>https://doi.org/10.1109/HPCA.2017.52</ee><url>https://dblp.org/rec/conf/hpca/SongHCL17</url></info>
<url>URL#1617550</url>
</hit>
<hit score="1" id="1617551">
<info><authors><author pid="163/3673">Linghao Song</author><author pid="42/5189">Xuehai Qian</author><author pid="30/5330-1">Hai Li 0001</author><author pid="80/1641">Yiran Chen</author></authors><title>PipeLayer - A Pipelined ReRAM-Based Accelerator for Deep Learning.</title><venue>HPCA</venue><pages>541-552</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/SongQ0C17</key><doi>10.1109/HPCA.2017.55</doi><ee>https://doi.org/10.1109/HPCA.2017.55</ee><url>https://dblp.org/rec/conf/hpca/SongQ0C17</url></info>
<url>URL#1617551</url>
</hit>
<hit score="1" id="1617552">
<info><authors><author pid="13/3711">Karthik Swaminathan</author><author pid="29/11469">Nandhini Chandramoorthy</author><author pid="38/4501">Chen-Yong Cher</author><author pid="58/8165">Ramon Bertran</author><author pid="18/2863">Alper Buyuktosunoglu</author><author pid="21/4612">Pradip Bose</author></authors><title>BRAVO - Balanced Reliability-Aware Voltage Optimization.</title><venue>HPCA</venue><pages>97-108</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/SwaminathanCCBB17</key><doi>10.1109/HPCA.2017.56</doi><ee>https://doi.org/10.1109/HPCA.2017.56</ee><url>https://dblp.org/rec/conf/hpca/SwaminathanCCBB17</url></info>
<url>URL#1617552</url>
</hit>
<hit score="1" id="1617553">
<info><authors><author pid="66/10956">Xulong Tang</author><author pid="169/7812">Ashutosh Pattnaik</author><author pid="147/1565">Huaipan Jiang</author><author pid="127/2990">Onur Kayiran</author><author pid="64/11467">Adwait Jog</author><author pid="118/8975">Sreepathi Pai</author><author pid="252/8057">Mohamed Assem Ibrahim</author><author pid="k/MahmutTKandemir">Mahmut T. Kandemir</author><author pid="d/ChitaRDas">Chita R. Das</author></authors><title>Controlled Kernel Launch for Dynamic Parallelism in GPUs.</title><venue>HPCA</venue><pages>649-660</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/TangPJKJPIKD17</key><doi>10.1109/HPCA.2017.14</doi><ee>https://doi.org/10.1109/HPCA.2017.14</ee><url>https://dblp.org/rec/conf/hpca/TangPJKJPIKD17</url></info>
<url>URL#1617553</url>
</hit>
<hit score="1" id="1617554">
<info><authors><author pid="161/1185">Thiruvengadam Vijayaraghavan</author><author pid="117/3197">Yasuko Eckert</author><author pid="03/2782">Gabriel H. Loh</author><author pid="s/MichaelJSchulte">Michael J. Schulte</author><author pid="03/2941">Mike Ignatowski</author><author pid="79/413">Bradford M. Beckmann</author><author pid="20/1189">William C. Brantley</author><author pid="15/2001">Joseph L. Greathouse</author><author pid="81/6685-4">Wei Huang 0004</author><author pid="199/7026">Arun Karunanithi</author><author pid="127/2990">Onur Kayiran</author><author pid="79/9969">Mitesh R. Meswani</author><author pid="46/353">Indrani Paul</author><author pid="90/8857">Matthew Poremba</author><author pid="39/2294">Steven Raasch</author><author pid="r/StevenKReinhardt">Steven K. Reinhardt</author><author pid="135/8456">Greg Sadowski</author><author pid="40/5734">Vilas Sridharan</author></authors><title>Design and Analysis of an APU for Exascale Computing.</title><venue>HPCA</venue><pages>85-96</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/VijayaraghavanE17</key><doi>10.1109/HPCA.2017.42</doi><ee>https://doi.org/10.1109/HPCA.2017.42</ee><url>https://dblp.org/rec/conf/hpca/VijayaraghavanE17</url></info>
<url>URL#1617554</url>
</hit>
<hit score="1" id="1617555">
<info><authors><author pid="07/1021">Xiaodong Wang</author><author pid="07/6433-2">Shuang Chen 0002</author><author pid="188/5673">Jeff Setter</author><author pid="m/JFMartinez">Jos&#233; F. Mart&#237;nez</author></authors><title>SWAP - Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support.</title><venue>HPCA</venue><pages>121-132</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangCSM17</key><doi>10.1109/HPCA.2017.65</doi><ee>https://doi.org/10.1109/HPCA.2017.65</ee><url>https://dblp.org/rec/conf/hpca/WangCSM17</url></info>
<url>URL#1617555</url>
</hit>
<hit score="1" id="1617556">
<info><authors><author pid="72/628-8">Yao Wang 0008</author><author pid="199/7039">Benjamin Wu</author><author pid="09/5657">G. Edward Suh</author></authors><title>Secure Dynamic Memory Scheduling Against Timing Channel Attacks.</title><venue>HPCA</venue><pages>301-312</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangWS17</key><doi>10.1109/HPCA.2017.27</doi><ee>https://doi.org/10.1109/HPCA.2017.27</ee><url>https://dblp.org/rec/conf/hpca/WangWS17</url></info>
<url>URL#1617556</url>
</hit>
<hit score="1" id="1617557">
<info><authors><author pid="159/0037">Rujia Wang</author><author pid="z/YoutaoZhang">Youtao Zhang</author><author pid="y/JunYang2">Jun Yang 0002</author></authors><title>Cooperative Path-ORAM for Effective Memory Bandwidth Sharing in Server Settings.</title><venue>HPCA</venue><pages>325-336</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangZ017</key><doi>10.1109/HPCA.2017.9</doi><ee>https://doi.org/10.1109/HPCA.2017.9</ee><url>https://dblp.org/rec/conf/hpca/WangZ017</url></info>
<url>URL#1617557</url>
</hit>
<hit score="1" id="1617558">
<info><authors><author pid="57/2796">Sebastian Werner</author><author pid="66/5660">Javier Navaridas</author><author pid="32/3102">Mikel Luj&#225;n</author></authors><title>Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links.</title><venue>HPCA</venue><pages>265-276</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/WernerNL17</key><doi>10.1109/HPCA.2017.23</doi><ee>https://doi.org/10.1109/HPCA.2017.23</ee><url>https://dblp.org/rec/conf/hpca/WernerNL17</url></info>
<url>URL#1617558</url>
</hit>
<hit score="1" id="1617559">
<info><authors><author pid="175/5479-1">Chenhao Xie 0001</author><author pid="23/7512">Shuaiwen Leon Song</author><author pid="02/736-55">Jing Wang 0055</author><author pid="90/7721">Weigong Zhang</author><author pid="18/2495">Xin Fu</author></authors><title>Processing-in-Memory Enabled Graphics Processors for 3D Rendering.</title><venue>HPCA</venue><pages>637-648</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/XieSWZF17</key><doi>10.1109/HPCA.2017.37</doi><ee>https://doi.org/10.1109/HPCA.2017.37</ee><url>https://dblp.org/rec/conf/hpca/XieSWZF17</url></info>
<url>URL#1617559</url>
</hit>
<hit score="1" id="1617560">
<info><authors><author pid="128/5234">Pedro Y&#233;benes</author><author pid="72/1341">Jes&#250;s Escudero-Sahuquillo</author><author pid="74/6776">Pedro Javier Garc&#237;a</author><author pid="30/2177">Francisco J. Quiles 0001</author><author pid="16/3869">Torsten Hoefler</author></authors><title>An Effective Queuing Scheme to Provide Slim Fly Topologies with HoL Blocking Reduction and Deadlock Freedom for Minimal-Path Routing.</title><venue>HiPINEB@HPCA</venue><pages>25-32</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/YebenesEG0H17</key><doi>10.1109/HIPINEB.2017.9</doi><ee>https://doi.org/10.1109/HiPINEB.2017.9</ee><url>https://dblp.org/rec/conf/hpca/YebenesEG0H17</url></info>
<url>URL#1617560</url>
</hit>
<hit score="1" id="1617561">
<info><authors><author pid="177/8607">Salessawi Ferede Yitbarek</author><author pid="199/7206">Misiker Tadesse Aga</author><author pid="41/1231">Reetuparna Das</author><author pid="a/ToddMAustin">Todd M. Austin</author></authors><title>Cold Boot Attacks are Still Hot - Security Analysis of Memory Scramblers in Modern Processors.</title><venue>HPCA</venue><pages>313-324</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/YitbarekADA17</key><doi>10.1109/HPCA.2017.10</doi><ee>https://doi.org/10.1109/HPCA.2017.10</ee><url>https://dblp.org/rec/conf/hpca/YitbarekADA17</url></info>
<url>URL#1617561</url>
</hit>
<hit score="1" id="1617562">
<info><authors><author pid="182/9491">Felix Zahn</author><author pid="182/9394">Steffen Lammel</author><author pid="56/3662">Holger Fr&#246;ning</author></authors><title>Early Experiences with Saving Energy in Direct Interconnection Networks.</title><venue>HiPINEB@HPCA</venue><pages>33-40</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZahnLF17</key><doi>10.1109/HIPINEB.2017.10</doi><ee>https://doi.org/10.1109/HiPINEB.2017.10</ee><url>https://dblp.org/rec/conf/hpca/ZahnLF17</url></info>
<url>URL#1617562</url>
</hit>
<hit score="1" id="1617563">
<info><authors><author pid="118/5481">Mingzhe Zhang</author><author pid="46/9860">Lunkai Zhang</author><author pid="96/1994-1">Lei Jiang 0001</author><author pid="16/5205">Zhiyong Liu</author><author pid="c/FTChong">Frederic T. Chong</author></authors><title>Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor.</title><venue>HPCA</venue><pages>385-396</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangZJLC17</key><doi>10.1109/HPCA.2017.45</doi><ee>https://doi.org/10.1109/HPCA.2017.45</ee><url>https://dblp.org/rec/conf/hpca/ZhangZJLC17</url></info>
<url>URL#1617563</url>
</hit>
<hit score="1" id="1617564">
<info><authors><author pid="142/3202">Yanqi Zhou</author><author pid="175/1766">Sameer Wagh</author><author pid="39/6266">Prateek Mittal</author><author pid="49/4239">David Wentzlaff</author></authors><title>Camouflage - Memory Traffic Shaping to Mitigate Timing Attacks.</title><venue>HPCA</venue><pages>337-348</pages><year>2017</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhouWMW17</key><doi>10.1109/HPCA.2017.36</doi><ee>https://doi.org/10.1109/HPCA.2017.36</ee><url>https://dblp.org/rec/conf/hpca/ZhouWMW17</url></info>
<url>URL#1617564</url>
</hit>
<hit score="1" id="1721552">
<info><title>2017 IEEE International Symposium on High Performance Computer Architecture, HPCA 2017, Austin, TX, USA, February 4-8, 2017</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2017</year><type>Editorship</type><key>conf/hpca/2017</key><ee>https://ieeexplore.ieee.org/xpl/conhome/7920262/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2017</url></info>
<url>URL#1721552</url>
</hit>
<hit score="1" id="1721553">
<info><authors><author pid="72/1341">Jes&#250;s Escudero-Sahuquillo</author><author pid="74/6776">Pedro Javier Garc&#237;a</author></authors><title>3rd IEEE International Workshop on High-Performance Interconnection Networks in the Exascale and Big-Data Era, HiPINEB@HPCA 2017, Austin, TX, USA, February 5, 2017</title><venue>HiPINEB@HPCA</venue><publisher>IEEE Computer Society</publisher><year>2017</year><type>Editorship</type><key>conf/hpca/2017hipineb</key><ee>https://ieeexplore.ieee.org/xpl/conhome/7884696/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2017hipineb</url></info>
<url>URL#1721553</url>
</hit>
<hit score="1" id="1937362">
<info><authors><author pid="30/4954-1">Daniel Wong 0001</author><author pid="18/1402">Nam Sung Kim</author><author pid="02/5812">Murali Annavaram</author></authors><title>Approximating warps with intra-warp operand value similarity.</title><venue>HPCA</venue><pages>176-187</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/0001KA16</key><doi>10.1109/HPCA.2016.7446063</doi><ee>https://doi.org/10.1109/HPCA.2016.7446063</ee><url>https://dblp.org/rec/conf/hpca/0001KA16</url></info>
<url>URL#1937362</url>
</hit>
<hit score="1" id="1937363">
<info><authors><author pid="20/9131">Neha Agarwal</author><author pid="12/9118">David W. Nellans</author><author pid="85/6918">Eiman Ebrahimi</author><author pid="01/1282">Thomas F. Wenisch</author><author pid="178/3195">John Danskin</author><author pid="k/StephenWKeckler">Stephen W. Keckler</author></authors><title>Selective GPU caches to eliminate CPU-GPU HW cache coherence.</title><venue>HPCA</venue><pages>494-506</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/AgarwalNEWDK16</key><doi>10.1109/HPCA.2016.7446089</doi><ee>https://doi.org/10.1109/HPCA.2016.7446089</ee><url>https://dblp.org/rec/conf/hpca/AgarwalNEWDK16</url></info>
<url>URL#1937363</url>
</hit>
<hit score="1" id="1937364">
<info><authors><author pid="42/7272">Nathan Beckmann</author><author pid="67/2030-3">Daniel S&#225;nchez 0003</author></authors><title>Modeling cache performance beyond LRU.</title><venue>HPCA</venue><pages>225-236</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/BeckmannS16</key><doi>10.1109/HPCA.2016.7446067</doi><ee>https://doi.org/10.1109/HPCA.2016.7446067</ee><url>https://dblp.org/rec/conf/hpca/BeckmannS16</url></info>
<url>URL#1937364</url>
</hit>
<hit score="1" id="1937365">
<info><authors><author pid="37/4871">Mahdi Nazm Bojnordi</author><author pid="i/EnginIpek">Engin Ipek</author></authors><title>Memristive Boltzmann machine - A hardware accelerator for combinatorial optimization and deep learning.</title><venue>HPCA</venue><pages>1-13</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/BojnordiI16</key><doi>10.1109/HPCA.2016.7446049</doi><ee>https://doi.org/10.1109/HPCA.2016.7446049</ee><url>https://dblp.org/rec/conf/hpca/BojnordiI16</url></info>
<url>URL#1937365</url>
</hit>
<hit score="1" id="1937366">
<info><authors><author pid="72/6329">Kevin K. Chang</author><author pid="159/0073">Prashant J. Nair</author><author pid="00/10253">Donghyuk Lee</author><author pid="94/7357">Saugata Ghose</author><author pid="60/6934">Moinuddin K. Qureshi</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>Low-Cost Inter-Linked Subarrays (LISA) - Enabling fast inter-subarray data movement in DRAM.</title><venue>HPCA</venue><pages>568-580</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChangNLGQM16</key><doi>10.1109/HPCA.2016.7446095</doi><ee>https://doi.org/10.1109/HPCA.2016.7446095</ee><url>https://dblp.org/rec/conf/hpca/ChangNLGQM16</url></info>
<url>URL#1937366</url>
</hit>
<hit score="1" id="1937367">
<info><authors><author pid="140/2315">Yajing Chen</author><author pid="177/3928">Shengshuo Lu</author><author pid="77/6653">Hun-Seok Kim</author><author pid="b/DBlaauw">David T. Blaauw</author><author pid="83/1613">Ronald G. Dreslinski</author><author pid="m/TrevorNMudge">Trevor N. Mudge</author></authors><title>A low power software-defined-radio baseband processor for the Internet of Things.</title><venue>HPCA</venue><pages>40-51</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenLKBDM16</key><doi>10.1109/HPCA.2016.7446052</doi><ee>https://doi.org/10.1109/HPCA.2016.7446052</ee><url>https://dblp.org/rec/conf/hpca/ChenLKBDM16</url></info>
<url>URL#1937367</url>
</hit>
<hit score="1" id="1937368">
<info><authors><author pid="151/4519">Sui Chen</author><author pid="16/6199">Lu Peng</author></authors><title>Efficient GPU hardware transactional memory through early conflict resolution.</title><venue>HPCA</venue><pages>274-284</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenP16</key><doi>10.1109/HPCA.2016.7446071</doi><ee>https://doi.org/10.1109/HPCA.2016.7446071</ee><url>https://dblp.org/rec/conf/hpca/ChenP16</url></info>
<url>URL#1937368</url>
</hit>
<hit score="1" id="1937369">
<info><authors><author pid="146/3426">Yigit Demir</author><author pid="h/NikolaosHardavellas">Nikos Hardavellas</author></authors><title>SLaC - Stage laser control for a flattened butterfly network.</title><venue>HPCA</venue><pages>321-332</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/DemirH16</key><doi>10.1109/HPCA.2016.7446075</doi><ee>https://doi.org/10.1109/HPCA.2016.7446075</ee><url>https://dblp.org/rec/conf/hpca/DemirH16</url></info>
<url>URL#1937369</url>
</hit>
<hit score="1" id="1937370">
<info><authors><author pid="32/7673">Jianbo Dong</author><author pid="79/3631">Rui Hou</author><author pid="40/1854">Michael C. Huang</author><author pid="j/TaoJiang-10">Tao Jiang 0010</author><author pid="178/3210">Boyan Zhao</author><author pid="m/SallyAMcKee">Sally A. McKee</author><author pid="51/2659">Haibin Wang</author><author pid="178/3187">Xiaosong Cui</author><author pid="52/5615-2">Lixin Zhang 0002</author></authors><title>Venice - Exploring server architectures for effective resource sharing.</title><venue>HPCA</venue><pages>507-518</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/DongHH0ZMWCZ16</key><doi>10.1109/HPCA.2016.7446090</doi><ee>https://doi.org/10.1109/HPCA.2016.7446090</ee><url>https://dblp.org/rec/conf/hpca/DongHH0ZMWCZ16</url></info>
<url>URL#1937370</url>
</hit>
<hit score="1" id="1937371">
<info><authors><author pid="98/3478">Kshitij A. Doshi</author><author pid="129/2850">Ellis Giles</author><author pid="73/1597">Peter J. Varman</author></authors><title>Atomic persistence for SCM with a non-intrusive backend controller.</title><venue>HPCA</venue><pages>77-89</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/DoshiGV16</key><doi>10.1109/HPCA.2016.7446055</doi><ee>https://doi.org/10.1109/HPCA.2016.7446055</ee><url>https://dblp.org/rec/conf/hpca/DoshiGV16</url></info>
<url>URL#1937371</url>
</hit>
<hit score="1" id="1937372">
<info><authors><author pid="87/7944">Yuelu Duan</author><author pid="40/2733">David Koufaty</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>SCsafe - Logging sequential consistency violations continuously and precisely.</title><venue>HPCA</venue><pages>249-260</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/DuanKT16</key><doi>10.1109/HPCA.2016.7446069</doi><ee>https://doi.org/10.1109/HPCA.2016.7446069</ee><url>https://dblp.org/rec/conf/hpca/DuanKT16</url></info>
<url>URL#1937372</url>
</hit>
<hit score="1" id="1937373">
<info><authors><author pid="118/5388">Josu&#233; Feliu</author><author pid="99/4678">Stijn Eyerman</author><author pid="59/6649">Julio Sahuquillo</author><author pid="79/1638">Salvador Petit</author></authors><title>Symbiotic job scheduling on the IBM POWER8.</title><venue>HPCA</venue><pages>669-680</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/FeliuESP16</key><doi>10.1109/HPCA.2016.7446103</doi><ee>https://doi.org/10.1109/HPCA.2016.7446103</ee><url>https://dblp.org/rec/conf/hpca/FeliuESP16</url></info>
<url>URL#1937373</url>
</hit>
<hit score="1" id="1937374">
<info><authors><author pid="123/7057">Andrew Ferraiuolo</author><author pid="72/628-8">Yao Wang 0008</author><author pid="23/3719">Danfeng Zhang</author><author pid="m/AndrewCMyers">Andrew C. Myers</author><author pid="09/5657">G. Edward Suh</author></authors><title>Lattice priority scheduling - Low-overhead timing-channel protection for a shared memory controller.</title><venue>HPCA</venue><pages>382-393</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/FerraiuoloWZMS16</key><doi>10.1109/HPCA.2016.7446080</doi><ee>https://doi.org/10.1109/HPCA.2016.7446080</ee><url>https://dblp.org/rec/conf/hpca/FerraiuoloWZMS16</url></info>
<url>URL#1937374</url>
</hit>
<hit score="1" id="1937375">
<info><authors><author pid="61/7672-1">Mingyu Gao 0001</author><author pid="k/ChristoforosEKozyrakis">Christos Kozyrakis</author></authors><title>HRL - Efficient and flexible reconfigurable logic for near-data processing.</title><venue>HPCA</venue><pages>126-137</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/GaoK16</key><doi>10.1109/HPCA.2016.7446059</doi><ee>https://doi.org/10.1109/HPCA.2016.7446059</ee><url>https://dblp.org/rec/conf/hpca/GaoK16</url></info>
<url>URL#1937375</url>
</hit>
<hit score="1" id="1937376">
<info><authors><author pid="77/11343">Benjamin Gaudette</author><author pid="26/9655">Carole-Jean Wu</author><author pid="60/2447">Sarma B. K. Vrudhula</author></authors><title>Improving smartphone user experience by balancing performance and energy with probabilistic QoS guarantee.</title><venue>HPCA</venue><pages>52-63</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/GaudetteWV16</key><doi>10.1109/HPCA.2016.7446053</doi><ee>https://doi.org/10.1109/HPCA.2016.7446053</ee><url>https://dblp.org/rec/conf/hpca/GaudetteWV16</url></info>
<url>URL#1937376</url>
</hit>
<hit score="1" id="1937377">
<info><authors><author pid="165/9073">Siddhartha S. Ghosh</author><author pid="149/5765">Davide Del Vento</author><author pid="165/9118">Rory C. Kelly</author><author pid="182/9412">Irfan Elahi</author><author pid="182/9444">Nathan Rini</author><author pid="182/9461">Benjamin Matthews</author><author pid="182/9389">Storm Knights</author><author pid="50/10983">Thomas Engel 0003</author><author pid="115/4904">Ben Jamroz</author><author pid="52/2694">Shawn Strande</author></authors><title>Application Performance Impact on Trimming of a Full Fat Tree InfiniBand Fabric.</title><venue>HiPINEB@HPCA</venue><pages>49-54</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/GhoshVKERMKEJS16</key><doi>10.1109/HIPINEB.2016.14</doi><ee>https://doi.org/10.1109/HIPINEB.2016.14</ee><url>https://dblp.org/rec/conf/hpca/GhoshVKERMKEJS16</url></info>
<url>URL#1937377</url>
</hit>
<hit score="1" id="1937378">
<info><authors><author pid="178/3211">Bhargava Gopireddy</author><author pid="68/11180">Choungki Song</author><author pid="t/JosepTorrellas">Josep Torrellas</author><author pid="18/1402">Nam Sung Kim</author><author pid="53/4349">Aditya Agrawal</author><author pid="59/823">Asit K. Mishra</author></authors><title>ScalCore - Designing a core for voltage scalability.</title><venue>HPCA</venue><pages>681-693</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/GopireddySTKAM16</key><doi>10.1109/HPCA.2016.7446104</doi><ee>https://doi.org/10.1109/HPCA.2016.7446104</ee><url>https://dblp.org/rec/conf/hpca/GopireddySTKAM16</url></info>
<url>URL#1937378</url>
</hit>
<hit score="1" id="1937379">
<info><authors><author pid="49/5740">Matthew Halpern</author><author pid="72/8314-1">Yuhao Zhu 0001</author><author pid="88/2610">Vijay Janapa Reddi</author></authors><title>Mobile CPU's rise to power - Quantifying the impact of generational mobile CPU design trends on performance, energy, and user satisfaction.</title><venue>HPCA</venue><pages>64-76</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/HalpernZR16</key><doi>10.1109/HPCA.2016.7446054</doi><ee>https://doi.org/10.1109/HPCA.2016.7446054</ee><url>https://dblp.org/rec/conf/hpca/HalpernZR16</url></info>
<url>URL#1937379</url>
</hit>
<hit score="1" id="1937380">
<info><authors><author pid="147/4013">Hasan Hassan</author><author pid="118/8979">Gennady Pekhimenko</author><author pid="163/0027">Nandita Vijaykumar</author><author pid="117/0561">Vivek Seshadri</author><author pid="00/10253">Donghyuk Lee</author><author pid="48/389">Oguz Ergin</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>ChargeCache - Reducing DRAM latency by exploiting row access locality.</title><venue>HPCA</venue><pages>581-593</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/HassanPVSLEM16</key><doi>10.1109/HPCA.2016.7446096</doi><ee>https://doi.org/10.1109/HPCA.2016.7446096</ee><url>https://dblp.org/rec/conf/hpca/HassanPVSLEM16</url></info>
<url>URL#1937380</url>
</hit>
<hit score="1" id="1937381">
<info><authors><author pid="178/3196">Sina Hassani</author><author pid="117/3152">Gabriel Southern</author><author pid="81/6097">Jose Renau</author></authors><title>LiveSim - Going live with microarchitecture simulation.</title><venue>HPCA</venue><pages>606-617</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/HassaniSR16</key><doi>10.1109/HPCA.2016.7446098</doi><ee>https://doi.org/10.1109/HPCA.2016.7446098</ee><url>https://dblp.org/rec/conf/hpca/HassaniSR16</url></info>
<url>URL#1937381</url>
</hit>
<hit score="1" id="1937382">
<info><authors><author pid="92/7061">Andrew Herdrich</author><author pid="178/3193">Edwin Verplanke</author><author pid="178/3188">Priya Autee</author><author pid="93/399">Ramesh Illikkal</author><author pid="93/4391">Chris Gianos</author><author pid="65/7863">Ronak Singhal</author><author pid="i/RaviRIyer">Ravi R. Iyer</author></authors><title>Cache QoS - From concept to reality in the Intel&#174; Xeon&#174; processor E5-2600 v3 product family.</title><venue>HPCA</venue><pages>657-668</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/HerdrichVAIGSI16</key><doi>10.1109/HPCA.2016.7446102</doi><ee>https://doi.org/10.1109/HPCA.2016.7446102</ee><url>https://dblp.org/rec/conf/hpca/HerdrichVAIGSI16</url></info>
<url>URL#1937382</url>
</hit>
<hit score="1" id="1937383">
<info><authors><author pid="48/3904">Mohammad A. Islam 0001</author><author pid="146/8107">Xiaoqi Ren</author><author pid="60/4548">Shaolei Ren</author><author pid="56/4447">Adam Wierman</author><author pid="18/5637">Xiaorui Wang</author></authors><title>A market approach for handling power emergencies in multi-tenant data center.</title><venue>HPCA</venue><pages>432-443</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/IslamRRWW16</key><doi>10.1109/HPCA.2016.7446084</doi><ee>https://doi.org/10.1109/HPCA.2016.7446084</ee><url>https://dblp.org/rec/conf/hpca/IslamRRWW16</url></info>
<url>URL#1937383</url>
</hit>
<hit score="1" id="1937384">
<info><authors><author pid="130/7699">Hakbeom Jang</author><author pid="33/2253">Yongjun Lee</author><author pid="181/2684">Jongwon Kim</author><author pid="147/1001">Youngsok Kim</author><author pid="04/2187">Jangwoo Kim</author><author pid="57/1613">Jinkyu Jeong</author><author pid="21/4685">Jae W. Lee</author></authors><title>Efficient footprint caching for Tagless DRAM Caches.</title><venue>HPCA</venue><pages>237-248</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/JangLKKKJL16</key><doi>10.1109/HPCA.2016.7446068</doi><ee>https://doi.org/10.1109/HPCA.2016.7446068</ee><url>https://dblp.org/rec/conf/hpca/JangLKKKJL16</url></info>
<url>URL#1937384</url>
</hit>
<hit score="1" id="1937385">
<info><authors><author pid="130/7707">Xun Jian</author><author pid="40/5734">Vilas Sridharan</author><author pid="98/4371-2">Rakesh Kumar 0002</author></authors><title>Parity Helix - Efficient protection for single-dimensional faults in multi-dimensional memory systems.</title><venue>HPCA</venue><pages>555-567</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/JianS016</key><doi>10.1109/HPCA.2016.7446094</doi><ee>https://doi.org/10.1109/HPCA.2016.7446094</ee><url>https://dblp.org/rec/conf/hpca/JianS016</url></info>
<url>URL#1937385</url>
</hit>
<hit score="1" id="1937386">
<info><authors><author pid="178/3216">Zhen Hang Jiang</author><author pid="67/5667">Yunsi Fei</author><author pid="k/DavidRKaeli">David R. Kaeli</author></authors><title>A complete key recovery timing attack on a GPU.</title><venue>HPCA</venue><pages>394-405</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/JiangFK16</key><doi>10.1109/HPCA.2016.7446081</doi><ee>https://doi.org/10.1109/HPCA.2016.7446081</ee><url>https://dblp.org/rec/conf/hpca/JiangFK16</url></info>
<url>URL#1937386</url>
</hit>
<hit score="1" id="1937387">
<info><authors><author pid="41/9693">Vasileios Karakostas</author><author pid="17/9796">Jayneel Gandhi</author><author pid="41/1128">Adri&#225;n Cristal</author><author pid="h/MarkDHill">Mark D. Hill</author><author pid="m/KSMcKinley">Kathryn S. McKinley</author><author pid="96/6762">Mario Nemirovsky</author><author pid="s/MichaelMSwift">Michael M. Swift</author><author pid="79/1809">Osman S. Unsal</author></authors><title>Energy-efficient address translation.</title><venue>HPCA</venue><pages>631-643</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/KarakostasGCHMN16</key><doi>10.1109/HPCA.2016.7446100</doi><ee>https://doi.org/10.1109/HPCA.2016.7446100</ee><url>https://dblp.org/rec/conf/hpca/KarakostasGCHMN16</url></info>
<url>URL#1937387</url>
</hit>
<hit score="1" id="1937388">
<info><authors><author pid="139/7142">Miguel Angel Lastras-Monta&#241;o</author><author pid="46/7684">Amirali Ghofrani</author><author pid="c/KwangTingCheng">Kwang-Ting Cheng</author></authors><title>A low-power hybrid reconfigurable architecture for resistive random-access memories.</title><venue>HPCA</venue><pages>102-113</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/Lastras-Montano16</key><doi>10.1109/HPCA.2016.7446057</doi><ee>https://doi.org/10.1109/HPCA.2016.7446057</ee><url>https://dblp.org/rec/conf/hpca/Lastras-Montano16</url></info>
<url>URL#1937388</url>
</hit>
<hit score="1" id="1937389">
<info><authors><author pid="144/4723">Minseok Lee</author><author pid="81/10063">Gwangsun Kim</author><author pid="39/6945">John Kim</author><author pid="123/2272">Woong Seo</author><author pid="123/2313">Yeon-Gon Cho</author><author pid="33/9419">Soojung Ryu</author></authors><title>iPAWS - Instruction-issue pattern-based adaptive warp scheduling for GPGPUs.</title><venue>HPCA</venue><pages>370-381</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeKKSCR16</key><doi>10.1109/HPCA.2016.7446079</doi><ee>https://doi.org/10.1109/HPCA.2016.7446079</ee><url>https://dblp.org/rec/conf/hpca/LeeKKSCR16</url></info>
<url>URL#1937389</url>
</hit>
<hit score="1" id="1937390">
<info><authors><author pid="120/9078">Keunsoo Kim</author><author pid="24/11139">Sangpil Lee</author><author pid="162/1154">Myung Kuk Yoon</author><author pid="47/4693">Gunjae Koo</author><author pid="r/WonWooRo">Won Woo Ro</author><author pid="02/5812">Murali Annavaram</author></authors><title>Warped-preexecution - A GPU pre-execution approach for improving latency hiding.</title><venue>HPCA</venue><pages>163-175</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeRKKYA16</key><doi>10.1109/HPCA.2016.7446062</doi><ee>https://doi.org/10.1109/HPCA.2016.7446062</ee><url>https://dblp.org/rec/conf/hpca/LeeRKKYA16</url></info>
<url>URL#1937390</url>
</hit>
<hit score="1" id="1937391">
<info><authors><author pid="150/6829">Zimo Li</author><author pid="157/2774">Joshua San Miguel</author><author pid="61/5482">Natalie D. Enright Jerger</author></authors><title>The runahead network-on-chip.</title><venue>HPCA</venue><pages>333-344</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiMJ16</key><doi>10.1109/HPCA.2016.7446076</doi><ee>https://doi.org/10.1109/HPCA.2016.7446076</ee><url>https://dblp.org/rec/conf/hpca/LiMJ16</url></info>
<url>URL#1937391</url>
</hit>
<hit score="1" id="1937392">
<info><authors><author pid="37/4190">Yang Li</author><author pid="18/5410-3">Di Wang 0003</author><author pid="94/7357">Saugata Ghose</author><author pid="03/2134-1">Jie Liu 0001</author><author pid="18/4286">Sriram Govindan</author><author pid="145/7390">Sean James</author><author pid="01/1649">Eric Peterson</author><author pid="178/3221">John Siegler</author><author pid="117/0573">Rachata Ausavarungnirun</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>SizeCap - Efficiently handling power surges in fuel cell powered data centers.</title><venue>HPCA</venue><pages>444-456</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiWGLGJPSAM16</key><doi>10.1109/HPCA.2016.7446085</doi><ee>https://doi.org/10.1109/HPCA.2016.7446085</ee><url>https://dblp.org/rec/conf/hpca/LiWGLGJPSAM16</url></info>
<url>URL#1937392</url>
</hit>
<hit score="1" id="1937393">
<info><authors><author pid="151/7530">Fangfei Liu</author><author pid="153/5844-1">Qian Ge 0001</author><author pid="90/10901">Yuval Yarom</author><author pid="151/7533">Frank McKeen</author><author pid="50/9079">Carlos V. Rozas</author><author pid="h/GernotHeiser">Gernot Heiser</author><author pid="87/4706">Ruby B. Lee</author></authors><title>CATalyst - Defeating last-level cache side channel attacks in cloud computing.</title><venue>HPCA</venue><pages>406-418</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiuGYMRHL16</key><doi>10.1109/HPCA.2016.7446082</doi><ee>https://doi.org/10.1109/HPCA.2016.7446082</ee><url>https://dblp.org/rec/conf/hpca/LiuGYMRHL16</url></info>
<url>URL#1937393</url>
</hit>
<hit score="1" id="1937394">
<info><authors><author pid="34/5417">Liang Luo</author><author pid="178/3217">Akshitha Sriraman</author><author pid="178/3214">Brooke Fugate</author><author pid="62/4126">Shiliang Hu</author><author pid="78/3196">Gilles Pokam</author><author pid="52/2708">Chris J. Newburn</author><author pid="83/3984">Joseph Devietti</author></authors><title>LASER - Light, Accurate Sharing dEtection and Repair.</title><venue>HPCA</venue><pages>261-273</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/LuoSFHPND16</key><doi>10.1109/HPCA.2016.7446070</doi><ee>https://doi.org/10.1109/HPCA.2016.7446070</ee><url>https://dblp.org/rec/conf/hpca/LuoSFHPND16</url></info>
<url>URL#1937394</url>
</hit>
<hit score="1" id="1937395">
<info><authors><author pid="161/0112">Sangwook Ma</author><author pid="129/2984">Joongi Kim</author><author pid="m/SueBMoon">Sue B. Moon</author></authors><title>Exploring Low-Latency Interconnect for Scaling Out Software Routers.</title><venue>HiPINEB@HPCA</venue><pages>9-15</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/MaKM16</key><doi>10.1109/HIPINEB.2016.12</doi><ee>https://doi.org/10.1109/HIPINEB.2016.12</ee><url>https://dblp.org/rec/conf/hpca/MaKM16</url></info>
<url>URL#1937395</url>
</hit>
<hit score="1" id="1937396">
<info><authors><author pid="161/0102">Divya Mahajan</author><author pid="115/5952">Jongse Park</author><author pid="21/10373">Emmanuel Amaro</author><author pid="173/9814">Hardik Sharma</author><author pid="44/8745">Amir Yazdanbakhsh</author><author pid="178/3186">Joon Kyung Kim</author><author pid="00/809">Hadi Esmaeilzadeh</author></authors><title>TABLA - A unified template-based framework for accelerating statistical machine learning.</title><venue>HPCA</venue><pages>14-26</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/MahajanPASYKE16</key><doi>10.1109/HPCA.2016.7446050</doi><ee>https://doi.org/10.1109/HPCA.2016.7446050</ee><url>https://dblp.org/rec/conf/hpca/MahajanPASYKE16</url></info>
<url>URL#1937396</url>
</hit>
<hit score="1" id="1937397">
<info><authors><author pid="45/7618">Madhavan Manivannan</author><author pid="91/4121">Vassilis Papaefstathiou</author><author pid="29/5335">Miquel Peric&#224;s</author><author pid="48/2905">Per Stenstr&#246;m</author></authors><title>RADAR - Runtime-assisted dead region management for last-level caches.</title><venue>HPCA</venue><pages>644-656</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/ManivannanPPS16</key><doi>10.1109/HPCA.2016.7446101</doi><ee>https://doi.org/10.1109/HPCA.2016.7446101</ee><url>https://dblp.org/rec/conf/hpca/ManivannanPPS16</url></info>
<url>URL#1937397</url>
</hit>
<hit score="1" id="1937398">
<info><authors><author pid="167/5680">German Maglione Mathey</author><author pid="128/5234">Pedro Y&#233;benes</author><author pid="72/1341">Jes&#250;s Escudero-Sahuquillo</author><author pid="74/6776">Pedro Javier Garc&#237;a</author><author pid="30/2177">Francisco J. Quiles 0001</author></authors><title>Combining OpenFabrics Software and Simulation Tools for Modeling InfiniBand-Based Interconnection Networks.</title><venue>HiPINEB@HPCA</venue><pages>55-58</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/MatheyYEGQ16</key><doi>10.1109/HIPINEB.2016.7</doi><ee>https://doi.org/10.1109/HIPINEB.2016.7</ee><url>https://dblp.org/rec/conf/hpca/MatheyYEGQ16</url></info>
<url>URL#1937398</url>
</hit>
<hit score="1" id="1937399">
<info><authors><author pid="84/2225">Pierre Michaud</author></authors><title>Best-offset hardware prefetching.</title><venue>HPCA</venue><pages>469-480</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/Michaud16</key><doi>10.1109/HPCA.2016.7446087</doi><ee>https://doi.org/10.1109/HPCA.2016.7446087</ee><url>https://dblp.org/rec/conf/hpca/Michaud16</url></info>
<url>URL#1937399</url>
</hit>
<hit score="1" id="1937400">
<info><authors><author pid="130/6547">Marco Elver</author><author pid="24/1972">Vijay Nagarajan</author></authors><title>McVerSi - A test generation framework for fast memory consistency verification in simulation.</title><venue>HPCA</venue><pages>618-630</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/NagarajanE16</key><doi>10.1109/HPCA.2016.7446099</doi><ee>https://doi.org/10.1109/HPCA.2016.7446099</ee><url>https://dblp.org/rec/conf/hpca/NagarajanE16</url></info>
<url>URL#1937400</url>
</hit>
<hit score="1" id="1937401">
<info><authors><author pid="68/6005">Bin Nie</author><author pid="76/9083">Devesh Tiwari</author><author pid="06/5843-2">Saurabh Gupta 0002</author><author pid="s/EvgeniaSmirni">Evgenia Smirni</author><author pid="157/2854">James H. Rogers</author></authors><title>A large-scale study of soft-errors on GPUs in the field.</title><venue>HPCA</venue><pages>519-530</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/NieTGSR16</key><doi>10.1109/HPCA.2016.7446091</doi><ee>https://doi.org/10.1109/HPCA.2016.7446091</ee><url>https://dblp.org/rec/conf/hpca/NieTGSR16</url></info>
<url>URL#1937401</url>
</hit>
<hit score="1" id="1937402">
<info><authors><author pid="58/11098">Tony Nowatzki</author><author pid="162/9963">Vinay Gangadhar</author><author pid="22/858">Karthikeyan Sankaralingam</author><author pid="87/680">Greg Wright</author></authors><title>Pushing the limits of accelerator efficiency while retaining programmability.</title><venue>HPCA</venue><pages>27-39</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/NowatzkiGSW16</key><doi>10.1109/HPCA.2016.7446051</doi><ee>https://doi.org/10.1109/HPCA.2016.7446051</ee><url>https://dblp.org/rec/conf/hpca/NowatzkiGSW16</url></info>
<url>URL#1937402</url>
</hit>
<hit score="1" id="1937403">
<info><authors><author pid="158/0880">Poovaiah M. Palangappa</author><author pid="31/26">Kartik Mohanram</author></authors><title>CompEx - Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVM.</title><venue>HPCA</venue><pages>90-101</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/PalangappaM16</key><doi>10.1109/HPCA.2016.7446056</doi><ee>https://doi.org/10.1109/HPCA.2016.7446056</ee><url>https://dblp.org/rec/conf/hpca/PalangappaM16</url></info>
<url>URL#1937403</url>
</hit>
<hit score="1" id="1937404">
<info><authors><author pid="178/3197">Sunjae Park</author><author pid="77/4185">Milos Prvulovic</author><author pid="43/3660">Christopher J. Hughes</author></authors><title>PleaseTM - Enabling transaction conflict management in requester-wins hardware transactional memory.</title><venue>HPCA</venue><pages>285-296</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/ParkPH16</key><doi>10.1109/HPCA.2016.7446072</doi><ee>https://doi.org/10.1109/HPCA.2016.7446072</ee><url>https://dblp.org/rec/conf/hpca/ParkPH16</url></info>
<url>URL#1937404</url>
</hit>
<hit score="1" id="1937405">
<info><authors><author pid="118/8979">Gennady Pekhimenko</author><author pid="14/1037">Evgeny Bolotin</author><author pid="163/0027">Nandita Vijaykumar</author><author pid="m/OnurMutlu">Onur Mutlu</author><author pid="65/4120">Todd C. Mowry</author><author pid="k/StephenWKeckler">Stephen W. Keckler</author></authors><title>A case for toggle-aware compression for GPU systems.</title><venue>HPCA</venue><pages>188-200</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/PekhimenkoBVMMK16</key><doi>10.1109/HPCA.2016.7446064</doi><ee>https://doi.org/10.1109/HPCA.2016.7446064</ee><url>https://dblp.org/rec/conf/hpca/PekhimenkoBVMMK16</url></info>
<url>URL#1937405</url>
</hit>
<hit score="1" id="1937406">
<info><authors><author pid="119/1713">Roberto Pe&#241;aranda</author><author pid="37/7718">Ernst Gunnar Gran</author><author pid="03/3120">Tor Skeie</author><author pid="18/79">Mar&#237;a Engracia G&#243;mez</author><author pid="15/6063">Pedro L&#243;pez 0001</author></authors><title>A New Fault-Tolerant Routing Methodology for KNS Topologies.</title><venue>HiPINEB@HPCA</venue><pages>1-8</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/PenarandaGSGL16</key><doi>10.1109/HIPINEB.2016.9</doi><ee>https://doi.org/10.1109/HIPINEB.2016.9</ee><url>https://dblp.org/rec/conf/hpca/PenarandaGSGL16</url></info>
<url>URL#1937406</url>
</hit>
<hit score="1" id="1937407">
<info><authors><author pid="147/1005">Arthur Perais</author><author pid="08/6044">Andr&#233; Seznec</author></authors><title>Cost effective physical register sharing.</title><venue>HPCA</venue><pages>694-706</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/PeraisS16</key><doi>10.1109/HPCA.2016.7446105</doi><ee>https://doi.org/10.1109/HPCA.2016.7446105</ee><url>https://dblp.org/rec/conf/hpca/PeraisS16</url></info>
<url>URL#1937407</url>
</hit>
<hit score="1" id="1937408">
<info><authors><author pid="50/8419">Jean-No&#235;l Quintin</author><author pid="15/6248">Pierre Vign&#233;ras</author></authors><title>Transitively Deadlock-Free Routing Algorithms.</title><venue>HiPINEB@HPCA</venue><pages>16-24</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/QuintinV16</key><doi>10.1109/HIPINEB.2016.10</doi><ee>https://doi.org/10.1109/HIPINEB.2016.10</ee><url>https://dblp.org/rec/conf/hpca/QuintinV16</url></info>
<url>URL#1937408</url>
</hit>
<hit score="1" id="1937409">
<info><authors><author pid="178/3209">Sungyong Seo</author><author pid="76/2253">Youngjin Cho</author><author pid="178/3201">Youngkwang Yoo</author><author pid="178/3218">Otae Bae</author><author pid="178/3215">Jaegeun Park</author><author pid="178/3199">Heehyun Nam</author><author pid="76/4758">Sunmi Lee</author><author pid="178/3204">Yongmyung Lee</author><author pid="178/3203">Seungdo Chae</author><author pid="178/3189">Moonsang Kwon</author><author pid="178/3183">Jin-Hyeok Choi</author><author pid="04/7001">Sangyeun Cho</author><author pid="69/665">Jaeheon Jeong</author><author pid="178/3192">Duckhyun Chang</author></authors><title>Design and implementation of a mobile storage leveraging the DRAM interface.</title><venue>HPCA</venue><pages>531-542</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/SeoCYBPNLLCKCCJ16</key><doi>10.1109/HPCA.2016.7446092</doi><ee>https://doi.org/10.1109/HPCA.2016.7446092</ee><url>https://dblp.org/rec/conf/hpca/SeoCYBPNLLCKCCJ16</url></info>
<url>URL#1937409</url>
</hit>
<hit score="1" id="1937410">
<info><authors><author pid="75/3178">Federico Silla</author><author pid="121/1434">Javier Prades</author><author pid="118/7483">Sergio Iserte</author><author pid="129/5476">Carlos Rea&#241;o</author></authors><title>Remote GPU Virtualization - Is It Useful?</title><venue>HiPINEB@HPCA</venue><pages>41-48</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/SillaPIR16</key><doi>10.1109/HIPINEB.2016.8</doi><ee>https://doi.org/10.1109/HIPINEB.2016.8</ee><url>https://dblp.org/rec/conf/hpca/SillaPIR16</url></info>
<url>URL#1937410</url>
</hit>
<hit score="1" id="1937411">
<info><authors><author pid="131/9759">William J. Song</author><author pid="66/1210">Saibal Mukhopadhyay</author><author pid="14/5230">Sudhakar Yalamanchili</author></authors><title>Amdahl's law for lifetime reliability scaling in heterogeneous multicore processors.</title><venue>HPCA</venue><pages>594-605</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/SongMY16</key><doi>10.1109/HPCA.2016.7446097</doi><ee>https://doi.org/10.1109/HPCA.2016.7446097</ee><url>https://dblp.org/rec/conf/hpca/SongMY16</url></info>
<url>URL#1937411</url>
</hit>
<hit score="1" id="1937412">
<info><authors><author pid="178/3219">Elvira Teran</author><author pid="83/9034">Yingying Tian</author><author pid="75/3158-23">Zhe Wang 0023</author><author pid="96/2151">Daniel A. Jim&#233;nez</author></authors><title>Minimal disturbance placement and promotion.</title><venue>HPCA</venue><pages>201-211</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/TeranTWJ16</key><doi>10.1109/HPCA.2016.7446065</doi><ee>https://doi.org/10.1109/HPCA.2016.7446065</ee><url>https://dblp.org/rec/conf/hpca/TeranTWJ16</url></info>
<url>URL#1937412</url>
</hit>
<hit score="1" id="1937413">
<info><authors><author pid="19/9035">Renji Thomas</author><author pid="178/3222">Kristin Barber</author><author pid="53/1705">Naser Sedaghati</author><author pid="54/40">Li Zhou</author><author pid="04/3074">Radu Teodorescu</author></authors><title>Core tunneling - Variation-aware voltage noise mitigation in GPUs.</title><venue>HPCA</venue><pages>151-162</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/ThomasBSZT16</key><doi>10.1109/HPCA.2016.7446061</doi><ee>https://doi.org/10.1109/HPCA.2016.7446061</ee><url>https://dblp.org/rec/conf/hpca/ThomasBSZT16</url></info>
<url>URL#1937413</url>
</hit>
<hit score="1" id="1937414">
<info><authors><author pid="35/7092-54">Wei Wang 0054</author><author pid="d/JWDavidson">Jack W. Davidson</author><author pid="s/MaryLouSoffa">Mary Lou Soffa</author></authors><title>Predicting the memory bandwidth and optimal core allocations for multi-threaded applications on large-scale NUMA machines.</title><venue>HPCA</venue><pages>419-431</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangDS16</key><doi>10.1109/HPCA.2016.7446083</doi><ee>https://doi.org/10.1109/HPCA.2016.7446083</ee><url>https://dblp.org/rec/conf/hpca/WangDS16</url></info>
<url>URL#1937414</url>
</hit>
<hit score="1" id="1937415">
<info><authors><author pid="80/7163">Donglin Wang</author><author pid="165/4515">Xueliang Du</author><author pid="178/3182">Leizu Yin</author><author pid="37/3102">Chen Lin</author><author pid="02/1694">Hong Ma</author><author pid="78/158">Weili Ren</author><author pid="77/3045">Huijuan Wang</author><author pid="81/3525">Xingang Wang</author><author pid="178/3220">Shaolin Xie</author><author pid="181/2817">Lei Wang</author><author pid="86/11300">Zijun Liu</author><author pid="12/5838">Tao Wang</author><author pid="178/3206">Zhonghua Pu</author><author pid="178/3198">Guangxin Ding</author><author pid="29/8528">Mengchen Zhu</author><author pid="59/8387">Lipeng Yang</author><author pid="178/3191">Ruoshan Guo</author><author pid="68/1980">Zhiwei Zhang</author><author pid="09/1280">Xiao Lin</author><author pid="80/4735">Jie Hao</author><author pid="178/3224">Yongyong Yang</author><author pid="178/3205">Wenqin Sun</author><author pid="178/3225">Fabiao Zhou</author><author pid="178/3213">NuoZhou Xiao</author><author pid="27/3913">Qian Cui</author><author pid="31/6481">Xiaoqin Wang</author></authors><title>MaPU - A novel mathematical computing architecture.</title><venue>HPCA</venue><pages>457-468</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangDYLMRWWXWLW16</key><doi>10.1109/HPCA.2016.7446086</doi><ee>https://doi.org/10.1109/HPCA.2016.7446086</ee><url>https://dblp.org/rec/conf/hpca/WangDYLMRWWXWLW16</url></info>
<url>URL#1937415</url>
</hit>
<hit score="1" id="1937416">
<info><authors><author pid="41/9144">Ze-ke Wang</author><author pid="h/BingshengHe">Bingsheng He</author><author pid="10/4661-12">Wei Zhang 0012</author><author pid="168/6430">Shunning Jiang</author></authors><title>A performance analysis framework for optimizing OpenCL applications on FPGAs.</title><venue>HPCA</venue><pages>114-125</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangHZJ16</key><doi>10.1109/HPCA.2016.7446058</doi><ee>https://doi.org/10.1109/HPCA.2016.7446058</ee><url>https://dblp.org/rec/conf/hpca/WangHZJ16</url></info>
<url>URL#1937416</url>
</hit>
<hit score="1" id="1937417">
<info><authors><author pid="79/8205">Zhenning Wang</author><author pid="y/JunYang2">Jun Yang 0002</author><author pid="m/RamiGMelhem">Rami G. Melhem</author><author pid="00/91">Bruce R. Childers</author><author pid="z/YoutaoZhang">Youtao Zhang</author><author pid="99/6797">Minyi Guo</author></authors><title>Simultaneous Multikernel GPU - Multi-tasking throughput processors via fine-grained sharing.</title><venue>HPCA</venue><pages>358-369</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangYMCZG16</key><doi>10.1109/HPCA.2016.7446078</doi><ee>https://doi.org/10.1109/HPCA.2016.7446078</ee><url>https://dblp.org/rec/conf/hpca/WangYMCZG16</url></info>
<url>URL#1937417</url>
</hit>
<hit score="1" id="1937418">
<info><authors><author pid="w/HaoWang-11">Hao Wang 0011</author><author pid="84/6889-48">Jie Zhang 0048</author><author pid="178/3184">Sharmila Shridhar</author><author pid="173/7146">Gieseo Park</author><author pid="115/6279">Myoungsoo Jung</author><author pid="18/1402">Nam Sung Kim</author></authors><title>DUANG - Fast and lightweight page migration in asymmetric memory systems.</title><venue>HPCA</venue><pages>481-493</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangZSPJK16</key><doi>10.1109/HPCA.2016.7446088</doi><ee>https://doi.org/10.1109/HPCA.2016.7446088</ee><url>https://dblp.org/rec/conf/hpca/WangZSPJK16</url></info>
<url>URL#1937418</url>
</hit>
<hit score="1" id="1937419">
<info><authors><author pid="62/6354">Matthew A. Watkins</author><author pid="58/11098">Tony Nowatzki</author><author pid="178/3185">Anthony Carno</author></authors><title>Software transparent dynamic binary translation for coarse-grain reconfigurable architectures.</title><venue>HPCA</venue><pages>138-150</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/WatkinsNC16</key><doi>10.1109/HPCA.2016.7446060</doi><ee>https://doi.org/10.1109/HPCA.2016.7446060</ee><url>https://dblp.org/rec/conf/hpca/WatkinsNC16</url></info>
<url>URL#1937419</url>
</hit>
<hit score="1" id="1937420">
<info><authors><author pid="25/4120-9">Yuan Yao 0009</author><author pid="57/5135">Zhonghai Lu</author></authors><title>DVFS for NoCs in CMPs - A thread voting approach.</title><venue>HPCA</venue><pages>309-320</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/YaoL16</key><doi>10.1109/HPCA.2016.7446074</doi><ee>https://doi.org/10.1109/HPCA.2016.7446074</ee><url>https://dblp.org/rec/conf/hpca/YaoL16</url></info>
<url>URL#1937420</url>
</hit>
<hit score="1" id="1937421">
<info><authors><author pid="128/5234">Pedro Y&#233;benes</author><author pid="72/1341">Jes&#250;s Escudero-Sahuquillo</author><author pid="74/6776">Pedro Javier Garc&#237;a</author><author pid="115/4710">Francisco J. Alfaro</author><author pid="30/2177">Francisco J. Quiles 0001</author></authors><title>Providing Differentiated Services, Congestion Management, and Deadlock Freedom in Dragonfly Networks.</title><venue>HiPINEB@HPCA</venue><pages>33-40</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/YebenesEGAQ16</key><doi>10.1109/HIPINEB.2016.11</doi><ee>https://doi.org/10.1109/HIPINEB.2016.11</ee><url>https://dblp.org/rec/conf/hpca/YebenesEGAQ16</url></info>
<url>URL#1937421</url>
</hit>
<hit score="1" id="1937422">
<info><authors><author pid="82/9927">Jieming Yin</author><author pid="127/2990">Onur Kayiran</author><author pid="90/8857">Matthew Poremba</author><author pid="61/5482">Natalie D. Enright Jerger</author><author pid="03/2782">Gabriel H. Loh</author></authors><title>Efficient synthetic traffic models for large, complex SoCs.</title><venue>HPCA</venue><pages>297-308</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/YinKPJL16</key><doi>10.1109/HPCA.2016.7446073</doi><ee>https://doi.org/10.1109/HPCA.2016.7446073</ee><url>https://dblp.org/rec/conf/hpca/YinKPJL16</url></info>
<url>URL#1937422</url>
</hit>
<hit score="1" id="1937423">
<info><authors><author pid="34/5178">Hongil Yoon</author><author pid="s/GurindarSSohi">Gurindar S. Sohi</author></authors><title>Revisiting virtual L1 caches - A practical design using dynamic synonym remapping.</title><venue>HPCA</venue><pages>212-224</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/YoonS16</key><doi>10.1109/HPCA.2016.7446066</doi><ee>https://doi.org/10.1109/HPCA.2016.7446066</ee><url>https://dblp.org/rec/conf/hpca/YoonS16</url></info>
<url>URL#1937423</url>
</hit>
<hit score="1" id="1937424">
<info><authors><author pid="182/9491">Felix Zahn</author><author pid="128/5234">Pedro Y&#233;benes</author><author pid="182/9394">Steffen Lammel</author><author pid="74/6776">Pedro Javier Garc&#237;a</author><author pid="56/3662">Holger Fr&#246;ning</author></authors><title>Analyzing the Energy (Dis-) Proportionality of Scalable Interconnection Networks.</title><venue>HiPINEB@HPCA</venue><pages>25-32</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZahnYLGF16</key><doi>10.1109/HIPINEB.2016.13</doi><ee>https://doi.org/10.1109/HIPINEB.2016.13</ee><url>https://dblp.org/rec/conf/hpca/ZahnYLGF16</url></info>
<url>URL#1937424</url>
</hit>
<hit score="1" id="1937425">
<info><authors><author pid="135/8227">XianWei Zhang</author><author pid="z/YoutaoZhang">Youtao Zhang</author><author pid="00/91">Bruce R. Childers</author><author pid="y/JunYang2">Jun Yang 0002</author></authors><title>Restore truncation for performance improvement in future DRAM systems.</title><venue>HPCA</venue><pages>543-554</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangZCY16</key><doi>10.1109/HPCA.2016.7446093</doi><ee>https://doi.org/10.1109/HPCA.2016.7446093</ee><url>https://dblp.org/rec/conf/hpca/ZhangZCY16</url></info>
<url>URL#1937425</url>
</hit>
<hit score="1" id="1937426">
<info><authors><author pid="135/8089">Tianhao Zheng</author><author pid="12/9118">David W. Nellans</author><author pid="138/4163">Arslan Zulfiqar</author><author pid="47/3509">Mark Stephenson</author><author pid="k/StephenWKeckler">Stephen W. Keckler</author></authors><title>Towards high performance paged memory for GPUs.</title><venue>HPCA</venue><pages>345-357</pages><year>2016</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhengNZSK16</key><doi>10.1109/HPCA.2016.7446077</doi><ee>https://doi.org/10.1109/HPCA.2016.7446077</ee><url>https://dblp.org/rec/conf/hpca/ZhengNZSK16</url></info>
<url>URL#1937426</url>
</hit>
<hit score="1" id="2038328">
<info><title>2016 IEEE International Symposium on High Performance Computer Architecture, HPCA 2016, Barcelona, Spain, March 12-16, 2016</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2016</year><type>Editorship</type><key>conf/hpca/2016</key><ee>https://ieeexplore.ieee.org/xpl/conhome/7440961/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2016</url></info>
<url>URL#2038328</url>
</hit>
<hit score="1" id="2038329">
<info><authors><author pid="72/1341">Jes&#250;s Escudero-Sahuquillo</author><author pid="74/6776">Pedro Javier Garc&#237;a</author></authors><title>2nd IEEE International Workshop on High-Performance Interconnection Networks in the Exascale and Big-Data Era HiPINEB@HPCA 2016, Barcelona, Spain, March 12, 2016</title><venue>HiPINEB@HPCA</venue><publisher>IEEE Computer Society</publisher><year>2016</year><type>Editorship</type><key>conf/hpca/2016hipineb</key><ee>https://ieeexplore.ieee.org/xpl/conhome/7457591/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2016hipineb</url></info>
<url>URL#2038329</url>
</hit>
<hit score="1" id="2239667">
<info><authors><author pid="20/9131">Neha Agarwal</author><author pid="12/9118">David W. Nellans</author><author pid="13/434">Mike O'Connor</author><author pid="k/StephenWKeckler">Stephen W. Keckler</author><author pid="01/1282">Thomas F. Wenisch</author></authors><title>Unlocking bandwidth for GPUs in CC-NUMA systems.</title><venue>HPCA</venue><pages>354-365</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/AgarwalNOKW15</key><doi>10.1109/HPCA.2015.7056046</doi><ee>https://doi.org/10.1109/HPCA.2015.7056046</ee><url>https://dblp.org/rec/conf/hpca/AgarwalNOKW15</url></info>
<url>URL#2239667</url>
</hit>
<hit score="1" id="2239668">
<info><authors><author pid="01/2818">Manish Arora</author><author pid="87/5027">Srilatha Manne</author><author pid="46/353">Indrani Paul</author><author pid="15/1892">Nuwan Jayasena</author><author pid="t/DeanMTullsen">Dean M. Tullsen</author></authors><title>Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems.</title><venue>HPCA</venue><pages>366-377</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/AroraMPJT15</key><doi>10.1109/HPCA.2015.7056047</doi><ee>https://doi.org/10.1109/HPCA.2015.7056047</ee><url>https://dblp.org/rec/conf/hpca/AroraMPJT15</url></info>
<url>URL#2239668</url>
</hit>
<hit score="1" id="2239669">
<info><authors><author pid="42/7272">Nathan Beckmann</author><author pid="67/2030-3">Daniel S&#225;nchez 0003</author></authors><title>Talus - A simple way to remove cliffs in cache performance.</title><venue>HPCA</venue><pages>64-75</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/BeckmannS15</key><doi>10.1109/HPCA.2015.7056022</doi><ee>https://doi.org/10.1109/HPCA.2015.7056022</ee><url>https://dblp.org/rec/conf/hpca/BeckmannS15</url></info>
<url>URL#2239669</url>
</hit>
<hit score="1" id="2239670">
<info><authors><author pid="42/7272">Nathan Beckmann</author><author pid="160/0552">Po-An Tsai</author><author pid="67/2030-3">Daniel S&#225;nchez 0003</author></authors><title>Scaling distributed cache hierarchies through computation and data co-scheduling.</title><venue>HPCA</venue><pages>538-550</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/BeckmannTS15</key><doi>10.1109/HPCA.2015.7056061</doi><ee>https://doi.org/10.1109/HPCA.2015.7056061</ee><url>https://dblp.org/rec/conf/hpca/BeckmannTS15</url></info>
<url>URL#2239670</url>
</hit>
<hit score="1" id="2239671">
<info><authors><author pid="60/6868">Yu Cai</author><author pid="47/11029">Yixin Luo</author><author pid="31/1400">Erich F. Haratsch</author><author pid="20/513">Ken Mai</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>Data retention in MLC NAND flash memory - Characterization, optimization, and recovery.</title><venue>HPCA</venue><pages>551-563</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/CaiLHMM15</key><doi>10.1109/HPCA.2015.7056062</doi><ee>https://doi.org/10.1109/HPCA.2015.7056062</ee><url>https://dblp.org/rec/conf/hpca/CaiLHMM15</url></info>
<url>URL#2239671</url>
</hit>
<hit score="1" id="2239672">
<info><authors><author pid="29/11469">Nandhini Chandramoorthy</author><author pid="08/9927">Giuseppe Tagliavini</author><author pid="45/5250">Kevin M. Irick</author><author pid="98/6010">Antonio Pullini</author><author pid="131/5004">Siddharth Advani</author><author pid="160/0541">Sulaiman Al Habsi</author><author pid="04/10661">Matthew Cotter</author><author pid="11/2192">John Sampson</author><author pid="v/NarayananVijaykrishnan">Vijaykrishnan Narayanan</author><author pid="b/LucaBenini">Luca Benini</author></authors><title>Exploring architectural heterogeneity in intelligent vision systems.</title><venue>HPCA</venue><pages>1-12</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChandramoorthyT15</key><doi>10.1109/HPCA.2015.7056017</doi><ee>https://doi.org/10.1109/HPCA.2015.7056017</ee><url>https://dblp.org/rec/conf/hpca/ChandramoorthyT15</url></info>
<url>URL#2239672</url>
</hit>
<hit score="1" id="2239673">
<info><authors><author pid="78/4756">Lizhong Chen</author><author pid="21/2144-2">Di Zhu 0002</author><author pid="p/MassoudPedram">Massoud Pedram</author><author pid="10/2904">Timothy Mark Pinkston</author></authors><title>Power punch - Towards non-blocking power-gating of NoC routers.</title><venue>HPCA</venue><pages>378-389</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenZPP15</key><doi>10.1109/HPCA.2015.7056048</doi><ee>https://doi.org/10.1109/HPCA.2015.7056048</ee><url>https://dblp.org/rec/conf/hpca/ChenZPP15</url></info>
<url>URL#2239673</url>
</hit>
<hit score="1" id="2239674">
<info><authors><author pid="52/6055">Nikolaos Chrysos</author><author pid="09/659">Cyriel Minkenberg</author><author pid="152/5897">Mark Rudquist</author><author pid="72/394">Claude Basso</author><author pid="152/5848">Brian Vanderpool</author></authors><title>SCOC - High-radix switches made of bufferless clos networks.</title><venue>HPCA</venue><pages>402-414</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChrysosMRBV15</key><doi>10.1109/HPCA.2015.7056050</doi><ee>https://doi.org/10.1109/HPCA.2015.7056050</ee><url>https://dblp.org/rec/conf/hpca/ChrysosMRBV15</url></info>
<url>URL#2239674</url>
</hit>
<hit score="1" id="2239675">
<info><authors><author pid="27/6228">Yu Du</author><author pid="36/7663">Miao Zhou</author><author pid="00/91">Bruce R. Childers</author><author pid="m/DanielMosse">Daniel Moss&#233;</author><author pid="m/RamiGMelhem">Rami G. Melhem</author></authors><title>Supporting superpages in non-contiguous physical memory.</title><venue>HPCA</venue><pages>223-234</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/DuZCMM15</key><doi>10.1109/HPCA.2015.7056035</doi><ee>https://doi.org/10.1109/HPCA.2015.7056035</ee><url>https://dblp.org/rec/conf/hpca/DuZCMM15</url></info>
<url>URL#2239675</url>
</hit>
<hit score="1" id="2239676">
<info><authors><author pid="136/7930">Henry Duwe</author><author pid="130/7707">Xun Jian</author><author pid="98/4371-2">Rakesh Kumar 0002</author></authors><title>Correction prediction - Reducing error correction latency for on-chip memories.</title><venue>HPCA</venue><pages>463-475</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/DuweJ015</key><doi>10.1109/HPCA.2015.7056055</doi><ee>https://doi.org/10.1109/HPCA.2015.7056055</ee><url>https://dblp.org/rec/conf/hpca/DuweJ015</url></info>
<url>URL#2239676</url>
</hit>
<hit score="1" id="2239677">
<info><authors><author pid="85/3820">Amin Farmahini Farahani</author><author pid="a/JungHoAhn">Jung Ho Ahn</author><author pid="140/2149">Katherine Morrow</author><author pid="18/1402">Nam Sung Kim</author></authors><title>NDA - Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules.</title><venue>HPCA</venue><pages>283-295</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/FarahaniAMK15</key><doi>10.1109/HPCA.2015.7056040</doi><ee>https://doi.org/10.1109/HPCA.2015.7056040</ee><url>https://dblp.org/rec/conf/hpca/FarahaniAMK15</url></info>
<url>URL#2239677</url>
</hit>
<hit score="1" id="2239678">
<info><authors><author pid="131/6337">Sean Franey</author><author pid="02/1732">Mikko H. Lipasti</author></authors><title>Tag tables.</title><venue>HPCA</venue><pages>514-525</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/FraneyL15</key><doi>10.1109/HPCA.2015.7056059</doi><ee>https://doi.org/10.1109/HPCA.2015.7056059</ee><url>https://dblp.org/rec/conf/hpca/FraneyL15</url></info>
<url>URL#2239678</url>
</hit>
<hit score="1" id="2239679">
<info><authors><author pid="89/10037">Ikki Fujiwara</author><author pid="66/4132">Michihiro Koibuchi</author><author pid="160/0652">Tomoya Ozaki</author><author pid="60/6814">Hiroki Matsutani</author><author pid="25/6606">Henri Casanova</author></authors><title>Augmenting low-latency HPC network with free-space optical links.</title><venue>HPCA</venue><pages>390-401</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/FujiwaraKOMC15</key><doi>10.1109/HPCA.2015.7056049</doi><ee>https://doi.org/10.1109/HPCA.2015.7056049</ee><url>https://dblp.org/rec/conf/hpca/FujiwaraKOMC15</url></info>
<url>URL#2239679</url>
</hit>
<hit score="1" id="2239680">
<info><authors><author pid="78/10319">Beayna Grigorian</author><author pid="144/4737">Nazanin Farahpour</author><author pid="92/4071">Glenn Reinman</author></authors><title>BRAINIAC - Bringing reliable accuracy into neurally-implemented approximate computing.</title><venue>HPCA</venue><pages>615-626</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/GrigorianFR15</key><doi>10.1109/HPCA.2015.7056067</doi><ee>https://doi.org/10.1109/HPCA.2015.7056067</ee><url>https://dblp.org/rec/conf/hpca/GrigorianFR15</url></info>
<url>URL#2239680</url>
</hit>
<hit score="1" id="2239681">
<info><authors><author pid="118/3999-1">Timothy Hayes 0001</author><author pid="59/11209">Oscar Palomar</author><author pid="79/1809">Osman S. Unsal</author><author pid="41/1128">Adri&#225;n Cristal</author><author pid="v/MateoValero">Mateo Valero</author></authors><title>VSR sort - A novel vectorised sorting algorithm &amp; architecture extensions for future microprocessors.</title><venue>HPCA</venue><pages>26-38</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/HayesPUCV15</key><doi>10.1109/HPCA.2015.7056019</doi><ee>https://doi.org/10.1109/HPCA.2015.7056019</ee><url>https://dblp.org/rec/conf/hpca/HayesPUCV15</url></info>
<url>URL#2239681</url>
</hit>
<hit score="1" id="2239682">
<info><authors><author pid="66/8857">Chang-Hong Hsu</author><author pid="89/5923">Yunqi Zhang</author><author pid="29/5459">Michael A. Laurenzano</author><author pid="18/389">David Meisner</author><author pid="01/1282">Thomas F. Wenisch</author><author pid="48/6796">Jason Mars</author><author pid="35/1464">Lingjia Tang</author><author pid="83/1613">Ronald G. Dreslinski</author></authors><title>Adrenaline - Pinpointing and reining in tail queries with quick voltage boosting.</title><venue>HPCA</venue><pages>271-282</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/HsuZLMWMTD15</key><doi>10.1109/HPCA.2015.7056039</doi><ee>https://doi.org/10.1109/HPCA.2015.7056039</ee><url>https://dblp.org/rec/conf/hpca/HsuZLMWMTD15</url></info>
<url>URL#2239682</url>
</hit>
<hit score="1" id="2239683">
<info><authors><author pid="160/0613">Casen Hunger</author><author pid="151/7523">Mikhail Kazdagli</author><author pid="69/8761">Ankit Singh Rawat</author><author pid="19/5000">Alexandros G. Dimakis</author><author pid="71/2804">Sriram Vishwanath</author><author pid="33/65">Mohit Tiwari</author></authors><title>Understanding contention-based channels and using them for defense.</title><venue>HPCA</venue><pages>639-650</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/HungerKRDVT15</key><doi>10.1109/HPCA.2015.7056069</doi><ee>https://doi.org/10.1109/HPCA.2015.7056069</ee><url>https://dblp.org/rec/conf/hpca/HungerKRDVT15</url></info>
<url>URL#2239683</url>
</hit>
<hit score="1" id="2239684">
<info><authors><author pid="48/3904">Mohammad A. Islam 0001</author><author pid="135/1458">A. Hasan Mahmud</author><author pid="60/4548">Shaolei Ren</author><author pid="18/5637">Xiaorui Wang</author></authors><title>Paying to save - Reducing cost of colocation data center via rewards.</title><venue>HPCA</venue><pages>235-245</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/IslamMRW15</key><doi>10.1109/HPCA.2015.7056036</doi><ee>https://doi.org/10.1109/HPCA.2015.7056036</ee><url>https://dblp.org/rec/conf/hpca/IslamMRW15</url></info>
<url>URL#2239684</url>
</hit>
<hit score="1" id="2239685">
<info><authors><author pid="99/6904">Aamer Jaleel</author><author pid="97/4348">Joseph Nuzman</author><author pid="47/1375">Adrian Moga</author><author pid="58/2198">Simon C. Steely Jr.</author><author pid="73/2231">Joel S. Emer</author></authors><title>High performing cache hierarchies for server workloads - Relaxing inclusion to capture the latency benefits of exclusive caches.</title><venue>HPCA</venue><pages>343-353</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/JaleelNMSE15</key><doi>10.1109/HPCA.2015.7056045</doi><ee>https://doi.org/10.1109/HPCA.2015.7056045</ee><url>https://dblp.org/rec/conf/hpca/JaleelNMSE15</url></info>
<url>URL#2239685</url>
</hit>
<hit score="1" id="2239686">
<info><authors><author pid="39/8852">V&#237;ctor Jim&#233;nez</author><author pid="18/2863">Alper Buyuktosunoglu</author><author pid="21/4612">Pradip Bose</author><author pid="38/152">Francis P. O'Connell</author><author pid="52/1629">Francisco J. Cazorla</author><author pid="v/MateoValero">Mateo Valero</author></authors><title>Increasing multicore system efficiency through intelligent bandwidth shifting.</title><venue>HPCA</venue><pages>39-50</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/JimenezBBOCV15</key><doi>10.1109/HPCA.2015.7056020</doi><ee>https://doi.org/10.1109/HPCA.2015.7056020</ee><url>https://dblp.org/rec/conf/hpca/JimenezBBOCV15</url></info>
<url>URL#2239686</url>
</hit>
<hit score="1" id="2239687">
<info><authors><author pid="96/8378">Xinxin Jin</author><author pid="03/6317">Soyeon Park</author><author pid="52/7553">Tianwei Sheng</author><author pid="56/8165">Rishan Chen</author><author pid="02/4241">Zhiyong Shan</author><author pid="99/2747-1">Yuanyuan Zhou 0001</author></authors><title>FTXen - Making hypervisor resilient to hardware faults on relaxed cores.</title><venue>HPCA</venue><pages>451-462</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/JinPSCSZ15</key><doi>10.1109/HPCA.2015.7056054</doi><ee>https://doi.org/10.1109/HPCA.2015.7056054</ee><url>https://dblp.org/rec/conf/hpca/JinPSCSZ15</url></info>
<url>URL#2239687</url>
</hit>
<hit score="1" id="2239688">
<info><authors><author pid="88/8064">Dong-Wan Kim</author><author pid="95/2048">Mattan Erez</author></authors><title>Balancing reliability, cost, and performance tradeoffs with FreeFault.</title><venue>HPCA</venue><pages>439-450</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimE15</key><doi>10.1109/HPCA.2015.7056053</doi><ee>https://doi.org/10.1109/HPCA.2015.7056053</ee><url>https://dblp.org/rec/conf/hpca/KimE15</url></info>
<url>URL#2239688</url>
</hit>
<hit score="1" id="2239689">
<info><authors><author pid="94/2042">Jungrae Kim</author><author pid="82/9635">Michael B. Sullivan 0001</author><author pid="95/2048">Mattan Erez</author></authors><title>Bamboo ECC - Strong, safe, and flexible codes for reliable computer memory.</title><venue>HPCA</venue><pages>101-112</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimSE15</key><doi>10.1109/HPCA.2015.7056025</doi><ee>https://doi.org/10.1109/HPCA.2015.7056025</ee><url>https://dblp.org/rec/conf/hpca/KimSE15</url></info>
<url>URL#2239689</url>
</hit>
<hit score="1" id="2239690">
<info><authors><author pid="00/10253">Donghyuk Lee</author><author pid="70/4287">Yoongu Kim</author><author pid="118/8979">Gennady Pekhimenko</author><author pid="01/9032">Samira Manabi Khan</author><author pid="117/0561">Vivek Seshadri</author><author pid="117/0580">Kevin Kai-Wei Chang</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>Adaptive-latency DRAM - Optimizing DRAM timing for the common-case.</title><venue>HPCA</venue><pages>489-501</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeKPKSCM15</key><doi>10.1109/HPCA.2015.7056057</doi><ee>https://doi.org/10.1109/HPCA.2015.7056057</ee><url>https://dblp.org/rec/conf/hpca/LeeKPKSCM15</url></info>
<url>URL#2239690</url>
</hit>
<hit score="1" id="2239691">
<info><authors><author pid="131/5131">Jingwen Leng</author><author pid="145/0587">Yazhou Zu</author><author pid="88/2610">Vijay Janapa Reddi</author></authors><title>GPU voltage noise - Characterization and hierarchical smoothing of spatial and temporal voltage noise interference in GPU architectures.</title><venue>HPCA</venue><pages>161-173</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/LengZR15</key><doi>10.1109/HPCA.2015.7056030</doi><ee>https://doi.org/10.1109/HPCA.2015.7056030</ee><url>https://dblp.org/rec/conf/hpca/LengZR15</url></info>
<url>URL#2239691</url>
</hit>
<hit score="1" id="2239692">
<info><authors><author pid="47/4826">Dong Li</author><author pid="02/8105">Minsoo Rhu</author><author pid="69/7115">Daniel R. Johnson</author><author pid="13/434">Mike O'Connor</author><author pid="95/2048">Mattan Erez</author><author pid="b/DougBurger">Doug Burger</author><author pid="f/DonaldSFussell">Donald S. Fussell</author><author pid="160/0634">Stephen W. Redder</author></authors><title>Priority-based cache allocation in throughput processors.</title><venue>HPCA</venue><pages>89-100</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiRJOEBFR15</key><doi>10.1109/HPCA.2015.7056024</doi><ee>https://doi.org/10.1109/HPCA.2015.7056024</ee><url>https://dblp.org/rec/conf/hpca/LiRJOEBFR15</url></info>
<url>URL#2239692</url>
</hit>
<hit score="1" id="2239693">
<info><authors><author pid="20/2039-6">Ming Liu 0006</author><author pid="75/4601-6">Tao Li 0006</author><author pid="160/0605">Neo Jia</author><author pid="15/772">Andy Currid</author><author pid="160/0653">Vladimir Troy</author></authors><title>Understanding the virtualization "Tax" of scale-out pass-through GPUs in GaaS clouds - An empirical study.</title><venue>HPCA</venue><pages>259-270</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiuLJCT15</key><doi>10.1109/HPCA.2015.7056038</doi><ee>https://doi.org/10.1109/HPCA.2015.7056038</ee><url>https://dblp.org/rec/conf/hpca/LiuLJCT15</url></info>
<url>URL#2239693</url>
</hit>
<hit score="1" id="2239694">
<info><authors><author pid="08/7863">Daniel Lo</author><author pid="69/510">Tao Chen</author><author pid="90/2222">Mohamed Ismail</author><author pid="09/5657">G. Edward Suh</author></authors><title>Run-time monitoring with adjustable overhead using dataflow-guided filtering.</title><venue>HPCA</venue><pages>662-674</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/LoCIS15</key><doi>10.1109/HPCA.2015.7056071</doi><ee>https://doi.org/10.1109/HPCA.2015.7056071</ee><url>https://dblp.org/rec/conf/hpca/LoCIS15</url></info>
<url>URL#2239694</url>
</hit>
<hit score="1" id="2239695">
<info><authors><author pid="133/4053">Kaisheng Ma</author><author pid="14/2190">Yang Zheng</author><author pid="91/9920">Shuangchen Li</author><author pid="13/3711">Karthik Swaminathan</author><author pid="01/6993">Xueqing Li</author><author pid="15/2486">Yongpan Liu</author><author pid="11/2192">Jack Sampson</author><author pid="x/YuanXie">Yuan Xie 0001</author><author pid="v/NarayananVijaykrishnan">Vijaykrishnan Narayanan</author></authors><title>Architecture exploration for ambient energy harvesting nonvolatile processors.</title><venue>HPCA</venue><pages>526-537</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/MaZLSLLS0N15</key><doi>10.1109/HPCA.2015.7056060</doi><ee>https://doi.org/10.1109/HPCA.2015.7056060</ee><url>https://dblp.org/rec/conf/hpca/MaZLSLLS0N15</url></info>
<url>URL#2239695</url>
</hit>
<hit score="1" id="2239696">
<info><authors><author pid="91/8752">Rakan Maddah</author><author pid="86/10776">Seyed Mohammad Seyedzadeh</author><author pid="m/RamiGMelhem">Rami G. Melhem</author></authors><title>CAFO - Cost aware flip optimization for asymmetric memories.</title><venue>HPCA</venue><pages>320-330</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/MaddahSM15</key><doi>10.1109/HPCA.2015.7056043</doi><ee>https://doi.org/10.1109/HPCA.2015.7056043</ee><url>https://dblp.org/rec/conf/hpca/MaddahSM15</url></info>
<url>URL#2239696</url>
</hit>
<hit score="1" id="2239697">
<info><authors><author pid="81/11142">Lucia G. Menezo</author><author pid="20/2052">Valentin Puente</author><author pid="g/JoseAngelGregorio">Jos&#233;-&#193;ngel Gregorio</author></authors><title>Flask coherence - A morphable hybrid coherence protocol to balance energy, performance and scalability.</title><venue>HPCA</venue><pages>198-209</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/MenezoPG15</key><doi>10.1109/HPCA.2015.7056033</doi><ee>https://doi.org/10.1109/HPCA.2015.7056033</ee><url>https://dblp.org/rec/conf/hpca/MenezoPG15</url></info>
<url>URL#2239697</url>
</hit>
<hit score="1" id="2239698">
<info><authors><author pid="79/9969">Mitesh R. Meswani</author><author pid="54/7795">Sergey Blagodurov</author><author pid="57/4363">David Roberts</author><author pid="55/205">John Slice</author><author pid="03/2941">Mike Ignatowski</author><author pid="03/2782">Gabriel H. Loh</author></authors><title>Heterogeneous memory architectures - A HW/SW approach for mixing die-stacked and off-package memories.</title><venue>HPCA</venue><pages>126-136</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/MeswaniBRSIL15</key><doi>10.1109/HPCA.2015.7056027</doi><ee>https://doi.org/10.1109/HPCA.2015.7056027</ee><url>https://dblp.org/rec/conf/hpca/MeswaniBRSIL15</url></info>
<url>URL#2239698</url>
</hit>
<hit score="1" id="2239699">
<info><authors><author pid="87/3135">Thierry Moreau</author><author pid="160/0674">Mark Wyse</author><author pid="35/9256">Jacob Nelson</author><author pid="25/4161">Adrian Sampson</author><author pid="00/809">Hadi Esmaeilzadeh</author><author pid="95/5263">Luis Ceze</author><author pid="o/MarkOskin">Mark Oskin</author></authors><title>SNNAP - Approximate computing on programmable SoCs via neural acceleration.</title><venue>HPCA</venue><pages>603-614</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/MoreauWNSECO15</key><doi>10.1109/HPCA.2015.7056066</doi><ee>https://doi.org/10.1109/HPCA.2015.7056066</ee><url>https://dblp.org/rec/conf/hpca/MoreauWNSECO15</url></info>
<url>URL#2239699</url>
</hit>
<hit score="1" id="2239700">
<info><authors><author pid="118/8967">Nachiappan Chidambaram Nachiappan</author><author pid="24/8190">Praveen Yedlapalli</author><author pid="40/231">Niranjan Soundararajan</author><author pid="72/3356">Anand Sivasubramaniam</author><author pid="k/MahmutTKandemir">Mahmut T. Kandemir</author><author pid="i/RaviRIyer">Ravishankar R. Iyer</author><author pid="d/ChitaRDas">Chita R. Das</author></authors><title>Domain knowledge based energy management in handhelds.</title><venue>HPCA</venue><pages>150-160</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/NachiappanYSSKI15</key><doi>10.1109/HPCA.2015.7056029</doi><ee>https://doi.org/10.1109/HPCA.2015.7056029</ee><url>https://dblp.org/rec/conf/hpca/NachiappanYSSKI15</url></info>
<url>URL#2239700</url>
</hit>
<hit score="1" id="2239701">
<info><authors><author pid="159/0073">Prashant J. Nair</author><author pid="77/8761">Chia-Chen Chou</author><author pid="44/3232">Bipin Rajendran</author><author pid="60/6934">Moinuddin K. Qureshi</author></authors><title>Reducing read latency of phase change memory via early read and Turbo Read.</title><venue>HPCA</venue><pages>309-319</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/NairCRQ15</key><doi>10.1109/HPCA.2015.7056042</doi><ee>https://doi.org/10.1109/HPCA.2015.7056042</ee><url>https://dblp.org/rec/conf/hpca/NairCRQ15</url></info>
<url>URL#2239701</url>
</hit>
<hit score="1" id="2239702">
<info><authors><author pid="160/0630">Sarah Neuwirth</author><author pid="160/0614">Dirk Frey</author><author pid="86/2247">Mondrian Nuessle</author><author pid="59/325">Ulrich Br&#252;ning 0001</author></authors><title>Scalable communication architecture for network-attached accelerators.</title><venue>HPCA</venue><pages>627-638</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/NeuwirthFNB15</key><doi>10.1109/HPCA.2015.7056068</doi><ee>https://doi.org/10.1109/HPCA.2015.7056068</ee><url>https://dblp.org/rec/conf/hpca/NeuwirthFNB15</url></info>
<url>URL#2239702</url>
</hit>
<hit score="1" id="2239703">
<info><authors><author pid="29/9639">Meltem Ozsoy</author><author pid="160/0667">Caleb Donovick</author><author pid="160/0627">Iakov Gorelik</author><author pid="86/2654">Nael B. Abu-Ghazaleh</author><author pid="p/DmitryVPonomarev">Dmitry V. Ponomarev</author></authors><title>Malware-aware processors - A framework for efficient online malware detection.</title><venue>HPCA</venue><pages>651-661</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/OzsoyDGAP15</key><doi>10.1109/HPCA.2015.7056070</doi><ee>https://doi.org/10.1109/HPCA.2015.7056070</ee><url>https://dblp.org/rec/conf/hpca/OzsoyDGAP15</url></info>
<url>URL#2239703</url>
</hit>
<hit score="1" id="2239704">
<info><authors><author pid="42/10051">David J. Palframan</author><author pid="18/1402">Nam Sung Kim</author><author pid="02/1732">Mikko H. Lipasti</author></authors><title>iPatch - Intelligent fault patching to improve energy efficiency.</title><venue>HPCA</venue><pages>428-438</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/PalframanKL15</key><doi>10.1109/HPCA.2015.7056052</doi><ee>https://doi.org/10.1109/HPCA.2015.7056052</ee><url>https://dblp.org/rec/conf/hpca/PalframanKL15</url></info>
<url>URL#2239704</url>
</hit>
<hit score="1" id="2239705">
<info><authors><author pid="09/8007">Misel-Myrto Papadopoulou</author><author pid="86/2176-5">Xin Tong 0005</author><author pid="08/6044">Andr&#233; Seznec</author><author pid="m/AndreasMoshovos">Andreas Moshovos</author></authors><title>Prediction-based superpage-friendly TLB designs.</title><venue>HPCA</venue><pages>210-222</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/PapadopoulouTSM15</key><doi>10.1109/HPCA.2015.7056034</doi><ee>https://doi.org/10.1109/HPCA.2015.7056034</ee><url>https://dblp.org/rec/conf/hpca/PapadopoulouTSM15</url></info>
<url>URL#2239705</url>
</hit>
<hit score="1" id="2239706">
<info><authors><author pid="118/8979">Gennady Pekhimenko</author><author pid="160/0664">Tyler Huberty</author><author pid="83/462">Rui Cai</author><author pid="m/OnurMutlu">Onur Mutlu</author><author pid="g/PhillipBGibbons">Phillip B. Gibbons</author><author pid="59/5000">Michael A. Kozuch</author><author pid="65/4120">Todd C. Mowry</author></authors><title>Exploiting compressed block size as an indicator of future reuse.</title><venue>HPCA</venue><pages>51-63</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/PekhimenkoHCMGK15</key><doi>10.1109/HPCA.2015.7056021</doi><ee>https://doi.org/10.1109/HPCA.2015.7056021</ee><url>https://dblp.org/rec/conf/hpca/PekhimenkoHCMGK15</url></info>
<url>URL#2239706</url>
</hit>
<hit score="1" id="2239707">
<info><authors><author pid="147/1005">Arthur Perais</author><author pid="08/6044">Andr&#233; Seznec</author></authors><title>BeBoP - A cost effective predictor infrastructure for superscalar value prediction.</title><venue>HPCA</venue><pages>13-25</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/PeraisS15</key><doi>10.1109/HPCA.2015.7056018</doi><ee>https://doi.org/10.1109/HPCA.2015.7056018</ee><url>https://dblp.org/rec/conf/hpca/PeraisS15</url></info>
<url>URL#2239707</url>
</hit>
<hit score="1" id="2239708">
<info><authors><author pid="80/2060">Vinicius Petrucci</author><author pid="29/5459">Michael A. Laurenzano</author><author pid="99/2827">John Doherty</author><author pid="89/5923">Yunqi Zhang</author><author pid="m/DanielMosse">Daniel Moss&#233;</author><author pid="48/6796">Jason Mars</author><author pid="35/1464">Lingjia Tang</author></authors><title>Octopus-Man - QoS-driven task management for heterogeneous multicores in warehouse-scale computers.</title><venue>HPCA</venue><pages>246-258</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/PetrucciLDZMMT15</key><doi>10.1109/HPCA.2015.7056037</doi><ee>https://doi.org/10.1109/HPCA.2015.7056037</ee><url>https://dblp.org/rec/conf/hpca/PetrucciLDZMMT15</url></info>
<url>URL#2239708</url>
</hit>
<hit score="1" id="2239709">
<info><authors><author pid="82/3556">Alberto Ros</author><author pid="160/0689">Mahdad Davari</author><author pid="k/StefanosKaxiras">Stefanos Kaxiras</author></authors><title>Hierarchical private/shared classification - The key to simple and efficient coherence for clustered cache hierarchies.</title><venue>HPCA</venue><pages>186-197</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/RosDK15</key><doi>10.1109/HPCA.2015.7056032</doi><ee>https://doi.org/10.1109/HPCA.2015.7056032</ee><url>https://dblp.org/rec/conf/hpca/RosDK15</url></info>
<url>URL#2239709</url>
</hit>
<hit score="1" id="2239710">
<info><authors><author pid="68/9118">Ankit Sethia</author><author pid="138/4183">Davoud Anoushe Jamshidi</author><author pid="m/SAMahlke">Scott A. Mahlke</author></authors><title>Mascar - Speeding up GPU warps by reducing memory pitstops.</title><venue>HPCA</venue><pages>174-185</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/SethiaJM15</key><doi>10.1109/HPCA.2015.7056031</doi><ee>https://doi.org/10.1109/HPCA.2015.7056031</ee><url>https://dblp.org/rec/conf/hpca/SethiaJM15</url></info>
<url>URL#2239710</url>
</hit>
<hit score="1" id="2239711">
<info><authors><author pid="131/5130">Young Hoon Son</author><author pid="81/6765-2">Sukhan Lee 0002</author><author pid="148/9828">Seongil O</author><author pid="160/0561">Sanghyuk Kwon</author><author pid="18/1402">Nam Sung Kim</author><author pid="a/JungHoAhn">Jung Ho Ahn</author></authors><title>CiDRA - A cache-inspired DRAM resilience architecture.</title><venue>HPCA</venue><pages>502-513</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/SonLSKKA15</key><doi>10.1109/HPCA.2015.7056058</doi><ee>https://doi.org/10.1109/HPCA.2015.7056058</ee><url>https://dblp.org/rec/conf/hpca/SonLSKKA15</url></info>
<url>URL#2239711</url>
</hit>
<hit score="1" id="2239712">
<info><authors><author pid="76/9083">Devesh Tiwari</author><author pid="06/5843-2">Saurabh Gupta 0002</author><author pid="157/2854">James H. Rogers</author><author pid="63/5068">Don Maxwell</author><author pid="64/5340">Paolo Rech</author><author pid="v/SudharshanSVazhkudai">Sudharshan S. Vazhkudai</author><author pid="121/1932">Daniel A. G. de Oliveira</author><author pid="160/0558">Dave Londo</author><author pid="86/833">Nathan DeBardeleben</author><author pid="74/1262">Philippe Olivier Alexandre Navaux</author><author pid="25/5214">Luigi Carro</author><author pid="42/122">Arthur S. Bland</author></authors><title>Understanding GPU errors on large-scale HPC systems and the implications for system design and operation.</title><venue>HPCA</venue><pages>331-342</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/TiwariGRMRVOLDN15</key><doi>10.1109/HPCA.2015.7056044</doi><ee>https://doi.org/10.1109/HPCA.2015.7056044</ee><url>https://dblp.org/rec/conf/hpca/TiwariGRMRVOLDN15</url></info>
<url>URL#2239712</url>
</hit>
<hit score="1" id="2239713">
<info><authors><author pid="07/1021">Xiaodong Wang</author><author pid="m/JFMartinez">Jos&#233; F. Mart&#237;nez</author></authors><title>XChange - A market-based approach to scalable dynamic multi-resource allocation in multicore architectures.</title><venue>HPCA</venue><pages>113-125</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangM15</key><doi>10.1109/HPCA.2015.7056026</doi><ee>https://doi.org/10.1109/HPCA.2015.7056026</ee><url>https://dblp.org/rec/conf/hpca/WangM15</url></info>
<url>URL#2239713</url>
</hit>
<hit score="1" id="2239714">
<info><authors><author pid="w/HaoWang-11">Hao Wang 0011</author><author pid="74/4626">Chang-Jae Park</author><author pid="33/9558">Gyungsu Byun</author><author pid="a/JungHoAhn">Jung Ho Ahn</author><author pid="18/1402">Nam Sung Kim</author></authors><title>Alloy - Parallel-serial memory channel architecture for single-chip heterogeneous processor systems.</title><venue>HPCA</venue><pages>296-308</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangPBAK15</key><doi>10.1109/HPCA.2015.7056041</doi><ee>https://doi.org/10.1109/HPCA.2015.7056041</ee><url>https://dblp.org/rec/conf/hpca/WangPBAK15</url></info>
<url>URL#2239714</url>
</hit>
<hit score="1" id="2239715">
<info><authors><author pid="160/0563">Jongmin Won</author><author pid="81/10063">Gwangsun Kim</author><author pid="39/6945">John Kim</author><author pid="160/0609">Ted Jiang</author><author pid="00/11263">Mike Parker</author><author pid="92/719">Steve Scott</author></authors><title>Overcoming far-end congestion in large-scale networks.</title><venue>HPCA</venue><pages>415-427</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/WonKKJPS15</key><doi>10.1109/HPCA.2015.7056051</doi><ee>https://doi.org/10.1109/HPCA.2015.7056051</ee><url>https://dblp.org/rec/conf/hpca/WonKKJPS15</url></info>
<url>URL#2239715</url>
</hit>
<hit score="1" id="2239716">
<info><authors><author pid="29/9034">Gene Y. Wu</author><author pid="15/2001">Joseph L. Greathouse</author><author pid="139/2547">Alexander Lyashevsky</author><author pid="15/1892">Nuwan Jayasena</author><author pid="06/5295">Derek Chiou</author></authors><title>GPGPU performance and power estimation using machine learning.</title><venue>HPCA</venue><pages>564-576</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/WuGLJC15</key><doi>10.1109/HPCA.2015.7056063</doi><ee>https://doi.org/10.1109/HPCA.2015.7056063</ee><url>https://dblp.org/rec/conf/hpca/WuGLJC15</url></info>
<url>URL#2239716</url>
</hit>
<hit score="1" id="2239717">
<info><authors><author pid="135/8437">Sam Likun Xi</author><author pid="73/5886">Hans M. Jacobson</author><author pid="21/4612">Pradip Bose</author><author pid="21/5583">Gu-Yeon Wei</author><author pid="30/135">David M. Brooks</author></authors><title>Quantifying sources of error in McPAT and potential impacts on architectural studies.</title><venue>HPCA</venue><pages>577-589</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/XiJBWB15</key><doi>10.1109/HPCA.2015.7056064</doi><ee>https://doi.org/10.1109/HPCA.2015.7056064</ee><url>https://dblp.org/rec/conf/hpca/XiJBWB15</url></info>
<url>URL#2239717</url>
</hit>
<hit score="1" id="2239718">
<info><authors><author pid="83/9047">Xiaolong Xie</author><author pid="83/2265">Yun Liang 0001</author><author pid="w/YuWang2">Yu Wang 0002</author><author pid="29/6473-3">Guangyu Sun 0003</author><author pid="12/5838-4">Tao Wang 0004</author></authors><title>Coordinated static and dynamic cache bypassing for GPUs.</title><venue>HPCA</venue><pages>76-88</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/XieLWSW15</key><doi>10.1109/HPCA.2015.7056023</doi><ee>https://doi.org/10.1109/HPCA.2015.7056023</ee><url>https://dblp.org/rec/conf/hpca/XieLWSW15</url></info>
<url>URL#2239718</url>
</hit>
<hit score="1" id="2239719">
<info><authors><author pid="47/4804">Cong Xu</author><author pid="53/8189">Dimin Niu</author><author pid="74/2786">Naveen Muralimanohar</author><author pid="20/6518">Rajeev Balasubramonian</author><author pid="15/4777-32">Tao Zhang 0032</author><author pid="60/11358">Shimeng Yu</author><author pid="x/YuanXie">Yuan Xie 0001</author></authors><title>Overcoming the challenges of crossbar resistive memory architectures.</title><venue>HPCA</venue><pages>476-488</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/XuNMBZY015</key><doi>10.1109/HPCA.2015.7056056</doi><ee>https://doi.org/10.1109/HPCA.2015.7056056</ee><url>https://dblp.org/rec/conf/hpca/XuNMBZY015</url></info>
<url>URL#2239719</url>
</hit>
<hit score="1" id="2239720">
<info><authors><author pid="93/10537">Minshu Zhao</author><author pid="y/DonaldYeung">Donald Yeung</author></authors><title>Studying the impact of multicore processor scaling on directory techniques via reuse distance analysis.</title><venue>HPCA</venue><pages>590-602</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhaoY15</key><doi>10.1109/HPCA.2015.7056065</doi><ee>https://doi.org/10.1109/HPCA.2015.7056065</ee><url>https://dblp.org/rec/conf/hpca/ZhaoY15</url></info>
<url>URL#2239720</url>
</hit>
<hit score="1" id="2239721">
<info><authors><author pid="72/8314-1">Yuhao Zhu 0001</author><author pid="49/5740">Matthew Halpern</author><author pid="88/2610">Vijay Janapa Reddi</author></authors><title>Event-based scheduling for energy-efficient QoS (eQoS) in mobile Web applications.</title><venue>HPCA</venue><pages>137-149</pages><year>2015</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhuHR15</key><doi>10.1109/HPCA.2015.7056028</doi><ee>https://doi.org/10.1109/HPCA.2015.7056028</ee><url>https://dblp.org/rec/conf/hpca/ZhuHR15</url></info>
<url>URL#2239721</url>
</hit>
<hit score="1" id="2339907">
<info><title>21st IEEE International Symposium on High Performance Computer Architecture, HPCA 2015, Burlingame, CA, USA, February 7-11, 2015</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2015</year><type>Editorship</type><key>conf/hpca/2015</key><ee>https://ieeexplore.ieee.org/xpl/conhome/7048058/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2015</url></info>
<url>URL#2339907</url>
</hit>
<hit score="1" id="2530684">
<info><authors><author pid="30/4954-1">Daniel Wong 0001</author><author pid="02/5812">Murali Annavaram</author></authors><title>Implications of high energy proportional servers on cluster-wide energy proportionality.</title><venue>HPCA</venue><pages>142-153</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/0001A14</key><doi>10.1109/HPCA.2014.6835925</doi><ee>https://doi.org/10.1109/HPCA.2014.6835925</ee><url>https://dblp.org/rec/conf/hpca/0001A14</url></info>
<url>URL#2530684</url>
</hit>
<hit score="1" id="2530685">
<info><authors><author pid="53/4349">Aditya Agrawal</author><author pid="12/2730">Amin Ansari</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Mosaic - Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules.</title><venue>HPCA</venue><pages>84-95</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/AgrawalAT14</key><doi>10.1109/HPCA.2014.6835978</doi><ee>https://doi.org/10.1109/HPCA.2014.6835978</ee><url>https://dblp.org/rec/conf/hpca/AgrawalAT14</url></info>
<url>URL#2530685</url>
</hit>
<hit score="1" id="2530686">
<info><authors><author pid="68/9256">Junwhan Ahn</author><author pid="82/6218">Sungjoo Yoo</author><author pid="53/2459">Kiyoung Choi</author></authors><title>DASCA - Dead Write Prediction Assisted STT-RAM Cache Architecture.</title><venue>HPCA</venue><pages>25-36</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/AhnYC14</key><doi>10.1109/HPCA.2014.6835944</doi><ee>https://doi.org/10.1109/HPCA.2014.6835944</ee><url>https://dblp.org/rec/conf/hpca/AhnYC14</url></info>
<url>URL#2530686</url>
</hit>
<hit score="1" id="2530687">
<info><authors><author pid="12/2730">Amin Ansari</author><author pid="59/823">Asit K. Mishra</author><author pid="56/5509">Jianping Xu</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Tangle - Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks.</title><venue>HPCA</venue><pages>440-451</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/AnsariMXT14</key><doi>10.1109/HPCA.2014.6835953</doi><ee>https://doi.org/10.1109/HPCA.2014.6835953</ee><url>https://dblp.org/rec/conf/hpca/AnsariMXT14</url></info>
<url>URL#2530687</url>
</hit>
<hit score="1" id="2530688">
<info><authors><author pid="147/0999">Amro Awad</author><author pid="11/2624">Yan Solihin</author></authors><title>STM - Cloning the spatial and temporal memory access behavior.</title><venue>HPCA</venue><pages>237-247</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/AwadS14</key><doi>10.1109/HPCA.2014.6835935</doi><ee>https://doi.org/10.1109/HPCA.2014.6835935</ee><url>https://dblp.org/rec/conf/hpca/AwadS14</url></info>
<url>URL#2530688</url>
</hit>
<hit score="1" id="2530689">
<info><authors><author pid="138/4156">Raghuraman Balasubramanian</author><author pid="22/858">Karthikeyan Sankaralingam</author></authors><title>Understanding the impact of gate-level physical reliability effects on whole program execution.</title><venue>HPCA</venue><pages>60-71</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/BalasubramanianS14</key><doi>10.1109/HPCA.2014.6835976</doi><ee>https://doi.org/10.1109/HPCA.2014.6835976</ee><url>https://dblp.org/rec/conf/hpca/BalasubramanianS14</url></info>
<url>URL#2530689</url>
</hit>
<hit score="1" id="2530690">
<info><authors><author pid="117/0580">Kevin Kai-Wei Chang</author><author pid="00/10253">Donghyuk Lee</author><author pid="80/4789">Zeshan Chishti</author><author pid="77/5087">Alaa R. Alameldeen</author><author pid="40/4137">Chris Wilkerson</author><author pid="70/4287">Yoongu Kim</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>Improving DRAM performance by parallelizing refreshes with accesses.</title><venue>HPCA</venue><pages>356-367</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChangLCAWKM14</key><doi>10.1109/HPCA.2014.6835946</doi><ee>https://doi.org/10.1109/HPCA.2014.6835946</ee><url>https://dblp.org/rec/conf/hpca/ChangLCAWKM14</url></info>
<url>URL#2530690</url>
</hit>
<hit score="1" id="2530691">
<info><authors><author pid="78/4756">Lizhong Chen</author><author pid="118/5436">Lihang Zhao</author><author pid="42/5211">Ruisheng Wang</author><author pid="10/2904">Timothy Mark Pinkston</author></authors><title>MP3 - Minimizing performance penalty for power-gating of Clos network-on-chip.</title><venue>HPCA</venue><pages>296-307</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenZWP14</key><doi>10.1109/HPCA.2014.6835940</doi><ee>https://doi.org/10.1109/HPCA.2014.6835940</ee><url>https://dblp.org/rec/conf/hpca/ChenZWP14</url></info>
<url>URL#2530691</url>
</hit>
<hit score="1" id="2530692">
<info><authors><author pid="92/2928">Socrates Demetriades</author><author pid="04/7001">Sangyeun Cho</author></authors><title>Stash directory - A scalable directory for many-core coherence.</title><venue>HPCA</venue><pages>177-188</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/DemetriadesC14</key><doi>10.1109/HPCA.2014.6835928</doi><ee>https://doi.org/10.1109/HPCA.2014.6835928</ee><url>https://dblp.org/rec/conf/hpca/DemetriadesC14</url></info>
<url>URL#2530692</url>
</hit>
<hit score="1" id="2530693">
<info><authors><author pid="82/10370">Dominic DiTomaso</author><author pid="59/6384">Avinash Karanth Kodi</author><author pid="17/5827">Ahmed Louri</author></authors><title>QORE - A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers.</title><venue>HPCA</venue><pages>320-331</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/DiTomasoKL14</key><doi>10.1109/HPCA.2014.6835942</doi><ee>https://doi.org/10.1109/HPCA.2014.6835942</ee><url>https://dblp.org/rec/conf/hpca/DiTomasoKL14</url></info>
<url>URL#2530693</url>
</hit>
<hit score="1" id="2530694">
<info><authors><author pid="131/5109">Ahmed ElTantawy</author><author pid="147/1004">Jessica Wenjie Ma</author><author pid="13/434">Mike O'Connor</author><author pid="a/TorMAamodt">Tor M. Aamodt</author></authors><title>A scalable multi-path microarchitecture for efficient GPU control flow.</title><venue>HPCA</venue><pages>248-259</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/ElTantawyMOA14</key><doi>10.1109/HPCA.2014.6835936</doi><ee>https://doi.org/10.1109/HPCA.2014.6835936</ee><url>https://dblp.org/rec/conf/hpca/ElTantawyMOA14</url></info>
<url>URL#2530694</url>
</hit>
<hit score="1" id="2530695">
<info><authors><author pid="130/6547">Marco Elver</author><author pid="24/1972">Vijay Nagarajan</author></authors><title>TSO-CC - Consistency directed cache coherence for TSO.</title><venue>HPCA</venue><pages>165-176</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/ElverN14</key><doi>10.1109/HPCA.2014.6835927</doi><ee>https://doi.org/10.1109/HPCA.2014.6835927</ee><url>https://dblp.org/rec/conf/hpca/ElverN14</url></info>
<url>URL#2530695</url>
</hit>
<hit score="1" id="2530696">
<info><authors><author pid="41/9256">Jesse Elwell</author><author pid="73/887">Ryan Riley</author><author pid="86/2654">Nael B. Abu-Ghazaleh</author><author pid="p/DmitryVPonomarev">Dmitry Ponomarev</author></authors><title>A Non-Inclusive Memory Permissions architecture for protection against cross-layer attacks.</title><venue>HPCA</venue><pages>201-212</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/ElwellRAP14</key><doi>10.1109/HPCA.2014.6835931</doi><ee>https://doi.org/10.1109/HPCA.2014.6835931</ee><url>https://dblp.org/rec/conf/hpca/ElwellRAP14</url></info>
<url>URL#2530696</url>
</hit>
<hit score="1" id="2530697">
<info><authors><author pid="39/1637">Philip G. Emma</author><author pid="18/2863">Alper Buyuktosunoglu</author><author pid="45/6298">Michael B. Healy</author><author pid="71/4100">Krishnan Kailas</author><author pid="20/2052">Valentin Puente</author><author pid="147/0997">Roy Yu</author><author pid="78/2657">Allan Hartstein</author><author pid="21/4612">Pradip Bose</author><author pid="41/3167">Jaime H. Moreno</author><author pid="62/930">Eren Kursun</author></authors><title>3D stacking of high-performance processors.</title><venue>HPCA</venue><pages>500-511</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/EmmaBHKPYHBM14</key><doi>10.1109/HPCA.2014.6835959</doi><ee>https://doi.org/10.1109/HPCA.2014.6835959</ee><url>https://dblp.org/rec/conf/hpca/EmmaBHKPYHBM14</url></info>
<url>URL#2530697</url>
</hit>
<hit score="1" id="2530698">
<info><authors><author pid="25/8166">Christopher W. Fletcher</author><author pid="30/10661">Ling Ren 0001</author><author pid="126/6015">Xiangyao Yu</author><author pid="32/1399">Marten van Dijk</author><author pid="10/5005">Omer Khan</author><author pid="14/3973">Srinivas Devadas</author></authors><title>Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs.</title><venue>HPCA</venue><pages>213-224</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/FletcherRYDKD14</key><doi>10.1109/HPCA.2014.6835932</doi><ee>https://doi.org/10.1109/HPCA.2014.6835932</ee><url>https://dblp.org/rec/conf/hpca/FletcherRYDKD14</url></info>
<url>URL#2530698</url>
</hit>
<hit score="1" id="2530699">
<info><authors><author pid="52/6330">Sotiria Fytraki</author><author pid="22/6647">Evangelos Vlachos</author><author pid="39/2611">Yusuf Onur Ko&#231;berber</author><author pid="f/BabakFalsafi">Babak Falsafi</author><author pid="78/50">Boris Grot</author></authors><title>FADE - A programmable filtering accelerator for instruction-grain monitoring.</title><venue>HPCA</venue><pages>108-119</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/FytrakiVKFG14</key><doi>10.1109/HPCA.2014.6835922</doi><ee>https://doi.org/10.1109/HPCA.2014.6835922</ee><url>https://dblp.org/rec/conf/hpca/FytrakiVKFG14</url></info>
<url>URL#2530699</url>
</hit>
<hit score="1" id="2530700">
<info><authors><author pid="123/2646">Dibakar Gope</author><author pid="02/1732">Mikko H. Lipasti</author></authors><title>Atomic SC for simple in-order processors.</title><venue>HPCA</venue><pages>404-415</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/GopeL14</key><doi>10.1109/HPCA.2014.6835950</doi><ee>https://doi.org/10.1109/HPCA.2014.6835950</ee><url>https://dblp.org/rec/conf/hpca/GopeL14</url></info>
<url>URL#2530700</url>
</hit>
<hit score="1" id="2530701">
<info><authors><author pid="130/7690">Marisabel Guevara</author><author pid="64/2199">Benjamin Lubin</author><author pid="l/BenjaminCLee">Benjamin C. Lee</author></authors><title>Strategies for anticipating risk in heterogeneous system design.</title><venue>HPCA</venue><pages>154-164</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/GuevaraLL14</key><doi>10.1109/HPCA.2014.6835926</doi><ee>https://doi.org/10.1109/HPCA.2014.6835926</ee><url>https://dblp.org/rec/conf/hpca/GuevaraLL14</url></info>
<url>URL#2530701</url>
</hit>
<hit score="1" id="2530702">
<info><authors><author pid="87/7846">Mitchell Hayenga</author><author pid="58/10977">Vignyan Reddy Kothinti Naresh</author><author pid="02/1732">Mikko H. Lipasti</author></authors><title>Revolver - Processor architecture for power efficient loop execution.</title><venue>HPCA</venue><pages>591-602</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/HayengaNL14</key><doi>10.1109/HPCA.2014.6835968</doi><ee>https://doi.org/10.1109/HPCA.2014.6835968</ee><url>https://dblp.org/rec/conf/hpca/HayengaNL14</url></info>
<url>URL#2530702</url>
</hit>
<hit score="1" id="2530703">
<info><authors><author pid="131/5106">Blake A. Hechtman</author><author pid="04/1990">Shuai Che</author><author pid="62/5426">Derek R. Hower</author><author pid="83/9034">Yingying Tian</author><author pid="79/413">Bradford M. Beckmann</author><author pid="h/MarkDHill">Mark D. Hill</author><author pid="r/StevenKReinhardt">Steven K. Reinhardt</author><author pid="w/DavidAWood">David A. Wood 0001</author></authors><title>QuickRelease - A throughput-oriented approach to release consistency on GPUs.</title><venue>HPCA</venue><pages>189-200</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/HechtmanCHTBHRW14</key><doi>10.1109/HPCA.2014.6835930</doi><ee>https://doi.org/10.1109/HPCA.2014.6835930</ee><url>https://dblp.org/rec/conf/hpca/HechtmanCHTBHRW14</url></info>
<url>URL#2530703</url>
</hit>
<hit score="1" id="2530704">
<info><authors><author pid="21/5544">Wim Heirman</author><author pid="37/10441">Trevor E. Carlson</author><author pid="61/7014">Kenzo Van Craeynest</author><author pid="46/1004">Ibrahim Hur</author><author pid="99/6904">Aamer Jaleel</author><author pid="e/LievenEeckhout">Lieven Eeckhout</author></authors><title>Undersubscribed threading on clustered cache architectures.</title><venue>HPCA</venue><pages>678-689</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/HeirmanCCHJE14</key><doi>10.1109/HPCA.2014.6835975</doi><ee>https://doi.org/10.1109/HPCA.2014.6835975</ee><url>https://dblp.org/rec/conf/hpca/HeirmanCCHJE14</url></info>
<url>URL#2530704</url>
</hit>
<hit score="1" id="2530705">
<info><authors><author pid="25/9796">Ruirui C. Huang</author><author pid="131/5107">Erik Halberg</author><author pid="123/7057">Andrew Ferraiuolo</author><author pid="09/5657">G. Edward Suh</author></authors><title>Low-overhead and high coverage run-time race detection through selective meta-data management.</title><venue>HPCA</venue><pages>96-107</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/HuangHFS14</key><doi>10.1109/HPCA.2014.6835979</doi><ee>https://doi.org/10.1109/HPCA.2014.6835979</ee><url>https://dblp.org/rec/conf/hpca/HuangHFS14</url></info>
<url>URL#2530705</url>
</hit>
<hit score="1" id="2530706">
<info><authors><author pid="15/11280">Wenhao Jia</author><author pid="84/4440">Kelly A. Shaw 0001</author><author pid="m/MargaretMartonosi">Margaret Martonosi</author></authors><title>MRPB - Memory request prioritization for massively parallel processors.</title><venue>HPCA</venue><pages>272-283</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/JiaSM14</key><doi>10.1109/HPCA.2014.6835938</doi><ee>https://doi.org/10.1109/HPCA.2014.6835938</ee><url>https://dblp.org/rec/conf/hpca/JiaSM14</url></info>
<url>URL#2530706</url>
</hit>
<hit score="1" id="2530707">
<info><authors><author pid="115/6279">Myoungsoo Jung</author><author pid="k/MahmutTKandemir">Mahmut T. Kandemir</author></authors><title>Sprinkler - Maximizing resource utilization in many-chip solid state disks.</title><venue>HPCA</venue><pages>524-535</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/JungK14</key><doi>10.1109/HPCA.2014.6835961</doi><ee>https://doi.org/10.1109/HPCA.2014.6835961</ee><url>https://dblp.org/rec/conf/hpca/JungK14</url></info>
<url>URL#2530707</url>
</hit>
<hit score="1" id="2530708">
<info><authors><author pid="82/9936">Sudarsun Kannan</author><author pid="76/3229">Ada Gavrilovska</author><author pid="s/KarstenSchwan">Karsten Schwan</author></authors><title>Reducing the cost of persistence for nonvolatile heaps in end user devices.</title><venue>HPCA</venue><pages>512-523</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/KannanGS14</key><doi>10.1109/HPCA.2014.6835960</doi><ee>https://doi.org/10.1109/HPCA.2014.6835960</ee><url>https://dblp.org/rec/conf/hpca/KannanGS14</url></info>
<url>URL#2530708</url>
</hit>
<hit score="1" id="2530709">
<info><authors><author pid="127/0442">Tomas Karnagel</author><author pid="d/RomanDementiev">Roman Dementiev</author><author pid="98/6810">Ravi Rajwar</author><author pid="l/KonradLai">Konrad Lai</author><author pid="57/5597">Thomas Legler</author><author pid="78/7402">Benjamin Schlegel</author><author pid="l/WLehner">Wolfgang Lehner</author></authors><title>Improving in-memory database index performance with Intel&#174; Transactional Synchronization Extensions.</title><venue>HPCA</venue><pages>476-487</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/KarnagelDRLLSL14</key><doi>10.1109/HPCA.2014.6835957</doi><ee>https://doi.org/10.1109/HPCA.2014.6835957</ee><url>https://dblp.org/rec/conf/hpca/KarnagelDRLLSL14</url></info>
<url>URL#2530709</url>
</hit>
<hit score="1" id="2530710">
<info><authors><author pid="89/5932">Ulya R. Karpuzcu</author><author pid="76/7892">Ismail Akturk</author><author pid="18/1402">Nam Sung Kim</author></authors><title>Accordion - Toward soft Near-Threshold Voltage Computing.</title><venue>HPCA</venue><pages>72-83</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/KarpuzcuAK14</key><doi>10.1109/HPCA.2014.6835977</doi><ee>https://doi.org/10.1109/HPCA.2014.6835977</ee><url>https://dblp.org/rec/conf/hpca/KarpuzcuAK14</url></info>
<url>URL#2530710</url>
</hit>
<hit score="1" id="2530711">
<info><authors><author pid="01/9032">Samira Manabi Khan</author><author pid="77/5087">Alaa R. Alameldeen</author><author pid="40/4137">Chris Wilkerson</author><author pid="m/OnurMutlu">Onur Mutlu</author><author pid="96/2151">Daniel A. Jim&#233;nez</author></authors><title>Improving cache performance using read-write partitioning.</title><venue>HPCA</venue><pages>452-463</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/KhanAWMJ14</key><doi>10.1109/HPCA.2014.6835954</doi><ee>https://doi.org/10.1109/HPCA.2014.6835954</ee><url>https://dblp.org/rec/conf/hpca/KhanAWMJ14</url></info>
<url>URL#2530711</url>
</hit>
<hit score="1" id="2530712">
<info><authors><author pid="00/9135">Hanjoon Kim</author><author pid="81/10063">Gwangsun Kim</author><author pid="m/SeungRyoulMaeng">Seungryoul Maeng</author><author pid="147/1007">Hwasoo Yeo</author><author pid="39/6945">John Kim</author></authors><title>Transportation-network-inspired network-on-chip.</title><venue>HPCA</venue><pages>332-343</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimKMYK14</key><doi>10.1109/HPCA.2014.6835943</doi><ee>https://doi.org/10.1109/HPCA.2014.6835943</ee><url>https://dblp.org/rec/conf/hpca/KimKMYK14</url></info>
<url>URL#2530712</url>
</hit>
<hit score="1" id="2530713">
<info><authors><author pid="147/1001">Youngsok Kim</author><author pid="41/2370">Jaewon Lee</author><author pid="147/0998">Jae-Eon Jo</author><author pid="04/2187">Jangwoo Kim</author></authors><title>GPUdmm - A high-performance and memory-oblivious GPU architecture using dynamic memory management.</title><venue>HPCA</venue><pages>546-557</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimLJK14</key><doi>10.1109/HPCA.2014.6835963</doi><ee>https://doi.org/10.1109/HPCA.2014.6835963</ee><url>https://dblp.org/rec/conf/hpca/KimLJK14</url></info>
<url>URL#2530713</url>
</hit>
<hit score="1" id="2530714">
<info><authors><author pid="61/4290">George Kurian</author><author pid="14/3973">Srinivas Devadas</author><author pid="10/5005">Omer Khan</author></authors><title>Locality-aware data replication in the Last-Level Cache.</title><venue>HPCA</venue><pages>1-12</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/KurianDK14</key><doi>10.1109/HPCA.2014.6835921</doi><ee>https://doi.org/10.1109/HPCA.2014.6835921</ee><url>https://dblp.org/rec/conf/hpca/KurianDK14</url></info>
<url>URL#2530714</url>
</hit>
<hit score="1" id="2530715">
<info><authors><author pid="00/1316">Nagesh B. Lakshminarayana</author><author pid="87/5743">Hyesoon Kim</author></authors><title>Spare register aware prefetching for graph algorithms on GPUs.</title><venue>HPCA</venue><pages>614-625</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/LakshminarayanaK14</key><doi>10.1109/HPCA.2014.6835970</doi><ee>https://doi.org/10.1109/HPCA.2014.6835970</ee><url>https://dblp.org/rec/conf/hpca/LakshminarayanaK14</url></info>
<url>URL#2530715</url>
</hit>
<hit score="1" id="2530716">
<info><authors><author pid="144/4723">Minseok Lee</author><author pid="07/6142">Seokwoo Song</author><author pid="147/1002">Joosik Moon</author><author pid="39/6945">John Kim</author><author pid="123/2272">Woong Seo</author><author pid="123/2313">Yeon-Gon Cho</author><author pid="33/9419">Soojung Ryu</author></authors><title>Improving GPGPU resource utilization through alternative thread block scheduling.</title><venue>HPCA</venue><pages>260-271</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeSMKSCR14</key><doi>10.1109/HPCA.2014.6835937</doi><ee>https://doi.org/10.1109/HPCA.2014.6835937</ee><url>https://dblp.org/rec/conf/hpca/LeeSMKSCR14</url></info>
<url>URL#2530716</url>
</hit>
<hit score="1" id="2530717">
<info><authors><author pid="64/9557">Yutao Liu</author><author pid="01/615">Yubin Xia</author><author pid="96/5680">Haibing Guan</author><author pid="86/680">Binyu Zang</author><author pid="31/6601-1">Haibo Chen 0001</author></authors><title>Concurrent and consistent virtual machine introspection with hardware transactional memory.</title><venue>HPCA</venue><pages>416-427</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiuXGZC14</key><doi>10.1109/HPCA.2014.6835951</doi><ee>https://doi.org/10.1109/HPCA.2014.6835951</ee><url>https://dblp.org/rec/conf/hpca/LiuXGZC14</url></info>
<url>URL#2530717</url>
</hit>
<hit score="1" id="2530718">
<info><authors><author pid="89/6793-3">David Lo 0003</author><author pid="k/ChristoforosEKozyrakis">Christos Kozyrakis</author></authors><title>Dynamic management of TurboMode in modern multi-core chips.</title><venue>HPCA</venue><pages>603-613</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/LoK14</key><doi>10.1109/HPCA.2014.6835969</doi><ee>https://doi.org/10.1109/HPCA.2014.6835969</ee><url>https://dblp.org/rec/conf/hpca/LoK14</url></info>
<url>URL#2530718</url>
</hit>
<hit score="1" id="2530719">
<info><authors><author pid="145/9497">Opeoluwa Matthews</author><author pid="04/6901-17">Meng Zhang 0017</author><author pid="27/2064">Daniel J. Sorin</author></authors><title>Scalably verifiable dynamic power management.</title><venue>HPCA</venue><pages>579-590</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/MatthewsZS14</key><doi>10.1109/HPCA.2014.6835967</doi><ee>https://doi.org/10.1109/HPCA.2014.6835967</ee><url>https://dblp.org/rec/conf/hpca/MatthewsZS14</url></info>
<url>URL#2530719</url>
</hit>
<hit score="1" id="2530720">
<info><authors><author pid="55/9958">Cedric Nugteren</author><author pid="40/8745">Gert-Jan van den Braak</author><author pid="53/6375">Henk Corporaal</author><author pid="b/HenriEBal">Henri E. Bal</author></authors><title>A detailed GPU cache model based on reuse distance theory.</title><venue>HPCA</venue><pages>37-48</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/NugterenBCB14</key><doi>10.1109/HPCA.2014.6835955</doi><ee>https://doi.org/10.1109/HPCA.2014.6835955</ee><url>https://dblp.org/rec/conf/hpca/NugterenBCB14</url></info>
<url>URL#2530720</url>
</hit>
<hit score="1" id="2530721">
<info><authors><author pid="42/10051">David J. Palframan</author><author pid="18/1402">Nam Sung Kim</author><author pid="02/1732">Mikko H. Lipasti</author></authors><title>Precision-aware soft error protection for GPUs.</title><venue>HPCA</venue><pages>49-59</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/PalframanKL14</key><doi>10.1109/HPCA.2014.6835966</doi><ee>https://doi.org/10.1109/HPCA.2014.6835966</ee><url>https://dblp.org/rec/conf/hpca/PalframanKL14</url></info>
<url>URL#2530721</url>
</hit>
<hit score="1" id="2530722">
<info><authors><author pid="24/10702">Raj Parihar</author><author pid="40/1854">Michael C. Huang</author></authors><title>Accelerating decoupled look-ahead via weak dependence removal - A metaheuristic approach.</title><venue>HPCA</venue><pages>662-677</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/PariharH14</key><doi>10.1109/HPCA.2014.6835974</doi><ee>https://doi.org/10.1109/HPCA.2014.6835974</ee><url>https://dblp.org/rec/conf/hpca/PariharH14</url></info>
<url>URL#2530722</url>
</hit>
<hit score="1" id="2530723">
<info><authors><author pid="147/1005">Arthur Perais</author><author pid="08/6044">Andr&#233; Seznec</author></authors><title>Practical data value speculation for future high-end processors.</title><venue>HPCA</venue><pages>428-439</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/PeraisS14</key><doi>10.1109/HPCA.2014.6835952</doi><ee>https://doi.org/10.1109/HPCA.2014.6835952</ee><url>https://dblp.org/rec/conf/hpca/PeraisS14</url></info>
<url>URL#2530723</url>
</hit>
<hit score="1" id="2530724">
<info><authors><author pid="181/2751-3">Binh Pham 0003</author><author pid="78/4478">Abhishek Bhattacharjee</author><author pid="117/3197">Yasuko Eckert</author><author pid="03/2782">Gabriel H. Loh</author></authors><title>Increasing TLB reach by exploiting clustering in page translations.</title><venue>HPCA</venue><pages>558-567</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/PhamBEL14</key><doi>10.1109/HPCA.2014.6835964</doi><ee>https://doi.org/10.1109/HPCA.2014.6835964</ee><url>https://dblp.org/rec/conf/hpca/PhamBEL14</url></info>
<url>URL#2530724</url>
</hit>
<hit score="1" id="2530725">
<info><authors><author pid="138/4166">Jason Power</author><author pid="h/MarkDHill">Mark D. Hill</author><author pid="w/DavidAWood">David A. Wood 0001</author></authors><title>Supporting x86-64 address translation for 100s of GPU lanes.</title><venue>HPCA</venue><pages>568-578</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/PowerHW14</key><doi>10.1109/HPCA.2014.6835965</doi><ee>https://doi.org/10.1109/HPCA.2014.6835965</ee><url>https://dblp.org/rec/conf/hpca/PowerHW14</url></info>
<url>URL#2530725</url>
</hit>
<hit score="1" id="2530726">
<info><authors><author pid="60/5498">Seth H. Pugsley</author><author pid="80/4789">Zeshan Chishti</author><author pid="40/4137">Chris Wilkerson</author><author pid="02/2038">Peng-fei Chuang</author><author pid="147/1006">Robert L. Scott</author><author pid="99/6904">Aamer Jaleel</author><author pid="35/5292">Shih-Lien Lu</author><author pid="71/6278">Kingsum Chow</author><author pid="20/6518">Rajeev Balasubramonian</author></authors><title>Sandbox Prefetching - Safe run-time evaluation of aggressive prefetchers.</title><venue>HPCA</venue><pages>626-637</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/PugsleyCWCSJLCB14</key><doi>10.1109/HPCA.2014.6835971</doi><ee>https://doi.org/10.1109/HPCA.2014.6835971</ee><url>https://dblp.org/rec/conf/hpca/PugsleyCWCSJLCB14</url></info>
<url>URL#2530726</url>
</hit>
<hit score="1" id="2530727">
<info><authors><author pid="09/6786">Shanxiang Qi</author><author pid="45/7115">Abdullah Muzahid</author><author pid="65/4407">Wonsun Ahn</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Dynamically detecting and tolerating IF-Condition Data Races.</title><venue>HPCA</venue><pages>120-131</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/QiMAT14</key><doi>10.1109/HPCA.2014.6835923</doi><ee>https://doi.org/10.1109/HPCA.2014.6835923</ee><url>https://dblp.org/rec/conf/hpca/QiMAT14</url></info>
<url>URL#2530727</url>
</hit>
<hit score="1" id="2530728">
<info><authors><author pid="87/9640">Ali Shafiee</author><author pid="43/7646">Meysam Taassori</author><author pid="20/6518">Rajeev Balasubramonian</author><author pid="d/AlDavis">Al Davis</author></authors><title>MemZip - Exploring unconventional benefits from memory compression.</title><venue>HPCA</venue><pages>638-649</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/ShafieeTBD14</key><doi>10.1109/HPCA.2014.6835972</doi><ee>https://doi.org/10.1109/HPCA.2014.6835972</ee><url>https://dblp.org/rec/conf/hpca/ShafieeTBD14</url></info>
<url>URL#2530728</url>
</hit>
<hit score="1" id="2530729">
<info><authors><author pid="65/11470">Wongyu Shin</author><author pid="133/3939">Jeongmin Yang</author><author pid="147/1000">Jungwhan Choi</author><author pid="75/34">Lee-Sup Kim</author></authors><title>NUAT - A non-uniform access time memory controller.</title><venue>HPCA</venue><pages>464-475</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/ShinYCK14</key><doi>10.1109/HPCA.2014.6835956</doi><ee>https://doi.org/10.1109/HPCA.2014.6835956</ee><url>https://dblp.org/rec/conf/hpca/ShinYCK14</url></info>
<url>URL#2530729</url>
</hit>
<hit score="1" id="2530730">
<info><authors><author pid="76/1857-1">Hung-Wei Tseng 0001</author><author pid="t/DeanMTullsen">Dean M. Tullsen</author></authors><title>CDTT - Compiler-generated data-triggered threads.</title><venue>HPCA</venue><pages>650-661</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/TsengT14</key><doi>10.1109/HPCA.2014.6835973</doi><ee>https://doi.org/10.1109/HPCA.2014.6835973</ee><url>https://dblp.org/rec/conf/hpca/TsengT14</url></info>
<url>URL#2530730</url>
</hit>
<hit score="1" id="2530731">
<info><authors><author pid="35/7092-54">Wei Wang 0054</author><author pid="71/10033">Tanima Dey</author><author pid="d/JWDavidson">Jack W. Davidson</author><author pid="s/MaryLouSoffa">Mary Lou Soffa</author></authors><title>DraMon - Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead.</title><venue>HPCA</venue><pages>380-391</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangDDS14</key><doi>10.1109/HPCA.2014.6835948</doi><ee>https://doi.org/10.1109/HPCA.2014.6835948</ee><url>https://dblp.org/rec/conf/hpca/WangDDS14</url></info>
<url>URL#2530731</url>
</hit>
<hit score="1" id="2530732">
<info><authors><author pid="72/628-8">Yao Wang 0008</author><author pid="123/7057">Andrew Ferraiuolo</author><author pid="09/5657">G. Edward Suh</author></authors><title>Timing channel protection for a shared memory controller.</title><venue>HPCA</venue><pages>225-236</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangFS14</key><doi>10.1109/HPCA.2014.6835934</doi><ee>https://doi.org/10.1109/HPCA.2014.6835934</ee><url>https://dblp.org/rec/conf/hpca/WangFS14</url></info>
<url>URL#2530732</url>
</hit>
<hit score="1" id="2530733">
<info><authors><author pid="75/3158-23">Zhe Wang 0023</author><author pid="96/2151">Daniel A. Jim&#233;nez</author><author pid="47/4804">Cong Xu</author><author pid="29/6473-3">Guangyu Sun 0003</author><author pid="x/YuanXie">Yuan Xie 0001</author></authors><title>Adaptive placement and migration policy for an STT-RAM-based hybrid cache.</title><venue>HPCA</venue><pages>13-24</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangJXSX14</key><doi>10.1109/HPCA.2014.6835933</doi><ee>https://doi.org/10.1109/HPCA.2014.6835933</ee><url>https://dblp.org/rec/conf/hpca/WangJXSX14</url></info>
<url>URL#2530733</url>
</hit>
<hit score="1" id="2530734">
<info><authors><author pid="w/LeiWang4">Lei Wang 0004</author><author pid="12/2485">Jianfeng Zhan</author><author pid="09/10964">Chunjie Luo</author><author pid="90/8098-1">Yuqing Zhu 0001</author><author pid="82/6362-12">Qiang Yang 0012</author><author pid="64/7618">Yongqiang He</author><author pid="132/9015">Wanling Gao</author><author pid="06/180-1">Zhen Jia 0001</author><author pid="59/2293">Yingjie Shi</author><author pid="19/8500">Shujie Zhang</author><author pid="04/3239">Chen Zheng</author><author pid="46/690">Gang Lu</author><author pid="140/7290">Kent Zhan</author><author pid="03/8353">Xiaona Li</author><author pid="12/2460">Bizhu Qiu</author></authors><title>BigDataBench - A big data benchmark suite from internet services.</title><venue>HPCA</venue><pages>488-499</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangZLZYHGJSZZLZLQ14</key><doi>10.1109/HPCA.2014.6835958</doi><ee>https://doi.org/10.1109/HPCA.2014.6835958</ee><url>https://dblp.org/rec/conf/hpca/WangZLZYHGJSZZLZLQ14</url></info>
<url>URL#2530734</url>
</hit>
<hit score="1" id="2530735">
<info><authors><author pid="126/5548">Jae-Yeon Won</author><author pid="16/3283">Xi Chen</author><author pid="18/4038">Paul Gratz</author><author pid="20/5455">Jiang Hu</author><author pid="32/2757">Vassos Soteriou</author></authors><title>Up by their bootstraps - Online learning in Artificial Neural Networks for CMP uncore power management.</title><venue>HPCA</venue><pages>308-319</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/WonCGHS14</key><doi>10.1109/HPCA.2014.6835941</doi><ee>https://doi.org/10.1109/HPCA.2014.6835941</ee><url>https://dblp.org/rec/conf/hpca/WonCGHS14</url></info>
<url>URL#2530735</url>
</hit>
<hit score="1" id="2530736">
<info><authors><author pid="60/6730">Ping Xiang</author><author pid="33/4854-18">Yi Yang 0018</author><author pid="91/3111">Huiyang Zhou</author></authors><title>Warp-level divergence in GPUs - Characterization, impact, and mitigation.</title><venue>HPCA</venue><pages>284-295</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/XiangYZ14</key><doi>10.1109/HPCA.2014.6835939</doi><ee>https://doi.org/10.1109/HPCA.2014.6835939</ee><url>https://dblp.org/rec/conf/hpca/XiangYZ14</url></info>
<url>URL#2530736</url>
</hit>
<hit score="1" id="2530737">
<info><authors><author pid="135/8694">Mingli Xie</author><author pid="56/464">Dong Tong 0001</author><author pid="73/7863">Kan Huang</author><author pid="30/828-1">Xu Cheng 0001</author></authors><title>Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning.</title><venue>HPCA</venue><pages>344-355</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/XieTHC14</key><doi>10.1109/HPCA.2014.6835945</doi><ee>https://doi.org/10.1109/HPCA.2014.6835945</ee><url>https://dblp.org/rec/conf/hpca/XieTHC14</url></info>
<url>URL#2530737</url>
</hit>
<hit score="1" id="2530738">
<info><authors><author pid="04/6901-17">Meng Zhang 0017</author><author pid="07/4415">Jesse D. Bingham</author><author pid="52/2251">John Erickson</author><author pid="27/2064">Daniel J. Sorin</author></authors><title>PVCoherence - Designing flat coherence protocols for scalable verification.</title><venue>HPCA</venue><pages>392-403</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangBES14</key><doi>10.1109/HPCA.2014.6835949</doi><ee>https://doi.org/10.1109/HPCA.2014.6835949</ee><url>https://dblp.org/rec/conf/hpca/ZhangBES14</url></info>
<url>URL#2530738</url>
</hit>
<hit score="1" id="2530739">
<info><authors><author pid="15/4777-32">Tao Zhang 0032</author><author pid="90/8857">Matthew Poremba</author><author pid="47/4804">Cong Xu</author><author pid="29/6473-3">Guangyu Sun 0003</author><author pid="x/YuanXie">Yuan Xie 0001</author></authors><title>CREAM - A Concurrent-Refresh-Aware DRAM Memory architecture.</title><venue>HPCA</venue><pages>368-379</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangPXSX14</key><doi>10.1109/HPCA.2014.6835947</doi><ee>https://doi.org/10.1109/HPCA.2014.6835947</ee><url>https://dblp.org/rec/conf/hpca/ZhangPXSX14</url></info>
<url>URL#2530739</url>
</hit>
<hit score="1" id="2530740">
<info><authors><author pid="72/2621-5">Kai Zhao 0005</author><author pid="147/0996">Kalyana S. Venkataraman</author><author pid="54/3054">Xuebin Zhang</author><author pid="01/9848">Jiangpeng Li</author><author pid="59/5646">Ning Zheng</author><author pid="07/4227-2">Tong Zhang 0002</author></authors><title>Over-clocked SSD - Safely running beyond flash memory chip I/O clock specs.</title><venue>HPCA</venue><pages>536-545</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhaoVZLZ014</key><doi>10.1109/HPCA.2014.6835962</doi><ee>https://doi.org/10.1109/HPCA.2014.6835962</ee><url>https://dblp.org/rec/conf/hpca/ZhaoVZLZ014</url></info>
<url>URL#2530740</url>
</hit>
<hit score="1" id="2530741">
<info><authors><author pid="147/1003">Wenli Zheng</author><author pid="86/7113">Kai Ma</author><author pid="18/5637">Xiaorui Wang</author></authors><title>Exploiting thermal energy storage to reduce data center capital and operating expenses.</title><venue>HPCA</venue><pages>132-141</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhengMW14</key><doi>10.1109/HPCA.2014.6835924</doi><ee>https://doi.org/10.1109/HPCA.2014.6835924</ee><url>https://dblp.org/rec/conf/hpca/ZhengMW14</url></info>
<url>URL#2530741</url>
</hit>
<hit score="1" id="2628431">
<info><title>20th IEEE International Symposium on High Performance Computer Architecture, HPCA 2014, Orlando, FL, USA, February 15-19, 2014</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2014</year><type>Editorship</type><key>conf/hpca/2014</key><ee>https://ieeexplore.ieee.org/xpl/conhome/6823235/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2014</url></info>
<url>URL#2628431</url>
</hit>
<hit score="1" id="2812753">
<info><authors><author pid="84/11241">Mohammad Abdel-Majeed</author><author pid="02/5812">Murali Annavaram</author></authors><title>Warped register file - A power efficient register file for GPGPUs.</title><venue>HPCA</venue><pages>412-423</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/Abdel-MajeedA13</key><doi>10.1109/HPCA.2013.6522337</doi><ee>https://doi.org/10.1109/HPCA.2013.6522337</ee><url>https://dblp.org/rec/conf/hpca/Abdel-MajeedA13</url></info>
<url>URL#2812753</url>
</hit>
<hit score="1" id="2812754">
<info><authors><author pid="130/7744">Nilmini Abeyratne</author><author pid="41/1231">Reetuparna Das</author><author pid="129/7732">Qingkun Li</author><author pid="59/10070">Korey Sewell</author><author pid="17/10250">Bharan Giridhar</author><author pid="83/1613">Ronald G. Dreslinski</author><author pid="b/DBlaauw">David T. Blaauw</author><author pid="m/TrevorNMudge">Trevor N. Mudge</author></authors><title>Scaling towards kilo-core processors with asymmetric high-radix topologies.</title><venue>HPCA</venue><pages>496-507</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/AbeyratneDLSGDBM13</key><doi>10.1109/HPCA.2013.6522344</doi><ee>https://doi.org/10.1109/HPCA.2013.6522344</ee><url>https://dblp.org/rec/conf/hpca/AbeyratneDLSGDBM13</url></info>
<url>URL#2812754</url>
</hit>
<hit score="1" id="2812755">
<info><authors><author pid="60/10063">Furat Afram</author><author pid="32/5332">Hui Zeng</author><author pid="93/4616">Kanad Ghose</author></authors><title>A group-commit mechanism for ROB-based processors implementing the X86 ISA.</title><venue>HPCA</venue><pages>47-58</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/AframZG13</key><doi>10.1109/HPCA.2013.6522306</doi><ee>https://doi.org/10.1109/HPCA.2013.6522306</ee><url>https://dblp.org/rec/conf/hpca/AframZG13</url></info>
<url>URL#2812755</url>
</hit>
<hit score="1" id="2812756">
<info><authors><author pid="53/4349">Aditya Agrawal</author><author pid="46/2541">Prabhat Jain</author><author pid="12/2730">Amin Ansari</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Refrint - Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies.</title><venue>HPCA</venue><pages>400-411</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/AgrawalJAT13</key><doi>10.1109/HPCA.2013.6522336</doi><ee>https://doi.org/10.1109/HPCA.2013.6522336</ee><url>https://dblp.org/rec/conf/hpca/AgrawalJAT13</url></info>
<url>URL#2812756</url>
</hit>
<hit score="1" id="2812757">
<info><authors><author pid="12/2730">Amin Ansari</author><author pid="21/2673">Shuguang Feng</author><author pid="97/1854">Shantanu Gupta</author><author pid="t/JosepTorrellas">Josep Torrellas</author><author pid="m/SAMahlke">Scott A. Mahlke</author></authors><title>Illusionist - Transforming lightweight cores into aggressive cores on demand.</title><venue>HPCA</venue><pages>436-447</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/AnsariFGTM13</key><doi>10.1109/HPCA.2013.6522339</doi><ee>https://doi.org/10.1109/HPCA.2013.6522339</ee><url>https://dblp.org/rec/conf/hpca/AnsariFGTM13</url></info>
<url>URL#2812757</url>
</hit>
<hit score="1" id="2812758">
<info><authors><author pid="11/7323">Ehsan K. Ardestani</author><author pid="81/6097">Jose Renau</author></authors><title>ESESC - A fast multicore simulator using Time-Based Sampling.</title><venue>HPCA</venue><pages>448-459</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/ArdestaniR13</key><doi>10.1109/HPCA.2013.6522340</doi><ee>https://doi.org/10.1109/HPCA.2013.6522340</ee><url>https://dblp.org/rec/conf/hpca/ArdestaniR13</url></info>
<url>URL#2812758</url>
</hit>
<hit score="1" id="2812759">
<info><authors><author pid="55/10504">Seungcheol Baek</author><author pid="10/2814">Hyung Gyu Lee</author><author pid="39/4722">Chrysostomos Nicopoulos</author><author pid="63/4391">Junghee Lee</author><author pid="11/601">Jongman Kim</author></authors><title>ECM - Effective Capacity Maximizer for high-performance compressed caching.</title><venue>HPCA</venue><pages>131-142</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/BaekLNLK13</key><doi>10.1109/HPCA.2013.6522313</doi><ee>https://doi.org/10.1109/HPCA.2013.6522313</ee><url>https://dblp.org/rec/conf/hpca/BaekLNLK13</url></info>
<url>URL#2812759</url>
</hit>
<hit score="1" id="2812760">
<info><authors><author pid="90/661">Jesse G. Beu</author><author pid="38/5187">Jason A. Poovey</author><author pid="130/7671">Eric R. Hein</author><author pid="91/1557">Thomas M. Conte</author></authors><title>High-speed formal verification of heterogeneous coherence hierarchies.</title><venue>HPCA</venue><pages>566-577</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/BeuPHC13</key><doi>10.1109/HPCA.2013.6522350</doi><ee>https://doi.org/10.1109/HPCA.2013.6522350</ee><url>https://dblp.org/rec/conf/hpca/BeuPHC13</url></info>
<url>URL#2812760</url>
</hit>
<hit score="1" id="2812761">
<info><authors><author pid="79/4370">Emily R. Blem</author><author pid="89/6512-3">Jaikrishnan Menon</author><author pid="22/858">Karthikeyan Sankaralingam</author></authors><title>Power struggles - Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures.</title><venue>HPCA</venue><pages>1-12</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/BlemMS13</key><doi>10.1109/HPCA.2013.6522302</doi><ee>https://doi.org/10.1109/HPCA.2013.6522302</ee><url>https://dblp.org/rec/conf/hpca/BlemMS13</url></info>
<url>URL#2812761</url>
</hit>
<hit score="1" id="2812762">
<info><authors><author pid="130/7611">James Bonanno</author><author pid="58/9995">Adam Collura</author><author pid="45/9995">Daniel Lipetz</author><author pid="17/5012">Ulrich Mayer</author><author pid="95/10930">Brian R. Prasky</author><author pid="130/7767">Anthony Saporito</author></authors><title>Two level bulk preload branch prediction.</title><venue>HPCA</venue><pages>71-82</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/BonannoCLMPS13</key><doi>10.1109/HPCA.2013.6522308</doi><ee>https://doi.org/10.1109/HPCA.2013.6522308</ee><url>https://dblp.org/rec/conf/hpca/BonannoCLMPS13</url></info>
<url>URL#2812762</url>
</hit>
<hit score="1" id="2812763">
<info><authors><author pid="09/254">Nicholas P. Carter</author><author pid="53/4349">Aditya Agrawal</author><author pid="b/ShekharYBorkar">Shekhar Borkar</author><author pid="68/3973">Romain Cledat</author><author pid="00/4585">Howard David</author><author pid="130/7713">Dave Dunning</author><author pid="38/5707">Joshua B. Fryman</author><author pid="130/7656">Ivan Ganev</author><author pid="45/6662">Roger A. Golliver</author><author pid="48/3915">Rob C. Knauerhase</author><author pid="00/4078">Richard Lethin</author><author pid="05/2998">Beno&#238;t Meister</author><author pid="59/823">Asit K. Mishra</author><author pid="130/7681">Wilfred R. Pinfold</author><author pid="86/1882">Justin Teller</author><author pid="t/JosepTorrellas">Josep Torrellas</author><author pid="52/5720">Nicolas Vasilache</author><author pid="58/3393">Ganesh Venkatesh</author><author pid="56/5509">Jianping Xu</author></authors><title>Runnemede - An architecture for Ubiquitous High-Performance Computing.</title><venue>HPCA</venue><pages>198-209</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/CarterABCDDFGGKLMMPTTVVX13</key><doi>10.1109/HPCA.2013.6522319</doi><ee>https://doi.org/10.1109/HPCA.2013.6522319</ee><url>https://dblp.org/rec/conf/hpca/CarterABCDDFGGKLMMPTTVVX13</url></info>
<url>URL#2812763</url>
</hit>
<hit score="1" id="2812764">
<info><authors><author pid="63/9300">Yuan-Ying Chang</author><author pid="07/8313">Yoshi Shih-Chieh Huang</author><author pid="90/8857">Matthew Poremba</author><author pid="v/NarayananVijaykrishnan">Vijaykrishnan Narayanan</author><author pid="x/YuanXie">Yuan Xie 0001</author><author pid="k/ChungTaKing">Chung-Ta King</author></authors><title>TS-Router - On maximizing the Quality-of-Allocation in the On-Chip Network.</title><venue>HPCA</venue><pages>390-399</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChangHPNXK13</key><doi>10.1109/HPCA.2013.6522335</doi><ee>https://doi.org/10.1109/HPCA.2013.6522335</ee><url>https://dblp.org/rec/conf/hpca/ChangHPNXK13</url></info>
<url>URL#2812764</url>
</hit>
<hit score="1" id="2812765">
<info><authors><author pid="73/6948">Mu-Tien Chang</author><author pid="99/9460">Paul Rosenfeld</author><author pid="35/5292">Shih-Lien Lu</author><author pid="94/4067">Bruce L. Jacob</author></authors><title>Technology comparison for large last-level caches (L3Cs) - Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM.</title><venue>HPCA</venue><pages>143-154</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChangRLJ13</key><doi>10.1109/HPCA.2013.6522314</doi><ee>https://doi.org/10.1109/HPCA.2013.6522314</ee><url>https://dblp.org/rec/conf/hpca/ChangRLJ13</url></info>
<url>URL#2812765</url>
</hit>
<hit score="1" id="2812766">
<info><authors><author pid="78/4756">Lizhong Chen</author><author pid="10/2904">Timothy Mark Pinkston</author></authors><title>Worm-Bubble Flow Control.</title><venue>HPCA</venue><pages>366-377</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenP13</key><doi>10.1109/HPCA.2013.6522333</doi><ee>https://doi.org/10.1109/HPCA.2013.6522333</ee><url>https://dblp.org/rec/conf/hpca/ChenP13</url></info>
<url>URL#2812766</url>
</hit>
<hit score="1" id="2812767">
<info><authors><author pid="00/5672">Neal Clayton Crago</author><author pid="27/5206">Omid Azizi</author><author pid="l/StevenSLumetta">Steven S. Lumetta</author><author pid="05/6203">Sanjay J. Patel</author></authors><title>Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors.</title><venue>HPCA</venue><pages>294-305</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/CragoALP13</key><doi>10.1109/HPCA.2013.6522327</doi><ee>https://doi.org/10.1109/HPCA.2013.6522327</ee><url>https://dblp.org/rec/conf/hpca/CragoALP13</url></info>
<url>URL#2812767</url>
</hit>
<hit score="1" id="2812768">
<info><authors><author pid="41/1231">Reetuparna Das</author><author pid="117/0573">Rachata Ausavarungnirun</author><author pid="m/OnurMutlu">Onur Mutlu</author><author pid="61/5139">Akhilesh Kumar</author><author pid="44/6303">Mani Azimi</author></authors><title>Application-to-core mapping policies to reduce memory system interference in multi-core systems.</title><venue>HPCA</venue><pages>107-118</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/DasAMKA13</key><doi>10.1109/HPCA.2013.6522311</doi><ee>https://doi.org/10.1109/HPCA.2013.6522311</ee><url>https://dblp.org/rec/conf/hpca/DasAMKA13</url></info>
<url>URL#2812768</url>
</hit>
<hit score="1" id="2812769">
<info><authors><author pid="70/3287">Muhammad Umar Farooq</author><author pid="64/8277">Khubaib</author><author pid="j/LizyKurianJohn">Lizy K. John</author></authors><title>Store-Load-Branch (SLB) predictor - A compiler assisted branch prediction for data dependent branches.</title><venue>HPCA</venue><pages>59-70</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/FarooqKJ13</key><doi>10.1109/HPCA.2013.6522307</doi><ee>https://doi.org/10.1109/HPCA.2013.6522307</ee><url>https://dblp.org/rec/conf/hpca/FarooqKJ13</url></info>
<url>URL#2812769</url>
</hit>
<hit score="1" id="2812770">
<info><authors><author pid="53/9032">Syed Zohaib Gilani</author><author pid="18/1402">Nam Sung Kim</author><author pid="s/MichaelJSchulte">Michael J. Schulte</author></authors><title>Power-efficient computing for compute-intensive GPGPU applications.</title><venue>HPCA</venue><pages>330-341</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/GilaniKS13</key><doi>10.1109/HPCA.2013.6522330</doi><ee>https://doi.org/10.1109/HPCA.2013.6522330</ee><url>https://dblp.org/rec/conf/hpca/GilaniKS13</url></info>
<url>URL#2812770</url>
</hit>
<hit score="1" id="2812771">
<info><authors><author pid="118/8963">Nilanjan Goswami</author><author pid="130/7624">Bingyi Cao</author><author pid="75/4601-6">Tao Li 0006</author></authors><title>Power-performance co-optimization of throughput core architecture using resistive memory.</title><venue>HPCA</venue><pages>342-353</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/GoswamiCL13</key><doi>10.1109/HPCA.2013.6522331</doi><ee>https://doi.org/10.1109/HPCA.2013.6522331</ee><url>https://dblp.org/rec/conf/hpca/GoswamiCL13</url></info>
<url>URL#2812771</url>
</hit>
<hit score="1" id="2812772">
<info><authors><author pid="130/7690">Marisabel Guevara</author><author pid="64/2199">Benjamin Lubin</author><author pid="l/BenjaminCLee">Benjamin C. Lee</author></authors><title>Navigating heterogeneous processors with market mechanisms.</title><venue>HPCA</venue><pages>95-106</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/GuevaraLL13</key><doi>10.1109/HPCA.2013.6522310</doi><ee>https://doi.org/10.1109/HPCA.2013.6522310</ee><url>https://dblp.org/rec/conf/hpca/GuevaraLL13</url></info>
<url>URL#2812772</url>
</hit>
<hit score="1" id="2812773">
<info><authors><author pid="130/7622">Tae Jun Ham</author><author pid="130/7669">Bharath K. Chelepalli</author><author pid="130/7639">Neng Xue</author><author pid="l/BenjaminCLee">Benjamin C. Lee</author></authors><title>Disintegrated control for energy-efficient and heterogeneous memory systems.</title><venue>HPCA</venue><pages>424-435</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/HamCXL13</key><doi>10.1109/HPCA.2013.6522338</doi><ee>https://doi.org/10.1109/HPCA.2013.6522338</ee><url>https://dblp.org/rec/conf/hpca/HamCXL13</url></info>
<url>URL#2812773</url>
</hit>
<hit score="1" id="2812774">
<info><authors><author pid="79/3631">Rui Hou</author><author pid="j/TaoJiang-10">Tao Jiang 0010</author><author pid="61/10484">Liuhang Zhang</author><author pid="125/5662">Pengfei Qi</author><author pid="32/7673">Jianbo Dong</author><author pid="51/2659">Haibin Wang</author><author pid="67/10269">Xiongli Gu</author><author pid="19/8500">Shujie Zhang</author></authors><title>Cost effective data center servers.</title><venue>HPCA</venue><pages>179-187</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/HouJZQDWGZ13</key><doi>10.1109/HPCA.2013.6522317</doi><ee>https://doi.org/10.1109/HPCA.2013.6522317</ee><url>https://dblp.org/rec/conf/hpca/HouJZQDWGZ13</url></info>
<url>URL#2812774</url>
</hit>
<hit score="1" id="2812775">
<info><authors><author pid="130/7750">Adam N. Jacobvitz</author><author pid="c/ARobertCalderbank">A. Robert Calderbank</author><author pid="27/2064">Daniel J. Sorin</author></authors><title>Coset coding to extend the lifetime of memory.</title><venue>HPCA</venue><pages>222-233</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/JacobvitzCS13</key><doi>10.1109/HPCA.2013.6522321</doi><ee>https://doi.org/10.1109/HPCA.2013.6522321</ee><url>https://dblp.org/rec/conf/hpca/JacobvitzCS13</url></info>
<url>URL#2812775</url>
</hit>
<hit score="1" id="2812776">
<info><authors><author pid="130/7707">Xun Jian</author><author pid="98/4371-2">Rakesh Kumar 0002</author></authors><title>Adaptive Reliability Chipkill Correct (ARCC).</title><venue>HPCA</venue><pages>270-281</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/JianK13</key><doi>10.1109/HPCA.2013.6522325</doi><ee>https://doi.org/10.1109/HPCA.2013.6522325</ee><url>https://dblp.org/rec/conf/hpca/JianK13</url></info>
<url>URL#2812776</url>
</hit>
<hit score="1" id="2812777">
<info><authors><author pid="89/5932">Ulya R. Karpuzcu</author><author pid="28/6515">Abhishek A. Sinkar</author><author pid="18/1402">Nam Sung Kim</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>EnergySmart - Toward energy-efficient manycores for Near-Threshold Computing.</title><venue>HPCA</venue><pages>542-553</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/KarpuzcuSKT13</key><doi>10.1109/HPCA.2013.6522348</doi><ee>https://doi.org/10.1109/HPCA.2013.6522348</ee><url>https://dblp.org/rec/conf/hpca/KarpuzcuSKT13</url></info>
<url>URL#2812777</url>
</hit>
<hit score="1" id="2812778">
<info><authors><author pid="11/3291-1">Mehmet Kayaalp 0001</author><author pid="130/7749">Timothy Schmitt</author><author pid="130/7729">Junaid Nomani</author><author pid="p/DmitryVPonomarev">Dmitry Ponomarev</author><author pid="86/2654">Nael B. Abu-Ghazaleh</author></authors><title>SCRAP - Architecture for signature-based protection from Code Reuse Attacks.</title><venue>HPCA</venue><pages>258-269</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/KayaalpSNPA13</key><doi>10.1109/HPCA.2013.6522324</doi><ee>https://doi.org/10.1109/HPCA.2013.6522324</ee><url>https://dblp.org/rec/conf/hpca/KayaalpSNPA13</url></info>
<url>URL#2812778</url>
</hit>
<hit score="1" id="2812779">
<info><authors><author pid="01/9032">Samira Manabi Khan</author><author pid="77/5087">Alaa R. Alameldeen</author><author pid="40/4137">Chris Wilkerson</author><author pid="18/1691">Jaydeep Kulkarni</author><author pid="96/2151">Daniel A. Jim&#233;nez</author></authors><title>Improving multi-core performance using mixed-cell cache architecture.</title><venue>HPCA</venue><pages>119-130</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/KhanAWKJ13</key><doi>10.1109/HPCA.2013.6522312</doi><ee>https://doi.org/10.1109/HPCA.2013.6522312</ee><url>https://dblp.org/rec/conf/hpca/KhanAWKJ13</url></info>
<url>URL#2812779</url>
</hit>
<hit score="1" id="2812780">
<info><authors><author pid="66/4132">Michihiro Koibuchi</author><author pid="89/10037">Ikki Fujiwara</author><author pid="60/6814">Hiroki Matsutani</author><author pid="25/6606">Henri Casanova</author></authors><title>Layout-conscious random topologies for HPC off-chip interconnects.</title><venue>HPCA</venue><pages>484-495</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/KoibuchiFMC13</key><doi>10.1109/HPCA.2013.6522343</doi><ee>https://doi.org/10.1109/HPCA.2013.6522343</ee><url>https://dblp.org/rec/conf/hpca/KoibuchiFMC13</url></info>
<url>URL#2812780</url>
</hit>
<hit score="1" id="2812781">
<info><authors><author pid="50/2421">Tushar Krishna</author><author pid="99/902">Chia-Hsin Owen Chen</author><author pid="12/3479">Woo-Cheol Kwon</author><author pid="86/2160">Li-Shiuan Peh</author></authors><title>Breaking the on-chip latency barrier using SMART.</title><venue>HPCA</venue><pages>378-389</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/KrishnaCKP13</key><doi>10.1109/HPCA.2013.6522334</doi><ee>https://doi.org/10.1109/HPCA.2013.6522334</ee><url>https://dblp.org/rec/conf/hpca/KrishnaCKP13</url></info>
<url>URL#2812781</url>
</hit>
<hit score="1" id="2812782">
<info><authors><author pid="41/8188">Yebin Lee</author><author pid="k/SoontaeKim">Soontae Kim</author><author pid="78/9350">Seokin Hong</author><author pid="68/222-2">Jongmin Lee 0002</author></authors><title>Skinflint DRAM system - Minimizing DRAM chip writes for low power.</title><venue>HPCA</venue><pages>25-34</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeKH013</key><doi>10.1109/HPCA.2013.6522304</doi><ee>https://doi.org/10.1109/HPCA.2013.6522304</ee><url>https://dblp.org/rec/conf/hpca/LeeKH013</url></info>
<url>URL#2812782</url>
</hit>
<hit score="1" id="2812783">
<info><authors><author pid="00/10253">Donghyuk Lee</author><author pid="70/4287">Yoongu Kim</author><author pid="117/0561">Vivek Seshadri</author><author pid="117/0569">Jamie Liu</author><author pid="10/10980">Lavanya Subramanian</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>Tiered-latency DRAM - A low latency and low cost DRAM architecture.</title><venue>HPCA</venue><pages>615-626</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeKSLSM13</key><doi>10.1109/HPCA.2013.6522354</doi><ee>https://doi.org/10.1109/HPCA.2013.6522354</ee><url>https://dblp.org/rec/conf/hpca/LeeKSLSM13</url></info>
<url>URL#2812783</url>
</hit>
<hit score="1" id="2812784">
<info><authors><author pid="66/190-9">Chao Li 0009</author><author pid="129/2868">Ruijin Zhou</author><author pid="75/4601-6">Tao Li 0006</author></authors><title>Enabling distributed generation powered sustainable high-performance data center.</title><venue>HPCA</venue><pages>35-46</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiZL13</key><doi>10.1109/HPCA.2013.6522305</doi><ee>https://doi.org/10.1109/HPCA.2013.6522305</ee><url>https://dblp.org/rec/conf/hpca/LiZL13</url></info>
<url>URL#2812784</url>
</hit>
<hit score="1" id="2812785">
<info><authors><author pid="87/1987">Zhongqi Li</author><author pid="129/2868">Ruijin Zhou</author><author pid="75/4601-6">Tao Li 0006</author></authors><title>Exploring high-performance and energy proportional interface for phase change memory systems.</title><venue>HPCA</venue><pages>210-221</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiZL13a</key><doi>10.1109/HPCA.2013.6522320</doi><ee>https://doi.org/10.1109/HPCA.2013.6522320</ee><url>https://dblp.org/rec/conf/hpca/LiZL13a</url></info>
<url>URL#2812785</url>
</hit>
<hit score="1" id="2812786">
<info><authors><author pid="56/9613">Daniel Lustig</author><author pid="m/MargaretMartonosi">Margaret Martonosi</author></authors><title>Reducing GPU offload latency via fine-grained CPU-GPU synchronization.</title><venue>HPCA</venue><pages>354-365</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/LustigM13</key><doi>10.1109/HPCA.2013.6522332</doi><ee>https://doi.org/10.1109/HPCA.2013.6522332</ee><url>https://dblp.org/rec/conf/hpca/LustigM13</url></info>
<url>URL#2812786</url>
</hit>
<hit score="1" id="2812787">
<info><authors><author pid="39/9350">Tayyeb Mahmood</author><author pid="k/SoontaeKim">Soontae Kim</author><author pid="78/9350">Seokin Hong</author></authors><title>Macho - A failure model-oriented adaptive cache architecture to enable near-threshold voltage scaling.</title><venue>HPCA</venue><pages>532-541</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/MahmoodKH13</key><doi>10.1109/HPCA.2013.6522347</doi><ee>https://doi.org/10.1109/HPCA.2013.6522347</ee><url>https://dblp.org/rec/conf/hpca/MahmoodKH13</url></info>
<url>URL#2812787</url>
</hit>
<hit score="1" id="2812788">
<info><authors><author pid="159/0073">Prashant J. Nair</author><author pid="77/8761">Chia-Chen Chou</author><author pid="60/6934">Moinuddin K. Qureshi</author></authors><title>A case for Refresh Pausing in DRAM memory systems.</title><venue>HPCA</venue><pages>627-638</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/NairCQ13</key><doi>10.1109/HPCA.2013.6522355</doi><ee>https://doi.org/10.1109/HPCA.2013.6522355</ee><url>https://dblp.org/rec/conf/hpca/NairCQ13</url></info>
<url>URL#2812788</url>
</hit>
<hit score="1" id="2812789">
<info><authors><author pid="41/7934">Andrew Nere</author><author pid="26/3520">Atif Hashmi</author><author pid="02/1732">Mikko H. Lipasti</author><author pid="49/6080">Giulio Tononi</author></authors><title>Bridging the semantic gap - Emulating biological neuronal behaviors with simple digital neurons.</title><venue>HPCA</venue><pages>472-483</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/NereHLT13</key><doi>10.1109/HPCA.2013.6522342</doi><ee>https://doi.org/10.1109/HPCA.2013.6522342</ee><url>https://dblp.org/rec/conf/hpca/NereHLT13</url></info>
<url>URL#2812789</url>
</hit>
<hit score="1" id="2812790">
<info><authors><author pid="42/5189">Xuehai Qian</author><author pid="75/4947">He Huang</author><author pid="18/11096">Benjamin Sahelices</author><author pid="08/4002">Depei Qian</author></authors><title>Rainbow - Efficient memory dependence recording with high replay parallelism for relaxed memory model.</title><venue>HPCA</venue><pages>554-565</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/QianHSQ13</key><doi>10.1109/HPCA.2013.6522349</doi><ee>https://doi.org/10.1109/HPCA.2013.6522349</ee><url>https://dblp.org/rec/conf/hpca/QianHSQ13</url></info>
<url>URL#2812790</url>
</hit>
<hit score="1" id="2812791">
<info><authors><author pid="38/618">Jia Rao</author><author pid="05/1958">Kun Wang</author><author pid="13/6395-2">Xiaobo Zhou 0002</author><author pid="x/ChengZhongXu">Cheng-Zhong Xu 0001</author></authors><title>Optimizing virtual machine scheduling in NUMA multicore systems.</title><venue>HPCA</venue><pages>306-317</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/RaoWZX13</key><doi>10.1109/HPCA.2013.6522328</doi><ee>https://doi.org/10.1109/HPCA.2013.6522328</ee><url>https://dblp.org/rec/conf/hpca/RaoWZX13</url></info>
<url>URL#2812791</url>
</hit>
<hit score="1" id="2812792">
<info><authors><author pid="02/8105">Minsoo Rhu</author><author pid="95/2048">Mattan Erez</author></authors><title>The dual-path execution model for efficient GPU control flow.</title><venue>HPCA</venue><pages>591-602</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/RhuE13</key><doi>10.1109/HPCA.2013.6522352</doi><ee>https://doi.org/10.1109/HPCA.2013.6522352</ee><url>https://dblp.org/rec/conf/hpca/RhuE13</url></info>
<url>URL#2812792</url>
</hit>
<hit score="1" id="2812793">
<info><authors><author pid="16/2668">Behnam Robatmili</author><author pid="47/4826">Dong Li</author><author pid="00/809">Hadi Esmaeilzadeh</author><author pid="59/1020">Madhu Saravana Sibi Govindan</author><author pid="19/3885">Aaron Smith</author><author pid="85/5822">Andrew Putnam</author><author pid="b/DougBurger">Doug Burger</author><author pid="k/StephenWKeckler">Stephen W. Keckler</author></authors><title>How to implement effective prediction and forwarding for fusable dynamic multicore architectures.</title><venue>HPCA</venue><pages>460-471</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/RobatmiliLEGSPBK13</key><doi>10.1109/HPCA.2013.6522341</doi><ee>https://doi.org/10.1109/HPCA.2013.6522341</ee><url>https://dblp.org/rec/conf/hpca/RobatmiliLEGSPBK13</url></info>
<url>URL#2812793</url>
</hit>
<hit score="1" id="2812794">
<info><authors><author pid="48/10475">Ahmad Samih</author><author pid="29/50-1">Ren Wang 0001</author><author pid="95/7118">Anil Krishna</author><author pid="83/3053">Christian Maciocco</author><author pid="82/8969">Tsung-Yuan Charlie Tai</author><author pid="11/2624">Yan Solihin</author></authors><title>Energy-efficient interconnect via Router Parking.</title><venue>HPCA</venue><pages>508-519</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/SamihWKMTS13</key><doi>10.1109/HPCA.2013.6522345</doi><ee>https://doi.org/10.1109/HPCA.2013.6522345</ee><url>https://dblp.org/rec/conf/hpca/SamihWKMTS13</url></info>
<url>URL#2812794</url>
</hit>
<hit score="1" id="2812795">
<info><authors><author pid="130/7650">Richard Sampson</author><author pid="98/2604-4">Ming Yang 0004</author><author pid="126/0868">Siyuan Wei</author><author pid="45/2824">Chaitali Chakrabarti</author><author pid="01/1282">Thomas F. Wenisch</author></authors><title>Sonic Millip3De - A massively parallel 3D-stacked accelerator for 3D ultrasound.</title><venue>HPCA</venue><pages>318-329</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/SampsonYWCW13</key><doi>10.1109/HPCA.2013.6522329</doi><ee>https://doi.org/10.1109/HPCA.2013.6522329</ee><url>https://dblp.org/rec/conf/hpca/SampsonYWCW13</url></info>
<url>URL#2812795</url>
</hit>
<hit score="1" id="2812796">
<info><authors><author pid="88/9134">Andreas Sandberg</author><author pid="115/4866">Andreas Sembrant</author><author pid="h/ErikHagersten">Erik Hagersten</author><author pid="58/6781">David Black-Schaffer</author></authors><title>Modeling performance variation due to cache sharing.</title><venue>HPCA</venue><pages>155-166</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/SandbergSHB13</key><doi>10.1109/HPCA.2013.6522315</doi><ee>https://doi.org/10.1109/HPCA.2013.6522315</ee><url>https://dblp.org/rec/conf/hpca/SandbergSHB13</url></info>
<url>URL#2812796</url>
</hit>
<hit score="1" id="2812797">
<info><authors><author pid="86/7883">Inderpreet Singh</author><author pid="73/4692">Arrvindh Shriraman</author><author pid="31/6006">Wilson W. L. Fung</author><author pid="13/434">Mike O'Connor</author><author pid="a/TorMAamodt">Tor M. Aamodt</author></authors><title>Cache coherence for GPU architectures.</title><venue>HPCA</venue><pages>578-590</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/SinghSFOA13</key><doi>10.1109/HPCA.2013.6522351</doi><ee>https://doi.org/10.1109/HPCA.2013.6522351</ee><url>https://dblp.org/rec/conf/hpca/SinghSFOA13</url></info>
<url>URL#2812797</url>
</hit>
<hit score="1" id="2812798">
<info><authors><author pid="10/10980">Lavanya Subramanian</author><author pid="117/0561">Vivek Seshadri</author><author pid="70/4287">Yoongu Kim</author><author pid="117/0571">Ben Jaiyen</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>MISE - Providing performance predictability and improving fairness in shared main memory systems.</title><venue>HPCA</venue><pages>639-650</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/SubramanianSKJM13</key><doi>10.1109/HPCA.2013.6522356</doi><ee>https://doi.org/10.1109/HPCA.2013.6522356</ee><url>https://dblp.org/rec/conf/hpca/SubramanianSKJM13</url></info>
<url>URL#2812798</url>
</hit>
<hit score="1" id="2812799">
<info><authors><author pid="38/3581">Kshitij Sudan</author><author pid="15/5920">Saisanthosh Balakrishnan</author><author pid="61/4970">Sean Lie</author><author pid="09/0">Min Xu</author><author pid="130/7696">Dhiraj Mallick</author><author pid="97/2163">Gary Lauterbach</author><author pid="20/6518">Rajeev Balasubramonian</author></authors><title>A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O.</title><venue>HPCA</venue><pages>167-178</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/SudanBLXMLB13</key><doi>10.1109/HPCA.2013.6522316</doi><ee>https://doi.org/10.1109/HPCA.2013.6522316</ee><url>https://dblp.org/rec/conf/hpca/SudanBLXMLB13</url></info>
<url>URL#2812799</url>
</hit>
<hit score="1" id="2812800">
<info><authors><author pid="35/1464">Lingjia Tang</author><author pid="48/6796">Jason Mars</author><author pid="49/4478">Xiao Zhang</author><author pid="128/5760">Robert Hagmann</author><author pid="38/3747">Robert Hundt</author><author pid="82/3763">Eric Tune</author></authors><title>Optimizing Google's warehouse scale computers - The NUMA experience.</title><venue>HPCA</venue><pages>188-197</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/TangMZHHT13</key><doi>10.1109/HPCA.2013.6522318</doi><ee>https://doi.org/10.1109/HPCA.2013.6522318</ee><url>https://dblp.org/rec/conf/hpca/TangMZHHT13</url></info>
<url>URL#2812800</url>
</hit>
<hit score="1" id="2812801">
<info><authors><author pid="46/8559">Yaohua Wang</author><author pid="05/2543">Shuming Chen</author><author pid="38/8700">Jianghua Wan</author><author pid="34/2396">Jiayuan Meng</author><author pid="55/957-23">Kai Zhang 0023</author><author pid="49/3283-13">Wei Liu 0013</author><author pid="120/1832">Xi Ning</author></authors><title>A multiple SIMD, multiple data (MSMD) architecture - Parallel execution of dynamic and static SIMD fragments.</title><venue>HPCA</venue><pages>603-614</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangCWMZLN13</key><doi>10.1109/HPCA.2013.6522353</doi><ee>https://doi.org/10.1109/HPCA.2013.6522353</ee><url>https://dblp.org/rec/conf/hpca/WangCWMZLN13</url></info>
<url>URL#2812801</url>
</hit>
<hit score="1" id="2812802">
<info><authors><author pid="69/393">Jue Wang</author><author pid="84/3152">Xiangyu Dong</author><author pid="x/YuanXie">Yuan Xie 0001</author><author pid="j/NormanPJouppi">Norman P. Jouppi</author></authors><title>i2WAP - Improving non-volatile cache lifetime by reducing inter- and intra-set write variations.</title><venue>HPCA</venue><pages>234-245</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangDXJ13</key><doi>10.1109/HPCA.2013.6522322</doi><ee>https://doi.org/10.1109/HPCA.2013.6522322</ee><url>https://dblp.org/rec/conf/hpca/WangDXJ13</url></info>
<url>URL#2812802</url>
</hit>
<hit score="1" id="2812803">
<info><authors><author pid="01/615">Yubin Xia</author><author pid="64/9557">Yutao Liu</author><author pid="31/6601-1">Haibo Chen 0001</author></authors><title>Architecture support for guest-transparent VM protection from untrusted hypervisor and physical attacks.</title><venue>HPCA</venue><pages>246-257</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/XiaLC13</key><doi>10.1109/HPCA.2013.6522323</doi><ee>https://doi.org/10.1109/HPCA.2013.6522323</ee><url>https://dblp.org/rec/conf/hpca/XiaLC13</url></info>
<url>URL#2812803</url>
</hit>
<hit score="1" id="2812804">
<info><authors><author pid="23/6331">Jianhui Yue</author><author pid="60/6001">Yifeng Zhu</author></authors><title>Accelerating write by exploiting PCM asymmetries.</title><venue>HPCA</venue><pages>282-293</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/YueZ13</key><doi>10.1109/HPCA.2013.6522326</doi><ee>https://doi.org/10.1109/HPCA.2013.6522326</ee><url>https://dblp.org/rec/conf/hpca/YueZ13</url></info>
<url>URL#2812804</url>
</hit>
<hit score="1" id="2812805">
<info><authors><author pid="16/2398">Jason Zebchuk</author><author pid="04/1921">Harold W. Cain</author><author pid="86/2176-5">Xin Tong 0005</author><author pid="05/6204">Vijayalakshmi Srinivasan</author><author pid="m/AndreasMoshovos">Andreas Moshovos</author></authors><title>RECAP - A region-based cure for the common cold (cache).</title><venue>HPCA</venue><pages>83-94</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZebchukCTSM13</key><doi>10.1109/HPCA.2013.6522309</doi><ee>https://doi.org/10.1109/HPCA.2013.6522309</ee><url>https://dblp.org/rec/conf/hpca/ZebchukCTSM13</url></info>
<url>URL#2812805</url>
</hit>
<hit score="1" id="2812806">
<info><authors><author pid="118/5436">Lihang Zhao</author><author pid="57/2310">Woojin Choi</author><author pid="78/4756">Lizhong Chen</author><author pid="87/3834">Jeffrey T. Draper</author></authors><title>In-network traffic regulation for Transactional Memory.</title><venue>HPCA</venue><pages>520-531</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhaoCCD13</key><doi>10.1109/HPCA.2013.6522346</doi><ee>https://doi.org/10.1109/HPCA.2013.6522346</ee><url>https://dblp.org/rec/conf/hpca/ZhaoCCD13</url></info>
<url>URL#2812806</url>
</hit>
<hit score="1" id="2812807">
<info><authors><author pid="72/8314-1">Yuhao Zhu 0001</author><author pid="88/2610">Vijay Janapa Reddi</author></authors><title>High-performance and energy-efficient mobile web browsing on big/little systems.</title><venue>HPCA</venue><pages>13-24</pages><year>2013</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhuR13</key><doi>10.1109/HPCA.2013.6522303</doi><ee>https://doi.org/10.1109/HPCA.2013.6522303</ee><url>https://dblp.org/rec/conf/hpca/ZhuR13</url></info>
<url>URL#2812807</url>
</hit>
<hit score="1" id="2908440">
<info><title>19th IEEE International Symposium on High Performance Computer Architecture, HPCA 2013, Shenzhen, China, February 23-27, 2013</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2013</year><type>Editorship</type><key>conf/hpca/2013</key><ee>https://ieeexplore.ieee.org/xpl/conhome/6518038/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2013</url></info>
<url>URL#2908440</url>
</hit>
<hit score="1" id="3077181">
<info><authors><author pid="36/7863">Jacob Adriaens</author><author pid="06/2381">Katherine Compton</author><author pid="18/1402">Nam Sung Kim</author><author pid="s/MichaelJSchulte">Michael J. Schulte</author></authors><title>The case for GPGPU spatial multitasking.</title><venue>HPCA</venue><pages>79-90</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/AdriaensCKS12</key><doi>10.1109/HPCA.2012.6168946</doi><ee>https://doi.org/10.1109/HPCA.2012.6168946</ee><url>https://dblp.org/rec/conf/hpca/AdriaensCKS12</url></info>
<url>URL#3077181</url>
</hit>
<hit score="1" id="3077182">
<info><authors><author pid="a/JungHoAhn">Jung Ho Ahn</author><author pid="88/11097">Sungwoo Choo</author><author pid="39/6945">John Kim</author></authors><title>Network within a network approach to create a scalable high-radix router microarchitecture.</title><venue>HPCA</venue><pages>455-466</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/AhnCK12</key><doi>10.1109/HPCA.2012.6169048</doi><ee>https://doi.org/10.1109/HPCA.2012.6169048</ee><url>https://dblp.org/rec/conf/hpca/AhnCK12</url></info>
<url>URL#3077182</url>
</hit>
<hit score="1" id="3077183">
<info><authors><author pid="75/2883">Manu Awasthi</author><author pid="86/11097">Manjunath Shevgoor</author><author pid="38/3581">Kshitij Sudan</author><author pid="44/3232">Bipin Rajendran</author><author pid="20/6518">Rajeev Balasubramonian</author><author pid="05/6204">Viji Srinivasan</author></authors><title>Efficient scrub mechanisms for error-prone emerging memories.</title><venue>HPCA</venue><pages>15-26</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/AwasthiSSRBS12</key><doi>10.1109/HPCA.2012.6168941</doi><ee>https://doi.org/10.1109/HPCA.2012.6168941</ee><url>https://dblp.org/rec/conf/hpca/AwasthiSSRBS12</url></info>
<url>URL#3077183</url>
</hit>
<hit score="1" id="3077184">
<info><authors><author pid="91/7550">Raid Zuhair Ayoub</author><author pid="76/8682">Rajib Nath</author><author pid="s/TajanaSimunic">Tajana Rosing</author></authors><title>JETC - Joint energy thermal and cooling management for memory and CPU subsystems in servers.</title><venue>HPCA</venue><pages>299-310</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/AyoubNR12</key><doi>10.1109/HPCA.2012.6169035</doi><ee>https://doi.org/10.1109/HPCA.2012.6169035</ee><url>https://dblp.org/rec/conf/hpca/AyoubNR12</url></info>
<url>URL#3077184</url>
</hit>
<hit score="1" id="3077185">
<info><authors><author pid="79/5563">Ganesh Balakrishnan</author><author pid="11/2624">Yan Solihin</author></authors><title>WEST - Cloning data cache behavior using Stochastic Traces.</title><venue>HPCA</venue><pages>387-398</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/BalakrishnanS12</key><doi>10.1109/HPCA.2012.6169042</doi><ee>https://doi.org/10.1109/HPCA.2012.6169042</ee><url>https://dblp.org/rec/conf/hpca/BalakrishnanS12</url></info>
<url>URL#3077185</url>
</hit>
<hit score="1" id="3077186">
<info><authors><author pid="139/6990">Steven J. Battle</author><author pid="98/1014">Andrew D. Hilton</author><author pid="53/1682">Mark Hempstead</author><author pid="19/4907">Amir Roth</author></authors><title>Flexible register management using reference counting.</title><venue>HPCA</venue><pages>273-284</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/BattleHHR12</key><doi>10.1109/HPCA.2012.6169033</doi><ee>https://doi.org/10.1109/HPCA.2012.6169033</ee><url>https://dblp.org/rec/conf/hpca/BattleHHR12</url></info>
<url>URL#3077186</url>
</hit>
<hit score="1" id="3077187">
<info><authors><author pid="10/11097">Jesse Benson</author><author pid="61/11097">Ryan Cofell</author><author pid="68/11096">Chris Frericks</author><author pid="54/9614">Chen-Han Ho</author><author pid="25/1585">Venkatraman Govindaraju</author><author pid="58/11098">Tony Nowatzki</author><author pid="22/858">Karthikeyan Sankaralingam</author></authors><title>Design, integration and implementation of the DySER hardware accelerator into OpenSPARC.</title><venue>HPCA</venue><pages>115-126</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/BensonCFHGNS12</key><doi>10.1109/HPCA.2012.6168949</doi><ee>https://doi.org/10.1109/HPCA.2012.6168949</ee><url>https://dblp.org/rec/conf/hpca/BensonCFHGNS12</url></info>
<url>URL#3077187</url>
</hit>
<hit score="1" id="3077188">
<info><authors><author pid="51/7934">Niladrish Chatterjee</author><author pid="74/2786">Naveen Muralimanohar</author><author pid="20/6518">Rajeev Balasubramonian</author><author pid="d/AlDavis">Al Davis</author><author pid="j/NormanPJouppi">Norman P. Jouppi</author></authors><title>Staged Reads - Mitigating the impact of DRAM writes on DRAM reads.</title><venue>HPCA</venue><pages>41-52</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChatterjeeMBDJ12</key><doi>10.1109/HPCA.2012.6168943</doi><ee>https://doi.org/10.1109/HPCA.2012.6168943</ee><url>https://dblp.org/rec/conf/hpca/ChatterjeeMBDJ12</url></info>
<url>URL#3077188</url>
</hit>
<hit score="1" id="3077189">
<info><authors><author pid="60/419">Tianshi Chen</author><author pid="48/474">Yunji Chen</author><author pid="67/398-1">Qi Guo 0001</author><author pid="35/1139">Olivier Temam</author><author pid="41/5979">Yue Wu</author><author pid="75/5125">Weiwu Hu</author></authors><title>Statistical performance comparisons of computers.</title><venue>HPCA</venue><pages>399-410</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenCGTWH12</key><doi>10.1109/HPCA.2012.6169043</doi><ee>https://doi.org/10.1109/HPCA.2012.6169043</ee><url>https://dblp.org/rec/conf/hpca/ChenCGTWH12</url></info>
<url>URL#3077189</url>
</hit>
<hit score="1" id="3077190">
<info><authors><author pid="59/647">Nagabhushan Chitlur</author><author pid="04/11098">Ganapati Srinivasa</author><author pid="41/3310">Scott Hahn</author><author pid="43/9022">P. K. Gupta</author><author pid="96/1236">Dheeraj Reddy</author><author pid="44/1517">David A. Koufaty</author><author pid="37/5099">Paul Brett</author><author pid="92/11096">Abirami Prabhakaran</author><author pid="97/4708-2">Li Zhao 0002</author><author pid="49/9032">Nelson Ijih</author><author pid="60/10774">Suchit Subhaschandra</author><author pid="42/10369">Sabina Grover</author><author pid="31/2484">Xiaowei Jiang</author><author pid="i/RaviRIyer">Ravi R. Iyer</author></authors><title>QuickIA - Exploring heterogeneous architectures on real prototypes.</title><venue>HPCA</venue><pages>433-440</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChitlurSHGRKBPZISGJI12</key><doi>10.1109/HPCA.2012.6169046</doi><ee>https://doi.org/10.1109/HPCA.2012.6169046</ee><url>https://dblp.org/rec/conf/hpca/ChitlurSHGRKBPZISGJI12</url></info>
<url>URL#3077190</url>
</hit>
<hit score="1" id="3077191">
<info><authors><author pid="64/282">David Daly</author><author pid="04/1921">Harold W. Cain</author></authors><title>Cache restoration for highly partitioned virtualized systems.</title><venue>HPCA</venue><pages>225-234</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/DalyC12</key><doi>10.1109/HPCA.2012.6169029</doi><ee>https://doi.org/10.1109/HPCA.2012.6169029</ee><url>https://dblp.org/rec/conf/hpca/DalyC12</url></info>
<url>URL#3077191</url>
</hit>
<hit score="1" id="3077192">
<info><authors><author pid="87/7944">Yuelu Duan</author><author pid="23/6266">Xing Zhou</author><author pid="65/4407">Wonsun Ahn</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>BulkCompactor - Optimized deterministic execution via Conflict-Aware commit of atomic blocks.</title><venue>HPCA</venue><pages>361-372</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/DuanZAT12</key><doi>10.1109/HPCA.2012.6169040</doi><ee>https://doi.org/10.1109/HPCA.2012.6169040</ee><url>https://dblp.org/rec/conf/hpca/DuanZAT12</url></info>
<url>URL#3077192</url>
</hit>
<hit score="1" id="3077193">
<info><authors><author pid="63/3012">Houman Homayoun</author><author pid="61/7846">Vasileios Kontorinis</author><author pid="46/7847">Amirali Shayan</author><author pid="87/3039">Ta-Wei Lin</author><author pid="t/DeanMTullsen">Dean M. Tullsen</author></authors><title>Dynamically heterogeneous cores through 3D resource pooling.</title><venue>HPCA</venue><pages>323-334</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/HomayounKSLT12</key><doi>10.1109/HPCA.2012.6169037</doi><ee>https://doi.org/10.1109/HPCA.2012.6169037</ee><url>https://dblp.org/rec/conf/hpca/HomayounKSLT12</url></info>
<url>URL#3077193</url>
</hit>
<hit score="1" id="3077194">
<info><authors><author pid="16/9796">Min Kyu Jeong</author><author pid="45/7113">Doe Hyun Yoon</author><author pid="35/6413">Dam Sunwoo</author><author pid="37/4207">Mike Sullivan</author><author pid="49/3490">Ikhwan Lee</author><author pid="95/2048">Mattan Erez</author></authors><title>Balancing DRAM locality and parallelism in shared memory CMP systems.</title><venue>HPCA</venue><pages>53-64</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/JeongYSSLE12</key><doi>10.1109/HPCA.2012.6168944</doi><ee>https://doi.org/10.1109/HPCA.2012.6168944</ee><url>https://dblp.org/rec/conf/hpca/JeongYSSLE12</url></info>
<url>URL#3077194</url>
</hit>
<hit score="1" id="3077195">
<info><authors><author pid="06/4489-9">Nan Jiang 0009</author><author pid="49/7553">Daniel U. Becker</author><author pid="27/203">George Michelogiannakis</author><author pid="d/WJDally">William J. Dally</author></authors><title>Network congestion avoidance through Speculative Reservation.</title><venue>HPCA</venue><pages>443-454</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/JiangBMD12</key><doi>10.1109/HPCA.2012.6169047</doi><ee>https://doi.org/10.1109/HPCA.2012.6169047</ee><url>https://dblp.org/rec/conf/hpca/JiangBMD12</url></info>
<url>URL#3077195</url>
</hit>
<hit score="1" id="3077196">
<info><authors><author pid="96/1994-1">Lei Jiang 0001</author><author pid="94/4810-7">Bo Zhao 0007</author><author pid="z/YoutaoZhang">Youtao Zhang</author><author pid="y/JunYang2">Jun Yang 0002</author><author pid="00/91">Bruce R. Childers</author></authors><title>Improving write operations in MLC phase change memory.</title><venue>HPCA</venue><pages>201-210</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/JiangZZYC12</key><doi>10.1109/HPCA.2012.6169027</doi><ee>https://doi.org/10.1109/HPCA.2012.6169027</ee><url>https://dblp.org/rec/conf/hpca/JiangZZYC12</url></info>
<url>URL#3077196</url>
</hit>
<hit score="1" id="3077197">
<info><authors><author pid="01/9032">Samira Manabi Khan</author><author pid="75/3158-23">Zhe Wang 0023</author><author pid="96/2151">Daniel A. Jim&#233;nez</author></authors><title>Decoupled dynamic cache segmentation.</title><venue>HPCA</venue><pages>235-246</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/KhanWJ12</key><doi>10.1109/HPCA.2012.6169030</doi><ee>https://doi.org/10.1109/HPCA.2012.6169030</ee><url>https://dblp.org/rec/conf/hpca/KhanWJ12</url></info>
<url>URL#3077197</url>
</hit>
<hit score="1" id="3077198">
<info><authors><author pid="02/7555">Jaekyu Lee</author><author pid="87/5743">Hyesoon Kim</author></authors><title>TAP - A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture.</title><venue>HPCA</venue><pages>91-102</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeK12</key><doi>10.1109/HPCA.2012.6168947</doi><ee>https://doi.org/10.1109/HPCA.2012.6168947</ee><url>https://dblp.org/rec/conf/hpca/LeeK12</url></info>
<url>URL#3077198</url>
</hit>
<hit score="1" id="3077199">
<info><authors><author pid="15/3043">Kevin T. Lim</author><author pid="57/5772">Yoshio Turner</author><author pid="71/481">Jose Renato Santos</author><author pid="78/3693">Alvin AuYoung</author><author pid="82/6825">Jichuan Chang</author><author pid="12/6848">Parthasarathy Ranganathan</author><author pid="01/1282">Thomas F. Wenisch</author></authors><title>System-level implications of disaggregated memory.</title><venue>HPCA</venue><pages>189-200</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/LimTSACRW12</key><doi>10.1109/HPCA.2012.6168955</doi><ee>https://doi.org/10.1109/HPCA.2012.6168955</ee><url>https://dblp.org/rec/conf/hpca/LimTSACRW12</url></info>
<url>URL#3077199</url>
</hit>
<hit score="1" id="3077200">
<info><authors><author pid="l/DanLin3">Dan Lin 0003</author><author pid="21/10813">Nigel Medforth</author><author pid="07/2909">Kenneth S. Herdy</author><author pid="73/4692">Arrvindh Shriraman</author><author pid="c/RDCameron">Robert D. Cameron</author></authors><title>Parabix - Boosting the efficiency of text processing on commodity processors.</title><venue>HPCA</venue><pages>373-384</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/LinMHSC12</key><doi>10.1109/HPCA.2012.6169041</doi><ee>https://doi.org/10.1109/HPCA.2012.6169041</ee><url>https://dblp.org/rec/conf/hpca/LinMHSC12</url></info>
<url>URL#3077200</url>
</hit>
<hit score="1" id="3077201">
<info><authors><author pid="70/972">Sheng Ma</author><author pid="61/5482">Natalie D. Enright Jerger</author><author pid="w/ZhiyingWang-3">Zhiying Wang 0003</author></authors><title>Supporting efficient collective communication in NoCs.</title><venue>HPCA</venue><pages>165-176</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/MaJW12</key><doi>10.1109/HPCA.2012.6168953</doi><ee>https://doi.org/10.1109/HPCA.2012.6168953</ee><url>https://dblp.org/rec/conf/hpca/MaJW12</url></info>
<url>URL#3077201</url>
</hit>
<hit score="1" id="3077202">
<info><authors><author pid="70/972">Sheng Ma</author><author pid="61/5482">Natalie D. Enright Jerger</author><author pid="w/ZhiyingWang-3">Zhiying Wang 0003</author></authors><title>Whole packet forwarding - Efficient design of fully adaptive routing algorithms for networks-on-chip.</title><venue>HPCA</venue><pages>467-478</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/MaJW12a</key><doi>10.1109/HPCA.2012.6169049</doi><ee>https://doi.org/10.1109/HPCA.2012.6169049</ee><url>https://dblp.org/rec/conf/hpca/MaJW12a</url></info>
<url>URL#3077202</url>
</hit>
<hit score="1" id="3077203">
<info><authors><author pid="95/9033">Timothy N. Miller</author><author pid="59/749">Xiang Pan</author><author pid="19/9035">Renji Thomas</author><author pid="53/1705">Naser Sedaghati</author><author pid="04/3074">Radu Teodorescu</author></authors><title>Booster - Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips.</title><venue>HPCA</venue><pages>27-38</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/MillerPTST12</key><doi>10.1109/HPCA.2012.6168942</doi><ee>https://doi.org/10.1109/HPCA.2012.6168942</ee><url>https://dblp.org/rec/conf/hpca/MillerPTST12</url></info>
<url>URL#3077203</url>
</hit>
<hit score="1" id="3077204">
<info><authors><author pid="99/11096">Janani Mukundan</author><author pid="m/JFMartinez">Jos&#233; F. Mart&#237;nez</author></authors><title>MORSE - Multi-objective reconfigurable self-optimizing memory scheduler.</title><venue>HPCA</venue><pages>65-76</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/MukundanM12</key><doi>10.1109/HPCA.2012.6168945</doi><ee>https://doi.org/10.1109/HPCA.2012.6168945</ee><url>https://dblp.org/rec/conf/hpca/MukundanM12</url></info>
<url>URL#3077204</url>
</hit>
<hit score="1" id="3077205">
<info><authors><author pid="54/8745">Anurag Negi</author><author pid="59/2959">J. Rub&#233;n Titos Gil</author><author pid="15/5905">Manuel E. Acacio</author><author pid="99/1774-1">Jos&#233; M. Garc&#237;a 0001</author><author pid="48/2905">Per Stenstr&#246;m</author></authors><title>&#960;-TM - Pessimistic invalidation for scalable lazy hardware transactional memory.</title><venue>HPCA</venue><pages>141-152</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/NegiGAGS12</key><doi>10.1109/HPCA.2012.6168951</doi><ee>https://doi.org/10.1109/HPCA.2012.6168951</ee><url>https://dblp.org/rec/conf/hpca/NegiGAGS12</url></info>
<url>URL#3077205</url>
</hit>
<hit score="1" id="3077206">
<info><authors><author pid="93/7330">Yangyang Pan</author><author pid="06/9235">Guiqiang Dong</author><author pid="96/3446-6">Qi Wu 0006</author><author pid="07/4227-2">Tong Zhang 0002</author></authors><title>Quasi-nonvolatile SSD - Trading flash memory nonvolatility to improve storage system performance for enterprise applications.</title><venue>HPCA</venue><pages>179-188</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/PanDWZ12</key><doi>10.1109/HPCA.2012.6168954</doi><ee>https://doi.org/10.1109/HPCA.2012.6168954</ee><url>https://dblp.org/rec/conf/hpca/PanDWZ12</url></info>
<url>URL#3077206</url>
</hit>
<hit score="1" id="3077207">
<info><authors><author pid="09/6786">Shanxiang Qi</author><author pid="70/9032">Norimasa Otsuki</author><author pid="15/11097">Lois Orosa Nogueira</author><author pid="45/7115">Abdullah Muzahid</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Pacman - Tolerating asymmetric data races with unintrusive hardware.</title><venue>HPCA</venue><pages>349-360</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/QiONMT12</key><doi>10.1109/HPCA.2012.6169039</doi><ee>https://doi.org/10.1109/HPCA.2012.6169039</ee><url>https://dblp.org/rec/conf/hpca/QiONMT12</url></info>
<url>URL#3077207</url>
</hit>
<hit score="1" id="3077208">
<info><authors><author pid="42/5189">Xuehai Qian</author><author pid="18/11096">Benjamin Sahelices</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>BulkSMT - Designing SMT processors for atomic-block execution.</title><venue>HPCA</venue><pages>153-164</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/QianST12</key><doi>10.1109/HPCA.2012.6168952</doi><ee>https://doi.org/10.1109/HPCA.2012.6168952</ee><url>https://dblp.org/rec/conf/hpca/QianST12</url></info>
<url>URL#3077208</url>
</hit>
<hit score="1" id="3077209">
<info><authors><author pid="61/4142">Arun Raghavan</author><author pid="47/11029">Yixin Luo</author><author pid="73/11096">Anuj Chandawalla</author><author pid="73/197">Marios C. Papaefthymiou</author><author pid="18/11097">Kevin P. Pipe</author><author pid="01/1282">Thomas F. Wenisch</author><author pid="21/3908">Milo M. K. Martin</author></authors><title>Computational sprinting.</title><venue>HPCA</venue><pages>249-260</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/RaghavanLCPPWM12</key><doi>10.1109/HPCA.2012.6169031</doi><ee>https://doi.org/10.1109/HPCA.2012.6169031</ee><url>https://dblp.org/rec/conf/hpca/RaghavanLCPPWM12</url></info>
<url>URL#3077209</url>
</hit>
<hit score="1" id="3077210">
<info><authors><author pid="02/7847">Dyer Rol&#225;n</author><author pid="f/BBFraguela">Basilio B. Fraguela</author><author pid="04/5260">Ramon Doallo</author></authors><title>Adaptive Set-Granular Cooperative Caching.</title><venue>HPCA</venue><pages>213-224</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/RolanFD12</key><doi>10.1109/HPCA.2012.6169028</doi><ee>https://doi.org/10.1109/HPCA.2012.6169028</ee><url>https://dblp.org/rec/conf/hpca/RolanFD12</url></info>
<url>URL#3077210</url>
</hit>
<hit score="1" id="3077211">
<info><authors><author pid="05/3478">Valentina Salapura</author><author pid="14/3171">Tejas Karkhanis</author><author pid="50/5176">Priya Nagpurkar</author><author pid="12/1593">Jos&#233; E. Moreira</author></authors><title>Accelerating business analytics applications.</title><venue>HPCA</venue><pages>413-422</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/SalapuraKNM12</key><doi>10.1109/HPCA.2012.6169044</doi><ee>https://doi.org/10.1109/HPCA.2012.6169044</ee><url>https://dblp.org/rec/conf/hpca/SalapuraKNM12</url></info>
<url>URL#3077211</url>
</hit>
<hit score="1" id="3077212">
<info><authors><author pid="67/2030-3">Daniel S&#225;nchez 0003</author><author pid="k/ChristoforosEKozyrakis">Christos Kozyrakis</author></authors><title>SCD - A scalable coherence directory with flexible sharer set encoding.</title><venue>HPCA</venue><pages>129-140</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/SanchezK12</key><doi>10.1109/HPCA.2012.6168950</doi><ee>https://doi.org/10.1109/HPCA.2012.6168950</ee><url>https://dblp.org/rec/conf/hpca/SanchezK12</url></info>
<url>URL#3077212</url>
</hit>
<hit score="1" id="3077213">
<info><authors><author pid="47/7358">John Sartori</author><author pid="25/9640">Ben Ahrens</author><author pid="98/4371-2">Rakesh Kumar 0002</author></authors><title>Power balanced pipelines.</title><venue>HPCA</venue><pages>261-272</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/SartoriAK12</key><doi>10.1109/HPCA.2012.6169032</doi><ee>https://doi.org/10.1109/HPCA.2012.6169032</ee><url>https://dblp.org/rec/conf/hpca/SartoriAK12</url></info>
<url>URL#3077213</url>
</hit>
<hit score="1" id="3077214">
<info><authors><author pid="67/11097">Cedomir Segulja</author><author pid="a/TarekSAbdelrahman">Tarek S. Abdelrahman</author></authors><title>Architectural support for synchronization-free deterministic parallel programming.</title><venue>HPCA</venue><pages>337-348</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/SeguljaA12</key><doi>10.1109/HPCA.2012.6169038</doi><ee>https://doi.org/10.1109/HPCA.2012.6169038</ee><url>https://dblp.org/rec/conf/hpca/SeguljaA12</url></info>
<url>URL#3077214</url>
</hit>
<hit score="1" id="3077215">
<info><authors><author pid="76/7118">Jinho Suh</author><author pid="02/5812">Murali Annavaram</author><author pid="80/1836">Michel Dubois</author></authors><title>MACAU - A Markov model for reliability evaluations of caches under Single-bit and Multi-bit Upsets.</title><venue>HPCA</venue><pages>3-14</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/SuhAD12</key><doi>10.1109/HPCA.2012.6168940</doi><ee>https://doi.org/10.1109/HPCA.2012.6168940</ee><url>https://dblp.org/rec/conf/hpca/SuhAD12</url></info>
<url>URL#3077215</url>
</hit>
<hit score="1" id="3077216">
<info><authors><author pid="31/9927">Karthik T. Sundararajan</author><author pid="23/391">Vasileios Porpodas</author><author pid="62/1131">Timothy M. Jones 0001</author><author pid="38/4020">Nigel P. Topham</author><author pid="56/4341">Bj&#246;rn Franke</author></authors><title>Cooperative partitioning - Energy-efficient cache partitioning for high-performance CMPs.</title><venue>HPCA</venue><pages>311-322</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/SundararajanPJTF12</key><doi>10.1109/HPCA.2012.6169036</doi><ee>https://doi.org/10.1109/HPCA.2012.6169036</ee><url>https://dblp.org/rec/conf/hpca/SundararajanPJTF12</url></info>
<url>URL#3077216</url>
</hit>
<hit score="1" id="3077217">
<info><authors><author pid="58/8756">Augusto Vega</author><author pid="21/4612">Pradip Bose</author><author pid="18/2863">Alper Buyuktosunoglu</author><author pid="40/4108">Jeff H. Derby</author><author pid="31/7847">Michele Franceschini</author><author pid="06/9928">Charles Johnson</author><author pid="91/5357">Robert K. Montoye</author></authors><title>Architectural perspectives of future wireless base stations based on the IBM PowerEN&#8482; processor.</title><venue>HPCA</venue><pages>423-432</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/VegaBBDFJM12</key><doi>10.1109/HPCA.2012.6169045</doi><ee>https://doi.org/10.1109/HPCA.2012.6169045</ee><url>https://dblp.org/rec/conf/hpca/VegaBBDFJM12</url></info>
<url>URL#3077217</url>
</hit>
<hit score="1" id="3077218">
<info><authors><author pid="12/7075">Guihai Yan</author><author pid="08/5870">Yingmin Li</author><author pid="32/2695">Yinhe Han</author><author pid="37/5372-1">Xiaowei Li 0001</author><author pid="99/6797">Minyi Guo</author><author pid="88/6436">Xiaoyao Liang</author></authors><title>AgileRegulator - A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture.</title><venue>HPCA</venue><pages>287-298</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/YanLHLGL12</key><doi>10.1109/HPCA.2012.6169034</doi><ee>https://doi.org/10.1109/HPCA.2012.6169034</ee><url>https://dblp.org/rec/conf/hpca/YanLHLGL12</url></info>
<url>URL#3077218</url>
</hit>
<hit score="1" id="3077219">
<info><authors><author pid="33/4854-18">Yi Yang 0018</author><author pid="60/6730">Ping Xiang</author><author pid="17/3731">Mike Mantor</author><author pid="91/3111">Huiyang Zhou</author></authors><title>CPU-assisted GPGPU on fused CPU-GPU architectures.</title><venue>HPCA</venue><pages>103-114</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/hpca/YangXMZ12</key><doi>10.1109/HPCA.2012.6168948</doi><ee>https://doi.org/10.1109/HPCA.2012.6168948</ee><url>https://dblp.org/rec/conf/hpca/YangXMZ12</url></info>
<url>URL#3077219</url>
</hit>
<hit score="1" id="3171289">
<info><title>18th IEEE International Symposium on High Performance Computer Architecture, HPCA 2012, New Orleans, LA, USA, 25-29 February, 2012</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2012</year><type>Editorship</type><key>conf/hpca/2012</key><ee>https://ieeexplore.ieee.org/xpl/conhome/6165554/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2012</url></info>
<url>URL#3171289</url>
</hit>
<hit score="1" id="3331988">
<info><authors><author pid="39/7934">Owen Anderson</author><author pid="61/8736">Emily Fortuna</author><author pid="95/5263">Luis Ceze</author><author pid="e/SJEggers">Susan J. Eggers</author></authors><title>Checked Load - Architectural support for JavaScript type-checking on mobile processors.</title><venue>HPCA</venue><pages>419-430</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/AndersonFCE11</key><doi>10.1109/HPCA.2011.5749748</doi><ee>https://doi.org/10.1109/HPCA.2011.5749748</ee><url>https://dblp.org/rec/conf/hpca/AndersonFCE11</url></info>
<url>URL#3331988</url>
</hit>
<hit score="1" id="3331989">
<info><authors><author pid="12/2730">Amin Ansari</author><author pid="21/2673">Shuguang Feng</author><author pid="97/1854">Shantanu Gupta</author><author pid="m/SAMahlke">Scott A. Mahlke</author></authors><title>Archipelago - A polymorphic cache design for enabling robust near-threshold operation.</title><venue>HPCA</venue><pages>539-550</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/AnsariFGM11</key><doi>10.1109/HPCA.2011.5749758</doi><ee>https://doi.org/10.1109/HPCA.2011.5749758</ee><url>https://dblp.org/rec/conf/hpca/AnsariFGM11</url></info>
<url>URL#3331989</url>
</hit>
<hit score="1" id="3331990">
<info><authors><author pid="78/4478">Abhishek Bhattacharjee</author><author pid="56/9613">Daniel Lustig</author><author pid="m/MargaretMartonosi">Margaret Martonosi</author></authors><title>Shared last-level TLBs for chip multiprocessors.</title><venue>HPCA</venue><pages>62-63</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/BhattacharjeeLM11</key><doi>10.1109/HPCA.2011.5749717</doi><ee>https://doi.org/10.1109/HPCA.2011.5749717</ee><url>https://dblp.org/rec/conf/hpca/BhattacharjeeLM11</url></info>
<url>URL#3331990</url>
</hit>
<hit score="1" id="3331991">
<info><authors><author pid="72/7846">Geoffrey Blake</author><author pid="83/1613">Ronald G. Dreslinski</author><author pid="m/TrevorNMudge">Trevor N. Mudge</author></authors><title>Bloom Filter Guided Transaction Scheduling.</title><venue>HPCA</venue><pages>75-86</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/BlakeDM11</key><doi>10.1109/HPCA.2011.5749718</doi><ee>https://doi.org/10.1109/HPCA.2011.5749718</ee><url>https://dblp.org/rec/conf/hpca/BlakeDM11</url></info>
<url>URL#3331991</url>
</hit>
<hit score="1" id="3331992">
<info><authors><author pid="82/6357">Jayaram Bobba</author><author pid="68/7750">Marc Lupon</author><author pid="h/MarkDHill">Mark D. Hill</author><author pid="w/DavidAWood">David A. Wood 0001</author></authors><title>Safe and efficient supervised memory systems.</title><venue>HPCA</venue><pages>369-380</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/BobbaLHW11</key><doi>10.1109/HPCA.2011.5749744</doi><ee>https://doi.org/10.1109/HPCA.2011.5749744</ee><url>https://dblp.org/rec/conf/hpca/BobbaLHW11</url></info>
<url>URL#3331992</url>
</hit>
<hit score="1" id="3331993">
<info><authors><author pid="11/138">Jeffery A. Brown</author><author pid="60/5029">Leo Porter</author><author pid="t/DeanMTullsen">Dean M. Tullsen</author></authors><title>Fast thread migration via cache working set prediction.</title><venue>HPCA</venue><pages>193-204</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/BrownPT11</key><doi>10.1109/HPCA.2011.5749728</doi><ee>https://doi.org/10.1109/HPCA.2011.5749728</ee><url>https://dblp.org/rec/conf/hpca/BrownPT11</url></info>
<url>URL#3331993</url>
</hit>
<hit score="1" id="3331994">
<info><authors><author pid="66/5793">Javier Carretero</author><author pid="34/3559">Xavier Vera</author><author pid="97/5544">Jaume Abella 0001</author><author pid="25/5555">Tanaus&#250; Ram&#237;rez</author><author pid="m/MatteoMonchiero">Matteo Monchiero</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>Hardware/software-based diagnosis of load-store queues using expandable activity logs.</title><venue>HPCA</venue><pages>321-331</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/CarreteroVARMG11</key><doi>10.1109/HPCA.2011.5749740</doi><ee>https://doi.org/10.1109/HPCA.2011.5749740</ee><url>https://dblp.org/rec/conf/hpca/CarreteroVARMG11</url></info>
<url>URL#3331994</url>
</hit>
<hit score="1" id="3331995">
<info><authors><author pid="21/3047-5">Feng Chen 0005</author><author pid="41/6729">Rubao Lee</author><author pid="37/4356-1">Xiaodong Zhang 0001</author></authors><title>Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing.</title><venue>HPCA</venue><pages>266-277</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenLZ11</key><doi>10.1109/HPCA.2011.5749735</doi><ee>https://doi.org/10.1109/HPCA.2011.5749735</ee><url>https://dblp.org/rec/conf/hpca/ChenLZ11</url></info>
<url>URL#3331995</url>
</hit>
<hit score="1" id="3331996">
<info><authors><author pid="56/9226">Chris Fallin</author><author pid="93/9612">Chris Craik</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>CHIPPER - A low-complexity bufferless deflection router.</title><venue>HPCA</venue><pages>144-155</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/FallinCM11</key><doi>10.1109/HPCA.2011.5749724</doi><ee>https://doi.org/10.1109/HPCA.2011.5749724</ee><url>https://dblp.org/rec/conf/hpca/FallinCM11</url></info>
<url>URL#3331996</url>
</hit>
<hit score="1" id="3331997">
<info><authors><author pid="46/4377">Michael Ferdman</author><author pid="49/4847">Pejman Lotfi-Kamran</author><author pid="65/9613">Ken Balet</author><author pid="f/BabakFalsafi">Babak Falsafi</author></authors><title>Cuckoo directory - A scalable directory for many-core systems.</title><venue>HPCA</venue><pages>169-180</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/FerdmanLBF11</key><doi>10.1109/HPCA.2011.5749726</doi><ee>https://doi.org/10.1109/HPCA.2011.5749726</ee><url>https://dblp.org/rec/conf/hpca/FerdmanLBF11</url></info>
<url>URL#3331997</url>
</hit>
<hit score="1" id="3331998">
<info><authors><author pid="31/6006">Wilson W. L. Fung</author><author pid="a/TorMAamodt">Tor M. Aamodt</author></authors><title>Thread block compaction for efficient SIMT control flow.</title><venue>HPCA</venue><pages>25-36</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/FungA11</key><doi>10.1109/HPCA.2011.5749714</doi><ee>https://doi.org/10.1109/HPCA.2011.5749714</ee><url>https://dblp.org/rec/conf/hpca/FungA11</url></info>
<url>URL#3331998</url>
</hit>
<hit score="1" id="3331999">
<info><authors><author pid="80/5476">Hamid Reza Ghasemi</author><author pid="63/3565">Stark C. Draper</author><author pid="18/1402">Nam Sung Kim</author></authors><title>Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors.</title><venue>HPCA</venue><pages>38-49</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/GhasemiDK11</key><doi>10.1109/HPCA.2011.5749715</doi><ee>https://doi.org/10.1109/HPCA.2011.5749715</ee><url>https://dblp.org/rec/conf/hpca/GhasemiDK11</url></info>
<url>URL#3331999</url>
</hit>
<hit score="1" id="3332000">
<info><authors><author pid="25/1585">Venkatraman Govindaraju</author><author pid="54/9614">Chen-Han Ho</author><author pid="22/858">Karthikeyan Sankaralingam</author></authors><title>Dynamically Specialized Datapaths for energy efficient computing.</title><venue>HPCA</venue><pages>503-514</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/GovindarajuHS11</key><doi>10.1109/HPCA.2011.5749755</doi><ee>https://doi.org/10.1109/HPCA.2011.5749755</ee><url>https://dblp.org/rec/conf/hpca/GovindarajuHS11</url></info>
<url>URL#3332000</url>
</hit>
<hit score="1" id="3332001">
<info><authors><author pid="18/9613">Junli Gu</author><author pid="l/StevenSLumetta">Steven S. Lumetta</author><author pid="98/4371-2">Rakesh Kumar 0002</author><author pid="04/2464">Yihe Sun</author></authors><title>MOPED - Orchestrating interprocess message data on CMPs.</title><venue>HPCA</venue><pages>111-120</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/GuLKS11</key><doi>10.1109/HPCA.2011.5749721</doi><ee>https://doi.org/10.1109/HPCA.2011.5749721</ee><url>https://dblp.org/rec/conf/hpca/GuLKS11</url></info>
<url>URL#3332001</url>
</hit>
<hit score="1" id="3332002">
<info><authors><author pid="79/3631">Rui Hou</author><author pid="52/5615-2">Lixin Zhang 0002</author><author pid="40/1854">Michael C. Huang</author><author pid="05/1958">Kun Wang</author><author pid="17/3453">Hubertus Franke</author><author pid="79/5417">Yi Ge</author><author pid="51/6211">Xiaotao Chang</author></authors><title>Efficient data streaming with on-chip accelerators - Opportunities and challenges.</title><venue>HPCA</venue><pages>312-320</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/HouZHWFGC11</key><doi>10.1109/HPCA.2011.5749739</doi><ee>https://doi.org/10.1109/HPCA.2011.5749739</ee><url>https://dblp.org/rec/conf/hpca/HouZHWFGC11</url></info>
<url>URL#3332002</url>
</hit>
<hit score="1" id="3332003">
<info><authors><author pid="62/5426">Derek Hower</author><author pid="48/7355">Polina Dudnik</author><author pid="h/MarkDHill">Mark D. Hill</author><author pid="w/DavidAWood">David A. Wood 0001</author></authors><title>Calvin - Deterministic or not? Free will to choose.</title><venue>HPCA</venue><pages>333-334</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/HowerDHW11</key><doi>10.1109/HPCA.2011.5749741</doi><ee>https://doi.org/10.1109/HPCA.2011.5749741</ee><url>https://dblp.org/rec/conf/hpca/HowerDHW11</url></info>
<url>URL#3332003</url>
</hit>
<hit score="1" id="3332004">
<info><authors><author pid="73/5886">Hans M. Jacobson</author><author pid="18/2863">Alper Buyuktosunoglu</author><author pid="21/4612">Pradip Bose</author><author pid="96/4877">Emrah Acar</author><author pid="89/2763">Richard J. Eickemeyer</author></authors><title>Abstraction and microarchitecture scaling in early-stage power modeling.</title><venue>HPCA</venue><pages>394-405</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/JacobsonBBAE11</key><doi>10.1109/HPCA.2011.5749746</doi><ee>https://doi.org/10.1109/HPCA.2011.5749746</ee><url>https://dblp.org/rec/conf/hpca/JacobsonBBAE11</url></info>
<url>URL#3332004</url>
</hit>
<hit score="1" id="3332005">
<info><authors><author pid="31/2484">Xiaowei Jiang</author><author pid="59/823">Asit K. Mishra</author><author pid="97/4708-2">Li Zhao 0002</author><author pid="i/RaviRIyer">Ravishankar R. Iyer</author><author pid="62/3571">Zhen Fang</author><author pid="67/2670">Sadagopan Srinivasan</author><author pid="49/7026">Srihari Makineni</author><author pid="37/5099">Paul Brett</author><author pid="d/ChitaRDas">Chita R. Das</author></authors><title>ACCESS - Smart scheduling for asymmetric cache CMPs.</title><venue>HPCA</venue><pages>527-538</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/JiangMZIFSMBD11</key><doi>10.1109/HPCA.2011.5749757</doi><ee>https://doi.org/10.1109/HPCA.2011.5749757</ee><url>https://dblp.org/rec/conf/hpca/JiangMZIFSMBD11</url></info>
<url>URL#3332005</url>
</hit>
<hit score="1" id="3332006">
<info><authors><author pid="31/2484">Xiaowei Jiang</author><author pid="11/2624">Yan Solihin</author></authors><title>Architectural framework for supporting operating system survivability.</title><venue>HPCA</venue><pages>456-465</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/JiangS11</key><doi>10.1109/HPCA.2011.5749751</doi><ee>https://doi.org/10.1109/HPCA.2011.5749751</ee><url>https://dblp.org/rec/conf/hpca/JiangS11</url></info>
<url>URL#3332006</url>
</hit>
<hit score="1" id="3332007">
<info><authors><author pid="38/9613">Madhura Joshi</author><author pid="39/4796">Wangyuan Zhang</author><author pid="75/4601-6">Tao Li 0006</author></authors><title>Mercury - A fast and energy-efficient multi-level cell based Phase Change Memory system.</title><venue>HPCA</venue><pages>345-356</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/JoshiZL11</key><doi>10.1109/HPCA.2011.5749742</doi><ee>https://doi.org/10.1109/HPCA.2011.5749742</ee><url>https://dblp.org/rec/conf/hpca/JoshiZL11</url></info>
<url>URL#3332007</url>
</hit>
<hit score="1" id="3332008">
<info><authors><author pid="l/JamesRLarus">James R. Larus</author></authors><title>Programming the cloud.</title><venue>HPCA</venue><pages>1</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/Larus11</key><doi>10.1109/HPCA.2011.5749711</doi><ee>https://doi.org/10.1109/HPCA.2011.5749711</ee><url>https://dblp.org/rec/conf/hpca/Larus11</url></info>
<url>URL#3332008</url>
</hit>
<hit score="1" id="3332009">
<info><authors><author pid="85/1226">Hyunjin Lee</author><author pid="04/7001">Sangyeun Cho</author><author pid="00/91">Bruce R. Childers</author></authors><title>CloudCache - Expanding and shrinking private caches.</title><venue>HPCA</venue><pages>219-230</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeCC11</key><doi>10.1109/HPCA.2011.5749731</doi><ee>https://doi.org/10.1109/HPCA.2011.5749731</ee><url>https://dblp.org/rec/conf/hpca/LeeCC11</url></info>
<url>URL#3332009</url>
</hit>
<hit score="1" id="3332010">
<info><authors><author pid="90/4053">Dongyoon Lee</author><author pid="42/7846">Mahmoud Said</author><author pid="27/3820">Satish Narayanasamy</author><author pid="97/3485">Zijiang Yang</author></authors><title>Offline symbolic analysis to infer Total Store Order.</title><venue>HPCA</venue><pages>357-358</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeSNY11</key><doi>10.1109/HPCA.2011.5749743</doi><ee>https://doi.org/10.1109/HPCA.2011.5749743</ee><url>https://dblp.org/rec/conf/hpca/LeeSNY11</url></info>
<url>URL#3332010</url>
</hit>
<hit score="1" id="3332011">
<info><authors><author pid="58/6214-6">Sanghoon Lee 0006</author><author pid="76/9083">Devesh Tiwari</author><author pid="11/2624">Yan Solihin</author><author pid="85/6323">James Tuck</author></authors><title>HAQu - Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor.</title><venue>HPCA</venue><pages>99-110</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeTST11</key><doi>10.1109/HPCA.2011.5749720</doi><ee>https://doi.org/10.1109/HPCA.2011.5749720</ee><url>https://dblp.org/rec/conf/hpca/LeeTST11</url></info>
<url>URL#3332011</url>
</hit>
<hit score="1" id="3332012">
<info><authors><author pid="33/5448-59">Jian Li 0059</author><author pid="81/6685-4">Wei Huang 0004</author><author pid="37/6803">Charles Lefurgy</author><author pid="52/5615-2">Lixin Zhang 0002</author><author pid="29/1126">Wolfgang E. Denzel</author><author pid="32/9613">Richard R. Treumann</author><author pid="05/1958">Kun Wang</author></authors><title>Power shifting in Thrifty Interconnection Network.</title><venue>HPCA</venue><pages>156-167</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiHL0DTW11</key><doi>10.1109/HPCA.2011.5749725</doi><ee>https://doi.org/10.1109/HPCA.2011.5749725</ee><url>https://dblp.org/rec/conf/hpca/LiHL0DTW11</url></info>
<url>URL#3332012</url>
</hit>
<hit score="1" id="3332013">
<info><authors><author pid="66/190-9">Chao Li 0009</author><author pid="39/4796">Wangyuan Zhang</author><author pid="65/1429">Chang-Burm Cho</author><author pid="75/4601-6">Tao Li 0006</author></authors><title>SolarCore - Solar energy driven multi-core architecture power management.</title><venue>HPCA</venue><pages>205-216</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiZCL11</key><doi>10.1109/HPCA.2011.5749729</doi><ee>https://doi.org/10.1109/HPCA.2011.5749729</ee><url>https://dblp.org/rec/conf/hpca/LiZCL11</url></info>
<url>URL#3332013</url>
</hit>
<hit score="1" id="3332014">
<info><authors><author pid="02/591">Guangdeng Liao</author><author pid="54/2591">Xia Zhu</author><author pid="b/LaxmiNBhuyan">Laxmi N. Bhuyan</author></authors><title>A new server I/O architecture for high speed networks.</title><venue>HPCA</venue><pages>255-265</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiaoZB11</key><doi>10.1109/HPCA.2011.5749734</doi><ee>https://doi.org/10.1109/HPCA.2011.5749734</ee><url>https://dblp.org/rec/conf/hpca/LiaoZB11</url></info>
<url>URL#3332014</url>
</hit>
<hit score="1" id="3332015">
<info><authors><author pid="80/1141">Song Liu</author><author pid="59/3946">Brian Leung</author><author pid="07/9614">Alexander Neckar</author><author pid="m/SedaOgrenciMemik">Seda Ogrenci Memik</author><author pid="10/2386">Gokhan Memik</author><author pid="h/NikolaosHardavellas">Nikos Hardavellas</author></authors><title>Hardware/software techniques for DRAM thermal management.</title><venue>HPCA</venue><pages>515-525</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiuLNMMH11</key><doi>10.1109/HPCA.2011.5749756</doi><ee>https://doi.org/10.1109/HPCA.2011.5749756</ee><url>https://dblp.org/rec/conf/hpca/LiuLNMMH11</url></info>
<url>URL#3332015</url>
</hit>
<hit score="1" id="3332016">
<info><authors><author pid="17/5729">Niti Madan</author><author pid="18/2863">Alper Buyuktosunoglu</author><author pid="21/4612">Pradip Bose</author><author pid="02/5812">Murali Annavaram</author></authors><title>A case for guarded power gating for multi-core processors.</title><venue>HPCA</venue><pages>291-300</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/MadanBBA11</key><doi>10.1109/HPCA.2011.5749737</doi><ee>https://doi.org/10.1109/HPCA.2011.5749737</ee><url>https://dblp.org/rec/conf/hpca/MadanBBA11</url></info>
<url>URL#3332016</url>
</hit>
<hit score="1" id="3332017">
<info><authors><author pid="96/1626">R. Manikantan</author><author pid="20/5220">Kaushik Rajan</author><author pid="45/3592">R. Govindarajan</author></authors><title>NUcache - An efficient multicore cache organization based on Next-Use distance.</title><venue>HPCA</venue><pages>243-253</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/ManikantanRG11</key><doi>10.1109/HPCA.2011.5749733</doi><ee>https://doi.org/10.1109/HPCA.2011.5749733</ee><url>https://dblp.org/rec/conf/hpca/ManikantanRG11</url></info>
<url>URL#3332017</url>
</hit>
<hit score="1" id="3332018">
<info><authors><author pid="m/KSMcKinley">Kathryn S. McKinley</author></authors><title>How's the parallel computing revolution going?</title><venue>HPCA</venue><pages>217</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/McKinley11</key><doi>10.1109/HPCA.2011.5749730</doi><ee>https://doi.org/10.1109/HPCA.2011.5749730</ee><url>https://dblp.org/rec/conf/hpca/McKinley11</url></info>
<url>URL#3332018</url>
</hit>
<hit score="1" id="3332019">
<info><authors><author pid="21/2430">Mojtaba Mehrara</author><author pid="92/7062">Po-Chun Hsu</author><author pid="44/9256">Mehrzad Samadi</author><author pid="m/SAMahlke">Scott A. Mahlke</author></authors><title>Dynamic parallelization of JavaScript applications using an ultra-lightweight speculation mechanism.</title><venue>HPCA</venue><pages>87-98</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/MehraraHSM11</key><doi>10.1109/HPCA.2011.5749719</doi><ee>https://doi.org/10.1109/HPCA.2011.5749719</ee><url>https://dblp.org/rec/conf/hpca/MehraraHSM11</url></info>
<url>URL#3332019</url>
</hit>
<hit score="1" id="3332020">
<info><authors><author pid="02/6395">Christopher Nitta</author><author pid="41/4899">Matthew K. Farrens</author><author pid="a/VenkateshAkella">Venkatesh Akella</author></authors><title>Addressing system-level trimming issues in on-chip nanophotonic networks.</title><venue>HPCA</venue><pages>122-131</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/NittaFA11</key><doi>10.1109/HPCA.2011.5749722</doi><ee>https://doi.org/10.1109/HPCA.2011.5749722</ee><url>https://dblp.org/rec/conf/hpca/NittaFA11</url></info>
<url>URL#3332020</url>
</hit>
<hit score="1" id="3332021">
<info><authors><author pid="58/6861">Xiangyong Ouyang</author><author pid="12/9118">David W. Nellans</author><author pid="94/9612">Robert Wipfel</author><author pid="34/4662">David Flynn</author><author pid="p/DhabaleswarKPanda">Dhabaleswar K. Panda 0001</author></authors><title>Beyond block I/O - Rethinking traditional storage primitives.</title><venue>HPCA</venue><pages>301-311</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/OuyangNWFP11</key><doi>10.1109/HPCA.2011.5749738</doi><ee>https://doi.org/10.1109/HPCA.2011.5749738</ee><url>https://dblp.org/rec/conf/hpca/OuyangNWFP11</url></info>
<url>URL#3332021</url>
</hit>
<hit score="1" id="3332022">
<info><authors><author pid="22/3969">Michael Pellauer</author><author pid="21/2181">Michael Adler</author><author pid="73/7116">Michel A. Kinsy</author><author pid="11/5956">Angshuman Parashar</author><author pid="73/2231">Joel S. Emer</author></authors><title>HAsim - FPGA-based high-detail multicore simulation using time-division multiplexing.</title><venue>HPCA</venue><pages>406-417</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/PellauerAKPE11</key><doi>10.1109/HPCA.2011.5749747</doi><ee>https://doi.org/10.1109/HPCA.2011.5749747</ee><url>https://dblp.org/rec/conf/hpca/PellauerAKPE11</url></info>
<url>URL#3332022</url>
</hit>
<hit score="1" id="3332023">
<info><authors><author pid="60/6934">Moinuddin K. Qureshi</author><author pid="08/6044">Andr&#233; Seznec</author><author pid="40/2861">Luis A. Lastras</author><author pid="31/7847">Michele Franceschini</author></authors><title>Practical and secure PCM systems by online detection of malicious write streams.</title><venue>HPCA</venue><pages>478-489</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/QureshiSLF11</key><doi>10.1109/HPCA.2011.5749753</doi><ee>https://doi.org/10.1109/HPCA.2011.5749753</ee><url>https://dblp.org/rec/conf/hpca/QureshiSLF11</url></info>
<url>URL#3332023</url>
</hit>
<hit score="1" id="3332024">
<info><authors><author pid="94/6854">Krishna K. Rangan</author><author pid="06/6128">Michael D. Powell</author><author pid="21/5583">Gu-Yeon Wei</author><author pid="30/135">David M. Brooks</author></authors><title>Achieving uniform performance and maximizing throughput in the presence of heterogeneity.</title><venue>HPCA</venue><pages>3-14</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/RanganPWB11</key><doi>10.1109/HPCA.2011.5749712</doi><ee>https://doi.org/10.1109/HPCA.2011.5749712</ee><url>https://dblp.org/rec/conf/hpca/RanganPWB11</url></info>
<url>URL#3332024</url>
</hit>
<hit score="1" id="3332025">
<info><authors><author pid="08/8357">Rakesh Ranjan</author><author pid="90/6292">Fernando Latorre</author><author pid="85/1247">Pedro Marcuello</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>Fg-STP - Fine-Grain Single Thread Partitioning on Multicores.</title><venue>HPCA</venue><pages>15-24</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/RanjanLMG11</key><doi>10.1109/HPCA.2011.5749713</doi><ee>https://doi.org/10.1109/HPCA.2011.5749713</ee><url>https://dblp.org/rec/conf/hpca/RanjanLMG11</url></info>
<url>URL#3332025</url>
</hit>
<hit score="1" id="3332026">
<info><authors><author pid="16/2668">Behnam Robatmili</author><author pid="59/1020">Madhu Saravana Sibi Govindan</author><author pid="b/DougBurger">Doug Burger</author><author pid="k/StephenWKeckler">Stephen W. Keckler</author></authors><title>Exploiting criticality to reduce bottlenecks in distributed uniprocessors.</title><venue>HPCA</venue><pages>431-442</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/RobatmiliGBK11</key><doi>10.1109/HPCA.2011.5749749</doi><ee>https://doi.org/10.1109/HPCA.2011.5749749</ee><url>https://dblp.org/rec/conf/hpca/RobatmiliGBK11</url></info>
<url>URL#3332026</url>
</hit>
<hit score="1" id="3332027">
<info><authors><author pid="11/2192">Jack Sampson</author><author pid="58/3393">Ganesh Venkatesh</author><author pid="44/7934">Nathan Goulding-Hotta</author><author pid="65/3824">Saturnino Garcia</author><author pid="97/3886">Steven Swanson</author><author pid="09/3568">Michael Bedford Taylor</author></authors><title>Efficient complex operators for irregular codes.</title><venue>HPCA</venue><pages>491-502</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/SampsonVGGST11</key><doi>10.1109/HPCA.2011.5749754</doi><ee>https://doi.org/10.1109/HPCA.2011.5749754</ee><url>https://dblp.org/rec/conf/hpca/SampsonVGGST11</url></info>
<url>URL#3332027</url>
</hit>
<hit score="1" id="3332028">
<info><authors><author pid="08/6044">Andr&#233; Seznec</author></authors><title>Storage free confidence estimation for the TAGE branch predictor.</title><venue>HPCA</venue><pages>443-454</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/Seznec11</key><doi>10.1109/HPCA.2011.5749750</doi><ee>https://doi.org/10.1109/HPCA.2011.5749750</ee><url>https://dblp.org/rec/conf/hpca/Seznec11</url></info>
<url>URL#3332028</url>
</hit>
<hit score="1" id="3332029">
<info><authors><author pid="44/6309">Clinton Wills Smullen IV</author><author pid="60/8189">Vidyabhushan Mohan</author><author pid="42/9614">Anurag Nigam</author><author pid="67/1051">Sudhanva Gurumurthi</author><author pid="s/MirceaRStan">Mircea R. Stan</author></authors><title>Relaxing non-volatility for fast and energy-efficient STT-RAM caches.</title><venue>HPCA</venue><pages>50-61</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/SmullenMNGS11</key><doi>10.1109/HPCA.2011.5749716</doi><ee>https://doi.org/10.1109/HPCA.2011.5749716</ee><url>https://dblp.org/rec/conf/hpca/SmullenMNGS11</url></info>
<url>URL#3332029</url>
</hit>
<hit score="1" id="3332030">
<info><authors><author pid="18/1418">Shekhar Srikantaiah</author><author pid="74/8419">Emre Kultursay</author><author pid="15/4777-32">Tao Zhang 0032</author><author pid="k/MahmutTKandemir">Mahmut T. Kandemir</author><author pid="i/MaryJaneIrwin">Mary Jane Irwin</author><author pid="x/YuanXie">Yuan Xie 0001</author></authors><title>MorphCache - A Reconfigurable Adaptive Multi-level Cache hierarchy.</title><venue>HPCA</venue><pages>231-242</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/SrikantaiahKZKIX11</key><doi>10.1109/HPCA.2011.5749732</doi><ee>https://doi.org/10.1109/HPCA.2011.5749732</ee><url>https://dblp.org/rec/conf/hpca/SrikantaiahKZKIX11</url></info>
<url>URL#3332030</url>
</hit>
<hit score="1" id="3332031">
<info><authors><author pid="76/1857-1">Hung-Wei Tseng 0001</author><author pid="t/DeanMTullsen">Dean M. Tullsen</author></authors><title>Data-triggered threads - Eliminating redundant computation.</title><venue>HPCA</venue><pages>181-192</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/TsengT11</key><doi>10.1109/HPCA.2011.5749727</doi><ee>https://doi.org/10.1109/HPCA.2011.5749727</ee><url>https://dblp.org/rec/conf/hpca/TsengT11</url></info>
<url>URL#3332031</url>
</hit>
<hit score="1" id="3332032">
<info><authors><author pid="77/3373">Dana Vantrease</author><author pid="02/1732">Mikko H. Lipasti</author><author pid="12/6875">Nathan L. Binkert</author></authors><title>Atomic Coherence - Leveraging nanophotonics to build race-free cache coherence protocols.</title><venue>HPCA</venue><pages>132-143</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/VantreaseLB11</key><doi>10.1109/HPCA.2011.5749723</doi><ee>https://doi.org/10.1109/HPCA.2011.5749723</ee><url>https://dblp.org/rec/conf/hpca/VantreaseLB11</url></info>
<url>URL#3332032</url>
</hit>
<hit score="1" id="3332033">
<info><authors><author pid="47/3749-1">Qing Yang 0001</author><author pid="18/96">Jin Ren</author></authors><title>I-CASH - Intelligently Coupled Array of SSD and HDD.</title><venue>HPCA</venue><pages>278-289</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/YangR11</key><doi>10.1109/HPCA.2011.5749736</doi><ee>https://doi.org/10.1109/HPCA.2011.5749736</ee><url>https://dblp.org/rec/conf/hpca/YangR11</url></info>
<url>URL#3332033</url>
</hit>
<hit score="1" id="3332034">
<info><authors><author pid="45/7113">Doe Hyun Yoon</author><author pid="74/2786">Naveen Muralimanohar</author><author pid="82/6825">Jichuan Chang</author><author pid="12/6848">Parthasarathy Ranganathan</author><author pid="j/NormanPJouppi">Norman P. Jouppi</author><author pid="95/2048">Mattan Erez</author></authors><title>FREE-p - Protecting non-volatile memory against both hard and soft errors.</title><venue>HPCA</venue><pages>466-477</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/YoonMCRJE11</key><doi>10.1109/HPCA.2011.5749752</doi><ee>https://doi.org/10.1109/HPCA.2011.5749752</ee><url>https://dblp.org/rec/conf/hpca/YoonMCRJE11</url></info>
<url>URL#3332034</url>
</hit>
<hit score="1" id="3332035">
<info><authors><author pid="57/3892-1">Yao Zhang 0001</author><author pid="97/1367">John D. Owens</author></authors><title>A quantitative performance analysis model for GPU architectures.</title><venue>HPCA</venue><pages>382-393</pages><year>2011</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangO11</key><doi>10.1109/HPCA.2011.5749745</doi><ee>https://doi.org/10.1109/HPCA.2011.5749745</ee><url>https://dblp.org/rec/conf/hpca/ZhangO11</url></info>
<url>URL#3332035</url>
</hit>
<hit score="1" id="3418492">
<info><title>17th International Conference on High-Performance Computer Architecture (HPCA-17 2011), February 12-16 2011, San Antonio, Texas, USA</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2011</year><type>Editorship</type><key>conf/hpca/2011</key><ee>https://ieeexplore.ieee.org/xpl/conhome/5743111/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2011</url></info>
<url>URL#3418492</url>
</hit>
<hit score="1" id="3563832">
<info><authors><author pid="97/5544">Jaume Abella 0001</author><author pid="72/3778">Pedro Chaparro</author><author pid="34/3559">Xavier Vera</author><author pid="66/5793">Javier Carretero</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>High-Performance low-vcc in-order core.</title><venue>HPCA</venue><pages>1-11</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/AbellaCVCG10</key><doi>10.1109/HPCA.2010.5416630</doi><ee>https://doi.org/10.1109/HPCA.2010.5416630</ee><url>https://dblp.org/rec/conf/hpca/AbellaCVCG10</url></info>
<url>URL#3563832</url>
</hit>
<hit score="1" id="3563833">
<info><authors><author pid="a/TilakAgerwala">Tilak Agerwala</author></authors><title>Exascale computing - The challenges and opportunities in the next decade.</title><venue>HPCA</venue><pages>1</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/Agerwala10</key><doi>10.1109/HPCA.2010.5416662</doi><ee>https://doi.org/10.1109/HPCA.2010.5416662</ee><url>https://dblp.org/rec/conf/hpca/Agerwala10</url></info>
<url>URL#3563833</url>
</hit>
<hit score="1" id="3563834">
<info><authors><author pid="a/Arvind">Arvind</author></authors><title>Is hardware innovation over?</title><venue>HPCA</venue><pages>1</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/Arvind10</key><doi>10.1109/HPCA.2010.5416648</doi><ee>https://doi.org/10.1109/HPCA.2010.5416648</ee><url>https://dblp.org/rec/conf/hpca/Arvind10</url></info>
<url>URL#3563834</url>
</hit>
<hit score="1" id="3563835">
<info><authors><author pid="68/1090">Mingsong Bi</author><author pid="74/1085">Igor Crk</author><author pid="92/1381">Chris Gniady</author></authors><title>IADVS - On-demand performance for interactive applications.</title><venue>HPCA</venue><pages>1-10</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/BiCG10</key><doi>10.1109/HPCA.2010.5416649</doi><ee>https://doi.org/10.1109/HPCA.2010.5416649</ee><url>https://dblp.org/rec/conf/hpca/BiCG10</url></info>
<url>URL#3563835</url>
</hit>
<hit score="1" id="3563836">
<info><authors><author pid="68/1090">Mingsong Bi</author><author pid="90/5794">Ran Duan</author><author pid="92/1381">Chris Gniady</author></authors><title>Delay-Hiding energy management mechanisms for DRAM.</title><venue>HPCA</venue><pages>1-10</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/BiDG10</key><doi>10.1109/HPCA.2010.5416646</doi><ee>https://doi.org/10.1109/HPCA.2010.5416646</ee><url>https://dblp.org/rec/conf/hpca/BiDG10</url></info>
<url>URL#3563836</url>
</hit>
<hit score="1" id="3563837">
<info><authors><author pid="16/5085">Arijit Biswas</author><author pid="26/9104">Charles Recchia</author><author pid="65/1049">Shubhendu S. Mukherjee</author><author pid="13/9104">Vinod Ambrose</author><author pid="21/9104">Leo Chan</author><author pid="99/6904">Aamer Jaleel</author><author pid="55/3030">Athanasios E. Papathanasiou</author><author pid="10/9104">Mike Plaster</author><author pid="25/4703">Norbert Seifert</author></authors><title>Explaining cache SER anomaly using DUE AVF measurement.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/BiswasRMACJPPS10</key><doi>10.1109/HPCA.2010.5416629</doi><ee>https://doi.org/10.1109/HPCA.2010.5416629</ee><url>https://dblp.org/rec/conf/hpca/BiswasRMACJPPS10</url></info>
<url>URL#3563837</url>
</hit>
<hit score="1" id="3563838">
<info><authors><author pid="61/167">David Champagne</author><author pid="87/4706">Ruby B. Lee</author></authors><title>Scalable architectural support for trusted software.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChampagneL10</key><doi>10.1109/HPCA.2010.5416657</doi><ee>https://doi.org/10.1109/HPCA.2010.5416657</ee><url>https://dblp.org/rec/conf/hpca/ChampagneL10</url></info>
<url>URL#3563838</url>
</hit>
<hit score="1" id="3563839">
<info><authors><author pid="99/566">Yaozu Dong</author><author pid="268/7158">Xiaowei Yang</author><author pid="46/5404">Xiaoyong Li</author><author pid="59/304">Jianhui Li</author><author pid="71/5169">Kun Tian</author><author pid="96/5680">Haibing Guan</author></authors><title>High performance network virtualization with SR-IOV.</title><venue>HPCA</venue><pages>1-10</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/DongYLLTG10</key><doi>10.1109/HPCA.2010.5416637</doi><ee>https://doi.org/10.1109/HPCA.2010.5416637</ee><url>https://dblp.org/rec/conf/hpca/DongYLLTG10</url></info>
<url>URL#3563839</url>
</hit>
<hit score="1" id="3563840">
<info><authors><author pid="50/4778">Ioannis Doudalis</author><author pid="77/4185">Milos Prvulovic</author></authors><title>HARE - Hardware assisted reverse execution.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/DoudalisP10</key><doi>10.1109/HPCA.2010.5416651</doi><ee>https://doi.org/10.1109/HPCA.2010.5416651</ee><url>https://dblp.org/rec/conf/hpca/DoudalisP10</url></info>
<url>URL#3563840</url>
</hit>
<hit score="1" id="3563841">
<info><authors><author pid="70/3287">Muhammad Umar Farooq</author><author pid="09/3666">Lei Chen</author><author pid="j/LizyKurianJohn">Lizy Kurian John</author></authors><title>Value Based BTB Indexing for indirect jump prediction.</title><venue>HPCA</venue><pages>1-11</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/FarooqCJ10</key><doi>10.1109/HPCA.2010.5416659</doi><ee>https://doi.org/10.1109/HPCA.2010.5416659</ee><url>https://dblp.org/rec/conf/hpca/FarooqCJ10</url></info>
<url>URL#3563841</url>
</hit>
<hit score="1" id="3563842">
<info><authors><author pid="32/5968">Davy Genbrugge</author><author pid="99/4678">Stijn Eyerman</author><author pid="e/LievenEeckhout">Lieven Eeckhout</author></authors><title>Interval simulation - Raising the level of abstraction in architectural simulation.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/GenbruggeEE10</key><doi>10.1109/HPCA.2010.5416636</doi><ee>https://doi.org/10.1109/HPCA.2010.5416636</ee><url>https://dblp.org/rec/conf/hpca/GenbruggeEE10</url></info>
<url>URL#3563842</url>
</hit>
<hit score="1" id="3563843">
<info><authors><author pid="04/2468">Brian Greskamp</author><author pid="89/5932">Ulya R. Karpuzcu</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>LeadOut - Composing low-overhead frequency-enhancing techniques for single-thread performance in configurable multicores.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/GreskampKT10</key><doi>10.1109/HPCA.2010.5416656</doi><ee>https://doi.org/10.1109/HPCA.2010.5416656</ee><url>https://dblp.org/rec/conf/hpca/GreskampKT10</url></info>
<url>URL#3563843</url>
</hit>
<hit score="1" id="3563844">
<info><authors><author pid="98/1014">Andrew D. Hilton</author><author pid="19/4907">Amir Roth</author></authors><title>BOLT - Energy-efficient Out-of-Order Latency-Tolerant execution.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/HiltonR10</key><doi>10.1109/HPCA.2010.5416634</doi><ee>https://doi.org/10.1109/HPCA.2010.5416634</ee><url>https://dblp.org/rec/conf/hpca/HiltonR10</url></info>
<url>URL#3563844</url>
</hit>
<hit score="1" id="3563845">
<info><authors><author pid="48/4863">Libo Huang</author><author pid="91/3680-7">Li Shen 0007</author><author pid="w/ZhiyingWang-3">Zhiying Wang 0003</author><author pid="44/4066">Wei Shi</author><author pid="42/2525">Nong Xiao</author><author pid="70/972">Sheng Ma</author></authors><title>SIF - Overcoming the limitations of SIMD devices via implicit permutation.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/HuangSWSXM10</key><doi>10.1109/HPCA.2010.5416631</doi><ee>https://doi.org/10.1109/HPCA.2010.5416631</ee><url>https://dblp.org/rec/conf/hpca/HuangSWSXM10</url></info>
<url>URL#3563845</url>
</hit>
<hit score="1" id="3563846">
<info><authors><author pid="04/3863">Syed Ali Raza Jafri</author><author pid="68/1138">Mithuna Thottethodi</author><author pid="25/4266">T. N. Vijaykumar</author></authors><title>LiteTM - Reducing transactional state overhead.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/JafriTV10</key><doi>10.1109/HPCA.2010.5416653</doi><ee>https://doi.org/10.1109/HPCA.2010.5416653</ee><url>https://dblp.org/rec/conf/hpca/JafriTV10</url></info>
<url>URL#3563846</url>
</hit>
<hit score="1" id="3563847">
<info><authors><author pid="31/2484">Xiaowei Jiang</author><author pid="17/5729">Niti Madan</author><author pid="97/4708-2">Li Zhao 0002</author><author pid="28/7972">Mike Upton</author><author pid="i/RaviRIyer">Ravishankar R. Iyer</author><author pid="49/7026">Srihari Makineni</author><author pid="57/2813">Donald Newell</author><author pid="11/2624">Yan Solihin</author><author pid="20/6518">Rajeev Balasubramonian</author></authors><title>CHOP - Adaptive filter-based DRAM caching for CMP server platforms.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/JiangMZUIMNSB10</key><doi>10.1109/HPCA.2010.5416642</doi><ee>https://doi.org/10.1109/HPCA.2010.5416642</ee><url>https://dblp.org/rec/conf/hpca/JiangMZUIMNSB10</url></info>
<url>URL#3563847</url>
</hit>
<hit score="1" id="3563848">
<info><authors><author pid="k/AndrewBKahng">Andrew B. Kahng</author><author pid="12/8003">Seokhyeong Kang</author><author pid="98/4371-2">Rakesh Kumar 0002</author><author pid="47/7358">John Sartori</author></authors><title>Designing a processor from the ground up to allow voltage/reliability tradeoffs.</title><venue>HPCA</venue><pages>1-11</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/KahngKKS10</key><doi>10.1109/HPCA.2010.5416652</doi><ee>https://doi.org/10.1109/HPCA.2010.5416652</ee><url>https://dblp.org/rec/conf/hpca/KahngKKS10</url></info>
<url>URL#3563848</url>
</hit>
<hit score="1" id="3563849">
<info><authors><author pid="18/7786">Dimitris Kaseridis</author><author pid="12/7785">Jeffrey Stuecheli</author><author pid="49/6002-30">Jian Chen 0030</author><author pid="j/LizyKurianJohn">Lizy Kurian John</author></authors><title>A bandwidth-aware memory-subsystem resource management using non-invasive resource profilers for large CMP systems.</title><venue>HPCA</venue><pages>1-11</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/KaseridisSCJ10</key><doi>10.1109/HPCA.2010.5416654</doi><ee>https://doi.org/10.1109/HPCA.2010.5416654</ee><url>https://dblp.org/rec/conf/hpca/KaseridisSCJ10</url></info>
<url>URL#3563849</url>
</hit>
<hit score="1" id="3563850">
<info><authors><author pid="70/4287">Yoongu Kim</author><author pid="12/5388">Dongsu Han</author><author pid="m/OnurMutlu">Onur Mutlu</author><author pid="01/3967">Mor Harchol-Balter</author></authors><title>ATLAS - A scalable and high-performance scheduling algorithm for multiple memory controllers.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimHMH10</key><doi>10.1109/HPCA.2010.5416658</doi><ee>https://doi.org/10.1109/HPCA.2010.5416658</ee><url>https://dblp.org/rec/conf/hpca/KimHMH10</url></info>
<url>URL#3563850</url>
</hit>
<hit score="1" id="3563851">
<info><authors><author pid="94/951">Sajib Kundu</author><author pid="13/4977">Raju Rangaswami</author><author pid="58/1227">Kaushik Dutta</author><author pid="z/MingZhao2">Ming Zhao 0002</author></authors><title>Application performance modeling in a virtualized environment.</title><venue>HPCA</venue><pages>1-10</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/KunduRDZ10</key><doi>10.1109/HPCA.2010.5463058</doi><ee>https://doi.org/10.1109/HPCA.2010.5463058</ee><url>https://dblp.org/rec/conf/hpca/KunduRDZ10</url></info>
<url>URL#3563851</url>
</hit>
<hit score="1" id="3563852">
<info><authors><author pid="85/1226">Hyunjin Lee</author><author pid="04/7001">Sangyeun Cho</author><author pid="00/91">Bruce R. Childers</author></authors><title>StimulusCache - Boosting performance of chip multiprocessors with excess cache.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeCC10</key><doi>10.1109/HPCA.2010.5416644</doi><ee>https://doi.org/10.1109/HPCA.2010.5416644</ee><url>https://dblp.org/rec/conf/hpca/LeeCC10</url></info>
<url>URL#3563852</url>
</hit>
<hit score="1" id="3563853">
<info><authors><author pid="30/880">Jaejin Lee</author><author pid="34/1932">Jun Lee</author><author pid="84/4431">Sangmin Seo</author><author pid="68/6972">Jungwon Kim</author><author pid="34/644">Seungkyun Kim</author><author pid="73/3514">Zehra Sura</author></authors><title>COMIC++ - A software SVM system for heterogeneous multicore accelerator clusters.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeLSKKS10</key><doi>10.1109/HPCA.2010.5416633</doi><ee>https://doi.org/10.1109/HPCA.2010.5416633</ee><url>https://dblp.org/rec/conf/hpca/LeeLSKKS10</url></info>
<url>URL#3563853</url>
</hit>
<hit score="1" id="3563854">
<info><authors><author pid="29/3826-3">Tong Li 0003</author><author pid="37/5099">Paul Brett</author><author pid="48/3915">Rob C. Knauerhase</author><author pid="44/1517">David A. Koufaty</author><author pid="96/1236">Dheeraj Reddy</author><author pid="41/3310">Scott Hahn</author></authors><title>Operating system support for overlapping-ISA heterogeneous multi-core architectures.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiBKKRH10</key><doi>10.1109/HPCA.2010.5416660</doi><ee>https://doi.org/10.1109/HPCA.2010.5416660</ee><url>https://dblp.org/rec/conf/hpca/LiBKKRH10</url></info>
<url>URL#3563854</url>
</hit>
<hit score="1" id="3563855">
<info><authors><author pid="67/5807">Fang Liu</author><author pid="31/2484">Xiaowei Jiang</author><author pid="11/2624">Yan Solihin</author></authors><title>Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiuJS10</key><doi>10.1109/HPCA.2010.5416655</doi><ee>https://doi.org/10.1109/HPCA.2010.5416655</ee><url>https://dblp.org/rec/conf/hpca/LiuJS10</url></info>
<url>URL#3563855</url>
</hit>
<hit score="1" id="3563856">
<info><authors><author pid="04/7972">Javier Merino</author><author pid="20/2052">Valentin Puente</author><author pid="g/JoseAngelGregorio">Jos&#233;-&#193;ngel Gregorio</author></authors><title>ESP-NUCA - A low-cost adaptive Non-Uniform Cache Architecture.</title><venue>HPCA</venue><pages>1-10</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/MerinoPG10</key><doi>10.1109/HPCA.2010.5416641</doi><ee>https://doi.org/10.1109/HPCA.2010.5416641</ee><url>https://dblp.org/rec/conf/hpca/MerinoPG10</url></info>
<url>URL#3563856</url>
</hit>
<hit score="1" id="3563857">
<info><authors><author pid="06/3770">Jason E. Miller</author><author pid="16/9104">Harshad Kasture</author><author pid="61/4290">George Kurian</author><author pid="08/8279">Charles Gruenwald III</author><author pid="42/7272">Nathan Beckmann</author><author pid="20/9104">Christopher Celio</author><author pid="87/7751">Jonathan Eastep</author><author pid="a/AAgarwal">Anant Agarwal</author></authors><title>Graphite - A distributed parallel simulator for multicores.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/MillerKKGBCEA10</key><doi>10.1109/HPCA.2010.5416635</doi><ee>https://doi.org/10.1109/HPCA.2010.5416635</ee><url>https://dblp.org/rec/conf/hpca/MillerKKGBCEA10</url></info>
<url>URL#3563857</url>
</hit>
<hit score="1" id="3563858">
<info><authors><author pid="88/3327">Yan Pan</author><author pid="39/6945">John Kim</author><author pid="10/2386">Gokhan Memik</author></authors><title>FlexiShare - Channel sharing for an energy-efficient nanophotonic crossbar.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/PanKM10</key><doi>10.1109/HPCA.2010.5416626</doi><ee>https://doi.org/10.1109/HPCA.2010.5416626</ee><url>https://dblp.org/rec/conf/hpca/PanKM10</url></info>
<url>URL#3563858</url>
</hit>
<hit score="1" id="3563859">
<info><authors><author pid="60/6934">Moinuddin K. Qureshi</author><author pid="31/7847">Michele Franceschini</author><author pid="40/2861">Luis Alfonso Lastras-Monta&#241;o</author></authors><title>Improving read performance of Phase Change Memories via Write Cancellation and Write Pausing.</title><venue>HPCA</venue><pages>1-11</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/QureshiFL10</key><doi>10.1109/HPCA.2010.5416645</doi><ee>https://doi.org/10.1109/HPCA.2010.5416645</ee><url>https://dblp.org/rec/conf/hpca/QureshiFL10</url></info>
<url>URL#3563859</url>
</hit>
<hit score="1" id="3563860">
<info><authors><author pid="95/1896">Bogdan F. Romanescu</author><author pid="l/ARLebeck">Alvin R. Lebeck</author><author pid="27/2064">Daniel J. Sorin</author><author pid="24/363">Anne Bracy</author></authors><title>UNified Instruction/Translation/Data (UNITD) coherence - One protocol to rule them all.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/RomanescuLSB10</key><doi>10.1109/HPCA.2010.5416643</doi><ee>https://doi.org/10.1109/HPCA.2010.5416643</ee><url>https://dblp.org/rec/conf/hpca/RomanescuLSB10</url></info>
<url>URL#3563860</url>
</hit>
<hit score="1" id="3563861">
<info><authors><author pid="29/6473-3">Guangyu Sun 0003</author><author pid="15/4465">Yongsoo Joo</author><author pid="57/1277">Yibo Chen</author><author pid="53/8189">Dimin Niu</author><author pid="x/YuanXie">Yuan Xie 0001</author><author pid="80/1641">Yiran Chen</author><author pid="30/5330-1">Hai Li 0001</author></authors><title>A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/SunJCNXCL10</key><doi>10.1109/HPCA.2010.5416650</doi><ee>https://doi.org/10.1109/HPCA.2010.5416650</ee><url>https://dblp.org/rec/conf/hpca/SunJCNXCL10</url></info>
<url>URL#3563861</url>
</hit>
<hit score="1" id="3563862">
<info><authors><author pid="38/5641">Dan Tang</author><author pid="08/6937">Yungang Bao</author><author pid="75/5125">Weiwu Hu</author><author pid="62/5558">Mingyu Chen 0001</author></authors><title>DMA cache - Using on-chip storage to architecturally separate I/O data from CPU data for improving I/O performance.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/TangBHC10</key><doi>10.1109/HPCA.2010.5416638</doi><ee>https://doi.org/10.1109/HPCA.2010.5416638</ee><url>https://dblp.org/rec/conf/hpca/TangBHC10</url></info>
<url>URL#3563862</url>
</hit>
<hit score="1" id="3563863">
<info><authors><author pid="t/JosepTorrellas">Josep Torrellas</author><author pid="g/WilliamGropp">Bill Gropp</author><author pid="s/VivekSarkar">Vivek Sarkar</author><author pid="41/3167">Jaime H. Moreno</author><author pid="o/KunleOlukotun">Kunle Olukotun</author></authors><title>Extreme scale computing - Challenges and opportunities.</title><venue>HPCA</venue><pages>1</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/TorrellasGSMO10</key><doi>10.1109/HPCA.2010.5416647</doi><ee>https://doi.org/10.1109/HPCA.2010.5416647</ee><url>https://dblp.org/rec/conf/hpca/TorrellasGSMO10</url></info>
<url>URL#3563863</url>
</hit>
<hit score="1" id="3563864">
<info><authors><author pid="17/1260">Aniruddha N. Udipi</author><author pid="74/2786">Naveen Muralimanohar</author><author pid="20/6518">Rajeev Balasubramonian</author></authors><title>Towards scalable, energy-efficient, bus-based on-chip networks.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/UdipiMB10</key><doi>10.1109/HPCA.2010.5416639</doi><ee>https://doi.org/10.1109/HPCA.2010.5416639</ee><url>https://dblp.org/rec/conf/hpca/UdipiMB10</url></info>
<url>URL#3563864</url>
</hit>
<hit score="1" id="3563865">
<info><authors><author pid="v/ArunchandarVasan">Arunchandar Vasan</author><author pid="72/3356">Anand Sivasubramaniam</author><author pid="24/9104">Vikrant Shimpi</author><author pid="12/9104">T. Sivabalan</author><author pid="23/9104">Rajesh Subbiah</author></authors><title>Worth their watts? - an empirical study of datacenter servers.</title><venue>HPCA</venue><pages>1-10</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/VasanSSSS10</key><doi>10.1109/HPCA.2010.5463056</doi><ee>https://doi.org/10.1109/HPCA.2010.5463056</ee><url>https://dblp.org/rec/conf/hpca/VasanSSSS10</url></info>
<url>URL#3563865</url>
</hit>
<hit score="1" id="3563866">
<info><authors><author pid="59/4270">Nikola Vujic</author><author pid="57/418">Marc Gonz&#225;lez</author><author pid="80/5632">Felipe Cabarcas</author><author pid="39/2928">Alex Ram&#237;rez</author><author pid="04/3016">Xavier Martorell</author><author pid="62/6835">Eduard Ayguad&#233;</author></authors><title>DMA++ - on the fly data realignment for on-chip memories.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/VujicGCRMA10</key><doi>10.1109/HPCA.2010.5463057</doi><ee>https://doi.org/10.1109/HPCA.2010.5463057</ee><url>https://dblp.org/rec/conf/hpca/VujicGCRMA10</url></info>
<url>URL#3563866</url>
</hit>
<hit score="1" id="3563867">
<info><authors><author pid="92/9477">Malcolm S. Ware</author><author pid="71/1431">Karthick Rajamani</author><author pid="47/5853">Michael S. Floyd</author><author pid="00/1029">Bishop Brock</author><author pid="r/JuanCRubio">Juan C. Rubio</author><author pid="90/3919">Freeman L. Rawson III</author><author pid="c/JohnBCarter">John B. Carter</author></authors><title>Architecting for power management - The IBM POWER7TM approach.</title><venue>HPCA</venue><pages>1-11</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/WareRFBRRC10</key><doi>10.1109/HPCA.2010.5416627</doi><ee>https://doi.org/10.1109/HPCA.2010.5416627</ee><url>https://dblp.org/rec/conf/hpca/WareRFBRRC10</url></info>
<url>URL#3563867</url>
</hit>
<hit score="1" id="3563868">
<info><authors><author pid="07/6993">Dong Hyuk Woo</author><author pid="51/8277">Nak Hee Seong</author><author pid="55/7961">Dean L. Lewis</author><author pid="168/5992">Hsien-Hsin S. Lee</author></authors><title>An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/WooSLL10</key><doi>10.1109/HPCA.2010.5416628</doi><ee>https://doi.org/10.1109/HPCA.2010.5416628</ee><url>https://dblp.org/rec/conf/hpca/WooSLL10</url></info>
<url>URL#3563868</url>
</hit>
<hit score="1" id="3563869">
<info><authors><author pid="34/4253">Polychronis Xekalakis</author><author pid="73/5470">Marcelo Cintra</author></authors><title>Handling branches in TLS systems with Multi-Path Execution.</title><venue>HPCA</venue><pages>1-12</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/XekalakisC10</key><doi>10.1109/HPCA.2010.5416632</doi><ee>https://doi.org/10.1109/HPCA.2010.5416632</ee><url>https://dblp.org/rec/conf/hpca/XekalakisC10</url></info>
<url>URL#3563869</url>
</hit>
<hit score="1" id="3563870">
<info><authors><author pid="14/5580">Yi Xu</author><author pid="94/4810-7">Bo Zhao 0007</author><author pid="z/YoutaoZhang">Youtao Zhang</author><author pid="y/JunYang2">Jun Yang 0002</author></authors><title>Simple virtual channel allocation for high throughput and high frequency on-chip routers.</title><venue>HPCA</venue><pages>1-11</pages><year>2010</year><type>Conference and Workshop Papers</type><key>conf/hpca/XuZZY10</key><doi>10.1109/HPCA.2010.5416640</doi><ee>https://doi.org/10.1109/HPCA.2010.5416640</ee><url>https://dblp.org/rec/conf/hpca/XuZZY10</url></info>
<url>URL#3563870</url>
</hit>
<hit score="1" id="3647270">
<info><authors><author pid="24/9707">Matthew T. Jacob</author><author pid="d/ChitaRDas">Chita R. Das</author><author pid="21/4612">Pradip Bose</author></authors><title>16th International Conference on High-Performance Computer Architecture (HPCA-16 2010), 9-14 January 2010, Bangalore, India</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2010</year><type>Editorship</type><key>conf/hpca/2010</key><ee>https://ieeexplore.ieee.org/xpl/conhome/5410726/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2010</url></info>
<url>URL#3647270</url>
</hit>
<hit score="1" id="3788817">
<info><authors><author pid="56/4000">Niket Agarwal</author><author pid="86/2160">Li-Shiuan Peh</author><author pid="j/NirajKJha">Niraj K. Jha</author></authors><title>In-Network Snoop Ordering (INSO) - Snoopy coherence on unordered interconnects.</title><venue>HPCA</venue><pages>67-78</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/AgarwalPJ09</key><doi>10.1109/HPCA.2009.4798238</doi><ee>https://doi.org/10.1109/HPCA.2009.4798238</ee><url>https://dblp.org/rec/conf/hpca/AgarwalPJ09</url></info>
<url>URL#3788817</url>
</hit>
<hit score="1" id="3788818">
<info><authors><author pid="75/2883">Manu Awasthi</author><author pid="38/3581">Kshitij Sudan</author><author pid="20/6518">Rajeev Balasubramonian</author><author pid="c/JohnBCarter">John B. Carter</author></authors><title>Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches.</title><venue>HPCA</venue><pages>250-261</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/AwasthiSBC09</key><doi>10.1109/HPCA.2009.4798260</doi><ee>https://doi.org/10.1109/HPCA.2009.4798260</ee><url>https://dblp.org/rec/conf/hpca/AwasthiSBC09</url></info>
<url>URL#3788818</url>
</hit>
<hit score="1" id="3788819">
<info><authors><author pid="b/PrithvirajBanerjee">Prith Banerjee</author></authors><title>An intelligent IT infrastructure for the future.</title><venue>HPCA</venue><pages>3-4</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/Banerjee09</key><doi>10.1109/HPCA.2009.4798230</doi><ee>https://doi.org/10.1109/HPCA.2009.4798230</ee><url>https://dblp.org/rec/conf/hpca/Banerjee09</url></info>
<url>URL#3788819</url>
</hit>
<hit score="1" id="3788820">
<info><authors><author pid="34/3071">Mainak Chaudhuri</author></authors><title>PageNUCA - Selected policies for page-grain locality management in large shared chip-multiprocessor caches.</title><venue>HPCA</venue><pages>227-238</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/Chaudhuri09</key><doi>10.1109/HPCA.2009.4798258</doi><ee>https://doi.org/10.1109/HPCA.2009.4798258</ee><url>https://dblp.org/rec/conf/hpca/Chaudhuri09</url></info>
<url>URL#3788820</url>
</hit>
<hit score="1" id="3788821">
<info><authors><author pid="75/4178">Xi E. Chen</author><author pid="a/TorMAamodt">Tor M. Aamodt</author></authors><title>A first-order fine-grained multithreaded throughput model.</title><venue>HPCA</venue><pages>329-340</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenA09</key><doi>10.1109/HPCA.2009.4798270</doi><ee>https://doi.org/10.1109/HPCA.2009.4798270</ee><url>https://dblp.org/rec/conf/hpca/ChenA09</url></info>
<url>URL#3788821</url>
</hit>
<hit score="1" id="3788822">
<info><authors><author pid="48/474">Yunji Chen</author><author pid="48/1529">Yi Lv</author><author pid="75/5125">Weiwu Hu</author><author pid="60/419">Tianshi Chen</author><author pid="80/2939">Haihua Shen</author><author pid="14/3832">Pengyu Wang</author><author pid="28/1738">Hong Pan</author></authors><title>Fast complete memory consistency verification.</title><venue>HPCA</venue><pages>381-392</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenLHCSWP09</key><doi>10.1109/HPCA.2009.4798276</doi><ee>https://doi.org/10.1109/HPCA.2009.4798276</ee><url>https://dblp.org/rec/conf/hpca/ChenLHCSWP09</url></info>
<url>URL#3788822</url>
</hit>
<hit score="1" id="3788823">
<info><authors><author pid="41/1231">Reetuparna Das</author><author pid="21/210">Soumya Eachempati</author><author pid="59/823">Asit K. Mishra</author><author pid="v/NarayananVijaykrishnan">Narayanan Vijaykrishnan</author><author pid="d/ChitaRDas">Chita R. Das</author></authors><title>Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs.</title><venue>HPCA</venue><pages>175-186</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/DasEMVD09</key><doi>10.1109/HPCA.2009.4798252</doi><ee>https://doi.org/10.1109/HPCA.2009.4798252</ee><url>https://dblp.org/rec/conf/hpca/DasEMVD09</url></info>
<url>URL#3788823</url>
</hit>
<hit score="1" id="3788824">
<info><authors><author pid="27/3783">Andrew DeOrio</author><author pid="85/4054">Ilya Wagner</author><author pid="51/4859">Valeria Bertacco</author></authors><title>Dacota - Post-silicon validation of the memory subsystem in multi-core designs.</title><venue>HPCA</venue><pages>405-416</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/DeOrioWB09</key><doi>10.1109/HPCA.2009.4798278</doi><ee>https://doi.org/10.1109/HPCA.2009.4798278</ee><url>https://dblp.org/rec/conf/hpca/DeOrioWB09</url></info>
<url>URL#3788824</url>
</hit>
<hit score="1" id="3788825">
<info><authors><author pid="28/273">Lide Duan</author><author pid="89/6764-8">Bin Li 0008</author><author pid="16/6199">Lu Peng</author></authors><title>Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics.</title><venue>HPCA</venue><pages>129-140</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/DuanLP09</key><doi>10.1109/HPCA.2009.4798244</doi><ee>https://doi.org/10.1109/HPCA.2009.4798244</ee><url>https://dblp.org/rec/conf/hpca/DuanLP09</url></info>
<url>URL#3788825</url>
</hit>
<hit score="1" id="3788826">
<info><authors><author pid="85/6918">Eiman Ebrahimi</author><author pid="m/OnurMutlu">Onur Mutlu</author><author pid="p/YaleNPatt">Yale N. Patt</author></authors><title>Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems.</title><venue>HPCA</venue><pages>7-17</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/EbrahimiMP09</key><doi>10.1109/HPCA.2009.4798232</doi><ee>https://doi.org/10.1109/HPCA.2009.4798232</ee><url>https://dblp.org/rec/conf/hpca/EbrahimiMP09</url></info>
<url>URL#3788826</url>
</hit>
<hit score="1" id="3788827">
<info><authors><author pid="28/1812">Kevin Fan</author><author pid="49/1513">Manjunath Kudlur</author><author pid="10/6715">Ganesh S. Dasika</author><author pid="m/SAMahlke">Scott A. Mahlke</author></authors><title>Bridging the computation gap between programmable processors and hardwired accelerators.</title><venue>HPCA</venue><pages>313-322</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/FanKDM09</key><doi>10.1109/HPCA.2009.4798266</doi><ee>https://doi.org/10.1109/HPCA.2009.4798266</ee><url>https://dblp.org/rec/conf/hpca/FanKDM09</url></info>
<url>URL#3788827</url>
</hit>
<hit score="1" id="3788828">
<info><authors><author pid="42/5356">Pablo Abad Fidalgo</author><author pid="20/2052">Valentin Puente</author><author pid="g/JoseAngelGregorio">Jos&#233;-&#193;ngel Gregorio</author></authors><title>MRR - Enabling fully adaptive multicast routing for CMP interconnection networks.</title><venue>HPCA</venue><pages>355-366</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/FidalgoVM09</key><doi>10.1109/HPCA.2009.4798273</doi><ee>https://doi.org/10.1109/HPCA.2009.4798273</ee><url>https://dblp.org/rec/conf/hpca/FidalgoVM09</url></info>
<url>URL#3788828</url>
</hit>
<hit score="1" id="3788829">
<info><authors><author pid="18/2495">Xin Fu</author><author pid="75/4601">Tao Li</author><author pid="j/JoseABFortes">Jos&#233; A. B. Fortes</author></authors><title>Soft error vulnerability aware process variation mitigation.</title><venue>HPCA</venue><pages>93-104</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/FuLF09</key><doi>10.1109/HPCA.2009.4798241</doi><ee>https://doi.org/10.1109/HPCA.2009.4798241</ee><url>https://dblp.org/rec/conf/hpca/FuLF09</url></info>
<url>URL#3788829</url>
</hit>
<hit score="1" id="3788830">
<info><authors><author pid="04/2468">Brian Greskamp</author><author pid="59/4985">Lu Wan</author><author pid="89/5932">Ulya R. Karpuzcu</author><author pid="68/638">Jeffrey J. Cook</author><author pid="t/JosepTorrellas">Josep Torrellas</author><author pid="37/1234">Deming Chen</author><author pid="z/CraigBZilles">Craig B. Zilles</author></authors><title>Blueshift - Designing processors for timing speculation from the ground up.</title><venue>HPCA</venue><pages>213-224</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/GreskampWKCTCZ09</key><doi>10.1109/HPCA.2009.4798256</doi><ee>https://doi.org/10.1109/HPCA.2009.4798256</ee><url>https://dblp.org/rec/conf/hpca/GreskampWKCTCZ09</url></info>
<url>URL#3788830</url>
</hit>
<hit score="1" id="3788831">
<info><authors><author pid="78/50">Boris Grot</author><author pid="60/3063">Joel Hestness</author><author pid="k/StephenWKeckler">Stephen W. Keckler</author><author pid="m/OnurMutlu">Onur Mutlu</author></authors><title>Express Cube Topologies for on-Chip Interconnects.</title><venue>HPCA</venue><pages>163-174</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/GrotHKM09</key><doi>10.1109/HPCA.2009.4798251</doi><ee>https://doi.org/10.1109/HPCA.2009.4798251</ee><url>https://dblp.org/rec/conf/hpca/GrotHKM09</url></info>
<url>URL#3788831</url>
</hit>
<hit score="1" id="3788832">
<info><authors><author pid="32/6384">Sebastian Herbert</author><author pid="59/2715">Diana Marculescu</author></authors><title>Variation-aware dynamic voltage/frequency scaling.</title><venue>HPCA</venue><pages>301-312</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/HerbertM09</key><doi>10.1109/HPCA.2009.4798265</doi><ee>https://doi.org/10.1109/HPCA.2009.4798265</ee><url>https://dblp.org/rec/conf/hpca/HerbertM09</url></info>
<url>URL#3788832</url>
</hit>
<hit score="1" id="3788833">
<info><authors><author pid="h/MarkDHill">Mark D. Hill</author></authors><title>Opportunities beyond single-core microprocessors.</title><venue>HPCA</venue><pages>143-144</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/Hill09</key><doi>10.1109/HPCA.2009.4798246</doi><ee>https://doi.org/10.1109/HPCA.2009.4798246</ee><url>https://dblp.org/rec/conf/hpca/Hill09</url></info>
<url>URL#3788833</url>
</hit>
<hit score="1" id="3788834">
<info><authors><author pid="98/1014">Andrew D. Hilton</author><author pid="57/1735">Santosh Nagarakatte</author><author pid="19/4907">Amir Roth</author></authors><title>iCFP - Tolerating all-level cache misses in in-order processors.</title><venue>HPCA</venue><pages>431-442</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/HiltonNR09</key><doi>10.1109/HPCA.2009.4798281</doi><ee>https://doi.org/10.1109/HPCA.2009.4798281</ee><url>https://dblp.org/rec/conf/hpca/HiltonNR09</url></info>
<url>URL#3788834</url>
</hit>
<hit score="1" id="3788835">
<info><authors><author pid="46/1004">Ibrahim Hur</author><author pid="65/1026">Calvin Lin</author></authors><title>Feedback mechanisms for improving probabilistic memory prefetching.</title><venue>HPCA</venue><pages>443-454</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/HurL09</key><doi>10.1109/HPCA.2009.4798282</doi><ee>https://doi.org/10.1109/HPCA.2009.4798282</ee><url>https://dblp.org/rec/conf/hpca/HurL09</url></info>
<url>URL#3788835</url>
</hit>
<hit score="1" id="3788836">
<info><authors><author pid="88/5847">Jingfei Kong</author><author pid="34/767">Onur Acii&#231;mez</author><author pid="98/117">Jean-Pierre Seifert</author><author pid="91/3111">Huiyang Zhou</author></authors><title>Hardware-software integrated approaches to defend against software cache-based side channel attacks.</title><venue>HPCA</venue><pages>393-404</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/KongASZ09</key><doi>10.1109/HPCA.2009.4798277</doi><ee>https://doi.org/10.1109/HPCA.2009.4798277</ee><url>https://dblp.org/rec/conf/hpca/KongASZ09</url></info>
<url>URL#3788836</url>
</hit>
<hit score="1" id="3788837">
<info><authors><author pid="141/4293-8">Amit Kumar 0008</author><author pid="79/6628">Ram Huggahalli</author><author pid="49/7026">Srihari Makineni</author></authors><title>Characterization of Direct Cache Access on multi-core systems and 10GbE.</title><venue>HPCA</venue><pages>341-352</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/KumarHM09</key><doi>10.1109/HPCA.2009.4798271</doi><ee>https://doi.org/10.1109/HPCA.2009.4798271</ee><url>https://dblp.org/rec/conf/hpca/KumarHM09</url></info>
<url>URL#3788837</url>
</hit>
<hit score="1" id="3788838">
<info><authors><author pid="29/6105">Man-Lap Li</author><author pid="80/3273">Pradeep Ramachandran</author><author pid="89/5932">Ulya R. Karpuzcu</author><author pid="85/525">Siva Kumar Sastry Hari</author><author pid="97/4181">Sarita V. Adve</author></authors><title>Accurate microarchitecture-level fault modeling for studying hardware faults.</title><venue>HPCA</venue><pages>105-116</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiRKHA09</key><doi>10.1109/HPCA.2009.4798242</doi><ee>https://doi.org/10.1109/HPCA.2009.4798242</ee><url>https://dblp.org/rec/conf/hpca/LiRKHA09</url></info>
<url>URL#3788838</url>
</hit>
<hit score="1" id="3788839">
<info><authors><author pid="17/5729">Niti Madan</author><author pid="97/4708-2">Li Zhao 0002</author><author pid="74/2786">Naveen Muralimanohar</author><author pid="17/1260">Aniruddha N. Udipi</author><author pid="20/6518">Rajeev Balasubramonian</author><author pid="i/RaviRIyer">Ravishankar R. Iyer</author><author pid="49/7026">Srihari Makineni</author><author pid="57/2813">Donald Newell</author></authors><title>Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy.</title><venue>HPCA</venue><pages>262-274</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/MadanZMUBIMN09</key><doi>10.1109/HPCA.2009.4798261</doi><ee>https://doi.org/10.1109/HPCA.2009.4798261</ee><url>https://dblp.org/rec/conf/hpca/MadanZMUBIMN09</url></info>
<url>URL#3788839</url>
</hit>
<hit score="1" id="3788840">
<info><authors><author pid="60/6814">Hiroki Matsutani</author><author pid="66/4132">Michihiro Koibuchi</author><author pid="59/1558">Hideharu Amano</author><author pid="25/950">Tsutomu Yoshinaga</author></authors><title>Prediction router - Yet another low latency on-chip router architecture.</title><venue>HPCA</venue><pages>367-378</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/MatsutaniKAY09</key><doi>10.1109/HPCA.2009.4798274</doi><ee>https://doi.org/10.1109/HPCA.2009.4798274</ee><url>https://dblp.org/rec/conf/hpca/MatsutaniKAY09</url></info>
<url>URL#3788840</url>
</hit>
<hit score="1" id="3788841">
<info><authors><author pid="27/203">George Michelogiannakis</author><author pid="37/6288">James D. Balfour</author><author pid="d/WJDally">William J. Dally</author></authors><title>Elastic-buffer flow control for on-chip networks.</title><venue>HPCA</venue><pages>151-162</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/MichelogiannakisBD09</key><doi>10.1109/HPCA.2009.4798250</doi><ee>https://doi.org/10.1109/HPCA.2009.4798250</ee><url>https://dblp.org/rec/conf/hpca/MichelogiannakisBD09</url></info>
<url>URL#3788841</url>
</hit>
<hit score="1" id="3788842">
<info><authors><author pid="71/5049">Hashem Hashemi Najaf-abadi</author><author pid="87/6036">Eric Rotenberg</author></authors><title>Architectural Contesting.</title><venue>HPCA</venue><pages>189-200</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/Najaf-abadiR09</key><doi>10.1109/HPCA.2009.4798254</doi><ee>https://doi.org/10.1109/HPCA.2009.4798254</ee><url>https://dblp.org/rec/conf/hpca/Najaf-abadiR09</url></info>
<url>URL#3788842</url>
</hit>
<hit score="1" id="3788843">
<info><authors><author pid="p/YaleNPatt">Yale N. Patt</author></authors><title>Multi-core demands multi-interfaces.</title><venue>HPCA</venue><pages>147-148</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/Patt09</key><doi>10.1109/HPCA.2009.4798248</doi><ee>https://doi.org/10.1109/HPCA.2009.4798248</ee><url>https://dblp.org/rec/conf/hpca/Patt09</url></info>
<url>URL#3788843</url>
</hit>
<hit score="1" id="3788844">
<info><authors><author pid="06/6128">Michael D. Powell</author><author pid="16/5085">Arijit Biswas</author><author pid="73/2231">Joel S. Emer</author><author pid="65/1049">Shubhendu S. Mukherjee</author><author pid="44/2743">Basit R. Sheikh</author><author pid="87/3081">Shrirang M. Yardi</author></authors><title>CAMP - A technique to estimate per-structure power at run-time using a few simple parameters.</title><venue>HPCA</venue><pages>289-300</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/PowellBEMSY09</key><doi>10.1109/HPCA.2009.4798264</doi><ee>https://doi.org/10.1109/HPCA.2009.4798264</ee><url>https://dblp.org/rec/conf/hpca/PowellBEMSY09</url></info>
<url>URL#3788844</url>
</hit>
<hit score="1" id="3788845">
<info><authors><author pid="60/6934">Moinuddin K. Qureshi</author></authors><title>Adaptive Spill-Receive for robust high-performance caching in CMPs.</title><venue>HPCA</venue><pages>45-54</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/Qureshi09</key><doi>10.1109/HPCA.2009.4798236</doi><ee>https://doi.org/10.1109/HPCA.2009.4798236</ee><url>https://dblp.org/rec/conf/hpca/Qureshi09</url></info>
<url>URL#3788845</url>
</hit>
<hit score="1" id="3788846">
<info><authors><author pid="12/6848">Parthasarathy Ranganathan</author></authors><title>Industrial perspectives panel.</title><venue>HPCA</venue><pages>325-326</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/Ranganathan09</key><doi>10.1109/HPCA.2009.4798268</doi><ee>https://doi.org/10.1109/HPCA.2009.4798268</ee><url>https://dblp.org/rec/conf/hpca/Ranganathan09</url></info>
<url>URL#3788846</url>
</hit>
<hit score="1" id="3788847">
<info><authors><author pid="88/2610">Vijay Janapa Reddi</author><author pid="76/4346">Meeta Sharma Gupta</author><author pid="72/6863">Glenn H. Holloway</author><author pid="21/5583">Gu-Yeon Wei</author><author pid="163/1790-1">Michael D. Smith 0001</author><author pid="30/135">David M. Brooks</author></authors><title>Voltage emergency prediction - Using signatures to reduce operating margins.</title><venue>HPCA</venue><pages>18-29</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/ReddiGHWSB09</key><doi>10.1109/HPCA.2009.4798233</doi><ee>https://doi.org/10.1109/HPCA.2009.4798233</ee><url>https://dblp.org/rec/conf/hpca/ReddiGHWSB09</url></info>
<url>URL#3788847</url>
</hit>
<hit score="1" id="3788848">
<info><authors><author pid="84/4431">Sangmin Seo</author><author pid="30/880">Jaejin Lee</author><author pid="73/3514">Zehra Sura</author></authors><title>Design and implementation of software-managed caches for multicores with local memory.</title><venue>HPCA</venue><pages>55-66</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/SeoLS09</key><doi>10.1109/HPCA.2009.4798237</doi><ee>https://doi.org/10.1109/HPCA.2009.4798237</ee><url>https://dblp.org/rec/conf/hpca/SeoLS09</url></info>
<url>URL#3788848</url>
</hit>
<hit score="1" id="3788849">
<info><authors><author pid="40/5734">Vilas Sridharan</author><author pid="k/DavidRKaeli">David R. Kaeli</author></authors><title>Eliminating microarchitectural dependency from Architectural Vulnerability.</title><venue>HPCA</venue><pages>117-128</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/SridharanK09</key><doi>10.1109/HPCA.2009.4798243</doi><ee>https://doi.org/10.1109/HPCA.2009.4798243</ee><url>https://dblp.org/rec/conf/hpca/SridharanK09</url></info>
<url>URL#3788849</url>
</hit>
<hit score="1" id="3788850">
<info><authors><author pid="47/3509">Mark Stephenson</author><author pid="52/5615-2">Lixin Zhang 0002</author><author pid="67/394">Ram Rangan</author></authors><title>Lightweight predication support for out of order processors.</title><venue>HPCA</venue><pages>201-212</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/StephensonZR09</key><doi>10.1109/HPCA.2009.4798255</doi><ee>https://doi.org/10.1109/HPCA.2009.4798255</ee><url>https://dblp.org/rec/conf/hpca/StephensonZR09</url></info>
<url>URL#3788850</url>
</hit>
<hit score="1" id="3788851">
<info><authors><author pid="88/3516">Samantika Subramaniam</author><author pid="24/363">Anne Bracy</author><author pid="w/HongWang3">Hong Wang 0003</author><author pid="03/2782">Gabriel H. Loh</author></authors><title>Criticality-based optimizations for efficient load processing.</title><venue>HPCA</venue><pages>419-430</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/SubramaniamBWL09</key><doi>10.1109/HPCA.2009.4798280</doi><ee>https://doi.org/10.1109/HPCA.2009.4798280</ee><url>https://dblp.org/rec/conf/hpca/SubramaniamBWL09</url></info>
<url>URL#3788851</url>
</hit>
<hit score="1" id="3788852">
<info><authors><author pid="29/6473-3">Guangyu Sun 0003</author><author pid="84/3152">Xiangyu Dong</author><author pid="x/YuanXie">Yuan Xie 0001</author><author pid="33/5448-59">Jian Li 0059</author><author pid="80/1641">Yiran Chen</author></authors><title>A novel architecture of the 3D stacked MRAM L2 cache for CMPs.</title><venue>HPCA</venue><pages>239-249</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/SunDXLC09</key><doi>10.1109/HPCA.2009.4798259</doi><ee>https://doi.org/10.1109/HPCA.2009.4798259</ee><url>https://dblp.org/rec/conf/hpca/SunDXLC09</url></info>
<url>URL#3788852</url>
</hit>
<hit score="1" id="3788853">
<info><authors><author pid="01/1282">Thomas F. Wenisch</author><author pid="46/4377">Michael Ferdman</author><author pid="a/AnastassiaAilamaki">Anastasia Ailamaki</author><author pid="f/BabakFalsafi">Babak Falsafi</author><author pid="m/AndreasMoshovos">Andreas Moshovos</author></authors><title>Practical off-chip meta-data for temporal memory streaming.</title><venue>HPCA</venue><pages>79-90</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/WenischFAFM09</key><doi>10.1109/HPCA.2009.4798239</doi><ee>https://doi.org/10.1109/HPCA.2009.4798239</ee><url>https://dblp.org/rec/conf/hpca/WenischFAFM09</url></info>
<url>URL#3788853</url>
</hit>
<hit score="1" id="3788854">
<info><authors><author pid="14/5580">Yi Xu</author><author pid="27/6228">Yu Du</author><author pid="94/4810-7">Bo Zhao 0007</author><author pid="45/6914">Xiuyi Zhou</author><author pid="z/YoutaoZhang">Youtao Zhang</author><author pid="y/JunYang2">Jun Yang 0002</author></authors><title>A low-radix and low-diameter 3D interconnection network design.</title><venue>HPCA</venue><pages>30-42</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/XuDZZZY09</key><doi>10.1109/HPCA.2009.4798234</doi><ee>https://doi.org/10.1109/HPCA.2009.4798234</ee><url>https://dblp.org/rec/conf/hpca/XuDZZZY09</url></info>
<url>URL#3788854</url>
</hit>
<hit score="1" id="3788855">
<info><authors><author pid="16/5435">Sami Yehia</author><author pid="45/3067">Sylvain Girbal</author><author pid="59/83">Hugues Berry</author><author pid="35/1139">Olivier Temam</author></authors><title>Reconciling specialization and flexibility through compound circuits.</title><venue>HPCA</venue><pages>277-288</pages><year>2009</year><type>Conference and Workshop Papers</type><key>conf/hpca/YehiaGBT09</key><doi>10.1109/HPCA.2009.4798263</doi><ee>https://doi.org/10.1109/HPCA.2009.4798263</ee><url>https://dblp.org/rec/conf/hpca/YehiaGBT09</url></info>
<url>URL#3788855</url>
</hit>
<hit score="1" id="3865236">
<info><title>15th International Conference on High-Performance Computer Architecture (HPCA-15 2009), 14-18 February 2009, Raleigh, North Carolina, USA</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2009</year><type>Editorship</type><key>conf/hpca/2009</key><ee>https://ieeexplore.ieee.org/xpl/conhome/4795428/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2009</url></info>
<url>URL#3865236</url>
</hit>
<hit score="1" id="3997013">
<info><authors><author pid="17/2997">Nidhi Aggarwal</author><author pid="19/6589">Jason F. Cantin</author><author pid="02/1732">Mikko H. Lipasti</author><author pid="17/1987-1">James E. Smith 0001</author></authors><title>Power-Efficient DRAM Speculation.</title><venue>HPCA</venue><pages>317-328</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/AggarwalCLS08</key><doi>10.1109/HPCA.2008.4658649</doi><ee>https://doi.org/10.1109/HPCA.2008.4658649</ee><url>https://dblp.org/rec/conf/hpca/AggarwalCLS08</url></info>
<url>URL#3997013</url>
</hit>
<hit score="1" id="3997014">
<info><authors><author pid="a/FEAllen">Frances E. Allen</author></authors><title>Compilers and parallel computing systems.</title><venue>HPCA</venue><pages>429</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/Allen08</key><doi>10.1109/HPCA.2008.4658658</doi><ee>https://doi.org/10.1109/HPCA.2008.4658658</ee><url>https://dblp.org/rec/conf/hpca/Allen08</url></info>
<url>URL#3997014</url>
</hit>
<hit score="1" id="3997015">
<info><authors><author pid="c/MCFrankChang">M. Frank Chang</author><author pid="c/JasonCong">Jason Cong</author><author pid="23/6480">Adam Kaplan</author><author pid="51/3668">Mishali Naik</author><author pid="92/4071">Glenn Reinman</author><author pid="81/6157">Eran Socher</author><author pid="28/1213">Sai-Wang Tam</author></authors><title>CMP network-on-chip overlaid with multi-band RF-interconnect.</title><venue>HPCA</venue><pages>191-202</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChangCKNRST08</key><doi>10.1109/HPCA.2008.4658639</doi><ee>https://doi.org/10.1109/HPCA.2008.4658639</ee><url>https://dblp.org/rec/conf/hpca/ChangCKNRST08</url></info>
<url>URL#3997015</url>
</hit>
<hit score="1" id="3997016">
<info><authors><author pid="08/2232">Kaiyu Chen</author><author pid="79/6934">Sharad Malik</author><author pid="45/3532">Priyadarsan Patra</author></authors><title>Runtime validation of memory ordering using constraint graph checking.</title><venue>HPCA</venue><pages>415-426</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenMP08</key><doi>10.1109/HPCA.2008.4658657</doi><ee>https://doi.org/10.1109/HPCA.2008.4658657</ee><url>https://dblp.org/rec/conf/hpca/ChenMP08</url></info>
<url>URL#3997016</url>
</hit>
<hit score="1" id="3997017">
<info><authors><author pid="84/5285">JaeWoong Chung</author><author pid="35/1023">Michael Dalton</author><author pid="72/6493">Hari Kannan</author><author pid="k/ChristoforosEKozyrakis">Christos Kozyrakis</author></authors><title>Thread-safe dynamic binary translation using transactional memory.</title><venue>HPCA</venue><pages>279-289</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChungDKK08</key><doi>10.1109/HPCA.2008.4658646</doi><ee>https://doi.org/10.1109/HPCA.2008.4658646</ee><url>https://dblp.org/rec/conf/hpca/ChungDKK08</url></info>
<url>URL#3997017</url>
</hit>
<hit score="1" id="3997018">
<info><authors><author pid="41/1231">Reetuparna Das</author><author pid="59/823">Asit K. Mishra</author><author pid="39/4722">Chrysostomos Nicopoulos</author><author pid="20/4428">Dongkook Park</author><author pid="v/NarayananVijaykrishnan">Vijaykrishnan Narayanan</author><author pid="i/RaviRIyer">Ravishankar R. Iyer</author><author pid="70/6475">Mazin S. Yousif</author><author pid="d/ChitaRDas">Chita R. Das</author></authors><title>Performance and power optimization through data compression in Network-on-Chip architectures.</title><venue>HPCA</venue><pages>215-225</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/DasMNPNIYD08</key><doi>10.1109/HPCA.2008.4658641</doi><ee>https://doi.org/10.1109/HPCA.2008.4658641</ee><url>https://dblp.org/rec/conf/hpca/DasMNPNIYD08</url></info>
<url>URL#3997018</url>
</hit>
<hit score="1" id="3997019">
<info><authors><author pid="72/4650">Qian Diao</author><author pid="53/2867">Justin J. Song</author></authors><title>Prediction of CPU idle-busy activity pattern.</title><venue>HPCA</venue><pages>27-36</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/DiaoS08</key><doi>10.1109/HPCA.2008.4658625</doi><ee>https://doi.org/10.1109/HPCA.2008.4658625</ee><url>https://dblp.org/rec/conf/hpca/DiaoS08</url></info>
<url>URL#3997019</url>
</hit>
<hit score="1" id="3997020">
<info><authors><author pid="66/6455">Christian Fensch</author><author pid="73/5470">Marcelo Cintra</author></authors><title>An OS-based alternative to full hardware coherence on tiled CMPs.</title><venue>HPCA</venue><pages>355-366</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/FenschC08</key><doi>10.1109/HPCA.2008.4658652</doi><ee>https://doi.org/10.1109/HPCA.2008.4658652</ee><url>https://dblp.org/rec/conf/hpca/FenschC08</url></info>
<url>URL#3997020</url>
</hit>
<hit score="1" id="3997021">
<info><authors><author pid="11/6158">Hongliang Gao</author><author pid="69/1112">Yi Ma</author><author pid="07/3549">Martin Dimitrov</author><author pid="91/3111">Huiyang Zhou</author></authors><title>Address-branch correlation - A novel locality for long-latency hard-to-predict branches.</title><venue>HPCA</venue><pages>74-85</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/GaoMDZ08</key><doi>10.1109/HPCA.2008.4658629</doi><ee>https://doi.org/10.1109/HPCA.2008.4658629</ee><url>https://dblp.org/rec/conf/hpca/GaoMDZ08</url></info>
<url>URL#3997021</url>
</hit>
<hit score="1" id="3997022">
<info><authors><author pid="18/4038">Paul Gratz</author><author pid="78/50">Boris Grot</author><author pid="k/StephenWKeckler">Stephen W. Keckler</author></authors><title>Regional congestion awareness for load balance in networks-on-chip.</title><venue>HPCA</venue><pages>203-214</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/GratzGK08</key><doi>10.1109/HPCA.2008.4658640</doi><ee>https://doi.org/10.1109/HPCA.2008.4658640</ee><url>https://dblp.org/rec/conf/hpca/GratzGK08</url></info>
<url>URL#3997022</url>
</hit>
<hit score="1" id="3997023">
<info><authors><author pid="76/4346">Meeta Sharma Gupta</author><author pid="94/6854">Krishna K. Rangan</author><author pid="163/1790-1">Michael D. Smith 0001</author><author pid="21/5583">Gu-Yeon Wei</author><author pid="30/135">David M. Brooks</author></authors><title>DeCoR - A Delayed Commit and Rollback mechanism for handling inductive noise in processors.</title><venue>HPCA</venue><pages>381-392</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/GuptaRSWB08</key><doi>10.1109/HPCA.2008.4658654</doi><ee>https://doi.org/10.1109/HPCA.2008.4658654</ee><url>https://dblp.org/rec/conf/hpca/GuptaRSWB08</url></info>
<url>URL#3997023</url>
</hit>
<hit score="1" id="3997024">
<info><authors><author pid="h/MarkDHill">Mark D. Hill</author></authors><title>Amdahl's Law in the multicore era.</title><venue>HPCA</venue><pages>187</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/Hill08</key><doi>10.1109/HPCA.2008.4658638</doi><ee>https://doi.org/10.1109/HPCA.2008.4658638</ee><url>https://dblp.org/rec/conf/hpca/Hill08</url></info>
<url>URL#3997024</url>
</hit>
<hit score="1" id="3997025">
<info><authors><author pid="46/1004">Ibrahim Hur</author><author pid="65/1026">Calvin Lin</author></authors><title>A comprehensive approach to DRAM power management.</title><venue>HPCA</venue><pages>305-316</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/HurL08</key><doi>10.1109/HPCA.2008.4658648</doi><ee>https://doi.org/10.1109/HPCA.2008.4658648</ee><url>https://dblp.org/rec/conf/hpca/HurL08</url></info>
<url>URL#3997025</url>
</hit>
<hit score="1" id="3997026">
<info><authors><author pid="87/3998">Ajay M. Joshi</author><author pid="e/LievenEeckhout">Lieven Eeckhout</author><author pid="j/LizyKurianJohn">Lizy Kurian John</author><author pid="25/83">Ciji Isen</author></authors><title>Automated microprocessor stressmark generation.</title><venue>HPCA</venue><pages>229-239</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/JoshiEJI08</key><doi>10.1109/HPCA.2008.4658642</doi><ee>https://doi.org/10.1109/HPCA.2008.4658642</ee><url>https://dblp.org/rec/conf/hpca/JoshiEJI08</url></info>
<url>URL#3997026</url>
</hit>
<hit score="1" id="3997027">
<info><authors><author pid="32/680">Wonyoung Kim</author><author pid="76/4346">Meeta Sharma Gupta</author><author pid="21/5583">Gu-Yeon Wei</author><author pid="30/135">David M. Brooks</author></authors><title>System level analysis of fast, per-core DVFS using on-chip switching regulators.</title><venue>HPCA</venue><pages>123-134</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimGWB08</key><doi>10.1109/HPCA.2008.4658633</doi><ee>https://doi.org/10.1109/HPCA.2008.4658633</ee><url>https://dblp.org/rec/conf/hpca/KimGWB08</url></info>
<url>URL#3997027</url>
</hit>
<hit score="1" id="3997028">
<info><authors><author pid="25/5640">Sumeet Kumar</author><author pid="72/4182">Aneesh Aggarwal</author></authors><title>Speculative instruction validation for performance-reliability trade-off.</title><venue>HPCA</venue><pages>405-414</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/KumarA08</key><doi>10.1109/HPCA.2008.4658656</doi><ee>https://doi.org/10.1109/HPCA.2008.4658656</ee><url>https://dblp.org/rec/conf/hpca/KumarA08</url></info>
<url>URL#3997028</url>
</hit>
<hit score="1" id="3997029">
<info><authors><author pid="46/262">Jeffrey Kuskin</author><author pid="64/1248">Cliff Young</author><author pid="51/2286">J. P. Grossman</author><author pid="99/6934">Brannon Batson</author><author pid="54/4178">Martin M. Deneroff</author><author pid="23/256">Ron O. Dror</author><author pid="70/662">David E. Shaw</author></authors><title>Incorporating flexibility in Anton, a specialized machine for molecular dynamics simulation.</title><venue>HPCA</venue><pages>343-354</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/KuskinYGBDDS08</key><doi>10.1109/HPCA.2008.4658651</doi><ee>https://doi.org/10.1109/HPCA.2008.4658651</ee><url>https://dblp.org/rec/conf/hpca/KuskinYGBDDS08</url></info>
<url>URL#3997029</url>
</hit>
<hit score="1" id="3997030">
<info><authors><author pid="74/867">Richard H. Larson</author><author pid="10/2739">John K. Salmon</author><author pid="23/256">Ron O. Dror</author><author pid="54/4178">Martin M. Deneroff</author><author pid="64/1248">Cliff Young</author><author pid="51/2286">J. P. Grossman</author><author pid="43/1200">Yibing Shan</author><author pid="87/6018">John L. Klepeis</author><author pid="70/662">David E. Shaw</author></authors><title>High-throughput pairwise point interactions in Anton, a specialized machine for molecular dynamics simulation.</title><venue>HPCA</venue><pages>331-342</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/LarsonSDDYGSKS08</key><doi>10.1109/HPCA.2008.4658650</doi><ee>https://doi.org/10.1109/HPCA.2008.4658650</ee><url>https://dblp.org/rec/conf/hpca/LarsonSDDYGSKS08</url></info>
<url>URL#3997030</url>
</hit>
<hit score="1" id="3997031">
<info><authors><author pid="l/BenjaminCLee">Benjamin C. Lee</author><author pid="30/135">David M. Brooks</author></authors><title>Roughness of microarchitectural design topologies and its implications for optimization.</title><venue>HPCA</venue><pages>240-251</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeB08</key><doi>10.1109/HPCA.2008.4658643</doi><ee>https://doi.org/10.1109/HPCA.2008.4658643</ee><url>https://dblp.org/rec/conf/hpca/LeeB08</url></info>
<url>URL#3997031</url>
</hit>
<hit score="1" id="3997032">
<info><authors><author pid="71/3237">Chang Joo Lee</author><author pid="87/5743">Hyesoon Kim</author><author pid="m/OnurMutlu">Onur Mutlu</author><author pid="p/YaleNPatt">Yale N. Patt</author></authors><title>Performance-aware speculation control using wrong path usefulness prediction.</title><venue>HPCA</venue><pages>39-49</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeKMP08</key><doi>10.1109/HPCA.2008.4658626</doi><ee>https://doi.org/10.1109/HPCA.2008.4658626</ee><url>https://dblp.org/rec/conf/hpca/LeeKMP08</url></info>
<url>URL#3997032</url>
</hit>
<hit score="1" id="3997033">
<info><authors><author pid="17/3522">Kevin Leigh</author><author pid="12/6848">Parthasarathy Ranganathan</author><author pid="65/1789">Jaspal Subhlok</author></authors><title>Fabric convergence implications on systems architecture.</title><venue>HPCA</venue><pages>15-26</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeighRS08</key><doi>10.1109/HPCA.2008.4658624</doi><ee>https://doi.org/10.1109/HPCA.2008.4658624</ee><url>https://dblp.org/rec/conf/hpca/LeighRS08</url></info>
<url>URL#3997033</url>
</hit>
<hit score="1" id="3997034">
<info><authors><author pid="20/1473">Jiang Lin</author><author pid="36/1529">Qingda Lu</author><author pid="36/679">Xiaoning Ding</author><author pid="87/6853-10">Zhao Zhang 0010</author><author pid="37/4356-1">Xiaodong Zhang 0001</author><author pid="s/PSadayappan">P. Sadayappan</author></authors><title>Gaining insights into multicore cache partitioning - Bridging the gap between simulation and real systems.</title><venue>HPCA</venue><pages>367-378</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/LinLDZZS08</key><doi>10.1109/HPCA.2008.4658653</doi><ee>https://doi.org/10.1109/HPCA.2008.4658653</ee><url>https://dblp.org/rec/conf/hpca/LinLDZZS08</url></info>
<url>URL#3997034</url>
</hit>
<hit score="1" id="3997035">
<info><authors><author pid="42/5439">Kshitiz Malik</author><author pid="38/5693">Mayank Agarwal</author><author pid="00/3407">Vikram Dhar</author><author pid="10/5657">Matthew I. Frank</author></authors><title>PaCo - Probability-based path confidence prediction.</title><venue>HPCA</venue><pages>50-61</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/MalikADF08</key><doi>10.1109/HPCA.2008.4658627</doi><ee>https://doi.org/10.1109/HPCA.2008.4658627</ee><url>https://dblp.org/rec/conf/hpca/MalikADF08</url></info>
<url>URL#3997035</url>
</hit>
<hit score="1" id="3997036">
<info><authors><author pid="42/5439">Kshitiz Malik</author><author pid="38/5693">Mayank Agarwal</author><author pid="42/5297">Sam S. Stone</author><author pid="10/3157">Kevin M. Woley</author><author pid="10/5657">Matthew I. Frank</author></authors><title>Branch-mispredict level parallelism (BLP) for control independence.</title><venue>HPCA</venue><pages>62-73</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/MalikASWF08</key><doi>10.1109/HPCA.2008.4658628</doi><ee>https://doi.org/10.1109/HPCA.2008.4658628</ee><url>https://dblp.org/rec/conf/hpca/MalikASWF08</url></info>
<url>URL#3997036</url>
</hit>
<hit score="1" id="3997037">
<info><authors><author pid="25/5555">Tanaus&#250; Ram&#237;rez</author><author pid="14/3960">Alex Pajuelo</author><author pid="53/1848">Oliverio J. Santana</author><author pid="v/MateoValero">Mateo Valero</author></authors><title>Runahead Threads to improve SMT performance.</title><venue>HPCA</venue><pages>149-158</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/RamirezPSV08</key><doi>10.1109/HPCA.2008.4658635</doi><ee>https://doi.org/10.1109/HPCA.2008.4658635</ee><url>https://dblp.org/rec/conf/hpca/RamirezPSV08</url></info>
<url>URL#3997037</url>
</hit>
<hit score="1" id="3997038">
<info><authors><author pid="89/3139">Luiz E. Ramos</author><author pid="85/2722">Ricardo Bianchini</author></authors><title>C-Oracle - Predictive thermal management for data centers.</title><venue>HPCA</venue><pages>111-122</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/RamosB08</key><doi>10.1109/HPCA.2008.4658632</doi><ee>https://doi.org/10.1109/HPCA.2008.4658632</ee><url>https://dblp.org/rec/conf/hpca/RamosB08</url></info>
<url>URL#3997038</url>
</hit>
<hit score="1" id="3997039">
<info><authors><author pid="80/2796">M. Wasiur Rashid</author><author pid="40/1854">Michael C. Huang</author></authors><title>Supporting highly-decoupled thread-level redundancy for parallel programs.</title><venue>HPCA</venue><pages>393-404</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/RashidH08</key><doi>10.1109/HPCA.2008.4658655</doi><ee>https://doi.org/10.1109/HPCA.2008.4658655</ee><url>https://dblp.org/rec/conf/hpca/RashidH08</url></info>
<url>URL#3997039</url>
</hit>
<hit score="1" id="3997040">
<info><authors><author pid="32/5417">Joe Rattner</author></authors><title>Intel's Tera-scale Computing Project - The first five years, the next five years.</title><venue>HPCA</venue><pages>1</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/Rattner08</key><doi>10.1109/HPCA.2008.4658622</doi><ee>https://doi.org/10.1109/HPCA.2008.4658622</ee><url>https://dblp.org/rec/conf/hpca/Rattner08</url></info>
<url>URL#3997040</url>
</hit>
<hit score="1" id="3997041">
<info><authors><author pid="05/1374">Brian Rogers</author><author pid="y/ChenyuYan">Chenyu Yan</author><author pid="24/3570">Siddhartha Chhabra</author><author pid="77/4185">Milos Prvulovic</author><author pid="11/2624">Yan Solihin</author></authors><title>Single-level integrity and confidentiality protection for distributed shared memory multiprocessors.</title><venue>HPCA</venue><pages>161-172</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/RogersYCPS08</key><doi>10.1109/HPCA.2008.4658636</doi><ee>https://doi.org/10.1109/HPCA.2008.4658636</ee><url>https://dblp.org/rec/conf/hpca/RogersYCPS08</url></info>
<url>URL#3997041</url>
</hit>
<hit score="1" id="3997042">
<info><authors><author pid="05/3478">Valentina Salapura</author><author pid="85/2383">Matthias A. Blumrich</author><author pid="81/606">Alan Gara</author></authors><title>Design and implementation of the blue gene/P snoop filter.</title><venue>HPCA</venue><pages>5-14</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/SalapuraBG08</key><doi>10.1109/HPCA.2008.4658623</doi><ee>https://doi.org/10.1109/HPCA.2008.4658623</ee><url>https://dblp.org/rec/conf/hpca/SalapuraBG08</url></info>
<url>URL#3997042</url>
</hit>
<hit score="1" id="3997043">
<info><authors><author pid="70/2898">Pierre Salverda</author><author pid="z/CraigBZilles">Craig B. Zilles</author></authors><title>Fundamental performance constraints in horizontal fusion of in-order cores.</title><venue>HPCA</venue><pages>252-263</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/SalverdaZ08</key><doi>10.1109/HPCA.2008.4658644</doi><ee>https://doi.org/10.1109/HPCA.2008.4658644</ee><url>https://dblp.org/rec/conf/hpca/SalverdaZ08</url></info>
<url>URL#3997043</url>
</hit>
<hit score="1" id="3997044">
<info><authors><author pid="88/3516">Samantika Subramaniam</author><author pid="77/4185">Milos Prvulovic</author><author pid="03/2782">Gabriel H. Loh</author></authors><title>PEEP - Exploiting predictability of memory dependences in SMT processors.</title><venue>HPCA</venue><pages>137-148</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/SubramaniamPL08</key><doi>10.1109/HPCA.2008.4658634</doi><ee>https://doi.org/10.1109/HPCA.2008.4658634</ee><url>https://dblp.org/rec/conf/hpca/SubramaniamPL08</url></info>
<url>URL#3997044</url>
</hit>
<hit score="1" id="3997045">
<info><authors><author pid="72/4561">Luis Useche</author><author pid="45/5871">Jorge Guerra</author><author pid="59/6830">Medha Bhadkamkar</author><author pid="00/6503">Mauricio Alarcon</author><author pid="13/4977">Raju Rangaswami</author></authors><title>EXCES - External caching in energy saving storage systems.</title><venue>HPCA</venue><pages>89-100</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/UsecheGBAR08</key><doi>10.1109/HPCA.2008.4658630</doi><ee>https://doi.org/10.1109/HPCA.2008.4658630</ee><url>https://dblp.org/rec/conf/hpca/UsecheGBAR08</url></info>
<url>URL#3997045</url>
</hit>
<hit score="1" id="3997046">
<info><authors><author pid="62/4049">Guru Venkataramani</author><author pid="50/4778">Ioannis Doudalis</author><author pid="11/2624">Yan Solihin</author><author pid="77/4185">Milos Prvulovic</author></authors><title>FlexiTaint - A programmable accelerator for dynamic taint propagation.</title><venue>HPCA</venue><pages>173-184</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/VenkataramaniDSP08</key><doi>10.1109/HPCA.2008.4658637</doi><ee>https://doi.org/10.1109/HPCA.2008.4658637</ee><url>https://dblp.org/rec/conf/hpca/VenkataramaniDSP08</url></info>
<url>URL#3997046</url>
</hit>
<hit score="1" id="3997047">
<info><authors><author pid="18/5637">Xiaorui Wang</author><author pid="99/311-2">Ming Chen 0002</author></authors><title>Cluster-level feedback power control for performance optimization.</title><venue>HPCA</venue><pages>101-110</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangC08</key><doi>10.1109/HPCA.2008.4658631</doi><ee>https://doi.org/10.1109/HPCA.2008.4658631</ee><url>https://dblp.org/rec/conf/hpca/WangC08</url></info>
<url>URL#3997047</url>
</hit>
<hit score="1" id="3997048">
<info><authors><author pid="96/5934">Philip M. Wells</author><author pid="s/GurindarSSohi">Gurindar S. Sohi</author></authors><title>Serializing instructions in system-intensive workloads - Amdahl's Law strikes again.</title><venue>HPCA</venue><pages>264-275</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/WellsS08</key><doi>10.1109/HPCA.2008.4658645</doi><ee>https://doi.org/10.1109/HPCA.2008.4658645</ee><url>https://dblp.org/rec/conf/hpca/WellsS08</url></info>
<url>URL#3997048</url>
</hit>
<hit score="1" id="3997049">
<info><authors><author pid="69/5078">Hongtao Zhong</author><author pid="21/2430">Mojtaba Mehrara</author><author pid="08/1655">Steven A. Lieberman</author><author pid="m/SAMahlke">Scott A. Mahlke</author></authors><title>Uncovering hidden loop level parallelism in sequential applications.</title><venue>HPCA</venue><pages>290-301</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhongMLM08</key><doi>10.1109/HPCA.2008.4658647</doi><ee>https://doi.org/10.1109/HPCA.2008.4658647</ee><url>https://dblp.org/rec/conf/hpca/ZhongMLM08</url></info>
<url>URL#3997049</url>
</hit>
<hit score="1" id="4071343">
<info><title>14th International Conference on High-Performance Computer Architecture (HPCA-14 2008), 16-20 February 2008, Salt Lake City, UT, USA</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2008</year><type>Editorship</type><key>conf/hpca/2008</key><ee>https://ieeexplore.ieee.org/xpl/conhome/4653641/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2008</url></info>
<url>URL#4071343</url>
</hit>
<hit score="1" id="4190931">
<info><authors><author pid="38/5693">Mayank Agarwal</author><author pid="42/5439">Kshitiz Malik</author><author pid="10/3157">Kevin M. Woley</author><author pid="42/5297">Sam S. Stone</author><author pid="10/5657">Matthew I. Frank</author></authors><title>Exploiting Postdominance for Speculative Parallelization.</title><venue>HPCA</venue><pages>295-305</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/AgarwalMWSF07</key><doi>10.1109/HPCA.2007.346207</doi><ee>https://doi.org/10.1109/HPCA.2007.346207</ee><url>https://dblp.org/rec/conf/hpca/AgarwalMWSF07</url></info>
<url>URL#4190931</url>
</hit>
<hit score="1" id="4190932">
<info><authors><author pid="77/5087">Alaa R. Alameldeen</author><author pid="w/DavidAWood">David A. Wood 0001</author></authors><title>Interactions Between Compression and Prefetching in Chip Multiprocessors.</title><venue>HPCA</venue><pages>228-239</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/AlameldeenW07</key><doi>10.1109/HPCA.2007.346200</doi><ee>https://doi.org/10.1109/HPCA.2007.346200</ee><url>https://dblp.org/rec/conf/hpca/AlameldeenW07</url></info>
<url>URL#4190932</url>
</hit>
<hit score="1" id="4190933">
<info><authors><author pid="02/5812">Murali Annavaram</author><author pid="11/4513">Ed Grochowski</author><author pid="42/3312">Paul Reed</author></authors><title>Implications of Device Timing Variability on Full Chip Timing.</title><venue>HPCA</venue><pages>37-45</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/AnnavaramGR07</key><doi>10.1109/HPCA.2007.346183</doi><ee>https://doi.org/10.1109/HPCA.2007.346183</ee><url>https://dblp.org/rec/conf/hpca/AnnavaramGR07</url></info>
<url>URL#4190933</url>
</hit>
<hit score="1" id="4190934">
<info><authors><author pid="95/5263">Luis Ceze</author><author pid="89/6993">Pablo Montesinos</author><author pid="27/3880">Christoph von Praun</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Colorama - Architectural Support for Data-Centric Synchronization.</title><venue>HPCA</venue><pages>133-144</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/CezeMPT07</key><doi>10.1109/HPCA.2007.346192</doi><ee>https://doi.org/10.1109/HPCA.2007.346192</ee><url>https://dblp.org/rec/conf/hpca/CezeMPT07</url></info>
<url>URL#4190934</url>
</hit>
<hit score="1" id="4190935">
<info><authors><author pid="94/3582">Hassan Chafi</author><author pid="23/6529">Jared Casper</author><author pid="00/1898">Brian D. Carlstrom</author><author pid="90/6309">Austen McDonald</author><author pid="21/5670">Chi Cao Minh</author><author pid="37/6811">Woongki Baek</author><author pid="k/ChristoforosEKozyrakis">Christos Kozyrakis</author><author pid="o/KunleOlukotun">Kunle Olukotun</author></authors><title>A Scalable, Non-blocking Approach to Transactional Memory.</title><venue>HPCA</venue><pages>97-108</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChafiCCMMBKO07</key><doi>10.1109/HPCA.2007.346189</doi><ee>https://doi.org/10.1109/HPCA.2007.346189</ee><url>https://dblp.org/rec/conf/hpca/ChafiCCMMBKO07</url></info>
<url>URL#4190935</url>
</hit>
<hit score="1" id="4190936">
<info><authors><author pid="52/2470">Liqun Cheng</author><author pid="c/JohnBCarter">John B. Carter</author><author pid="07/1792">Donglai Dai</author></authors><title>An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing.</title><venue>HPCA</venue><pages>328-339</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChengCD07</key><doi>10.1109/HPCA.2007.346210</doi><ee>https://doi.org/10.1109/HPCA.2007.346210</ee><url>https://dblp.org/rec/conf/hpca/ChengCD07</url></info>
<url>URL#4190936</url>
</hit>
<hit score="1" id="4190937">
<info><authors><author pid="16/817">Jeonghwan Choi</author><author pid="19/5848">Youngjae Kim 0001</author><author pid="72/3356">Anand Sivasubramaniam</author><author pid="70/1890">Jelena Srebric</author><author pid="75/5723">Qian Wang</author><author pid="29/3723">Joonwon Lee</author></authors><title>Modeling and Managing Thermal Profiles of Rack-mounted Servers with ThermoStat.</title><venue>HPCA</venue><pages>205-215</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChoiKSSWL07</key><doi>10.1109/HPCA.2007.346198</doi><ee>https://doi.org/10.1109/HPCA.2007.346198</ee><url>https://dblp.org/rec/conf/hpca/ChoiKSSWL07</url></info>
<url>URL#4190937</url>
</hit>
<hit score="1" id="4190938">
<info><authors><author pid="28/3910">Nathan Clark</author><author pid="46/17">Amir Hormati</author><author pid="16/5435">Sami Yehia</author><author pid="m/SAMahlke">Scott A. Mahlke</author><author pid="16/1848">Kriszti&#225;n Flautner</author></authors><title>Liquid SIMD - Abstracting SIMD Hardware using Lightweight Dynamic Mapping.</title><venue>HPCA</venue><pages>216-227</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/ClarkHYMF07</key><doi>10.1109/HPCA.2007.346199</doi><ee>https://doi.org/10.1109/HPCA.2007.346199</ee><url>https://dblp.org/rec/conf/hpca/ClarkHYMF07</url></info>
<url>URL#4190938</url>
</hit>
<hit score="1" id="4190939">
<info><authors><author pid="d/WJDally">William J. Dally</author></authors><title>Interconnect-Centric Computing.</title><venue>HPCA</venue><pages>1</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/Dally07</key><doi>10.1109/HPCA.2007.346179</doi><ee>https://doi.org/10.1109/HPCA.2007.346179</ee><url>https://dblp.org/rec/conf/hpca/Dally07</url></info>
<url>URL#4190939</url>
</hit>
<hit score="1" id="4190940">
<info><authors><author pid="49/2193">Haakon Dybdahl</author><author pid="48/2905">Per Stenstr&#246;m</author></authors><title>An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors.</title><venue>HPCA</venue><pages>2-12</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/DybdahlS07</key><doi>10.1109/HPCA.2007.346180</doi><ee>https://doi.org/10.1109/HPCA.2007.346180</ee><url>https://dblp.org/rec/conf/hpca/DybdahlS07</url></info>
<url>URL#4190940</url>
</hit>
<hit score="1" id="4190941">
<info><authors><author pid="99/4678">Stijn Eyerman</author><author pid="e/LievenEeckhout">Lieven Eeckhout</author></authors><title>A Memory-Level Parallelism Aware Fetch Policy for SMT Processors.</title><venue>HPCA</venue><pages>240-249</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/EyermanE07</key><doi>10.1109/HPCA.2007.346201</doi><ee>https://doi.org/10.1109/HPCA.2007.346201</ee><url>https://dblp.org/rec/conf/hpca/EyermanE07</url></info>
<url>URL#4190941</url>
</hit>
<hit score="1" id="4190942">
<info><authors><author pid="68/5097">Brinda Ganesh</author><author pid="99/6904">Aamer Jaleel</author><author pid="72/1614-3">David Wang 0003</author><author pid="94/4067">Bruce L. Jacob</author></authors><title>Fully-Buffered DIMM Memory Architectures - Understanding Mechanisms, Overheads and Scaling.</title><venue>HPCA</venue><pages>109-120</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/GaneshJWJ07</key><doi>10.1109/HPCA.2007.346190</doi><ee>https://doi.org/10.1109/HPCA.2007.346190</ee><url>https://dblp.org/rec/conf/hpca/GaneshJWJ07</url></info>
<url>URL#4190942</url>
</hit>
<hit score="1" id="4190943">
<info><authors><author pid="22/69">Yuho Jin</author><author pid="87/5080-1">Eun Jung Kim 0001</author><author pid="72/2098">Ki Hwan Yum</author></authors><title>A Domain-Specific On-Chip Network Design for Large Scale Cache Systems.</title><venue>HPCA</venue><pages>318-327</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/JinKY07</key><doi>10.1109/HPCA.2007.346209</doi><ee>https://doi.org/10.1109/HPCA.2007.346209</ee><url>https://dblp.org/rec/conf/hpca/JinKY07</url></info>
<url>URL#4190943</url>
</hit>
<hit score="1" id="4190944">
<info><authors><author pid="74/4786">Yasunao Katayama</author><author pid="23/2746">Atsuya Okazaki</author></authors><title>Optical Interconnect Opportunities for Future Server Memory Systems.</title><venue>HPCA</venue><pages>46-50</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/KatayamaO07</key><doi>10.1109/HPCA.2007.346184</doi><ee>https://doi.org/10.1109/HPCA.2007.346184</ee><url>https://dblp.org/rec/conf/hpca/KatayamaO07</url></info>
<url>URL#4190944</url>
</hit>
<hit score="1" id="4190945">
<info><authors><author pid="l/BenjaminCLee">Benjamin C. Lee</author><author pid="30/135">David M. Brooks</author></authors><title>Illustrative Design Space Studies with Microarchitectural Regression Models.</title><venue>HPCA</venue><pages>340-351</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeB07</key><doi>10.1109/HPCA.2007.346211</doi><ee>https://doi.org/10.1109/HPCA.2007.346211</ee><url>https://dblp.org/rec/conf/hpca/LeeB07</url></info>
<url>URL#4190945</url>
</hit>
<hit score="1" id="4190946">
<info><authors><author pid="55/1522">Xuanhua Li</author><author pid="y/DonaldYeung">Donald Yeung</author></authors><title>Application-Level Correctness and its Impact on Fault Tolerance.</title><venue>HPCA</venue><pages>181-192</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiY07</key><doi>10.1109/HPCA.2007.346196</doi><ee>https://doi.org/10.1109/HPCA.2007.346196</ee><url>https://dblp.org/rec/conf/hpca/LiY07</url></info>
<url>URL#4190946</url>
</hit>
<hit score="1" id="4190947">
<info><authors><author pid="45/5236">Albert Meixner</author><author pid="27/2064">Daniel J. Sorin</author></authors><title>Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures.</title><venue>HPCA</venue><pages>145-156</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/MeixnerS07</key><doi>10.1109/HPCA.2007.346193</doi><ee>https://doi.org/10.1109/HPCA.2007.346193</ee><url>https://dblp.org/rec/conf/hpca/MeixnerS07</url></info>
<url>URL#4190947</url>
</hit>
<hit score="1" id="4190948">
<info><authors><author pid="73/6779">Ricardo Fern&#225;ndez Pascual</author><author pid="99/1774-1">Jos&#233; M. Garc&#237;a 0001</author><author pid="15/5905">Manuel E. Acacio</author><author pid="76/2766">Jos&#233; Duato</author></authors><title>A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures.</title><venue>HPCA</venue><pages>157-168</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/PascualGAD07</key><doi>10.1109/HPCA.2007.346194</doi><ee>https://doi.org/10.1109/HPCA.2007.346194</ee><url>https://dblp.org/rec/conf/hpca/PascualGAD07</url></info>
<url>URL#4190948</url>
</hit>
<hit score="1" id="4190949">
<info><authors><author pid="63/3519">Steve Pawlowski</author></authors><title>Petascale Computing Research Challenges - A Manycore Perspective.</title><venue>HPCA</venue><pages>96</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/Pawlowski07</key><doi>10.1109/HPCA.2007.346188</doi><ee>https://doi.org/10.1109/HPCA.2007.346188</ee><url>https://dblp.org/rec/conf/hpca/Pawlowski07</url></info>
<url>URL#4190949</url>
</hit>
<hit score="1" id="4190950">
<info><authors><author pid="21/5230">Kiran Puttaswamy</author><author pid="03/2782">Gabriel H. Loh</author></authors><title>Thermal Herding - Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors.</title><venue>HPCA</venue><pages>193-204</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/PuttaswamyL07</key><doi>10.1109/HPCA.2007.346197</doi><ee>https://doi.org/10.1109/HPCA.2007.346197</ee><url>https://dblp.org/rec/conf/hpca/PuttaswamyL07</url></info>
<url>URL#4190950</url>
</hit>
<hit score="1" id="4190951">
<info><authors><author pid="21/595">Eduardo Qui&#241;ones</author><author pid="68/6550">Joan-Manuel Parcerisa</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>Improving Branch Prediction and Predicated Execution in Out-of-Order Processors.</title><venue>HPCA</venue><pages>75-84</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/QuinonesPG07</key><doi>10.1109/HPCA.2007.346186</doi><ee>https://doi.org/10.1109/HPCA.2007.346186</ee><url>https://dblp.org/rec/conf/hpca/QuinonesPG07</url></info>
<url>URL#4190951</url>
</hit>
<hit score="1" id="4190952">
<info><authors><author pid="60/6934">Moinuddin K. Qureshi</author><author pid="78/219">M. Aater Suleman</author><author pid="p/YaleNPatt">Yale N. Patt</author></authors><title>Line Distillation - Increasing Cache Capacity by Filtering Unused Words in Cache Lines.</title><venue>HPCA</venue><pages>250-259</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/QureshiSP07</key><doi>10.1109/HPCA.2007.346202</doi><ee>https://doi.org/10.1109/HPCA.2007.346202</ee><url>https://dblp.org/rec/conf/hpca/QureshiSP07</url></info>
<url>URL#4190952</url>
</hit>
<hit score="1" id="4190953">
<info><authors><author pid="44/5513">Paul Racunas</author><author pid="36/481">Kypros Constantinides</author><author pid="87/5027">Srilatha Manne</author><author pid="65/1049">Shubhendu S. Mukherjee</author></authors><title>Perturbation-based Fault Screening.</title><venue>HPCA</venue><pages>169-180</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/RacunasCMM07</key><doi>10.1109/HPCA.2007.346195</doi><ee>https://doi.org/10.1109/HPCA.2007.346195</ee><url>https://dblp.org/rec/conf/hpca/RacunasCMM07</url></info>
<url>URL#4190953</url>
</hit>
<hit score="1" id="4190954">
<info><authors><author pid="23/2393">Colby Ranger</author><author pid="00/600">Ramanan Raghuraman</author><author pid="77/986">Arun Penmetsa</author><author pid="b/GaryRBradski">Gary R. Bradski</author><author pid="k/ChristoforosEKozyrakis">Christos Kozyrakis</author></authors><title>Evaluating MapReduce for Multi-core and Multiprocessor Systems.</title><venue>HPCA</venue><pages>13-24</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/RangerRPBK07</key><doi>10.1109/HPCA.2007.346181</doi><ee>https://doi.org/10.1109/HPCA.2007.346181</ee><url>https://dblp.org/rec/conf/hpca/RangerRPBK07</url></info>
<url>URL#4190954</url>
</hit>
<hit score="1" id="4190955">
<info><authors><author pid="70/1323">Jeffrey Shafer</author><author pid="14/2304">David Carr</author><author pid="93/6370">Aravind Menon</author><author pid="44/5161">Scott Rixner</author><author pid="c/AlanLCox">Alan L. Cox</author><author pid="z/WZwaenepoel">Willy Zwaenepoel</author><author pid="46/449">Paul Willmann</author></authors><title>Concurrent Direct Network Access for Virtual Machine Monitors.</title><venue>HPCA</venue><pages>306-317</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/ShaferCMRCZW07</key><doi>10.1109/HPCA.2007.346208</doi><ee>https://doi.org/10.1109/HPCA.2007.346208</ee><url>https://dblp.org/rec/conf/hpca/ShaferCMRCZW07</url></info>
<url>URL#4190955</url>
</hit>
<hit score="1" id="4190956">
<info><authors><author pid="09/5442">Jun Shao</author><author pid="08/6009">Brian T. Davis</author></authors><title>A Burst Scheduling Access Reordering Mechanism.</title><venue>HPCA</venue><pages>285-294</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/ShaoD07</key><doi>10.1109/HPCA.2007.346206</doi><ee>https://doi.org/10.1109/HPCA.2007.346206</ee><url>https://dblp.org/rec/conf/hpca/ShaoD07</url></info>
<url>URL#4190956</url>
</hit>
<hit score="1" id="4190957">
<info><authors><author pid="52/2797">Santhosh Srinath</author><author pid="m/OnurMutlu">Onur Mutlu</author><author pid="87/5743">Hyesoon Kim</author><author pid="p/YaleNPatt">Yale N. Patt</author></authors><title>Feedback Directed Prefetching - Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers.</title><venue>HPCA</venue><pages>63-74</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/SrinathMKP07</key><doi>10.1109/HPCA.2007.346185</doi><ee>https://doi.org/10.1109/HPCA.2007.346185</ee><url>https://dblp.org/rec/conf/hpca/SrinathMKP07</url></info>
<url>URL#4190957</url>
</hit>
<hit score="1" id="4190958">
<info><authors><author pid="62/4049">Guru Venkataramani</author><author pid="82/4266">Brandyn Roemer</author><author pid="11/2624">Yan Solihin</author><author pid="77/4185">Milos Prvulovic</author></authors><title>MemTracker - Efficient and Programmable Support for Memory Access Monitoring and Debugging.</title><venue>HPCA</venue><pages>273-284</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/VenkataramaniRSP07</key><doi>10.1109/HPCA.2007.346205</doi><ee>https://doi.org/10.1109/HPCA.2007.346205</ee><url>https://dblp.org/rec/conf/hpca/VenkataramaniRSP07</url></info>
<url>URL#4190958</url>
</hit>
<hit score="1" id="4190959">
<info><authors><author pid="64/2694">Luke Yen</author><author pid="82/6357">Jayaram Bobba</author><author pid="11/2921">Michael R. Marty</author><author pid="79/43">Kevin E. Moore</author><author pid="26/1498">Haris Volos 0001</author><author pid="h/MarkDHill">Mark D. Hill</author><author pid="s/MichaelMSwift">Michael M. Swift</author><author pid="w/DavidAWood">David A. Wood 0001</author></authors><title>LogTM-SE - Decoupling Hardware Transactional Memory from Caches.</title><venue>HPCA</venue><pages>261-272</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/YenBMMVHSW07</key><doi>10.1109/HPCA.2007.346204</doi><ee>https://doi.org/10.1109/HPCA.2007.346204</ee><url>https://dblp.org/rec/conf/hpca/YenBMMVHSW07</url></info>
<url>URL#4190959</url>
</hit>
<hit score="1" id="4190960">
<info><authors><author pid="19/949">Weifeng Zhang</author><author pid="t/DeanMTullsen">Dean M. Tullsen</author><author pid="c/BradCalder">Brad Calder</author></authors><title>Accelerating and Adapting Precomputation Threads for Effcient Prefetching.</title><venue>HPCA</venue><pages>85-95</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangTC07</key><doi>10.1109/HPCA.2007.346187</doi><ee>https://doi.org/10.1109/HPCA.2007.346187</ee><url>https://dblp.org/rec/conf/hpca/ZhangTC07</url></info>
<url>URL#4190960</url>
</hit>
<hit score="1" id="4190961">
<info><authors><author pid="69/5078">Hongtao Zhong</author><author pid="08/1655">Steven A. Lieberman</author><author pid="m/SAMahlke">Scott A. Mahlke</author></authors><title>Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications.</title><venue>HPCA</venue><pages>25-36</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhongLM07</key><doi>10.1109/HPCA.2007.346182</doi><ee>https://doi.org/10.1109/HPCA.2007.346182</ee><url>https://dblp.org/rec/conf/hpca/ZhongLM07</url></info>
<url>URL#4190961</url>
</hit>
<hit score="1" id="4190962">
<info><authors><author pid="96/4192">Pin Zhou</author><author pid="04/3074">Radu Teodorescu</author><author pid="99/2747">Yuanyuan Zhou</author></authors><title>HARD - Hardware-Assisted Lockset-based Race Detection.</title><venue>HPCA</venue><pages>121-132</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhouTZ07</key><doi>10.1109/HPCA.2007.346191</doi><ee>https://doi.org/10.1109/HPCA.2007.346191</ee><url>https://dblp.org/rec/conf/hpca/ZhouTZ07</url></info>
<url>URL#4190962</url>
</hit>
<hit score="1" id="4262341">
<info><title>13st International Conference on High-Performance Computer Architecture (HPCA-13 2007), 10-14 February 2007, Phoenix, Arizona, USA</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2007</year><type>Editorship</type><key>conf/hpca/2007</key><ee>https://ieeexplore.ieee.org/xpl/conhome/4147635/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2007</url></info>
<url>URL#4262341</url>
</hit>
<hit score="1" id="4370732">
<info><authors><author pid="84/5285">JaeWoong Chung</author><author pid="94/3582">Hassan Chafi</author><author pid="21/5670">Chi Cao Minh</author><author pid="90/6309">Austen McDonald</author><author pid="00/1898">Brian D. Carlstrom</author><author pid="k/ChristoforosEKozyrakis">Christos Kozyrakis</author><author pid="o/KunleOlukotun">Kunle Olukotun</author></authors><title>The common case transactional behavior of multithreaded programs.</title><venue>HPCA</venue><pages>266-277</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChungCMMCKO06</key><doi>10.1109/HPCA.2006.1598135</doi><ee>https://doi.org/10.1109/HPCA.2006.1598135</ee><url>https://dblp.org/rec/conf/hpca/ChungCMMCKO06</url></info>
<url>URL#4370732</url>
</hit>
<hit score="1" id="4370733">
<info><authors><author pid="36/481">Kypros Constantinides</author><author pid="29/6185">Stephen Plaza</author><author pid="69/2405">Jason A. Blome</author><author pid="13/5236-11">Bin Zhang 0011</author><author pid="51/4859">Valeria Bertacco</author><author pid="m/SAMahlke">Scott A. Mahlke</author><author pid="a/ToddMAustin">Todd M. Austin</author><author pid="38/3999">Michael Orshansky</author></authors><title>BulletProof - a defect-tolerant CMP switch architecture.</title><venue>HPCA</venue><pages>5-16</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/ConstantinidesPBZBMAO06</key><doi>10.1109/HPCA.2006.1598108</doi><ee>https://doi.org/10.1109/HPCA.2006.1598108</ee><url>https://dblp.org/rec/conf/hpca/ConstantinidesPBZBMAO06</url></info>
<url>URL#4370733</url>
</hit>
<hit score="1" id="4370734">
<info><authors><author pid="39/1637">Philip G. Emma</author></authors><title>Industrial Perspectives - The Next Roadblocks in SOC Evolution - On-Chip Storage Capacity and Off-Chip Bandwidth.</title><venue>HPCA</venue><pages>201-201</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/Emma06</key><doi>10.1109/HPCA.2006.1598128</doi><ee>https://doi.org/10.1109/HPCA.2006.1598128</ee><url>https://dblp.org/rec/conf/hpca/Emma06</url></info>
<url>URL#4370734</url>
</hit>
<hit score="1" id="4370735">
<info><authors><author pid="12/5109">Alex Gontmakher</author><author pid="01/1397">Avi Mendelson</author><author pid="s/AssafSchuster">Assaf Schuster</author><author pid="61/6641">Gregory Shklover</author></authors><title>Speculative synchronization and thread management for fine granularity threads.</title><venue>HPCA</venue><pages>278-287</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/GontmakherMSS06</key><doi>10.1109/HPCA.2006.1598136</doi><ee>https://doi.org/10.1109/HPCA.2006.1598136</ee><url>https://dblp.org/rec/conf/hpca/GontmakherMSS06</url></info>
<url>URL#4370735</url>
</hit>
<hit score="1" id="4370736">
<info><authors><author pid="62/4126">Shiliang Hu</author><author pid="28/2874">Ilhyun Kim</author><author pid="02/1732">Mikko H. Lipasti</author><author pid="17/1987-1">James E. Smith 0001</author></authors><title>An approach for implementing efficient superscalar CISC processors.</title><venue>HPCA</venue><pages>41-52</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/HuKLS06</key><doi>10.1109/HPCA.2006.1598111</doi><ee>https://doi.org/10.1109/HPCA.2006.1598111</ee><url>https://dblp.org/rec/conf/hpca/HuKLS06</url></info>
<url>URL#4370736</url>
</hit>
<hit score="1" id="4370737">
<info><authors><author pid="51/3873">Ruke Huang</author><author pid="86/5432">Alok Garg</author><author pid="40/1854">Michael C. Huang</author></authors><title>Software-hardware cooperative memory disambiguation.</title><venue>HPCA</venue><pages>244-253</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/HuangGH06</key><doi>10.1109/HPCA.2006.1598133</doi><ee>https://doi.org/10.1109/HPCA.2006.1598133</ee><url>https://dblp.org/rec/conf/hpca/HuangGH06</url></info>
<url>URL#4370737</url>
</hit>
<hit score="1" id="4370738">
<info><authors><author pid="56/1314">Canturk Isci</author><author pid="m/MargaretMartonosi">Margaret Martonosi</author></authors><title>Phase characterization for power - evaluating control-flow-based and event-counter-based techniques.</title><venue>HPCA</venue><pages>121-132</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/IsciM06</key><doi>10.1109/HPCA.2006.1598119</doi><ee>https://doi.org/10.1109/HPCA.2006.1598119</ee><url>https://dblp.org/rec/conf/hpca/IsciM06</url></info>
<url>URL#4370738</url>
</hit>
<hit score="1" id="4370739">
<info><authors><author pid="99/6904">Aamer Jaleel</author><author pid="85/1848">Matthew Mattina</author><author pid="94/4067">Bruce L. Jacob</author></authors><title>Last level cache (LLC) performance of data mining workloads on a CMP - a case study of parallel bioinformatics workloads.</title><venue>HPCA</venue><pages>88-98</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/JaleelMJ06</key><doi>10.1109/HPCA.2006.1598115</doi><ee>https://doi.org/10.1109/HPCA.2006.1598115</ee><url>https://dblp.org/rec/conf/hpca/JaleelMJ06</url></info>
<url>URL#4370739</url>
</hit>
<hit score="1" id="4370740">
<info><authors><author pid="57/6433">P. J. Joseph</author><author pid="48/1784">Kapil Vaswani</author><author pid="16/2803">Matthew J. Thazhuthaveetil</author></authors><title>Construction and use of linear regression models for processor performance analysis.</title><venue>HPCA</venue><pages>99-108</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/JosephVT06</key><doi>10.1109/HPCA.2006.1598116</doi><ee>https://doi.org/10.1109/HPCA.2006.1598116</ee><url>https://dblp.org/rec/conf/hpca/JosephVT06</url></info>
<url>URL#4370740</url>
</hit>
<hit score="1" id="4370741">
<info><authors><author pid="19/5848">Youngjae Kim 0001</author><author pid="67/1051">Sudhanva Gurumurthi</author><author pid="72/3356">Anand Sivasubramaniam</author></authors><title>Understanding the performance-temperature interactions in disk I/O of server workloads.</title><venue>HPCA</venue><pages>176-186</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimGS06</key><doi>10.1109/HPCA.2006.1598124</doi><ee>https://doi.org/10.1109/HPCA.2006.1598124</ee><url>https://dblp.org/rec/conf/hpca/KimGS06</url></info>
<url>URL#4370741</url>
</hit>
<hit score="1" id="4370742">
<info><authors><author pid="25/5640">Sumeet Kumar</author><author pid="72/4182">Aneesh Aggarwal</author></authors><title>Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors.</title><venue>HPCA</venue><pages>212-221</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/KumarA06</key><doi>10.1109/HPCA.2006.1598130</doi><ee>https://doi.org/10.1109/HPCA.2006.1598130</ee><url>https://dblp.org/rec/conf/hpca/KumarA06</url></info>
<url>URL#4370742</url>
</hit>
<hit score="1" id="4370743">
<info><authors><author pid="08/5870">Yingmin Li</author><author pid="l/BenjaminCLee">Benjamin C. Lee</author><author pid="30/135">David M. Brooks</author><author pid="11/6486">Zhigang Hu</author><author pid="s/KevinSkadron">Kevin Skadron</author></authors><title>CMP design space exploration subject to physical constraints.</title><venue>HPCA</venue><pages>17-28</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiLBHS06</key><doi>10.1109/HPCA.2006.1598109</doi><ee>https://doi.org/10.1109/HPCA.2006.1598109</ee><url>https://dblp.org/rec/conf/hpca/LiLBHS06</url></info>
<url>URL#4370743</url>
</hit>
<hit score="1" id="4370744">
<info><authors><author pid="33/5448-59">Jian Li 0059</author><author pid="m/JFMartinez">Jos&#233; F. Mart&#237;nez</author></authors><title>Dynamic power-performance adaptation of parallel computation on chip multiprocessors.</title><venue>HPCA</venue><pages>77-87</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiM06</key><doi>10.1109/HPCA.2006.1598114</doi><ee>https://doi.org/10.1109/HPCA.2006.1598114</ee><url>https://dblp.org/rec/conf/hpca/LiM06</url></info>
<url>URL#4370744</url>
</hit>
<hit score="1" id="4370745">
<info><authors><author pid="60/4669">Chaiyasit Manovit</author><author pid="13/2537">Sudheendra Hangal</author></authors><title>Completely verifying memory consistency of test program executions.</title><venue>HPCA</venue><pages>166-175</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/ManovitH06</key><doi>10.1109/HPCA.2006.1598123</doi><ee>https://doi.org/10.1109/HPCA.2006.1598123</ee><url>https://dblp.org/rec/conf/hpca/ManovitH06</url></info>
<url>URL#4370745</url>
</hit>
<hit score="1" id="4370746">
<info><authors><author pid="79/43">Kevin E. Moore</author><author pid="82/6357">Jayaram Bobba</author><author pid="80/5513">Michelle J. Moravan</author><author pid="h/MarkDHill">Mark D. Hill</author><author pid="w/DavidAWood">David A. Wood 0001</author></authors><title>LogTM - log-based transactional memory.</title><venue>HPCA</venue><pages>254-265</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/MooreBMHW06</key><doi>10.1109/HPCA.2006.1598134</doi><ee>https://doi.org/10.1109/HPCA.2006.1598134</ee><url>https://dblp.org/rec/conf/hpca/MooreBMHW06</url></info>
<url>URL#4370746</url>
</hit>
<hit score="1" id="4370747">
<info><authors><author pid="68/6640">Jun Nakano</author><author pid="89/6993">Pablo Montesinos</author><author pid="79/3674">Kourosh Gharachorloo</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>ReViveI/O - efficient handling of I/O in highly-available rollback-recovery servers.</title><venue>HPCA</venue><pages>200-211</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/NakanoMGT06</key><doi>10.1109/HPCA.2006.1598129</doi><ee>https://doi.org/10.1109/HPCA.2006.1598129</ee><url>https://dblp.org/rec/conf/hpca/NakanoMGT06</url></info>
<url>URL#4370747</url>
</hit>
<hit score="1" id="4370748">
<info><authors><author pid="09/6405">Vivek Pandey</author><author pid="64/5433">Weihang Jiang</author><author pid="99/2747-1">Yuanyuan Zhou 0001</author><author pid="85/2722">Ricardo Bianchini</author></authors><title>DMA-aware memory energy management.</title><venue>HPCA</venue><pages>133-144</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/PandeyJZB06</key><doi>10.1109/HPCA.2006.1598120</doi><ee>https://doi.org/10.1109/HPCA.2006.1598120</ee><url>https://dblp.org/rec/conf/hpca/PandeyJZB06</url></info>
<url>URL#4370748</url>
</hit>
<hit score="1" id="4370749">
<info><authors><author pid="54/1658">David A. Penry</author><author pid="53/6403">Daniel Fay</author><author pid="32/3156">David Hodgdon</author><author pid="36/4309">Ryan Wells</author><author pid="82/356">Graham Schelle</author><author pid="19/5025">David I. August</author><author pid="c/DanielAConnors">Dan Connors</author></authors><title>Exploiting parallelism and structure to accelerate the simulation of chip multi-processors.</title><venue>HPCA</venue><pages>29-40</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/PenryFHWSAC06</key><doi>10.1109/HPCA.2006.1598110</doi><ee>https://doi.org/10.1109/HPCA.2006.1598110</ee><url>https://dblp.org/rec/conf/hpca/PenryFHWSAC06</url></info>
<url>URL#4370749</url>
</hit>
<hit score="1" id="4370750">
<info><authors><author pid="29/5335">Miquel Peric&#224;s</author><author pid="41/1128">Adri&#225;n Cristal</author><author pid="51/1227">Rub&#233;n Gonz&#225;lez</author><author pid="96/2151">Daniel A. Jim&#233;nez</author><author pid="v/MateoValero">Mateo Valero</author></authors><title>A decoupled KILO-instruction processor.</title><venue>HPCA</venue><pages>53-64</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/PericasCGJV06</key><doi>10.1109/HPCA.2006.1598112</doi><ee>https://doi.org/10.1109/HPCA.2006.1598112</ee><url>https://dblp.org/rec/conf/hpca/PericasCGJV06</url></info>
<url>URL#4370750</url>
</hit>
<hit score="1" id="4370751">
<info><authors><author pid="77/4185">Milos Prvulovic</author></authors><title>CORD - cost-effective (and nearly overhead-free) order-recording and data race detection.</title><venue>HPCA</venue><pages>232-243</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/Prvulovic06</key><doi>10.1109/HPCA.2006.1598132</doi><ee>https://doi.org/10.1109/HPCA.2006.1598132</ee><url>https://dblp.org/rec/conf/hpca/Prvulovic06</url></info>
<url>URL#4370751</url>
</hit>
<hit score="1" id="4370752">
<info><authors><author pid="45/6592">Prateek Pujara</author><author pid="72/4182">Aneesh Aggarwal</author></authors><title>Increasing the cache efficiency by eliminating noise.</title><venue>HPCA</venue><pages>145-154</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/PujaraA06</key><doi>10.1109/HPCA.2006.1598121</doi><ee>https://doi.org/10.1109/HPCA.2006.1598121</ee><url>https://dblp.org/rec/conf/hpca/PujaraA06</url></info>
<url>URL#4370752</url>
</hit>
<hit score="1" id="4370753">
<info><authors><author pid="86/2082">Renato Recio</author></authors><title>Industrial Perspectives - System IO Network Evolution - Closing Requirement Gaps.</title><venue>HPCA</venue><pages>201-201</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/Recio06</key><doi>10.1109/HPCA.2006.1598127</doi><ee>https://doi.org/10.1109/HPCA.2006.1598127</ee><url>https://dblp.org/rec/conf/hpca/Recio06</url></info>
<url>URL#4370753</url>
</hit>
<hit score="1" id="4370754">
<info><authors><author pid="42/353">Nicholas Riley</author><author pid="z/CraigBZilles">Craig B. Zilles</author></authors><title>Probabilistic counter updates for predictor hysteresis and stratification.</title><venue>HPCA</venue><pages>110-120</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/RileyZ06</key><doi>10.1109/HPCA.2006.1598118</doi><ee>https://doi.org/10.1109/HPCA.2006.1598118</ee><url>https://dblp.org/rec/conf/hpca/RileyZ06</url></info>
<url>URL#4370754</url>
</hit>
<hit score="1" id="4370755">
<info><authors><author pid="47/3416">Joseph J. Sharkey</author><author pid="p/DmitryVPonomarev">Dmitry V. Ponomarev</author></authors><title>Efficient instruction schedulers for SMT processors.</title><venue>HPCA</venue><pages>288-298</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/SharkeyP06</key><doi>10.1109/HPCA.2006.1598137</doi><ee>https://doi.org/10.1109/HPCA.2006.1598137</ee><url>https://dblp.org/rec/conf/hpca/SharkeyP06</url></info>
<url>URL#4370755</url>
</hit>
<hit score="1" id="4370756">
<info><authors><author pid="02/4197">Doug E. Shaw</author></authors><title>New architectures for a new biology.</title><venue>HPCA</venue><pages>4</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/Shaw06</key><doi>10.1109/HPCA.2006.1598107</doi><ee>https://doi.org/10.1109/HPCA.2006.1598107</ee><url>https://dblp.org/rec/conf/hpca/Shaw06</url></info>
<url>URL#4370756</url>
</hit>
<hit score="1" id="4370757">
<info><authors><author pid="73/5220">Weidong Shi</author><author pid="38/5707">Joshua B. Fryman</author><author pid="64/1147">Guofei Gu</author><author pid="168/5992">Hsien-Hsin S. Lee</author><author pid="z/YoutaoZhang">Youtao Zhang</author><author pid="y/JunYang2">Jun Yang 0002</author></authors><title>InfoShield - a security architecture for protecting information usage in memory.</title><venue>HPCA</venue><pages>222-231</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/ShiFGLZY06</key><doi>10.1109/HPCA.2006.1598131</doi><ee>https://doi.org/10.1109/HPCA.2006.1598131</ee><url>https://dblp.org/rec/conf/hpca/ShiFGLZY06</url></info>
<url>URL#4370757</url>
</hit>
<hit score="1" id="4370758">
<info><authors><author pid="48/2905">Per Stenstr&#246;m</author></authors><title>Chip-multiprocessing and beyond.</title><venue>HPCA</venue><pages>109</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/Stenstrom06</key><doi>10.1109/HPCA.2006.1598117</doi><ee>https://doi.org/10.1109/HPCA.2006.1598117</ee><url>https://dblp.org/rec/conf/hpca/Stenstrom06</url></info>
<url>URL#4370758</url>
</hit>
<hit score="1" id="4370759">
<info><authors><author pid="88/3516">Samantika Subramaniam</author><author pid="03/2782">Gabriel H. Loh</author></authors><title>Store vectors for scalable memory dependence prediction and scheduling.</title><venue>HPCA</venue><pages>65-76</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/SubramaniamL06</key><doi>10.1109/HPCA.2006.1598113</doi><ee>https://doi.org/10.1109/HPCA.2006.1598113</ee><url>https://dblp.org/rec/conf/hpca/SubramaniamL06</url></info>
<url>URL#4370759</url>
</hit>
<hit score="1" id="4370760">
<info><authors><author pid="26/523">Ravi K. Venkatesan</author><author pid="28/2092">Stephen Herr</author><author pid="87/6036">Eric Rotenberg</author></authors><title>Retention-aware placement in DRAM (RAPID) - software methods for quasi-non-volatile DRAM.</title><venue>HPCA</venue><pages>155-165</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/VenkatesanHR06</key><doi>10.1109/HPCA.2006.1598122</doi><ee>https://doi.org/10.1109/HPCA.2006.1598122</ee><url>https://dblp.org/rec/conf/hpca/VenkatesanHR06</url></info>
<url>URL#4370760</url>
</hit>
<hit score="1" id="4370761">
<info><authors><author pid="58/6723">Raj Yavatkar</author></authors><title>Industrial Perspectives - Platform Design Challenges with Many cores.</title><venue>HPCA</venue><pages>201-201</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/Yavatkar06</key><doi>10.1109/HPCA.2006.1598126</doi><ee>https://doi.org/10.1109/HPCA.2006.1598126</ee><url>https://dblp.org/rec/conf/hpca/Yavatkar06</url></info>
<url>URL#4370761</url>
</hit>
<hit score="1" id="4370762">
<info><authors><author pid="64/4832">Hao Yu</author><author pid="99/4767">Ramendra K. Sahoo</author><author pid="94/1438">C. Howson</author><author pid="a/GeorgeAlmasi">George Alm&#225;si 0001</author><author pid="74/2394">Jos&#233; G. Casta&#241;os</author><author pid="g/ManishGupta2">Manish Gupta 0002</author><author pid="12/1593">Jos&#233; E. Moreira</author><author pid="37/5434">Jeffrey J. Parker</author><author pid="76/425">Thomas Engelsiepen</author><author pid="r/RBRoss">Robert B. Ross</author><author pid="19/5351">Rajeev Thakur</author><author pid="49/2385">Robert Latham</author><author pid="g/WilliamGropp">William D. Gropp</author></authors><title>High performance file I/O for the Blue Gene/L supercomputer.</title><venue>HPCA</venue><pages>187-196</pages><year>2006</year><type>Conference and Workshop Papers</type><key>conf/hpca/YuSHACGMPERTLG06</key><doi>10.1109/HPCA.2006.1598125</doi><ee>https://doi.org/10.1109/HPCA.2006.1598125</ee><url>https://dblp.org/rec/conf/hpca/YuSHACGMPERTLG06</url></info>
<url>URL#4370762</url>
</hit>
<hit score="1" id="4437378">
<info><title>12th International Symposium on High-Performance Computer Architecture, HPCA-12 2006, Austin, Texas, USA, February 11-15, 2006</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2006</year><type>Editorship</type><key>conf/hpca/2006</key><ee>https://ieeexplore.ieee.org/xpl/conhome/10647/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2006</url></info>
<url>URL#4437378</url>
</hit>
<hit score="1" id="4531783">
<info><authors><author pid="a/JungHoAhn">Jung Ho Ahn</author><author pid="95/2048">Mattan Erez</author><author pid="d/WJDally">William J. Dally</author></authors><title>Scatter-Add in Data Parallel Architectures.</title><venue>HPCA</venue><pages>132-142</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/AhnED05</key><doi>10.1109/HPCA.2005.30</doi><ee>https://doi.org/10.1109/HPCA.2005.30</ee><url>https://dblp.org/rec/conf/hpca/AhnED05</url></info>
<url>URL#4531783</url>
</hit>
<hit score="1" id="4531784">
<info><authors><author pid="62/3800">C. Scott Ananian</author><author pid="a/KrsteAsanovic">Krste Asanovic</author><author pid="77/1312">Bradley C. Kuszmaul</author><author pid="l/CELeiserson">Charles E. Leiserson</author><author pid="61/4970">Sean Lie</author></authors><title>Unbounded Transactional Memory.</title><venue>HPCA</venue><pages>316-327</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/AnanianAKLL05</key><doi>10.1109/HPCA.2005.41</doi><ee>https://doi.org/10.1109/HPCA.2005.41</ee><url>https://dblp.org/rec/conf/hpca/AnanianAKLL05</url></info>
<url>URL#4531784</url>
</hit>
<hit score="1" id="4531785">
<info><authors><author pid="20/6518">Rajeev Balasubramonian</author><author pid="74/2786">Naveen Muralimanohar</author><author pid="01/6965">Karthik Ramani</author><author pid="23/3315">Venkatanand Venkatachalapathy</author></authors><title>Microarchitectural Wire Management for Performance and Power in Partitioned Architectures.</title><venue>HPCA</venue><pages>28-39</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/BalasubramonianMRV05</key><doi>10.1109/HPCA.2005.21</doi><ee>https://doi.org/10.1109/HPCA.2005.21</ee><url>https://dblp.org/rec/conf/hpca/BalasubramonianMRV05</url></info>
<url>URL#4531785</url>
</hit>
<hit score="1" id="4531786">
<info><authors><author pid="56/5977">Dhruba Chandra</author><author pid="85/3639">Fei Guo</author><author pid="54/843">Seongbeom Kim</author><author pid="11/2624">Yan Solihin</author></authors><title>Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture.</title><venue>HPCA</venue><pages>340-351</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChandraGKS05</key><doi>10.1109/HPCA.2005.27</doi><ee>https://doi.org/10.1109/HPCA.2005.27</ee><url>https://dblp.org/rec/conf/hpca/ChandraGKS05</url></info>
<url>URL#4531786</url>
</hit>
<hit score="1" id="4531787">
<info><authors><author pid="72/3778">Pedro Chaparro</author><author pid="65/3015">Grigorios Magklis</author><author pid="12/1508-2">Jos&#233; Gonz&#225;lez 0002</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>Distributing the Frontend for Temperature Reduction.</title><venue>HPCA</venue><pages>61-70</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChaparroMGG05</key><doi>10.1109/HPCA.2005.12</doi><ee>https://doi.org/10.1109/HPCA.2005.12</ee><url>https://dblp.org/rec/conf/hpca/ChaparroMGG05</url></info>
<url>URL#4531787</url>
</hit>
<hit score="1" id="4531788">
<info><authors><author pid="38/3055">Xuning Chen</author><author pid="86/2160">Li-Shiuan Peh</author><author pid="21/5583">Gu-Yeon Wei</author><author pid="60/1589">Yue-Kai Huang</author><author pid="25/2600">Paul R. Prucnal</author></authors><title>Exploring the Design Space of Power-Aware Opto-Electronic Networked Systems.</title><venue>HPCA</venue><pages>120-131</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenPWHP05</key><doi>10.1109/HPCA.2005.15</doi><ee>https://doi.org/10.1109/HPCA.2005.15</ee><url>https://dblp.org/rec/conf/hpca/ChenPWHP05</url></info>
<url>URL#4531788</url>
</hit>
<hit score="1" id="4531789">
<info><authors><author pid="67/6979">Marc L. Corliss</author><author pid="58/5295">E. Christopher Lewis</author><author pid="19/4907">Amir Roth</author></authors><title>Low-Overhead Interactive Debugging via Dynamic Instrumentation with DISE.</title><venue>HPCA</venue><pages>303-314</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/CorlissLR05</key><doi>10.1109/HPCA.2005.18</doi><ee>https://doi.org/10.1109/HPCA.2005.18</ee><url>https://dblp.org/rec/conf/hpca/CorlissLR05</url></info>
<url>URL#4531789</url>
</hit>
<hit score="1" id="4531790">
<info><authors><author pid="76/2766">Jos&#233; Duato</author><author pid="21/3602">Ian Johnson</author><author pid="87/1158">Jose Flich</author><author pid="96/5493">Finbar Naven</author><author pid="74/6776">Pedro Javier Garc&#237;a</author><author pid="40/1423">Teresa Nachiondo Frin&#243;s</author></authors><title>A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks.</title><venue>HPCA</venue><pages>108-119</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/DuatoJFNGF05</key><doi>10.1109/HPCA.2005.1</doi><ee>https://doi.org/10.1109/HPCA.2005.1</ee><url>https://dblp.org/rec/conf/hpca/DuatoJFNGF05</url></info>
<url>URL#4531790</url>
</hit>
<hit score="1" id="4531791">
<info><authors><author pid="84/3526">Erik G. Hallnor</author><author pid="r/StevenKReinhardt">Steven K. Reinhardt</author></authors><title>A Unified Compressed Memory Hierarchy.</title><venue>HPCA</venue><pages>201-212</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/HallnorR05</key><doi>10.1109/HPCA.2005.4</doi><ee>https://doi.org/10.1109/HPCA.2005.4</ee><url>https://dblp.org/rec/conf/hpca/HallnorR05</url></info>
<url>URL#4531791</url>
</hit>
<hit score="1" id="4531792">
<info><authors><author pid="28/1110">Jahangir Hasan</author><author pid="07/5950">Ankit Jalote</author><author pid="25/4266">T. N. Vijaykumar</author><author pid="24/1941">Carla E. Brodley</author></authors><title>Heat Stroke - Power-Density-Based Denial of Service in SMT.</title><venue>HPCA</venue><pages>166-177</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/HasanJVB05</key><doi>10.1109/HPCA.2005.16</doi><ee>https://doi.org/10.1109/HPCA.2005.16</ee><url>https://dblp.org/rec/conf/hpca/HasanJVB05</url></info>
<url>URL#4531792</url>
</hit>
<hit score="1" id="4531793">
<info><authors><author pid="67/1067">H. Peter Hofstee</author></authors><title>Power Efficient Processor Architecture and The Cell Processor.</title><venue>HPCA</venue><pages>258-262</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/Hofstee05</key><doi>10.1109/HPCA.2005.26</doi><ee>https://doi.org/10.1109/HPCA.2005.26</ee><url>https://dblp.org/rec/conf/hpca/Hofstee05</url></info>
<url>URL#4531793</url>
</hit>
<hit score="1" id="4531794">
<info><authors><author pid="03/4630">Wen-mei W. Hwu</author><author pid="05/6203">Sanjay J. Patel</author></authors><title>The Future of Computer Architecture Research - An Industrial Perspective.</title><venue>HPCA</venue><pages>264</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/HwuP05</key><doi>10.1109/HPCA.2005.36</doi><ee>https://doi.org/10.1109/HPCA.2005.36</ee><url>https://dblp.org/rec/conf/hpca/HwuP05</url></info>
<url>URL#4531794</url>
</hit>
<hit score="1" id="4531795">
<info><authors><author pid="73/5886">Hans M. Jacobson</author><author pid="21/4612">Pradip Bose</author><author pid="11/6486">Zhigang Hu</author><author pid="18/2863">Alper Buyuktosunoglu</author><author pid="22/1198">Victor V. Zyuban</author><author pid="89/2763">Richard J. Eickemeyer</author><author pid="10/2886">Lee Eisen</author><author pid="91/5445">John Griswell</author><author pid="52/6830">Doug Logan</author><author pid="07/167">Balaram Sinharoy</author><author pid="67/1994">Joel M. Tendler</author></authors><title>Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors.</title><venue>HPCA</venue><pages>238-242</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/JacobsonBHBZEEGLST05</key><doi>10.1109/HPCA.2005.33</doi><ee>https://doi.org/10.1109/HPCA.2005.33</ee><url>https://dblp.org/rec/conf/hpca/JacobsonBHBZEEGLST05</url></info>
<url>URL#4531795</url>
</hit>
<hit score="1" id="4531796">
<info><authors><author pid="99/6904">Aamer Jaleel</author><author pid="94/4067">Bruce L. Jacob</author></authors><title>Using Virtual Load/Store Queues (VLSQs) to Reduce the Negative Effects of Reordered Memory Instructions.</title><venue>HPCA</venue><pages>191-200</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/JaleelJ05</key><doi>10.1109/HPCA.2005.42</doi><ee>https://doi.org/10.1109/HPCA.2005.42</ee><url>https://dblp.org/rec/conf/hpca/JaleelJ05</url></info>
<url>URL#4531796</url>
</hit>
<hit score="1" id="4531797">
<info><authors><author pid="62/1131">Timothy M. Jones 0001</author><author pid="07/521">Michael F. P. O'Boyle</author><author pid="97/5544">Jaume Abella 0001</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>Software Directed Issue Queue Power Reduction.</title><venue>HPCA</venue><pages>144-153</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/JonesOAG05</key><doi>10.1109/HPCA.2005.32</doi><ee>https://doi.org/10.1109/HPCA.2005.32</ee><url>https://dblp.org/rec/conf/hpca/JonesOAG05</url></info>
<url>URL#4531797</url>
</hit>
<hit score="1" id="4531798">
<info><authors><author pid="80/6781">Nevin Kirman</author><author pid="59/2158">Meyrem Kirman</author><author pid="34/3071">Mainak Chaudhuri</author><author pid="m/JFMartinez">Jos&#233; F. Mart&#237;nez</author></authors><title>Checkpointed Early Load Retirement.</title><venue>HPCA</venue><pages>16-27</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/KirmanKCM05</key><doi>10.1109/HPCA.2005.9</doi><ee>https://doi.org/10.1109/HPCA.2005.9</ee><url>https://dblp.org/rec/conf/hpca/KirmanKCM05</url></info>
<url>URL#4531798</url>
</hit>
<hit score="1" id="4531799">
<info><authors><author pid="75/6674">Masaaki Kondo</author><author pid="94/5594">Hiroshi Nakamura</author></authors><title>A Small, Fast and Low-Power Register File by Bit-Partitioning.</title><venue>HPCA</venue><pages>40-49</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/KondoN05</key><doi>10.1109/HPCA.2005.3</doi><ee>https://doi.org/10.1109/HPCA.2005.3</ee><url>https://dblp.org/rec/conf/hpca/KondoN05</url></info>
<url>URL#4531799</url>
</hit>
<hit score="1" id="4531800">
<info><authors><author pid="28/3623">Jeremy Lau</author><author pid="91/4887">Stefan Schoenmackers</author><author pid="c/BradCalder">Brad Calder</author></authors><title>Transition Phase Classification and Prediction.</title><venue>HPCA</venue><pages>278-289</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/LauSC05</key><doi>10.1109/HPCA.2005.39</doi><ee>https://doi.org/10.1109/HPCA.2005.39</ee><url>https://dblp.org/rec/conf/hpca/LauSC05</url></info>
<url>URL#4531800</url>
</hit>
<hit score="1" id="4531801">
<info><authors><author pid="08/5870">Yingmin Li</author><author pid="30/135">David M. Brooks</author><author pid="11/6486">Zhigang Hu</author><author pid="s/KevinSkadron">Kevin Skadron</author></authors><title>Performance, Energy, and Thermal Considerations for SMT and CMP Architectures.</title><venue>HPCA</venue><pages>71-82</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiBHS05</key><doi>10.1109/HPCA.2005.25</doi><ee>https://doi.org/10.1109/HPCA.2005.25</ee><url>https://dblp.org/rec/conf/hpca/LiBHS05</url></info>
<url>URL#4531801</url>
</hit>
<hit score="1" id="4531802">
<info><authors><author pid="11/2921">Michael R. Marty</author><author pid="07/4415">Jesse D. Bingham</author><author pid="h/MarkDHill">Mark D. Hill</author><author pid="01/2712">Alan J. Hu</author><author pid="21/3908">Milo M. K. Martin</author><author pid="w/DavidAWood">David A. Wood 0001</author></authors><title>Improving Multiple-CMP Systems Using Token Coherence.</title><venue>HPCA</venue><pages>328-339</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/MartyBHHMW05</key><doi>10.1109/HPCA.2005.17</doi><ee>https://doi.org/10.1109/HPCA.2005.17</ee><url>https://dblp.org/rec/conf/hpca/MartyBHHMW05</url></info>
<url>URL#4531802</url>
</hit>
<hit score="1" id="4531803">
<info><authors><author pid="43/1032">Yan Meng</author><author pid="23/3778">Timothy Sherwood</author><author pid="15/3231">Ryan Kastner</author></authors><title>On the Limits of Leakage Power Reduction in Caches.</title><venue>HPCA</venue><pages>154-165</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/MengSK05</key><doi>10.1109/HPCA.2005.23</doi><ee>https://doi.org/10.1109/HPCA.2005.23</ee><url>https://dblp.org/rec/conf/hpca/MengSK05</url></info>
<url>URL#4531803</url>
</hit>
<hit score="1" id="4531804">
<info><authors><author pid="65/1049">Shubhendu S. Mukherjee</author><author pid="73/2231">Joel S. Emer</author><author pid="r/StevenKReinhardt">Steven K. Reinhardt</author></authors><title>The Soft Error Problem - An Architectural Perspective.</title><venue>HPCA</venue><pages>243-247</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/MukherjeeER05</key><doi>10.1109/HPCA.2005.37</doi><ee>https://doi.org/10.1109/HPCA.2005.37</ee><url>https://dblp.org/rec/conf/hpca/MukherjeeER05</url></info>
<url>URL#4531804</url>
</hit>
<hit score="1" id="4531805">
<info><authors><author pid="31/3488">Feng Qin</author><author pid="31/5916-1">Shan Lu 0001</author><author pid="99/2747-1">Yuanyuan Zhou 0001</author></authors><title>SafeMem - Exploiting ECC-Memory for Detecting Memory Leaks and Memory Corruption During Production Runs.</title><venue>HPCA</venue><pages>291-302</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/QinLZ05</key><doi>10.1109/HPCA.2005.29</doi><ee>https://doi.org/10.1109/HPCA.2005.29</ee><url>https://dblp.org/rec/conf/hpca/QinLZ05</url></info>
<url>URL#4531805</url>
</hit>
<hit score="1" id="4531806">
<info><authors><author pid="12/6848">Parthasarathy Ranganathan</author><author pid="j/NormanPJouppi">Norman P. Jouppi</author></authors><title>Enterprise IT Trends and Implications for Architecture Research.</title><venue>HPCA</venue><pages>253-256</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/RanganathanJ05</key><doi>10.1109/HPCA.2005.14</doi><ee>https://doi.org/10.1109/HPCA.2005.14</ee><url>https://dblp.org/rec/conf/hpca/RanganathanJ05</url></info>
<url>URL#4531806</url>
</hit>
<hit score="1" id="4531807">
<info><authors><author pid="24/2200">Lawrence Spracklen</author><author pid="01/6046">Santosh G. Abraham</author></authors><title>Chip Multithreading - Opportunities and Challenges.</title><venue>HPCA</venue><pages>248-252</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/SpracklenA05</key><doi>10.1109/HPCA.2005.10</doi><ee>https://doi.org/10.1109/HPCA.2005.10</ee><url>https://dblp.org/rec/conf/hpca/SpracklenA05</url></info>
<url>URL#4531807</url>
</hit>
<hit score="1" id="4531808">
<info><authors><author pid="24/2200">Lawrence Spracklen</author><author pid="13/5626">Yuan Chou</author><author pid="01/6046">Santosh G. Abraham</author></authors><title>Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications.</title><venue>HPCA</venue><pages>225-236</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/SpracklenCA05</key><doi>10.1109/HPCA.2005.13</doi><ee>https://doi.org/10.1109/HPCA.2005.13</ee><url>https://dblp.org/rec/conf/hpca/SpracklenCA05</url></info>
<url>URL#4531808</url>
</hit>
<hit score="1" id="4531809">
<info><authors><author pid="55/4671">Krishnan Sundaresan</author><author pid="36/722">Nihar R. Mahapatra</author></authors><title>Accurate Energy Dissipation and Thermal Modeling for Nanometer-Scale Buses.</title><venue>HPCA</venue><pages>51-60</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/SundaresanM05</key><doi>10.1109/HPCA.2005.5</doi><ee>https://doi.org/10.1109/HPCA.2005.5</ee><url>https://dblp.org/rec/conf/hpca/SundaresanM05</url></info>
<url>URL#4531809</url>
</hit>
<hit score="1" id="4531810">
<info><authors><author pid="88/358">Nathan Tuck</author><author pid="t/DeanMTullsen">Dean M. Tullsen</author></authors><title>Multithreaded Value Prediction.</title><venue>HPCA</venue><pages>5-15</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/TuckT05</key><doi>10.1109/HPCA.2005.22</doi><ee>https://doi.org/10.1109/HPCA.2005.22</ee><url>https://dblp.org/rec/conf/hpca/TuckT05</url></info>
<url>URL#4531810</url>
</hit>
<hit score="1" id="4531811">
<info><authors><author pid="26/523">Ravi K. Venkatesan</author><author pid="68/5143">Ahmed S. Al-Zawawi</author><author pid="87/6036">Eric Rotenberg</author></authors><title>Tapping ZettaRAMTM for Low-Power Memory Systems.</title><venue>HPCA</venue><pages>83-94</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/VenkatesanAR05</key><doi>10.1109/HPCA.2005.35</doi><ee>https://doi.org/10.1109/HPCA.2005.35</ee><url>https://dblp.org/rec/conf/hpca/VenkatesanAR05</url></info>
<url>URL#4531811</url>
</hit>
<hit score="1" id="4531812">
<info><authors><author pid="09/979">Fred Weber</author></authors><title>Trends in High-Performance Processors.</title><venue>HPCA</venue><pages>3</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/Weber05</key><doi>10.1109/HPCA.2005.40</doi><ee>https://doi.org/10.1109/HPCA.2005.40</ee><url>https://dblp.org/rec/conf/hpca/Weber05</url></info>
<url>URL#4531812</url>
</hit>
<hit score="1" id="4531813">
<info><authors><author pid="46/449">Paul Willmann</author><author pid="72/6043">Hyong-youb Kim</author><author pid="44/5161">Scott Rixner</author><author pid="05/4510">Vijay S. Pai</author></authors><title>An Efficient Programmable 10 Gigabit Ethernet Network Interface Card.</title><venue>HPCA</venue><pages>96-107</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/WillmannKRP05</key><doi>10.1109/HPCA.2005.6</doi><ee>https://doi.org/10.1109/HPCA.2005.6</ee><url>https://dblp.org/rec/conf/hpca/WillmannKRP05</url></info>
<url>URL#4531813</url>
</hit>
<hit score="1" id="4531814">
<info><authors><author pid="87/2533">Qiang Wu</author><author pid="13/3558">Philo Juang</author><author pid="m/MargaretMartonosi">Margaret Martonosi</author><author pid="c/DouglasWClark">Douglas W. Clark</author></authors><title>Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors.</title><venue>HPCA</venue><pages>178-189</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/WuJMC05</key><doi>10.1109/HPCA.2005.43</doi><ee>https://doi.org/10.1109/HPCA.2005.43</ee><url>https://dblp.org/rec/conf/hpca/WuJMC05</url></info>
<url>URL#4531814</url>
</hit>
<hit score="1" id="4531815">
<info><authors><author pid="26/3407">Joshua J. Yi</author><author pid="22/3112">Sreekumar V. Kodakara</author><author pid="85/3649">Resit Sendag</author><author pid="38/5692">David J. Lilja</author><author pid="69/4212">Douglas M. Hawkins</author></authors><title>Characterizing and Comparing Prevailing Simulation Techniques.</title><venue>HPCA</venue><pages>266-277</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/YiKSLH05</key><doi>10.1109/HPCA.2005.8</doi><ee>https://doi.org/10.1109/HPCA.2005.8</ee><url>https://dblp.org/rec/conf/hpca/YiKSLH05</url></info>
<url>URL#4531815</url>
</hit>
<hit score="1" id="4531816">
<info><authors><author pid="z/YoutaoZhang">Youtao Zhang</author><author pid="55/5352">Lan Gao</author><author pid="y/JunYang2">Jun Yang 0002</author><author pid="95/3760-1">Xiangyu Zhang 0001</author><author pid="g/RajivGupta">Rajiv Gupta 0001</author></authors><title>SENSS - Security Enhancement to Symmetric Shared Memory Multiprocessors.</title><venue>HPCA</venue><pages>352-362</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangGYZG05</key><doi>10.1109/HPCA.2005.31</doi><ee>https://doi.org/10.1109/HPCA.2005.31</ee><url>https://dblp.org/rec/conf/hpca/ZhangGYZG05</url></info>
<url>URL#4531816</url>
</hit>
<hit score="1" id="4531817">
<info><authors><author pid="40/1416">Zhichun Zhu</author><author pid="87/6853-10">Zhao Zhang 0010</author></authors><title>A Performance Comparison of DRAM Memory System Optimizations for SMT Processors.</title><venue>HPCA</venue><pages>213-224</pages><year>2005</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhuZ05</key><doi>10.1109/HPCA.2005.2</doi><ee>https://doi.org/10.1109/HPCA.2005.2</ee><url>https://dblp.org/rec/conf/hpca/ZhuZ05</url></info>
<url>URL#4531817</url>
</hit>
<hit score="1" id="4590806">
<info><title>11th International Conference on High-Performance Computer Architecture (HPCA-11 2005), 12-16 February 2005, San Francisco, CA, USA</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2005</year><type>Editorship</type><key>conf/hpca/2005</key><ee>https://ieeexplore.ieee.org/xpl/conhome/9519/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2005</url></info>
<url>URL#4590806</url>
</hit>
<hit score="1" id="4670475">
<info><authors><author pid="a/TorMAamodt">Tor M. Aamodt</author><author pid="c/PaulChow">Paul Chow</author><author pid="93/3629">Per Hammarlund</author><author pid="w/HongWang3">Hong Wang 0003</author><author pid="99/1477">John Paul Shen</author></authors><title>Hardware Support for Prescient Instruction Prefetch.</title><venue>HPCA</venue><pages>84-95</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/AamodtCHWS04</key><doi>10.1109/HPCA.2004.10028</doi><ee>https://doi.org/10.1109/HPCA.2004.10028</ee><url>https://dblp.org/rec/conf/hpca/AamodtCHWS04</url></info>
<url>URL#4670475</url>
</hit>
<hit score="1" id="4670476">
<info><authors><author pid="97/5544">Jaume Abella 0001</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>Low-Complexity Distributed Issue Queue.</title><venue>HPCA</venue><pages>73-83</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/AbellaG04</key><doi>10.1109/HPCA.2004.10013</doi><ee>https://doi.org/10.1109/HPCA.2004.10013</ee><url>https://dblp.org/rec/conf/hpca/AbellaG04</url></info>
<url>URL#4670476</url>
</hit>
<hit score="1" id="4670477">
<info><authors><author pid="31/1952">Haitham Akkary</author><author pid="21/4073">Srikanth T. Srinivasan</author><author pid="50/2640">Rajendar Koltur</author><author pid="81/6795">Yogesh Patil</author><author pid="08/1459">Wael Refaai</author></authors><title>Perceptron-Based Branch Confidence Estimation.</title><venue>HPCA</venue><pages>265-275</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/AkkarySKPR04</key><doi>10.1109/HPCA.2004.10002</doi><ee>https://doi.org/10.1109/HPCA.2004.10002</ee><url>https://dblp.org/rec/conf/hpca/AkkarySKPR04</url></info>
<url>URL#4670477</url>
</hit>
<hit score="1" id="4670478">
<info><authors><author pid="09/939">Enrique V. Carrera</author><author pid="85/2722">Ricardo Bianchini</author></authors><title>Improving Disk Throughput in Data-Intensive Servers.</title><venue>HPCA</venue><pages>130-141</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/CarreraB04</key><doi>10.1109/HPCA.2004.10023</doi><ee>https://doi.org/10.1109/HPCA.2004.10023</ee><url>https://dblp.org/rec/conf/hpca/CarreraB04</url></info>
<url>URL#4670478</url>
</hit>
<hit score="1" id="4670479">
<info><authors><author pid="74/2213">Chi F. Chen</author><author pid="49/3169">Se-Hyun Yang</author><author pid="f/BabakFalsafi">Babak Falsafi</author><author pid="m/AndreasMoshovos">Andreas Moshovos</author></authors><title>Accurate and Complexity-Effective Spatial Pattern Prediction.</title><venue>HPCA</venue><pages>276-287</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenYFM04</key><doi>10.1109/HPCA.2004.10010</doi><ee>https://doi.org/10.1109/HPCA.2004.10010</ee><url>https://dblp.org/rec/conf/hpca/ChenYFM04</url></info>
<url>URL#4670479</url>
</hit>
<hit score="1" id="4670480">
<info><authors><author pid="41/1128">Adri&#225;n Cristal</author><author pid="64/6982">Daniel Ortega</author><author pid="92/1611">Josep Llosa</author><author pid="v/MateoValero">Mateo Valero</author></authors><title>Out-of-Order Commit Processors.</title><venue>HPCA</venue><pages>48-59</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/CristalOLV04</key><doi>10.1109/HPCA.2004.10008</doi><ee>https://doi.org/10.1109/HPCA.2004.10008</ee><url>https://dblp.org/rec/conf/hpca/CristalOLV04</url></info>
<url>URL#4670480</url>
</hit>
<hit score="1" id="4670481">
<info><authors><author pid="18/4866">Todd E. Ehrhart</author><author pid="05/6203">Sanjay J. Patel</author></authors><title>Reducing the Scheduling Critical Cycle Using Wakeup Prediction.</title><venue>HPCA</venue><pages>222-231</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/EhrhartP04</key><doi>10.1109/HPCA.2004.10016</doi><ee>https://doi.org/10.1109/HPCA.2004.10016</ee><url>https://dblp.org/rec/conf/hpca/EhrhartP04</url></info>
<url>URL#4670481</url>
</hit>
<hit score="1" id="4670482">
<info><authors><author pid="19/4364">Ayose Falc&#243;n</author><author pid="39/2928">Alex Ram&#237;rez</author><author pid="v/MateoValero">Mateo Valero</author></authors><title>A Low-Complexity, High-Performance Fetch Unit for Simultaneous Multithreading Processors.</title><venue>HPCA</venue><pages>244-253</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/FalconRV04</key><doi>10.1109/HPCA.2004.10003</doi><ee>https://doi.org/10.1109/HPCA.2004.10003</ee><url>https://dblp.org/rec/conf/hpca/FalconRV04</url></info>
<url>URL#4670482</url>
</hit>
<hit score="1" id="4670483">
<info><authors><author pid="35/3102">Manel Fern&#225;ndez</author><author pid="38/6361">Roger Espasa</author></authors><title>Link-Time Path-Sensitive Memory Redundancy Elimination.</title><venue>HPCA</venue><pages>300-310</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/FernandezE04</key><doi>10.1109/HPCA.2004.10009</doi><ee>https://doi.org/10.1109/HPCA.2004.10009</ee><url>https://dblp.org/rec/conf/hpca/FernandezE04</url></info>
<url>URL#4670483</url>
</hit>
<hit score="1" id="4670484">
<info><authors><author pid="77/5055">Amit Gandhi</author><author pid="31/1952">Haitham Akkary</author><author pid="21/4073">Srikanth T. Srinivasan</author></authors><title>Reducing Branch Misprediction Penalty via Selective Branch Recovery.</title><venue>HPCA</venue><pages>254-264</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/GandhiAS04</key><doi>10.1109/HPCA.2004.10004</doi><ee>https://doi.org/10.1109/HPCA.2004.10004</ee><url>https://dblp.org/rec/conf/hpca/GandhiAS04</url></info>
<url>URL#4670484</url>
</hit>
<hit score="1" id="4670485">
<info><authors><author pid="92/1381">Chris Gniady</author><author pid="93/89">Y. Charlie Hu</author><author pid="12/5138">Yung-Hsiang Lu</author></authors><title>Program Counter Based Techniques for Dynamic Power Management.</title><venue>HPCA</venue><pages>24-35</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/GniadyHL04</key><doi>10.1109/HPCA.2004.10021</doi><ee>https://doi.org/10.1109/HPCA.2004.10021</ee><url>https://dblp.org/rec/conf/hpca/GniadyHL04</url></info>
<url>URL#4670485</url>
</hit>
<hit score="1" id="4670486">
<info><authors><author pid="16/3004">Jie S. Hu</author><author pid="v/NarayananVijaykrishnan">Narayanan Vijaykrishnan</author><author pid="i/MaryJaneIrwin">Mary Jane Irwin</author></authors><title>Exploring Wakeup-Free Instruction Scheduling.</title><venue>HPCA</venue><pages>232-243</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/HuVI04</key><doi>10.1109/HPCA.2004.10014</doi><ee>https://doi.org/10.1109/HPCA.2004.10014</ee><url>https://dblp.org/rec/conf/hpca/HuVI04</url></info>
<url>URL#4670486</url>
</hit>
<hit score="1" id="4670487">
<info><authors><author pid="15/1892">Nuwan Jayasena</author><author pid="95/2048">Mattan Erez</author><author pid="a/JungHoAhn">Jung Ho Ahn</author><author pid="d/WJDally">William J. Dally</author></authors><title>Stream Register Files with Indexed Access.</title><venue>HPCA</venue><pages>60-72</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/JayasenaEAD04</key><doi>10.1109/HPCA.2004.10007</doi><ee>https://doi.org/10.1109/HPCA.2004.10007</ee><url>https://dblp.org/rec/conf/hpca/JayasenaEAD04</url></info>
<url>URL#4670487</url>
</hit>
<hit score="1" id="4670488">
<info><authors><author pid="97/3763">Russ Joseph</author><author pid="11/6486">Zhigang Hu</author><author pid="m/MargaretMartonosi">Margaret Martonosi</author></authors><title>Wavelet Analysis for Microprocessor Design - Experiences with Wavelet-Based dI/dt Characterization.</title><venue>HPCA</venue><pages>36-47</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/JosephHM04</key><doi>10.1109/HPCA.2004.10027</doi><ee>https://doi.org/10.1109/HPCA.2004.10027</ee><url>https://dblp.org/rec/conf/hpca/JosephHM04</url></info>
<url>URL#4670488</url>
</hit>
<hit score="1" id="4670489">
<info><authors><author pid="25/6111">Spiros Kalogeropulos</author><author pid="79/6940">Mahadevan Rajagopalan</author><author pid="72/4215">Vikram Rao</author><author pid="48/544">Yonghong Song</author><author pid="70/502">Partha Tirumalai</author></authors><title>Processor Aware Anticipatory Prefetching in Loops.</title><venue>HPCA</venue><pages>106-117</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/KalogeropulosRRST04</key><doi>10.1109/HPCA.2004.10029</doi><ee>https://doi.org/10.1109/HPCA.2004.10029</ee><url>https://dblp.org/rec/conf/hpca/KalogeropulosRRST04</url></info>
<url>URL#4670489</url>
</hit>
<hit score="1" id="4670490">
<info><authors><author pid="77/2174">Mazen Kharbutli</author><author pid="52/2118">Keith Irwin</author><author pid="11/2624">Yan Solihin</author><author pid="30/880">Jaejin Lee</author></authors><title>Using Prime Numbers for Cache Indexing to Eliminate Conflict Misses.</title><venue>HPCA</venue><pages>288-299</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/KharbutliISL04</key><doi>10.1109/HPCA.2004.10015</doi><ee>https://doi.org/10.1109/HPCA.2004.10015</ee><url>https://dblp.org/rec/conf/hpca/KharbutliISL04</url></info>
<url>URL#4670490</url>
</hit>
<hit score="1" id="4670491">
<info><authors><author pid="28/2874">Ilhyun Kim</author><author pid="02/1732">Mikko H. Lipasti</author></authors><title>Understanding Scheduling Replay Schemes.</title><venue>HPCA</venue><pages>198-209</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimL04</key><doi>10.1109/HPCA.2004.10011</doi><ee>https://doi.org/10.1109/HPCA.2004.10011</ee><url>https://dblp.org/rec/conf/hpca/KimL04</url></info>
<url>URL#4670491</url>
</hit>
<hit score="1" id="4670492">
<info><authors><author pid="33/5448-59">Jian Li 0059</author><author pid="m/JFMartinez">Jos&#233; F. Mart&#237;nez</author><author pid="40/1854">Michael C. Huang</author></authors><title>The Thrifty Barrier - Energy-Aware Synchronization in Shared-Memory Multiprocessors.</title><venue>HPCA</venue><pages>14-23</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiMH04</key><doi>10.1109/HPCA.2004.10018</doi><ee>https://doi.org/10.1109/HPCA.2004.10018</ee><url>https://dblp.org/rec/conf/hpca/LiMH04</url></info>
<url>URL#4670492</url>
</hit>
<hit score="1" id="4670493">
<info><authors><author pid="67/1749-1">Chun Liu 0001</author><author pid="72/3356">Anand Sivasubramaniam</author><author pid="k/MahmutTKandemir">Mahmut T. Kandemir</author></authors><title>Organizing the Last Line of Defense before Hitting the Memory Wall for CMP.</title><venue>HPCA</venue><pages>176-185</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiuSK04</key><doi>10.1109/HPCA.2004.10017</doi><ee>https://doi.org/10.1109/HPCA.2004.10017</ee><url>https://dblp.org/rec/conf/hpca/LiuSK04</url></info>
<url>URL#4670493</url>
</hit>
<hit score="1" id="4670494">
<info><authors><author pid="49/7026">Srihari Makineni</author><author pid="i/RaviRIyer">Ravi R. Iyer</author></authors><title>Architectural Characterization of TCP/IP Packet Processing on the Pentium M Microprocessor.</title><venue>HPCA</venue><pages>152-163</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/MakineniI04</key><doi>10.1109/HPCA.2004.10024</doi><ee>https://doi.org/10.1109/HPCA.2004.10024</ee><url>https://dblp.org/rec/conf/hpca/MakineniI04</url></info>
<url>URL#4670494</url>
</hit>
<hit score="1" id="4670495">
<info><authors><author pid="84/2225">Pierre Michaud</author></authors><title>Exploiting the Cache Capacity of a Single-Chip Multi-Core Processor with Execution Migration.</title><venue>HPCA</venue><pages>186-197</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/Michaud04</key><doi>10.1109/HPCA.2004.10026</doi><ee>https://doi.org/10.1109/HPCA.2004.10026</ee><url>https://dblp.org/rec/conf/hpca/Michaud04</url></info>
<url>URL#4670495</url>
</hit>
<hit score="1" id="4670496">
<info><authors><author pid="27/3820">Satish Narayanasamy</author><author pid="80/6586">Yuanfang Hu</author><author pid="20/7001">Suleyman Sair</author><author pid="c/BradCalder">Brad Calder</author></authors><title>Creating Converged Trace Schedules Using String Matching.</title><venue>HPCA</venue><pages>210-221</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/NarayanasamyHSC04</key><doi>10.1109/HPCA.2004.10012</doi><ee>https://doi.org/10.1109/HPCA.2004.10012</ee><url>https://dblp.org/rec/conf/hpca/NarayanasamyHSC04</url></info>
<url>URL#4670496</url>
</hit>
<hit score="1" id="4670497">
<info><authors><author pid="70/2646">Kyle J. Nesbit</author><author pid="17/1987-1">James E. Smith 0001</author></authors><title>Data Cache Prefetching Using a Global History Buffer.</title><venue>HPCA</venue><pages>96-105</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/NesbitS04</key><doi>10.1109/HPCA.2004.10030</doi><ee>https://doi.org/10.1109/HPCA.2004.10030</ee><url>https://dblp.org/rec/conf/hpca/NesbitS04</url></info>
<url>URL#4670497</url>
</hit>
<hit score="1" id="4670498">
<info><authors><author pid="16/6199">Lu Peng</author><author pid="36/468">Jih-Kwon Peir</author><author pid="l/KonradLai">Konrad Lai</author></authors><title>Signature Buffer - Bridging Performance Gap between Registers and Caches.</title><venue>HPCA</venue><pages>164-175</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/PengPL04</key><doi>10.1109/HPCA.2004.10020</doi><ee>https://doi.org/10.1109/HPCA.2004.10020</ee><url>https://dblp.org/rec/conf/hpca/PengPL04</url></info>
<url>URL#4670498</url>
</hit>
<hit score="1" id="4670499">
<info><authors><author pid="69/448">Victor Wen</author><author pid="65/623">Mark Whitney</author><author pid="43/2369">Yatish Patel</author><author pid="k/JohnKubiatowicz">John Kubiatowicz</author></authors><title>Exploiting Prediction to Reduce Power on Buses.</title><venue>HPCA</venue><pages>2-13</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/WenWPK04</key><doi>10.1109/HPCA.2004.10025</doi><ee>https://doi.org/10.1109/HPCA.2004.10025</ee><url>https://dblp.org/rec/conf/hpca/WenWPK04</url></info>
<url>URL#4670499</url>
</hit>
<hit score="1" id="4670500">
<info><authors><author pid="10/3695">Jianyong Zhang</author><author pid="72/3356">Anand Sivasubramaniam</author><author pid="17/3453">Hubertus Franke</author><author pid="29/3422">Natarajan Gautam</author><author pid="44/2799">Yanyong Zhang</author><author pid="04/3478">Shailabh Nagar</author></authors><title>Synthesizing Representative I/O Workloads for TPC-H.</title><venue>HPCA</venue><pages>142-151</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangSFGZN04</key><doi>10.1109/HPCA.2004.10019</doi><ee>https://doi.org/10.1109/HPCA.2004.10019</ee><url>https://dblp.org/rec/conf/hpca/ZhangSFGZN04</url></info>
<url>URL#4670500</url>
</hit>
<hit score="1" id="4670501">
<info><authors><author pid="74/3311">Qingbo Zhu</author><author pid="29/2709">Francis M. David</author><author pid="71/5823">Christo Frank Devaraj</author><author pid="41/2867">Zhenmin Li</author><author pid="99/2747-1">Yuanyuan Zhou 0001</author><author pid="87/3674">Pei Cao</author></authors><title>Reducing Energy Consumption of Disk Storage Using Power-Aware Cache Management.</title><venue>HPCA</venue><pages>118-129</pages><year>2004</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhuDDLZC04</key><doi>10.1109/HPCA.2004.10022</doi><ee>https://doi.org/10.1109/HPCA.2004.10022</ee><url>https://dblp.org/rec/conf/hpca/ZhuDDLZC04</url></info>
<url>URL#4670501</url>
</hit>
<hit score="1" id="4724592">
<info><title>10th International Conference on High-Performance Computer Architecture (HPCA-10 2004), 14-18 February 2004, Madrid, Spain</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2004</year><type>Editorship</type><key>conf/hpca/2004</key><ee>https://ieeexplore.ieee.org/xpl/conhome/9679/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2004</url></info>
<url>URL#4724592</url>
</hit>
<hit score="1" id="4795057">
<info><authors><author pid="77/5087">Alaa R. Alameldeen</author><author pid="w/DavidAWood">David A. Wood 0001</author></authors><title>Variability in Architectural Simulations of Multi-Threaded Workloads.</title><venue>HPCA</venue><pages>7-18</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/AlameldeenW03</key><doi>10.1109/HPCA.2003.1183520</doi><ee>https://doi.org/10.1109/HPCA.2003.1183520</ee><url>https://dblp.org/rec/conf/hpca/AlameldeenW03</url></info>
<url>URL#4795057</url>
</hit>
<hit score="1" id="4795058">
<info><authors><author pid="75/5591">Juan L. Arag&#243;n</author><author pid="12/1508-2">Jos&#233; Gonz&#225;lez 0002</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>Power-Aware Control Speculation through Selective Throttling.</title><venue>HPCA</venue><pages>103-112</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/AragonGG03</key><doi>10.1109/HPCA.2003.1183528</doi><ee>https://doi.org/10.1109/HPCA.2003.1183528</ee><url>https://dblp.org/rec/conf/hpca/AragonGG03</url></info>
<url>URL#4795058</url>
</hit>
<hit score="1" id="4795059">
<info><authors><author pid="58/3157">Dileep Bhandarkar</author></authors><title>Billion Transistor Chips in Mainstream Enterprise Platforms of the Future.</title><venue>HPCA</venue><pages>3</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/Bhandarkar03</key><doi>10.1109/HPCA.2003.1183519</doi><ee>https://doi.org/10.1109/HPCA.2003.1183519</ee><url>https://dblp.org/rec/conf/hpca/Bhandarkar03</url></info>
<url>URL#4795059</url>
</hit>
<hit score="1" id="4795060">
<info><authors><author pid="c/LeiChen0021">Lei Chen 0021</author><author pid="d/StevenGDropsho">Steve Dropsho</author><author pid="44/1649">David H. Albonesi</author></authors><title>Dynamic Data Dependence Tracking and its Application to Branch Prediction.</title><venue>HPCA</venue><pages>65-76</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenDA03</key><doi>10.1109/HPCA.2003.1183525</doi><ee>https://doi.org/10.1109/HPCA.2003.1183525</ee><url>https://dblp.org/rec/conf/hpca/ChenDA03</url></info>
<url>URL#4795060</url>
</hit>
<hit score="1" id="4795061">
<info><authors><author pid="46/2272">Rosalia Christodoulopoulou</author><author pid="62/2658">Reza Azimi</author><author pid="96/4578">Angelos Bilas</author></authors><title>Dynamic Data Replication - An Approach to Providing Fault-Tolerant Shared Memory Clusters.</title><venue>HPCA</venue><pages>203-214</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChristodoulopoulouAB03</key><doi>10.1109/HPCA.2003.1183538</doi><ee>https://doi.org/10.1109/HPCA.2003.1183538</ee><url>https://dblp.org/rec/conf/hpca/ChristodoulopoulouAB03</url></info>
<url>URL#4795061</url>
</hit>
<hit score="1" id="4795062">
<info><authors><author pid="99/6710">Ali El-Moursy</author><author pid="44/1649">David H. Albonesi</author></authors><title>Front-End Policies for Improved Issue Efficiency in SMT Processors.</title><venue>HPCA</venue><pages>31-40</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/El-MoursyA03</key><doi>10.1109/HPCA.2003.1183522</doi><ee>https://doi.org/10.1109/HPCA.2003.1183522</ee><url>https://dblp.org/rec/conf/hpca/El-MoursyA03</url></info>
<url>URL#4795062</url>
</hit>
<hit score="1" id="4795063">
<info><authors><author pid="95/6451">Mar&#237;a Jes&#250;s Garzar&#225;n</author><author pid="77/4185">Milos Prvulovic</author><author pid="l/JMLlaberia">Jos&#233; Mar&#237;a Llaber&#237;a</author><author pid="52/512">V&#237;ctor Vi&#241;als</author><author pid="r/LawrenceRauchwerger">Lawrence Rauchwerger</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors.</title><venue>HPCA</venue><pages>191-202</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/GarzaranPLVRT03</key><doi>10.1109/HPCA.2003.1183537</doi><ee>https://doi.org/10.1109/HPCA.2003.1183537</ee><url>https://dblp.org/rec/conf/hpca/GarzaranPLVRT03</url></info>
<url>URL#4795063</url>
</hit>
<hit score="1" id="4795064">
<info><authors><author pid="08/179">Blaise Gassend</author><author pid="09/5657">G. Edward Suh</author><author pid="87/5989">Dwaine E. Clarke</author><author pid="32/1399">Marten van Dijk</author><author pid="14/3973">Srinivas Devadas</author></authors><title>Caches and Hash Trees for Efficient Memory Integrity Verification.</title><venue>HPCA</venue><pages>295-306</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/GassendSCDD03</key><doi>10.1109/HPCA.2003.1183547</doi><ee>https://doi.org/10.1109/HPCA.2003.1183547</ee><url>https://dblp.org/rec/conf/hpca/GassendSCDD03</url></info>
<url>URL#4795064</url>
</hit>
<hit score="1" id="4795065">
<info><authors><author pid="45/2640">Ming Hao</author><author pid="06/3163">Mark A. Heinrich</author></authors><title>Active I/O Switches in System Area Networks.</title><venue>HPCA</venue><pages>365-376</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/HaoH03</key><doi>10.1109/HPCA.2003.1183553</doi><ee>https://doi.org/10.1109/HPCA.2003.1183553</ee><url>https://dblp.org/rec/conf/hpca/HaoH03</url></info>
<url>URL#4795065</url>
</hit>
<hit score="1" id="4795066">
<info><authors><author pid="61/6085">Wai Hong Ho</author><author pid="10/2904">Timothy Mark Pinkston</author></authors><title>A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns.</title><venue>HPCA</venue><pages>377-388</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/HoP03</key><doi>10.1109/HPCA.2003.1183554</doi><ee>https://doi.org/10.1109/HPCA.2003.1183554</ee><url>https://dblp.org/rec/conf/hpca/HoP03</url></info>
<url>URL#4795066</url>
</hit>
<hit score="1" id="4795067">
<info><authors><author pid="11/6486">Zhigang Hu</author><author pid="m/MargaretMartonosi">Margaret Martonosi</author><author pid="k/StefanosKaxiras">Stefanos Kaxiras</author></authors><title>TCP - Tag Correlating Prefetchers.</title><venue>HPCA</venue><pages>317-326</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/HuMK03</key><doi>10.1109/HPCA.2003.1183549</doi><ee>https://doi.org/10.1109/HPCA.2003.1183549</ee><url>https://dblp.org/rec/conf/hpca/HuMK03</url></info>
<url>URL#4795067</url>
</hit>
<hit score="1" id="4795068">
<info><authors><author pid="62/3676">Khaled Z. Ibrahim</author><author pid="61/10504">Gregory T. Byrd</author><author pid="87/6036">Eric Rotenberg</author></authors><title>Slipstream Execution Mode for CMP-Based Multiprocessors.</title><venue>HPCA</venue><pages>179-190</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/IbrahimBR03</key><doi>10.1109/HPCA.2003.1183536</doi><ee>https://doi.org/10.1109/HPCA.2003.1183536</ee><url>https://dblp.org/rec/conf/hpca/IbrahimBR03</url></info>
<url>URL#4795068</url>
</hit>
<hit score="1" id="4795069">
<info><authors><author pid="69/665">Jaeheon Jeong</author><author pid="80/1836">Michel Dubois</author></authors><title>Cost-Sensitive Cache Replacement Algorithms.</title><venue>HPCA</venue><pages>327-337</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/JeongD03</key><doi>10.1109/HPCA.2003.1183550</doi><ee>https://doi.org/10.1109/HPCA.2003.1183550</ee><url>https://dblp.org/rec/conf/hpca/JeongD03</url></info>
<url>URL#4795069</url>
</hit>
<hit score="1" id="4795070">
<info><authors><author pid="96/2151">Daniel A. Jim&#233;nez</author></authors><title>Reconsidering Complex Branch Predictors.</title><venue>HPCA</venue><pages>43-52</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/Jimenez03</key><doi>10.1109/HPCA.2003.1183523</doi><ee>https://doi.org/10.1109/HPCA.2003.1183523</ee><url>https://dblp.org/rec/conf/hpca/Jimenez03</url></info>
<url>URL#4795070</url>
</hit>
<hit score="1" id="4795071">
<info><authors><author pid="97/3763">Russ Joseph</author><author pid="30/135">David M. Brooks</author><author pid="m/MargaretMartonosi">Margaret Martonosi</author></authors><title>Control Techniques to Eliminate Voltage Emergencies in High Performance Processors.</title><venue>HPCA</venue><pages>79-90</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/JosephBM03</key><doi>10.1109/HPCA.2003.1183526</doi><ee>https://doi.org/10.1109/HPCA.2003.1183526</ee><url>https://dblp.org/rec/conf/hpca/JosephBM03</url></info>
<url>URL#4795071</url>
</hit>
<hit score="1" id="4795072">
<info><authors><author pid="58/4510">Martin Karlsson</author><author pid="79/43">Kevin E. Moore</author><author pid="h/ErikHagersten">Erik Hagersten</author><author pid="w/DavidAWood">David A. Wood 0001</author></authors><title>Memory System Behavior of Java-Based Middleware.</title><venue>HPCA</venue><pages>217-228</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/KarlssonMHW03</key><doi>10.1109/HPCA.2003.1183540</doi><ee>https://doi.org/10.1109/HPCA.2003.1183540</ee><url>https://dblp.org/rec/conf/hpca/KarlssonMHW03</url></info>
<url>URL#4795072</url>
</hit>
<hit score="1" id="4795073">
<info><authors><author pid="29/3580">Brucek Khailany</author><author pid="d/WJDally">William J. Dally</author><author pid="44/5161">Scott Rixner</author><author pid="67/4386">Ujval J. Kapasi</author><author pid="97/1367">John D. Owens</author><author pid="58/2244">Brian Towles</author></authors><title>Exploring the VLSI Scalability of Stream Processors.</title><venue>HPCA</venue><pages>153-164</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/KhailanyDRKOT03</key><doi>10.1109/HPCA.2003.1183534</doi><ee>https://doi.org/10.1109/HPCA.2003.1183534</ee><url>https://dblp.org/rec/conf/hpca/KhailanyDRKOT03</url></info>
<url>URL#4795073</url>
</hit>
<hit score="1" id="4795074">
<info><authors><author pid="87/5080-1">Eun Jung Kim 0001</author><author pid="72/2098">Ki Hwan Yum</author><author pid="d/ChitaRDas">Chita R. Das</author><author pid="70/6475">Mazin S. Yousif</author><author pid="76/2766">Jos&#233; Duato</author></authors><title>Performance Enhancement Techniques for InfiniBand? Architecture.</title><venue>HPCA</venue><pages>253-262</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimYDYD03</key><doi>10.1109/HPCA.2003.1183543</doi><ee>https://doi.org/10.1109/HPCA.2003.1183543</ee><url>https://dblp.org/rec/conf/hpca/KimYDYD03</url></info>
<url>URL#4795074</url>
</hit>
<hit score="1" id="4795075">
<info><authors><author pid="30/6540">Peter M. Kogge</author></authors><title>The State of State.</title><venue>HPCA</venue><pages>266</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/Kogge03</key><doi>10.1109/HPCA.2003.1183544</doi><ee>https://doi.org/10.1109/HPCA.2003.1183544</ee><url>https://dblp.org/rec/conf/hpca/Kogge03</url></info>
<url>URL#4795075</url>
</hit>
<hit score="1" id="4795076">
<info><authors><author pid="65/5030">Eric Kronstadt</author></authors><title>Beyond Performance - Some (Other) Challenges for Systems Design.</title><venue>HPCA</venue><pages>125</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/Kronstadt03</key><doi>10.1109/HPCA.2003.1183531</doi><ee>https://doi.org/10.1109/HPCA.2003.1183531</ee><url>https://dblp.org/rec/conf/hpca/Kronstadt03</url></info>
<url>URL#4795076</url>
</hit>
<hit score="1" id="4795077">
<info><authors><author pid="30/5330-1">Hai Li 0001</author><author pid="75/4629">Swarup Bhunia</author><author pid="80/1641">Yiran Chen</author><author pid="25/4266">T. N. Vijaykumar</author><author pid="r/KaushikRoy">Kaushik Roy 0001</author></authors><title>Deterministic Clock Gating for Microprocessor Power Reduction.</title><venue>HPCA</venue><pages>113-122</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiBCVR03</key><doi>10.1109/HPCA.2003.1183529</doi><ee>https://doi.org/10.1109/HPCA.2003.1183529</ee><url>https://dblp.org/rec/conf/hpca/LiBCVR03</url></info>
<url>URL#4795077</url>
</hit>
<hit score="1" id="4795078">
<info><authors><author pid="10/2386">Gokhan Memik</author><author pid="92/4071">Glenn Reinman</author><author pid="90/2954">William H. Mangione-Smith</author></authors><title>Just Say No - Benefits of Early Cache Miss Determinatio.</title><venue>HPCA</venue><pages>307-316</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/MemikRM03</key><doi>10.1109/HPCA.2003.1183548</doi><ee>https://doi.org/10.1109/HPCA.2003.1183548</ee><url>https://dblp.org/rec/conf/hpca/MemikRM03</url></info>
<url>URL#4795078</url>
</hit>
<hit score="1" id="4795079">
<info><authors><author pid="m/OnurMutlu">Onur Mutlu</author><author pid="08/1612">Jared Stark</author><author pid="40/4137">Chris Wilkerson</author><author pid="p/YaleNPatt">Yale N. Patt</author></authors><title>Runahead Execution - An Alternative to Very Large Instruction Windows for Out-of-Order Processors.</title><venue>HPCA</venue><pages>129-140</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/MutluSWP03</key><doi>10.1109/HPCA.2003.1183532</doi><ee>https://doi.org/10.1109/HPCA.2003.1183532</ee><url>https://dblp.org/rec/conf/hpca/MutluSWP03</url></info>
<url>URL#4795079</url>
</hit>
<hit score="1" id="4795080">
<info><authors><author pid="63/201">Kiran Nagaraja</author><author pid="42/6088">Neeraj Krishnan</author><author pid="85/2722">Ricardo Bianchini</author><author pid="55/3942">Richard P. Martin</author><author pid="n/ThuDNguyen">Thu D. Nguyen</author></authors><title>Evaluating the Impact of Communication Architecture on the Performability of Cluster-Based Services.</title><venue>HPCA</venue><pages>229-240</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/NagarajaKBMN03</key><doi>10.1109/HPCA.2003.1183541</doi><ee>https://doi.org/10.1109/HPCA.2003.1183541</ee><url>https://dblp.org/rec/conf/hpca/NagarajaKBMN03</url></info>
<url>URL#4795080</url>
</hit>
<hit score="1" id="4795081">
<info><authors><author pid="27/3820">Satish Narayanasamy</author><author pid="23/3778">Timothy Sherwood</author><author pid="20/7001">Suleyman Sair</author><author pid="c/BradCalder">Brad Calder</author><author pid="v/GeorgeVarghese">George Varghese</author></authors><title>Catching Accurate Profiles in Hardwar.</title><venue>HPCA</venue><pages>269-280</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/NarayanasamySSCV03</key><doi>10.1109/HPCA.2003.1183545</doi><ee>https://doi.org/10.1109/HPCA.2003.1183545</ee><url>https://dblp.org/rec/conf/hpca/NarayanasamySSCV03</url></info>
<url>URL#4795081</url>
</hit>
<hit score="1" id="4795082">
<info><authors><author pid="r/ZoranRadovic">Zoran Radovic</author><author pid="h/ErikHagersten">Erik Hagersten</author></authors><title>Hierarchical Backoff Locks for Nonuniform Communication Architectures.</title><venue>HPCA</venue><pages>241-252</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/RadovicH03</key><doi>10.1109/HPCA.2003.1183542</doi><ee>https://doi.org/10.1109/HPCA.2003.1183542</ee><url>https://dblp.org/rec/conf/hpca/RadovicH03</url></info>
<url>URL#4795082</url>
</hit>
<hit score="1" id="4795083">
<info><authors><author pid="44/5958">Joshua Redstone</author><author pid="e/SJEggers">Susan J. Eggers</author><author pid="l/HenryMLevy">Henry M. Levy</author></authors><title>Mini-Threads - Increasing TLP on Small-Scale SMT Processors.</title><venue>HPCA</venue><pages>19-30</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/RedstoneEL03</key><doi>10.1109/HPCA.2003.1183521</doi><ee>https://doi.org/10.1109/HPCA.2003.1183521</ee><url>https://dblp.org/rec/conf/hpca/RedstoneEL03</url></info>
<url>URL#4795083</url>
</hit>
<hit score="1" id="4795084">
<info><authors><author pid="53/2230">Mariko Sakamoto</author><author pid="75/1573">Akira Katsuno</author><author pid="16/311">Aiichiro Inoue</author><author pid="88/851">Takeo Asakawa</author><author pid="28/3037">Haruhiko Ueno</author><author pid="04/936">Kuniki Morita</author><author pid="53/2296">Yasunori Kimura</author></authors><title>Microarchitecture and Performance Analysis of a SPARC-V9 Microprocessor for Enterprise Server Systems.</title><venue>HPCA</venue><pages>141-152</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/SakamotoKIAUMK03</key><doi>10.1109/HPCA.2003.1183533</doi><ee>https://doi.org/10.1109/HPCA.2003.1183533</ee><url>https://dblp.org/rec/conf/hpca/SakamotoKIAUMK03</url></info>
<url>URL#4795084</url>
</hit>
<hit score="1" id="4795085">
<info><authors><author pid="32/4492">Li Shang</author><author pid="86/2160">Li-Shiuan Peh</author><author pid="j/NirajKJha">Niraj K. Jha</author></authors><title>Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks.</title><venue>HPCA</venue><pages>91-102</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/ShangPJ03</key><doi>10.1109/HPCA.2003.1183527</doi><ee>https://doi.org/10.1109/HPCA.2003.1183527</ee><url>https://dblp.org/rec/conf/hpca/ShangPJ03</url></info>
<url>URL#4795085</url>
</hit>
<hit score="1" id="4795086">
<info><authors><author pid="17/4774">Beth Simon</author><author pid="c/BradCalder">Brad Calder</author><author pid="f/JeanneFerrante">Jeanne Ferrante</author></authors><title>Incorporating Predicate Information into Branch Predictors.</title><venue>HPCA</venue><pages>53-64</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/SimonCF03</key><doi>10.1109/HPCA.2003.1183524</doi><ee>https://doi.org/10.1109/HPCA.2003.1183524</ee><url>https://dblp.org/rec/conf/hpca/SimonCF03</url></info>
<url>URL#4795086</url>
</hit>
<hit score="1" id="4795087">
<info><authors><author pid="99/3339">Brian Slechta</author><author pid="70/4210">David Crowe</author><author pid="56/1397">Brian Fahs</author><author pid="97/2478">Michael Fertig</author><author pid="21/1287">Gregory A. Muthler</author><author pid="29/5547">Justin Quek</author><author pid="11/5388">Francesco Spadini</author><author pid="05/6203">Sanjay J. Patel</author><author pid="l/StevenSLumetta">Steven Lumetta</author></authors><title>Dynamic Optimization of Micro-Operations.</title><venue>HPCA</venue><pages>165-176</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/SlechtaCFFMQSPL03</key><doi>10.1109/HPCA.2003.1183535</doi><ee>https://doi.org/10.1109/HPCA.2003.1183535</ee><url>https://dblp.org/rec/conf/hpca/SlechtaCFFMQSPL03</url></info>
<url>URL#4795087</url>
</hit>
<hit score="1" id="4795088">
<info><authors><author pid="09/3568">Michael Bedford Taylor</author><author pid="64/797">Walter Lee</author><author pid="a/SPAmarasinghe">Saman P. Amarasinghe</author><author pid="a/AAgarwal">Anant Agarwal</author></authors><title>Scalar Operand Networks - On-Chip Interconnect for ILP in Partitioned Architecture.</title><venue>HPCA</venue><pages>341-353</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/TaylorLAA03</key><doi>10.1109/HPCA.2003.1183551</doi><ee>https://doi.org/10.1109/HPCA.2003.1183551</ee><url>https://dblp.org/rec/conf/hpca/TaylorLAA03</url></info>
<url>URL#4795088</url>
</hit>
<hit score="1" id="4795089">
<info><authors><author pid="83/4022">Andrei Sergeevich Terechko</author><author pid="82/3880">Erwan Le Thenaff</author><author pid="02/2714">Manish Garg</author><author pid="e/JosTJvanEijndhoven">Jos T. J. van Eijndhoven</author><author pid="53/6375">Henk Corporaal</author></authors><title>Inter-Cluster Communication Models for Clustered VLIW Processors.</title><venue>HPCA</venue><pages>354-364</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/TerechkoTGEC03</key><doi>10.1109/HPCA.2003.1183552</doi><ee>https://doi.org/10.1109/HPCA.2003.1183552</ee><url>https://dblp.org/rec/conf/hpca/TerechkoTGEC03</url></info>
<url>URL#4795089</url>
</hit>
<hit score="1" id="4795090">
<info><authors><author pid="26/3407">Joshua J. Yi</author><author pid="38/5692">David J. Lilja</author><author pid="69/4212">Douglas M. Hawkins</author></authors><title>A Statistically Rigorous Approach for Improving Simulation Methodology.</title><venue>HPCA</venue><pages>281-291</pages><year>2003</year><type>Conference and Workshop Papers</type><key>conf/hpca/YiLH03</key><doi>10.1109/HPCA.2003.1183546</doi><ee>https://doi.org/10.1109/HPCA.2003.1183546</ee><url>https://dblp.org/rec/conf/hpca/YiLH03</url></info>
<url>URL#4795090</url>
</hit>
<hit score="1" id="4837341">
<info><title>Proceedings of the Ninth International Symposium on High-Performance Computer Architecture (HPCA'03), Anaheim, California, USA, February 8-12, 2003</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2003</year><type>Editorship</type><key>conf/hpca/2003</key><ee>https://ieeexplore.ieee.org/xpl/conhome/8433/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2003</url></info>
<url>URL#4837341</url>
</hit>
<hit score="1" id="4896353">
<info><authors><author pid="96/2163">Eric Borch</author><author pid="82/3763">Eric Tune</author><author pid="87/5027">Srilatha Manne</author><author pid="73/2231">Joel S. Emer</author></authors><title>Loose Loops Sink Chips.</title><venue>HPCA</venue><pages>299-310</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/BorchTME02</key><doi>10.1109/HPCA.2002.995719</doi><ee>https://doi.org/10.1109/HPCA.2002.995719</ee><url>https://dblp.org/rec/conf/hpca/BorchTME02</url></info>
<url>URL#4896353</url>
</hit>
<hit score="1" id="4896354">
<info><authors><author pid="39/442">Mary D. Brown</author><author pid="p/YaleNPatt">Yale N. Patt</author></authors><title>Using Internal Redundant Representations and Limited Bypass to Support Pipelined Adders and Register Files.</title><venue>HPCA</venue><pages>289-298</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/BrownP02</key><doi>10.1109/HPCA.2002.995718</doi><ee>https://doi.org/10.1109/HPCA.2002.995718</ee><url>https://dblp.org/rec/conf/hpca/BrownP02</url></info>
<url>URL#4896354</url>
</hit>
<hit score="1" id="4896355">
<info><authors><author pid="09/939">Enrique V. Carrera</author><author pid="28/28">Srinath Rao</author><author pid="25/5411">Liviu Iftode</author><author pid="85/2722">Ricardo Bianchini</author></authors><title>User-Level Communication in Cluster-Based Servers.</title><venue>HPCA</venue><pages>275-286</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/CarreraRIB02</key><doi>10.1109/HPCA.2002.995717</doi><ee>https://doi.org/10.1109/HPCA.2002.995717</ee><url>https://dblp.org/rec/conf/hpca/CarreraRIB02</url></info>
<url>URL#4896355</url>
</hit>
<hit score="1" id="4896356">
<info><authors><author pid="c/CalinCascaval">Calin Cascaval</author><author pid="74/2394">Jos&#233; G. Casta&#241;os</author><author pid="95/5263">Luis Ceze</author><author pid="30/5427">Monty Denneau</author><author pid="g/ManishGupta2">Manish Gupta 0002</author><author pid="69/4167">Derek Lieber</author><author pid="12/1593">Jos&#233; E. Moreira</author><author pid="60/4729">Karin Strauss</author><author pid="15/5728">Henry S. Warren Jr.</author></authors><title>Evaluation of a Multithreaded Architecture for Cellular Computing.</title><venue>HPCA</venue><pages>311-322</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/CascavalCCDGLMSW02</key><doi>10.1109/HPCA.2002.995720</doi><ee>https://doi.org/10.1109/HPCA.2002.995720</ee><url>https://dblp.org/rec/conf/hpca/CascavalCCDGLMSW02</url></info>
<url>URL#4896356</url>
</hit>
<hit score="1" id="4896357">
<info><authors><author pid="c/GuangyuChen">Guangyu Chen</author><author pid="96/58">R. Shetty</author><author pid="k/MahmutTKandemir">Mahmut T. Kandemir</author><author pid="v/NarayananVijaykrishnan">Narayanan Vijaykrishnan</author><author pid="i/MaryJaneIrwin">Mary Jane Irwin</author><author pid="24/2270">Mario Wolczko</author></authors><title>Tuning Garbage Collection in an Embedded Java Environment.</title><venue>HPCA</venue><pages>92-103</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenSKVIW02</key><doi>10.1109/HPCA.2002.995701</doi><ee>https://doi.org/10.1109/HPCA.2002.995701</ee><url>https://dblp.org/rec/conf/hpca/ChenSKVIW02</url></info>
<url>URL#4896357</url>
</hit>
<hit score="1" id="4896358">
<info><authors><author pid="55/186">Timothy Chou</author></authors><title>The Software Industry - Ten Lessons for Long Life.</title><venue>HPCA</venue><pages>3</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/Chou02</key><doi>10.1109/HPCA.2002.995693</doi><ee>https://doi.org/10.1109/HPCA.2002.995693</ee><url>https://dblp.org/rec/conf/hpca/Chou02</url></info>
<url>URL#4896358</url>
</hit>
<hit score="1" id="4896359">
<info><authors><author pid="31/2430">Marcelo H. Cintra</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Speculative Multithreading Eliminating Squashes through Learning Cross-Thread Violations in Speculative Parallelization for Multiprocessors.</title><venue>HPCA</venue><pages>43-54</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/CintraT02</key><doi>10.1109/HPCA.2002.995697</doi><ee>https://doi.org/10.1109/HPCA.2002.995697</ee><url>https://dblp.org/rec/conf/hpca/CintraT02</url></info>
<url>URL#4896359</url>
</hit>
<hit score="1" id="4896360">
<info><authors><author pid="11/4513">Ed Grochowski</author><author pid="89/6772">David Ayers</author><author pid="15/3283">Vivek Tiwari</author></authors><title>Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation.</title><venue>HPCA</venue><pages>7-16</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/GrochowskiAT02</key><doi>10.1109/HPCA.2002.995694</doi><ee>https://doi.org/10.1109/HPCA.2002.995694</ee><url>https://dblp.org/rec/conf/hpca/GrochowskiAT02</url></info>
<url>URL#4896360</url>
</hit>
<hit score="1" id="4896361">
<info><authors><author pid="67/1051">Sudhanva Gurumurthi</author><author pid="72/3356">Anand Sivasubramaniam</author><author pid="i/MaryJaneIrwin">Mary Jane Irwin</author><author pid="v/NarayananVijaykrishnan">Narayanan Vijaykrishnan</author><author pid="k/MahmutTKandemir">Mahmut T. Kandemir</author><author pid="75/4601-6">Tao Li 0006</author><author pid="j/LizyKurianJohn">Lizy Kurian John</author></authors><title>Using Complete Machine Simulation for Software Power Estimation - The SoftWatt Approach.</title><venue>HPCA</venue><pages>141-150</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/GurumurthiSIVKLJ02</key><doi>10.1109/HPCA.2002.995705</doi><ee>https://doi.org/10.1109/HPCA.2002.995705</ee><url>https://dblp.org/rec/conf/hpca/GurumurthiSIVKLJ02</url></info>
<url>URL#4896361</url>
</hit>
<hit score="1" id="4896362">
<info><authors><author pid="62/4735">Peter Jamieson</author><author pid="96/4578">Angelos Bilas</author></authors><title>CableS - Thread Control and Memory Management Extensions for Shared Virtual Memory Clusters.</title><venue>HPCA</venue><pages>263-274</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/JamiesonB02</key><doi>10.1109/HPCA.2002.995716</doi><ee>https://doi.org/10.1109/HPCA.2002.995716</ee><url>https://dblp.org/rec/conf/hpca/JamiesonB02</url></info>
<url>URL#4896362</url>
</hit>
<hit score="1" id="4896363">
<info><authors><author pid="94/6556">Martin K&#228;mpe</author><author pid="48/2905">Per Stenstr&#246;m</author><author pid="80/1836">Michel Dubois</author></authors><title>The FAB Predictor - Using Fourier Analysis to Predict the Outcome of Conditional Branches.</title><venue>HPCA</venue><pages>223-232</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/KampeSD02</key><doi>10.1109/HPCA.2002.995712</doi><ee>https://doi.org/10.1109/HPCA.2002.995712</ee><url>https://dblp.org/rec/conf/hpca/KampeSD02</url></info>
<url>URL#4896363</url>
</hit>
<hit score="1" id="4896364">
<info><authors><author pid="85/1247">Pedro Marcuello</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>Thread-Spawning Schemes for Speculative Multithreading.</title><venue>HPCA</venue><pages>55-64</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/MarcuelloG02</key><doi>10.1109/HPCA.2002.995698</doi><ee>https://doi.org/10.1109/HPCA.2002.995698</ee><url>https://dblp.org/rec/conf/hpca/MarcuelloG02</url></info>
<url>URL#4896364</url>
</hit>
<hit score="1" id="4896365">
<info><authors><author pid="21/3908">Milo M. K. Martin</author><author pid="27/2064">Daniel J. Sorin</author><author pid="h/MarkDHill">Mark D. Hill</author><author pid="w/DavidAWood">David A. Wood 0001</author></authors><title>Bandwidth Adaptive Snooping.</title><venue>HPCA</venue><pages>251-262</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/MartinSHW02</key><doi>10.1109/HPCA.2002.995715</doi><ee>https://doi.org/10.1109/HPCA.2002.995715</ee><url>https://dblp.org/rec/conf/hpca/MartinSHW02</url></info>
<url>URL#4896365</url>
</hit>
<hit score="1" id="4896366">
<info><authors><author pid="53/6719">Dharmesh Parikh</author><author pid="s/KevinSkadron">Kevin Skadron</author><author pid="04/3348-28">Yan Zhang 0028</author><author pid="68/36">Marco Barcella</author><author pid="s/MirceaRStan">Mircea R. Stan</author></authors><title>Power Issues Related to Branch Prediction.</title><venue>HPCA</venue><pages>233-244</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/ParikhSZBS02</key><doi>10.1109/HPCA.2002.995713</doi><ee>https://doi.org/10.1109/HPCA.2002.995713</ee><url>https://dblp.org/rec/conf/hpca/ParikhSZBS02</url></info>
<url>URL#4896366</url>
</hit>
<hit score="1" id="4896367">
<info><authors><author pid="p/DAPatterson">David A. Patterson</author></authors><title>Recovery Oriented Computing - A New Research Agenda for a New Century.</title><venue>HPCA</venue><pages>247</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/Patterson02</key><doi>10.1109/HPCA.2002.995714</doi><ee>https://doi.org/10.1109/HPCA.2002.995714</ee><url>https://dblp.org/rec/conf/hpca/Patterson02</url></info>
<url>URL#4896367</url>
</hit>
<hit score="1" id="4896368">
<info><authors><author pid="98/6248">Ryan N. Rakvic</author><author pid="56/4563">Bryan Black</author><author pid="66/3357">Deepak Limaye</author><author pid="99/1477">John Paul Shen</author></authors><title>Non-Vital Loads.</title><venue>HPCA</venue><pages>165-174</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/RakvicBLS02</key><doi>10.1109/HPCA.2002.995707</doi><ee>https://doi.org/10.1109/HPCA.2002.995707</ee><url>https://dblp.org/rec/conf/hpca/RakvicBLS02</url></info>
<url>URL#4896368</url>
</hit>
<hit score="1" id="4896369">
<info><authors><author pid="20/7001">Suleyman Sair</author><author pid="23/3778">Timothy Sherwood</author><author pid="c/BradCalder">Brad Calder</author></authors><title>Quantifying Load Stream Behavior.</title><venue>HPCA</venue><pages>197-208</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/SairSC02</key><doi>10.1109/HPCA.2002.995710</doi><ee>https://doi.org/10.1109/HPCA.2002.995710</ee><url>https://dblp.org/rec/conf/hpca/SairSC02</url></info>
<url>URL#4896369</url>
</hit>
<hit score="1" id="4896370">
<info><authors><author pid="53/2230">Mariko Sakamoto</author><author pid="74/4329">Larry Brisson</author><author pid="75/1573">Akira Katsuno</author><author pid="16/311">Aiichiro Inoue</author><author pid="53/2296">Yasunori Kimura</author></authors><title>Reverse Tracer - A Software Tool for Generating Realistic Performance Test Programs.</title><venue>HPCA</venue><pages>81-91</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/SakamotoBKIK02</key><doi>10.1109/HPCA.2002.995700</doi><ee>https://doi.org/10.1109/HPCA.2002.995700</ee><url>https://dblp.org/rec/conf/hpca/SakamotoBKIK02</url></info>
<url>URL#4896370</url>
</hit>
<hit score="1" id="4896371">
<info><authors><author pid="38/1130">Yiannakis Sazeides</author></authors><title>Modeling Value Speculation.</title><venue>HPCA</venue><pages>211-222</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/Sazeides02</key><doi>10.1109/HPCA.2002.995711</doi><ee>https://doi.org/10.1109/HPCA.2002.995711</ee><url>https://dblp.org/rec/conf/hpca/Sazeides02</url></info>
<url>URL#4896371</url>
</hit>
<hit score="1" id="4896372">
<info><authors><author pid="85/6207">Greg Semeraro</author><author pid="65/3015">Grigorios Magklis</author><author pid="20/6518">Rajeev Balasubramonian</author><author pid="44/1649">David H. Albonesi</author><author pid="62/1421">Sandhya Dwarkadas</author><author pid="s/MichaelLScott">Michael L. Scott</author></authors><title>Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling.</title><venue>HPCA</venue><pages>29-42</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/SemeraroMBADS02</key><doi>10.1109/HPCA.2002.995696</doi><ee>https://doi.org/10.1109/HPCA.2002.995696</ee><url>https://dblp.org/rec/conf/hpca/SemeraroMBADS02</url></info>
<url>URL#4896372</url>
</hit>
<hit score="1" id="4896373">
<info><authors><author pid="s/KevinSkadron">Kevin Skadron</author><author pid="a/TarekFAbdelzaher">Tarek F. Abdelzaher</author><author pid="s/MirceaRStan">Mircea R. Stan</author></authors><title>Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management.</title><venue>HPCA</venue><pages>17-28</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/SkadronAS02</key><doi>10.1109/HPCA.2002.995695</doi><ee>https://doi.org/10.1109/HPCA.2002.995695</ee><url>https://dblp.org/rec/conf/hpca/SkadronAS02</url></info>
<url>URL#4896373</url>
</hit>
<hit score="1" id="4896374">
<info><authors><author pid="s/JGregorySteffan">J. Gregory Steffan</author><author pid="56/1100">Christopher B. Colohan</author><author pid="68/1545">Antonia Zhai</author><author pid="65/4120">Todd C. Mowry</author></authors><title>Improving Value Communication for Thread-Level Speculation.</title><venue>HPCA</venue><pages>65-75</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/SteffanCZM02</key><doi>10.1109/HPCA.2002.995699</doi><ee>https://doi.org/10.1109/HPCA.2002.995699</ee><url>https://dblp.org/rec/conf/hpca/SteffanCZM02</url></info>
<url>URL#4896374</url>
</hit>
<hit score="1" id="4896375">
<info><authors><author pid="09/5657">G. Edward Suh</author><author pid="14/3973">Srinivas Devadas</author><author pid="56/3748">Larry Rudolph</author></authors><title>A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning.</title><venue>HPCA</venue><pages>117-128</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/SuhDR02</key><doi>10.1109/HPCA.2002.995703</doi><ee>https://doi.org/10.1109/HPCA.2002.995703</ee><url>https://dblp.org/rec/conf/hpca/SuhDR02</url></info>
<url>URL#4896375</url>
</hit>
<hit score="1" id="4896376">
<info><authors><author pid="79/1809">Osman S. Unsal</author><author pid="26/6860">Israel Koren</author><author pid="k/CManiKrishna">C. Mani Krishna</author><author pid="m/CsabaAndrasMoritz">Csaba Andras Moritz</author></authors><title>The Minimax Cache - An Energy-Efficient Framework for Media Processors.</title><venue>HPCA</venue><pages>131-140</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/UnsalKKM02</key><doi>10.1109/HPCA.2002.995704</doi><ee>https://doi.org/10.1109/HPCA.2002.995704</ee><url>https://dblp.org/rec/conf/hpca/UnsalKKM02</url></info>
<url>URL#4896376</url>
</hit>
<hit score="1" id="4896377">
<info><authors><author pid="34/3559">Xavier Vera</author><author pid="x/JinglingXue">Jingling Xue</author></authors><title>Let's Study Whole-Program Cache Behaviour Analytically.</title><venue>HPCA</venue><pages>175-186</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/VeraX02</key><doi>10.1109/HPCA.2002.995708</doi><ee>https://doi.org/10.1109/HPCA.2002.995708</ee><url>https://dblp.org/rec/conf/hpca/VeraX02</url></info>
<url>URL#4896377</url>
</hit>
<hit score="1" id="4896378">
<info><authors><author pid="49/4683">Perry H. Wang</author><author pid="w/HongWang3">Hong Wang 0003</author><author pid="82/4748">Jamison D. Collins</author><author pid="11/4513">Ed Grochowski</author><author pid="88/6621">Ralph-Michael Kling</author><author pid="99/1477">John Paul Shen</author></authors><title>Memory Latency-Tolerance Approaches for Itanium Processors - Out-of-Order Execution vs. Speculative Precomputation.</title><venue>HPCA</venue><pages>187-196</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangWCGKS02</key><doi>10.1109/HPCA.2002.995709</doi><ee>https://doi.org/10.1109/HPCA.2002.995709</ee><url>https://dblp.org/rec/conf/hpca/WangWCGKS02</url></info>
<url>URL#4896378</url>
</hit>
<hit score="1" id="4896379">
<info><authors><author pid="49/3169">Se-Hyun Yang</author><author pid="06/6128">Michael D. Powell</author><author pid="f/BabakFalsafi">Babak Falsafi</author><author pid="25/4266">T. N. Vijaykumar</author></authors><title>Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay.</title><venue>HPCA</venue><pages>151-161</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/YangPFV02</key><doi>10.1109/HPCA.2002.995706</doi><ee>https://doi.org/10.1109/HPCA.2002.995706</ee><url>https://dblp.org/rec/conf/hpca/YangPFV02</url></info>
<url>URL#4896379</url>
</hit>
<hit score="1" id="4896380">
<info><authors><author pid="40/1416">Zhichun Zhu</author><author pid="87/6853-10">Zhao Zhang 0010</author><author pid="37/4356-1">Xiaodong Zhang 0001</author></authors><title>Fine-Grain Priority Scheduling on Multi-Channel Memory Systems.</title><venue>HPCA</venue><pages>107-116</pages><year>2002</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhuZZ02</key><doi>10.1109/HPCA.2002.995702</doi><ee>https://doi.org/10.1109/HPCA.2002.995702</ee><url>https://dblp.org/rec/conf/hpca/ZhuZZ02</url></info>
<url>URL#4896380</url>
</hit>
<hit score="1" id="4932274">
<info><title>Proceedings of the Eighth International Symposium on High-Performance Computer Architecture (HPCA'02), Boston, Massachusettes, USA, February 2-6, 2002</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2002</year><type>Editorship</type><key>conf/hpca/2002</key><ee>https://ieeexplore.ieee.org/xpl/conhome/7816/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2002</url></info>
<url>URL#4932274</url>
</hit>
<hit score="1" id="4985717">
<info><authors><author pid="32/3092">B&#252;lent Abali</author><author pid="17/3453">Hubertus Franke</author><author pid="14/6811">Xiaowei Shen</author><author pid="18/6017">Dan E. Poff</author><author pid="78/6988">T. Basil Smith</author></authors><title>Performance of Hardware Compressed Main Memory.</title><venue>HPCA</venue><pages>73-81</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/AbaliFSPS01</key><doi>10.1109/HPCA.2001.903253</doi><ee>https://doi.org/10.1109/HPCA.2001.903253</ee><url>https://dblp.org/rec/conf/hpca/AbaliFSPS01</url></info>
<url>URL#4985717</url>
</hit>
<hit score="1" id="4985718">
<info><authors><author pid="15/5905">Manuel E. Acacio</author><author pid="12/1508-2">Jos&#233; Gonz&#225;lez 0002</author><author pid="99/1774-1">Jos&#233; M. Garc&#237;a 0001</author><author pid="76/2766">Jos&#233; Duato</author></authors><title>A New Scalable Directory Architecture for Large-Scale Multiprocessors.</title><venue>HPCA</venue><pages>97-106</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/AcacioGGD01</key><doi>10.1109/HPCA.2001.903255</doi><ee>https://doi.org/10.1109/HPCA.2001.903255</ee><url>https://dblp.org/rec/conf/hpca/AcacioGGD01</url></info>
<url>URL#4985718</url>
</hit>
<hit score="1" id="4985719">
<info><authors><author pid="02/5812">Murali Annavaram</author><author pid="p/JMPatel">Jignesh M. Patel</author><author pid="d/ESDavidson">Edward S. Davidson</author></authors><title>Call Graph Prefetching for Database Applications.</title><venue>HPCA</venue><pages>281-290</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/AnnavaramPD01</key><doi>10.1109/HPCA.2001.903270</doi><ee>https://doi.org/10.1109/HPCA.2001.903270</ee><url>https://dblp.org/rec/conf/hpca/AnnavaramPD01</url></info>
<url>URL#4985719</url>
</hit>
<hit score="1" id="4985720">
<info><authors><author pid="30/135">David M. Brooks</author><author pid="m/MargaretMartonosi">Margaret Martonosi</author></authors><title>Dynamic Thermal Management for High-Performance Microprocessors.</title><venue>HPCA</venue><pages>171-182</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/BrooksM01</key><doi>10.1109/HPCA.2001.903261</doi><ee>https://doi.org/10.1109/HPCA.2001.903261</ee><url>https://dblp.org/rec/conf/hpca/BrooksM01</url></info>
<url>URL#4985720</url>
</hit>
<hit score="1" id="4985721">
<info><authors><author pid="04/1921">Harold W. Cain</author><author pid="98/6810">Ravi Rajwar</author><author pid="03/5592">Morris Marden</author><author pid="02/1732">Mikko H. Lipasti</author></authors><title>An Architectural Evaluation of Java TPC-W.</title><venue>HPCA</venue><pages>229-240</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/CainRML01</key><doi>10.1109/HPCA.2001.903266</doi><ee>https://doi.org/10.1109/HPCA.2001.903266</ee><url>https://dblp.org/rec/conf/hpca/CainRML01</url></info>
<url>URL#4985721</url>
</hit>
<hit score="1" id="4985722">
<info><authors><author pid="94/281">Jes&#250;s Corbal</author><author pid="38/6361">Roger Espasa</author><author pid="v/MateoValero">Mateo Valero</author></authors><title>DLP + TLP Processors for the Next Generation of Media Workloads.</title><venue>HPCA</venue><pages>219-228</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/CorbalEV01</key><doi>10.1109/HPCA.2001.903265</doi><ee>https://doi.org/10.1109/HPCA.2001.903265</ee><url>https://dblp.org/rec/conf/hpca/CorbalEV01</url></info>
<url>URL#4985722</url>
</hit>
<hit score="1" id="4985723">
<info><authors><author pid="d/VictorMDeLaLuz">Victor Delaluz</author><author pid="k/MahmutTKandemir">Mahmut T. Kandemir</author><author pid="v/NarayananVijaykrishnan">Narayanan Vijaykrishnan</author><author pid="72/3356">Anand Sivasubramaniam</author><author pid="i/MaryJaneIrwin">Mary Jane Irwin</author></authors><title>DRAM Energy Management Using Software and Hardware Directed Power Mode Control.</title><venue>HPCA</venue><pages>159-169</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/DelaluzKVSI01</key><doi>10.1109/HPCA.2001.903260</doi><ee>https://doi.org/10.1109/HPCA.2001.903260</ee><url>https://dblp.org/rec/conf/hpca/DelaluzKVSI01</url></info>
<url>URL#4985723</url>
</hit>
<hit score="1" id="4985724">
<info><authors><author pid="62/3571">Zhen Fang</author><author pid="52/5615-2">Lixin Zhang 0002</author><author pid="c/JohnBCarter">John B. Carter</author><author pid="31/1764">Wilson C. Hsieh</author><author pid="m/SallyAMcKee">Sally A. McKee</author></authors><title>Reevaluating Online Superpage Promotion with Hardware Support.</title><venue>HPCA</venue><pages>63-72</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/FangZCHM01</key><doi>10.1109/HPCA.2001.903252</doi><ee>https://doi.org/10.1109/HPCA.2001.903252</ee><url>https://dblp.org/rec/conf/hpca/FangZCHM01</url></info>
<url>URL#4985724</url>
</hit>
<hit score="1" id="4985725">
<info><authors><author pid="19/6872">Bart Goeman</author><author pid="34/1350">Hans Vandierendonck</author><author pid="b/KoenraadDeBosschere">Koenraad De Bosschere</author></authors><title>Differential FCM - Increasing Value Prediction Accuracy by Improving Table Usage Efficiency.</title><venue>HPCA</venue><pages>207-216</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/GoemanVB01</key><doi>10.1109/HPCA.2001.903264</doi><ee>https://doi.org/10.1109/HPCA.2001.903264</ee><url>https://dblp.org/rec/conf/hpca/GoemanVB01</url></info>
<url>URL#4985725</url>
</hit>
<hit score="1" id="4985726">
<info><authors><author pid="07/4941">Taliver Heath</author><author pid="50/4754">Samian Kaur</author><author pid="55/3942">Richard P. Martin</author><author pid="n/ThuDNguyen">Thu D. Nguyen</author></authors><title>Quantifying the Impact of Architectural Scaling on Communication.</title><venue>HPCA</venue><pages>267-277</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/HeathKPN01</key><doi>10.1109/HPCA.2001.903269</doi><ee>https://doi.org/10.1109/HPCA.2001.903269</ee><url>https://dblp.org/rec/conf/hpca/HeathKPN01</url></info>
<url>URL#4985726</url>
</hit>
<hit score="1" id="4985727">
<info><authors><author pid="96/2151">Daniel A. Jim&#233;nez</author><author pid="65/1026">Calvin Lin</author></authors><title>Dynamic Branch Prediction with Perceptrons.</title><venue>HPCA</venue><pages>197-206</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/JimenezL01</key><doi>10.1109/HPCA.2001.903263</doi><ee>https://doi.org/10.1109/HPCA.2001.903263</ee><url>https://dblp.org/rec/conf/hpca/JimenezL01</url></info>
<url>URL#4985727</url>
</hit>
<hit score="1" id="4985728">
<info><authors><author pid="71/4100">Krishnan Kailas</author><author pid="65/6903">Kemal Ebcioglu</author><author pid="a/AshokKAgrawala">Ashok K. Agrawala</author></authors><title>CARS - A New Code Generation Framework for Clustered ILP Processors.</title><venue>HPCA</venue><pages>133-143</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/KailasEA01</key><doi>10.1109/HPCA.2001.903258</doi><ee>https://doi.org/10.1109/HPCA.2001.903258</ee><url>https://dblp.org/rec/conf/hpca/KailasEA01</url></info>
<url>URL#4985728</url>
</hit>
<hit score="1" id="4985729">
<info><authors><author pid="168/5992">Hsien-Hsin S. Lee</author><author pid="22/4090">Mikhail Smelyanskiy</author><author pid="52/2708">Chris J. Newburn</author><author pid="99/123">Gary S. Tyson</author></authors><title>Stack Value File - Custom Microarchitecture for the Stack.</title><venue>HPCA</venue><pages>5-14</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeSNT01</key><doi>10.1109/HPCA.2001.903247</doi><ee>https://doi.org/10.1109/HPCA.2001.903247</ee><url>https://dblp.org/rec/conf/hpca/LeeSNT01</url></info>
<url>URL#4985729</url>
</hit>
<hit score="1" id="4985730">
<info><authors><author pid="30/880">Jaejin Lee</author><author pid="11/2624">Yan Solihin</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Automatically Mapping Code on an Intelligent Memory Architecture.</title><venue>HPCA</venue><pages>121-132</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeST01</key><doi>10.1109/HPCA.2001.903257</doi><ee>https://doi.org/10.1109/HPCA.2001.903257</ee><url>https://dblp.org/rec/conf/hpca/LeeST01</url></info>
<url>URL#4985730</url>
</hit>
<hit score="1" id="4985731">
<info><authors><author pid="69/2173">Wei-Fen Lin</author><author pid="r/StevenKReinhardt">Steven K. Reinhardt</author><author pid="b/DougBurger">Doug Burger</author></authors><title>Reducing DRAM Latencies with an Integrated Memory Hierarchy Design.</title><venue>HPCA</venue><pages>301-312</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/LinRB01</key><doi>10.1109/HPCA.2001.903272</doi><ee>https://doi.org/10.1109/HPCA.2001.903272</ee><url>https://dblp.org/rec/conf/hpca/LinRB01</url></info>
<url>URL#4985731</url>
</hit>
<hit score="1" id="4985732">
<info><authors><author pid="84/2225">Pierre Michaud</author><author pid="08/6044">Andr&#233; Seznec</author></authors><title>Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors.</title><venue>HPCA</venue><pages>27-36</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/MichaudS01</key><doi>10.1109/HPCA.2001.903249</doi><ee>https://doi.org/10.1109/HPCA.2001.903249</ee><url>https://dblp.org/rec/conf/hpca/MichaudS01</url></info>
<url>URL#4985732</url>
</hit>
<hit score="1" id="4985733">
<info><authors><author pid="m/AndreasMoshovos">Andreas Moshovos</author><author pid="10/2386">Gokhan Memik</author><author pid="f/BabakFalsafi">Babak Falsafi</author><author pid="c/AlokNChoudhary">Alok N. Choudhary</author></authors><title>JETTY - Filtering Snoops for Reduced Energy Consumption in SMP Servers.</title><venue>HPCA</venue><pages>85-96</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/MoshovosMFC01</key><doi>10.1109/HPCA.2001.903254</doi><ee>https://doi.org/10.1109/HPCA.2001.903254</ee><url>https://dblp.org/rec/conf/hpca/MoshovosMFC01</url></info>
<url>URL#4985733</url>
</hit>
<hit score="1" id="4985734">
<info><authors><author pid="86/2160">Li-Shiuan Peh</author><author pid="d/WJDally">William J. Dally</author></authors><title>A Delay Model and Speculative Architecture for Pipelined Routers.</title><venue>HPCA</venue><pages>255-266</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/PehD01</key><doi>10.1109/HPCA.2001.903268</doi><ee>https://doi.org/10.1109/HPCA.2001.903268</ee><url>https://dblp.org/rec/conf/hpca/PehD01</url></info>
<url>URL#4985734</url>
</hit>
<hit score="1" id="4985735">
<info><authors><author pid="54/1771">Xiaogang Qiu</author><author pid="80/1836">Michel Dubois</author></authors><title>Towards Virtually-Addressed Memory Hierarchies.</title><venue>HPCA</venue><pages>51-62</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/QiuD01</key><doi>10.1109/HPCA.2001.903251</doi><ee>https://doi.org/10.1109/HPCA.2001.903251</ee><url>https://dblp.org/rec/conf/hpca/QiuD01</url></info>
<url>URL#4985735</url>
</hit>
<hit score="1" id="4985736">
<info><authors><author pid="19/4907">Amir Roth</author><author pid="s/GurindarSSohi">Gurindar S. Sohi</author></authors><title>Speculative Data-Driven Multithreading.</title><venue>HPCA</venue><pages>37-48</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/RothS01</key><doi>10.1109/HPCA.2001.903250</doi><ee>https://doi.org/10.1109/HPCA.2001.903250</ee><url>https://dblp.org/rec/conf/hpca/RothS01</url></info>
<url>URL#4985736</url>
</hit>
<hit score="1" id="4985737">
<info><authors><author pid="05/6204">Viji Srinivasan</author><author pid="d/ESDavidson">Edward S. Davidson</author><author pid="99/123">Gary S. Tyson</author><author pid="07/5522">Mark J. Charney</author><author pid="83/2353">Thomas R. Puzak</author></authors><title>Branch History Guided Instruction Prefetching.</title><venue>HPCA</venue><pages>291-300</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/SrinivasanDTCP01</key><doi>10.1109/HPCA.2001.903271</doi><ee>https://doi.org/10.1109/HPCA.2001.903271</ee><url>https://dblp.org/rec/conf/hpca/SrinivasanDTCP01</url></info>
<url>URL#4985737</url>
</hit>
<hit score="1" id="4985738">
<info><authors><author pid="68/1138">Mithuna Thottethodi</author><author pid="l/ARLebeck">Alvin R. Lebeck</author><author pid="65/1049">Shubhendu S. Mukherjee</author></authors><title>Self-Tuned Congestion Control for Multiprocessor Networks.</title><venue>HPCA</venue><pages>107-118</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/ThottethodiRM01</key><doi>10.1109/HPCA.2001.903256</doi><ee>https://doi.org/10.1109/HPCA.2001.903256</ee><url>https://dblp.org/rec/conf/hpca/ThottethodiRM01</url></info>
<url>URL#4985738</url>
</hit>
<hit score="1" id="4985739">
<info><authors><author pid="82/3763">Eric Tune</author><author pid="35/3678">Dongning Liang</author><author pid="t/DeanMTullsen">Dean M. Tullsen</author><author pid="c/BradCalder">Brad Calder</author></authors><title>Dynamic Prediction of Critical Path Instructions.</title><venue>HPCA</venue><pages>185-195</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/TuneLTC01</key><doi>10.1109/HPCA.2001.903262</doi><ee>https://doi.org/10.1109/HPCA.2001.903262</ee><url>https://dblp.org/rec/conf/hpca/TuneLTC01</url></info>
<url>URL#4985739</url>
</hit>
<hit score="1" id="4985740">
<info><authors><author pid="49/4683">Perry H. Wang</author><author pid="w/HongWang3">Hong Wang 0003</author><author pid="88/6621">Ralph-Michael Kling</author><author pid="34/5235">Kalpana Ramakrishnan</author><author pid="99/1477">John Paul Shen</author></authors><title>Register Renaming and Scheduling for Dynamic Execution of Predicated Code.</title><venue>HPCA</venue><pages>15-25</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/WangWKRS01</key><doi>10.1109/HPCA.2001.903248</doi><ee>https://doi.org/10.1109/HPCA.2001.903248</ee><url>https://dblp.org/rec/conf/hpca/WangWKRS01</url></info>
<url>URL#4985740</url>
</hit>
<hit score="1" id="4985741">
<info><authors><author pid="49/3169">Se-Hyun Yang</author><author pid="06/6128">Michael D. Powell</author><author pid="f/BabakFalsafi">Babak Falsafi</author><author pid="r/KaushikRoy">Kaushik Roy 0001</author><author pid="25/4266">T. N. Vijaykumar</author></authors><title>An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches.</title><venue>HPCA</venue><pages>147-157</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/YangPFRV01</key><doi>10.1109/HPCA.2001.903259</doi><ee>https://doi.org/10.1109/HPCA.2001.903259</ee><url>https://dblp.org/rec/conf/hpca/YangPFRV01</url></info>
<url>URL#4985741</url>
</hit>
<hit score="1" id="4985742">
<info><authors><author pid="z/CraigBZilles">Craig B. Zilles</author><author pid="s/GurindarSSohi">Gurindar S. Sohi</author></authors><title>A Programmable Co-Processor for Profiling.</title><venue>HPCA</venue><pages>241-252</pages><year>2001</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZillesS01</key><doi>10.1109/HPCA.2001.903267</doi><ee>https://doi.org/10.1109/HPCA.2001.903267</ee><url>https://dblp.org/rec/conf/hpca/ZillesS01</url></info>
<url>URL#4985742</url>
</hit>
<hit score="1" id="5015941">
<info><title>Proceedings of the Seventh International Symposium on High-Performance Computer Architecture (HPCA'01), Nuevo Leone, Mexico, January 20-24, 2001</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2001</year><type>Editorship</type><key>conf/hpca/2001</key><ee>https://ieeexplore.ieee.org/xpl/conhome/7240/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2001</url></info>
<url>URL#5015941</url>
</hit>
<hit score="1" id="5065929">
<info><authors><author pid="b/LuizAndreBarroso">Luiz Andr&#233; Barroso</author><author pid="79/3674">Kourosh Gharachorloo</author><author pid="95/3669">Andreas Nowatzyk</author><author pid="68/2333">Ben Verghese</author></authors><title>Impact of Chip-Level Integration on Performance of OLTP Workloads.</title><venue>HPCA</venue><pages>3-14</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/BarrosoGNV00</key><doi>10.1109/HPCA.2000.824334</doi><ee>https://doi.org/10.1109/HPCA.2000.824334</ee><url>https://dblp.org/rec/conf/hpca/BarrosoGNV00</url></info>
<url>URL#5065929</url>
</hit>
<hit score="1" id="5065930">
<info><authors><author pid="94/4556">Peter M. Behr</author><author pid="84/653">S. Pletner</author><author pid="s/AngelaCSodan">Angela C. Sodan</author></authors><title>PowerMANNA - A Parallel Architecture Based on the PowerPC MPC620.</title><venue>HPCA</venue><pages>277-286</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/BehrPS00</key><doi>10.1109/HPCA.2000.824357</doi><ee>https://doi.org/10.1109/HPCA.2000.824357</ee><url>https://dblp.org/rec/conf/hpca/BehrPS00</url></info>
<url>URL#5065930</url>
</hit>
<hit score="1" id="5065931">
<info><authors><author pid="61/4092">Robert Bosch</author><author pid="39/2378">Chris Stolte</author><author pid="23/3795">Gordon Stoll</author><author pid="r/MendelRosenblum">Mendel Rosenblum</author><author pid="h/PatHanrahan">Pat Hanrahan</author></authors><title>Performance Analysis and Visualization of Parallel Systems Using SimOS and Rivet - A Case Study.</title><venue>HPCA</venue><pages>360-371</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/BoschSSRH00</key><doi>10.1109/HPCA.2000.824365</doi><ee>https://doi.org/10.1109/HPCA.2000.824365</ee><url>https://dblp.org/rec/conf/hpca/BoschSSRH00</url></info>
<url>URL#5065931</url>
</hit>
<hit score="1" id="5065932">
<info><authors><author pid="54/2476">James Burns</author><author pid="g/JeanLucGaudiot">Jean-Luc Gaudiot</author></authors><title>Quantifying the SMT Layout Overhead-Does SMT Pull Its Weight?</title><venue>HPCA</venue><pages>109-120</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/BurnsG00</key><doi>10.1109/HPCA.2000.824343</doi><ee>https://doi.org/10.1109/HPCA.2000.824343</ee><url>https://dblp.org/rec/conf/hpca/BurnsG00</url></info>
<url>URL#5065932</url>
</hit>
<hit score="1" id="5065933">
<info><authors><author pid="21/4866">Ramon Canal</author><author pid="68/6550">Joan-Manuel Parcerisa</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>Dynamic Cluster Assignment Mechanisms.</title><venue>HPCA</venue><pages>133-142</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/CanalPG00</key><doi>10.1109/HPCA.2000.824345</doi><ee>https://doi.org/10.1109/HPCA.2000.824345</ee><url>https://dblp.org/rec/conf/hpca/CanalPG00</url></info>
<url>URL#5065933</url>
</hit>
<hit score="1" id="5065934">
<info><authors><author pid="c/FranckCappello">Franck Cappello</author><author pid="81/1910">Olivier Richard</author><author pid="76/5706">Daniel Etiemble</author></authors><title>Investigating the Performance of Two Programming Models for Clusters of SMP PCs.</title><venue>HPCA</venue><pages>349-359</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/CappelloRE00</key><doi>10.1109/HPCA.2000.824364</doi><ee>https://doi.org/10.1109/HPCA.2000.824364</ee><url>https://dblp.org/rec/conf/hpca/CappelloRE00</url></info>
<url>URL#5065934</url>
</hit>
<hit score="1" id="5065935">
<info><authors><author pid="33/815">Rafael Casado</author><author pid="02/5840">Aurelio Berm&#250;dez</author><author pid="30/2177">Francisco J. Quiles 0001</author><author pid="30/4785-2">Jos&#233; L. S&#225;nchez 0002</author><author pid="76/2766">Jos&#233; Duato</author></authors><title>Performance Evaluation of Dynamic Reconfiguration in High-Speed Local Area Networks.</title><venue>HPCA</venue><pages>85-96</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/CasadoBQSD00</key><doi>10.1109/HPCA.2000.824341</doi><ee>https://doi.org/10.1109/HPCA.2000.824341</ee><url>https://dblp.org/rec/conf/hpca/CasadoBQSD00</url></info>
<url>URL#5065935</url>
</hit>
<hit score="1" id="5065936">
<info><authors><author pid="c/SiddharthaChatterjee">Siddhartha Chatterjee</author><author pid="s/SandeepSen">Sandeep Sen</author></authors><title>Cache-Efficient Matrix Transposition.</title><venue>HPCA</venue><pages>195-205</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChatterjeeS00</key><doi>10.1109/HPCA.2000.824350</doi><ee>https://doi.org/10.1109/HPCA.2000.824350</ee><url>https://dblp.org/rec/conf/hpca/ChatterjeeS00</url></info>
<url>URL#5065936</url>
</hit>
<hit score="1" id="5065937">
<info><authors><author pid="c/TcChiueh">Tzi-cker Chiueh</author><author pid="94/5999">Prashant Pradhan</author></authors><title>Cache Memory Design for Network Processors.</title><venue>HPCA</venue><pages>409-418</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChiuehP00</key><doi>10.1109/HPCA.2000.824369</doi><ee>https://doi.org/10.1109/HPCA.2000.824369</ee><url>https://dblp.org/rec/conf/hpca/ChiuehP00</url></info>
<url>URL#5065937</url>
</hit>
<hit score="1" id="5065938">
<info><authors><author pid="73/2450">Renato J. O. Figueiredo</author><author pid="j/JoseABFortes">Jos&#233; A. B. Fortes</author></authors><title>Impact of Heterogeneity on DSM Performance.</title><venue>HPCA</venue><pages>26-35</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/FigueiredoF00</key><doi>10.1109/HPCA.2000.824336</doi><ee>https://doi.org/10.1109/HPCA.2000.824336</ee><url>https://dblp.org/rec/conf/hpca/FigueiredoF00</url></info>
<url>URL#5065938</url>
</hit>
<hit score="1" id="5065939">
<info><authors><author pid="30/4407">Michael Haungs</author><author pid="40/3590">Phil Sallee</author><author pid="41/4899">Matthew K. Farrens</author></authors><title>Branch Transition Rate - A New Metric for Improved Branch Classification Analysis.</title><venue>HPCA</venue><pages>241-250</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/HaungsSF00</key><doi>10.1109/HPCA.2000.824354</doi><ee>https://doi.org/10.1109/HPCA.2000.824354</ee><url>https://dblp.org/rec/conf/hpca/HaungsSF00</url></info>
<url>URL#5065939</url>
</hit>
<hit score="1" id="5065940">
<info><authors><author pid="85/655">Takeo Hosomi</author><author pid="87/5774">Yasushi Kanoh</author><author pid="98/3933">Masaaki Nakamura</author><author pid="27/465">Tetsuya Hirose</author></authors><title>A DSM Architecture for a Parallel Computer Cenju-4.</title><venue>HPCA</venue><pages>287-298</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/HosomiKNH00</key><doi>10.1109/HPCA.2000.824358</doi><ee>https://doi.org/10.1109/HPCA.2000.824358</ee><url>https://dblp.org/rec/conf/hpca/HosomiKNH00</url></info>
<url>URL#5065940</url>
</hit>
<hit score="1" id="5065941">
<info><authors><author pid="29/5669">Marta Jim&#233;nez</author><author pid="l/JMLlaberia">Jos&#233; M. Llaber&#237;a</author><author pid="98/4686">Agust&#237;n Fern&#225;ndez</author></authors><title>On the Performance of Hand vs. Automatically Optimized Numerical Codes.</title><venue>HPCA</venue><pages>183-194</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/JimenezLF00</key><doi>10.1109/HPCA.2000.824349</doi><ee>https://doi.org/10.1109/HPCA.2000.824349</ee><url>https://dblp.org/rec/conf/hpca/JimenezLF00</url></info>
<url>URL#5065941</url>
</hit>
<hit score="1" id="5065942">
<info><authors><author pid="49/3368">St&#233;phan Jourdan</author><author pid="72/2991">Lihu Rappoport</author><author pid="85/6400">Yoav Almog</author><author pid="95/2048">Mattan Erez</author><author pid="86/6783">Adi Yoaz</author><author pid="02/4298">Ronny Ronen</author></authors><title>eXtended Block Cache.</title><venue>HPCA</venue><pages>61-70</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/JourdanRAEYR00</key><doi>10.1109/HPCA.2000.824339</doi><ee>https://doi.org/10.1109/HPCA.2000.824339</ee><url>https://dblp.org/rec/conf/hpca/JourdanRAEYR00</url></info>
<url>URL#5065942</url>
</hit>
<hit score="1" id="5065943">
<info><authors><author pid="84/4770-2">Magnus Karlsson 0002</author><author pid="47/4262">Fredrik Dahlgren</author><author pid="48/2905">Per Stenstr&#246;m</author></authors><title>A Prefetching Technique for Irregular Accesses to Linked Data Structures.</title><venue>HPCA</venue><pages>206-217</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/KarlssonDS00</key><doi>10.1109/HPCA.2000.824351</doi><ee>https://doi.org/10.1109/HPCA.2000.824351</ee><url>https://dblp.org/rec/conf/hpca/KarlssonDS00</url></info>
<url>URL#5065943</url>
</hit>
<hit score="1" id="5065944">
<info><authors><author pid="k/StefanosKaxiras">Stefanos Kaxiras</author><author pid="64/1248">Cliff Young</author></authors><title>Coherence Communication Prediction in Shared-Memory Multiprocessors.</title><venue>HPCA</venue><pages>156-167</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/KaxirasY00</key><doi>10.1109/HPCA.2000.824347</doi><ee>https://doi.org/10.1109/HPCA.2000.824347</ee><url>https://dblp.org/rec/conf/hpca/KaxirasY00</url></info>
<url>URL#5065944</url>
</hit>
<hit score="1" id="5065945">
<info><authors><author pid="69/1022">Sang Jeong Lee</author><author pid="41/3241">Yuan Wang</author><author pid="y/PenChungYew">Pen-Chung Yew</author></authors><title>Decoupled Value Prediction on Trace Processors.</title><venue>HPCA</venue><pages>231-240</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/LeeWY00</key><doi>10.1109/HPCA.2000.824353</doi><ee>https://doi.org/10.1109/HPCA.2000.824353</ee><url>https://dblp.org/rec/conf/hpca/LeeWY00</url></info>
<url>URL#5065945</url>
</hit>
<hit score="1" id="5065946">
<info><authors><author pid="37/6803">Charles Lefurgy</author><author pid="12/1175">Eva Piccininni</author><author pid="m/TrevorNMudge">Trevor N. Mudge</author></authors><title>Reducing Code Size with Run-Time Decompression.</title><venue>HPCA</venue><pages>218-228</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/LefurgyPM00</key><doi>10.1109/HPCA.2000.824352</doi><ee>https://doi.org/10.1109/HPCA.2000.824352</ee><url>https://dblp.org/rec/conf/hpca/LefurgyPM00</url></info>
<url>URL#5065946</url>
</hit>
<hit score="1" id="5065947">
<info><authors><author pid="15/1516">Binu K. Mathew</author><author pid="m/SallyAMcKee">Sally A. McKee</author><author pid="c/JohnBCarter">John B. Carter</author><author pid="d/AlDavis">Al Davis</author></authors><title>Design of a Parallel Vector Access Unit for SDRAM Memory Systems.</title><venue>HPCA</venue><pages>39-48</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/MathewMCD00</key><doi>10.1109/HPCA.2000.824337</doi><ee>https://doi.org/10.1109/HPCA.2000.824337</ee><url>https://dblp.org/rec/conf/hpca/MathewMCD00</url></info>
<url>URL#5065947</url>
</hit>
<hit score="1" id="5065948">
<info><authors><author pid="m/AndreasMoshovos">Andreas Moshovos</author><author pid="s/GurindarSSohi">Gurindar S. Sohi</author></authors><title>Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors.</title><venue>HPCA</venue><pages>301-312</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/MoshovosS00</key><doi>10.1109/HPCA.2000.824359</doi><ee>https://doi.org/10.1109/HPCA.2000.824359</ee><url>https://dblp.org/rec/conf/hpca/MoshovosS00</url></info>
<url>URL#5065948</url>
</hit>
<hit score="1" id="5065949">
<info><authors><author pid="65/4120">Todd C. Mowry</author><author pid="95/2538">Sherwyn R. Ramkissoon</author></authors><title>Software-Controlled Multithreading Using Informing Memory Operations.</title><venue>HPCA</venue><pages>121-132</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/MowryR00</key><doi>10.1109/HPCA.2000.824344</doi><ee>https://doi.org/10.1109/HPCA.2000.824344</ee><url>https://dblp.org/rec/conf/hpca/MowryR00</url></info>
<url>URL#5065949</url>
</hit>
<hit score="1" id="5065950">
<info><authors><author pid="44/5691">Ashwini K. Nanda</author><author pid="94/6023">Anthony-Trung Nguyen</author><author pid="m/MMMichael">Maged M. Michael</author><author pid="40/1851">Douglas J. Joseph</author></authors><title>High-Throughput Coherence Controllers.</title><venue>HPCA</venue><pages>145-155</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/NandaNMJ00</key><doi>10.1109/HPCA.2000.824346</doi><ee>https://doi.org/10.1109/HPCA.2000.824346</ee><url>https://dblp.org/rec/conf/hpca/NandaNMJ00</url></info>
<url>URL#5065950</url>
</hit>
<hit score="1" id="5065951">
<info><authors><author pid="88/5319">Henk Neefs</author><author pid="34/1350">Hans Vandierendonck</author><author pid="b/KoenraadDeBosschere">Koenraad De Bosschere</author></authors><title>A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks.</title><venue>HPCA</venue><pages>313-324</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/NeefsVB00</key><doi>10.1109/HPCA.2000.824360</doi><ee>https://doi.org/10.1109/HPCA.2000.824360</ee><url>https://dblp.org/rec/conf/hpca/NeefsVB00</url></info>
<url>URL#5065951</url>
</hit>
<hit score="1" id="5065952">
<info><authors><author pid="p/HarishPatil">Harish Patil</author><author pid="73/2231">Joel S. Emer</author></authors><title>Combining Static and Dynamic Branch Prediction to Reduce Destructive Aliasing.</title><venue>HPCA</venue><pages>251-262</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/PatilE00</key><doi>10.1109/HPCA.2000.824355</doi><ee>https://doi.org/10.1109/HPCA.2000.824355</ee><url>https://dblp.org/rec/conf/hpca/PatilE00</url></info>
<url>URL#5065952</url>
</hit>
<hit score="1" id="5065953">
<info><authors><author pid="86/2160">Li-Shiuan Peh</author><author pid="d/WJDally">William J. Dally</author></authors><title>Flit-Reservation Flow Control.</title><venue>HPCA</venue><pages>73-84</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/PehD00</key><doi>10.1109/HPCA.2000.824340</doi><ee>https://doi.org/10.1109/HPCA.2000.824340</ee><url>https://dblp.org/rec/conf/hpca/PehD00</url></info>
<url>URL#5065953</url>
</hit>
<hit score="1" id="5065954">
<info><authors><author pid="06/1741">Ramesh Radhakrishnan</author><author pid="v/NarayananVijaykrishnan">Narayanan Vijaykrishnan</author><author pid="j/LizyKurianJohn">Lizy Kurian John</author><author pid="72/3356">Anand Sivasubramaniam</author></authors><title>Architectural Issues in Java Runtime Systems.</title><venue>HPCA</venue><pages>387-398</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/RadhakrishnanVJS00</key><doi>10.1109/HPCA.2000.824367</doi><ee>https://doi.org/10.1109/HPCA.2000.824367</ee><url>https://dblp.org/rec/conf/hpca/RadhakrishnanVJS00</url></info>
<url>URL#5065954</url>
</hit>
<hit score="1" id="5065955">
<info><authors><author pid="98/6810">Ravi Rajwar</author><author pid="63/1191">Alain K&#228;gi</author><author pid="g/JamesRGoodman">James R. Goodman</author></authors><title>Improving the Throughput of Synchronization by Insertion of Delays.</title><venue>HPCA</venue><pages>168-179</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/RajwarKG00</key><doi>10.1109/HPCA.2000.824348</doi><ee>https://doi.org/10.1109/HPCA.2000.824348</ee><url>https://dblp.org/rec/conf/hpca/RajwarKG00</url></info>
<url>URL#5065955</url>
</hit>
<hit score="1" id="5065956">
<info><authors><author pid="39/2928">Alex Ram&#237;rez</author><author pid="03/5767">Josep Llu&#237;s Larriba-Pey</author><author pid="v/MateoValero">Mateo Valero</author></authors><title>Trace Cache Redundancy - Red &amp; Blue Traces.</title><venue>HPCA</venue><pages>325-333</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/RamirezLV00</key><doi>10.1109/HPCA.2000.824361</doi><ee>https://doi.org/10.1109/HPCA.2000.824361</ee><url>https://dblp.org/rec/conf/hpca/RamirezLV00</url></info>
<url>URL#5065956</url>
</hit>
<hit score="1" id="5065957">
<info><authors><author pid="44/5161">Scott Rixner</author><author pid="d/WJDally">William J. Dally</author><author pid="29/3580">Brucek Khailany</author><author pid="98/1079">Peter R. Mattson</author><author pid="67/4386">Ujval J. Kapasi</author><author pid="97/1367">John D. Owens</author></authors><title>Register Organization for Media Processing.</title><venue>HPCA</venue><pages>375-386</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/RixnerDKMKO00</key><doi>10.1109/HPCA.2000.824366</doi><ee>https://doi.org/10.1109/HPCA.2000.824366</ee><url>https://dblp.org/rec/conf/hpca/RixnerDKMKO00</url></info>
<url>URL#5065957</url>
</hit>
<hit score="1" id="5065958">
<info><authors><author pid="94/4458">Robert Stets</author><author pid="62/1421">Sandhya Dwarkadas</author><author pid="03/1036">Leonidas I. Kontothanassis</author><author pid="34/159">Umit Rencuzogullari</author><author pid="s/MichaelLScott">Michael L. Scott</author></authors><title>The Effect of Network Total Order, Broadcast, and Remote-Write Capability on Network-Based Shared Memory Computing.</title><venue>HPCA</venue><pages>265-276</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/StetsDKRS00</key><doi>10.1109/HPCA.2000.824356</doi><ee>https://doi.org/10.1109/HPCA.2000.824356</ee><url>https://dblp.org/rec/conf/hpca/StetsDKRS00</url></info>
<url>URL#5065958</url>
</hit>
<hit score="1" id="5065959">
<info><authors><author pid="t/JosepTorrellas">Josep Torrellas</author><author pid="62/4353">Liuxi Yang</author><author pid="94/6023">Anthony-Trung Nguyen</author></authors><title>Toward a Cost-Effective DSM Organization That Exploits Processor-Memory Integration.</title><venue>HPCA</venue><pages>15-25</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/TorrellasYN00</key><doi>10.1109/HPCA.2000.824335</doi><ee>https://doi.org/10.1109/HPCA.2000.824335</ee><url>https://dblp.org/rec/conf/hpca/TorrellasYN00</url></info>
<url>URL#5065959</url>
</hit>
<hit score="1" id="5065960">
<info><authors><author pid="79/2184">Mustafa Uysal</author><author pid="04/5287">Anurag Acharya</author><author pid="s/JoelHSaltz">Joel H. Saltz</author></authors><title>Evaluation of Active Disks for Decision Support Databases.</title><venue>HPCA</venue><pages>337-348</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/UysalAS00</key><doi>10.1109/HPCA.2000.824363</doi><ee>https://doi.org/10.1109/HPCA.2000.824363</ee><url>https://dblp.org/rec/conf/hpca/UysalAS00</url></info>
<url>URL#5065960</url>
</hit>
<hit score="1" id="5065961">
<info><authors><author pid="53/422">Alexis Vartanian</author><author pid="76/4295">Jean-Luc B&#233;chennec</author><author pid="n/NathalieDrach">Nathalie Drach-Temam</author></authors><title>The Best Distribution for a Parallel OpenGL 3D Engine with Texture Caches.</title><venue>HPCA</venue><pages>399-408</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/VartanianBD00</key><doi>10.1109/HPCA.2000.824368</doi><ee>https://doi.org/10.1109/HPCA.2000.824368</ee><url>https://dblp.org/rec/conf/hpca/VartanianBD00</url></info>
<url>URL#5065961</url>
</hit>
<hit score="1" id="5065962">
<info><authors><author pid="23/4201">Wayne A. Wong</author><author pid="b/JLBaer">Jean-Loup Baer</author></authors><title>Modified LRU Policies for Improving Second-Level Cache Behavior.</title><venue>HPCA</venue><pages>49-60</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/WongB00</key><doi>10.1109/HPCA.2000.824338</doi><ee>https://doi.org/10.1109/HPCA.2000.824338</ee><url>https://dblp.org/rec/conf/hpca/WongB00</url></info>
<url>URL#5065962</url>
</hit>
<hit score="1" id="5065963">
<info><authors><author pid="72/2098">Ki Hwan Yum</author><author pid="68/4460">Aniruddha S. Vaidya</author><author pid="d/ChitaRDas">Chita R. Das</author><author pid="72/3356">Anand Sivasubramaniam</author></authors><title>Investigating QoS Support for Traffic Mixes with the MediaWorm Router.</title><venue>HPCA</venue><pages>97-106</pages><year>2000</year><type>Conference and Workshop Papers</type><key>conf/hpca/YumVDS00</key><doi>10.1109/HPCA.2000.824342</doi><ee>https://doi.org/10.1109/HPCA.2000.824342</ee><url>https://dblp.org/rec/conf/hpca/YumVDS00</url></info>
<url>URL#5065963</url>
</hit>
<hit score="1" id="5093562">
<info><title>Proceedings of the Sixth International Symposium on High-Performance Computer Architecture, Toulouse, France, January 8-12, 2000</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>2000</year><type>Editorship</type><key>conf/hpca/2000</key><ee>https://ieeexplore.ieee.org/xpl/conhome/6665/proceeding</ee><url>https://dblp.org/rec/conf/hpca/2000</url></info>
<url>URL#5093562</url>
</hit>
<hit score="1" id="5138356">
<info><authors><author pid="96/4578">Angelos Bilas</author><author pid="97/4373">Dongming Jiang</author><author pid="99/2747-1">Yuanyuan Zhou 0001</author><author pid="s/JaswinderPalSingh">Jaswinder Pal Singh</author></authors><title>Limits to the Performance of Software Shared Memory - A Layered Approach.</title><venue>HPCA</venue><pages>193-202</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/BilasJZS99</key><doi>10.1109/HPCA.1999.744363</doi><ee>https://doi.org/10.1109/HPCA.1999.744363</ee><url>https://dblp.org/rec/conf/hpca/BilasJZS99</url></info>
<url>URL#5138356</url>
</hit>
<hit score="1" id="5138357">
<info><authors><author pid="30/135">David M. Brooks</author><author pid="m/MargaretMartonosi">Margaret Martonosi</author></authors><title>Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance.</title><venue>HPCA</venue><pages>13-22</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/BrooksM99</key><doi>10.1109/HPCA.1999.744314</doi><ee>https://doi.org/10.1109/HPCA.1999.744314</ee><url>https://dblp.org/rec/conf/hpca/BrooksM99</url></info>
<url>URL#5138357</url>
</hit>
<hit score="1" id="5138358">
<info><authors><author pid="c/JohnBCarter">John B. Carter</author><author pid="31/1764">Wilson C. Hsieh</author><author pid="97/5570">Leigh Stoller</author><author pid="83/3479">Mark R. Swanson</author><author pid="52/5615-2">Lixin Zhang 0002</author><author pid="95/2787">Erik Brunvand</author><author pid="d/AlDavis">Al Davis</author><author pid="93/5879">Chen-Chi Kuo</author><author pid="56/306">Ravindra Kuramkote</author><author pid="34/9601">Michael A. Parker</author><author pid="82/5678">Lambert Schaelicke</author><author pid="97/6173">Terry Tateyama</author></authors><title>Impulse - Building a Smarter Memory Controller.</title><venue>HPCA</venue><pages>70-79</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/CarterHSSZBDKKPST99</key><doi>10.1109/HPCA.1999.744334</doi><ee>https://doi.org/10.1109/HPCA.1999.744334</ee><url>https://dblp.org/rec/conf/hpca/CarterHSSZBDKKPST99</url></info>
<url>URL#5138358</url>
</hit>
<hit score="1" id="5138359">
<info><authors><author pid="43/3461">Russell M. Clapp</author><author pid="44/5691">Ashwini K. Nanda</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Second Workshop on Computer Architecture Evaluation Using Commercial Workloads.</title><venue>HPCA</venue><pages>322</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/ClappNT99</key><doi>10.1109/HPCA.1999.10001</doi><ee>http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10001</ee><url>https://dblp.org/rec/conf/hpca/ClappNT99</url></info>
<url>URL#5138359</url>
</hit>
<hit score="1" id="5138360">
<info><authors><author pid="c/AnneCondon">Anne Condon</author><author pid="h/MarkDHill">Mark D. Hill</author><author pid="51/4925">Manoj Plakal</author><author pid="27/2064">Daniel J. Sorin</author></authors><title>Using Lamport Clocks to Reason about Relaxed Memory Models.</title><venue>HPCA</venue><pages>270-278</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/CondonHPS99</key><doi>10.1109/HPCA.1999.744379</doi><ee>https://doi.org/10.1109/HPCA.1999.744379</ee><url>https://dblp.org/rec/conf/hpca/CondonHPS99</url></info>
<url>URL#5138360</url>
</hit>
<hit score="1" id="5138361">
<info><authors><author pid="c/AlanLCox">Alan L. Cox</author><author pid="59/2063">Eyal de Lara</author><author pid="93/89">Y. Charlie Hu</author><author pid="z/WZwaenepoel">Willy Zwaenepoel</author></authors><title>A Performance Comparison of Homeless and Home-Based Lazy Release Consistency Protocols in Software Shared Memory.</title><venue>HPCA</venue><pages>279-283</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/CoxLHZ99</key><doi>10.1109/HPCA.1999.744380</doi><ee>https://doi.org/10.1109/HPCA.1999.744380</ee><url>https://dblp.org/rec/conf/hpca/CoxLHZ99</url></info>
<url>URL#5138361</url>
</hit>
<hit score="1" id="5138362">
<info><authors><author pid="76/2766">Jos&#233; Duato</author><author pid="14/5230">Sudhakar Yalamanchili</author><author pid="92/1280">Mar&#237;a Blanca Caminero</author><author pid="27/2141">Damon S. Love</author><author pid="30/2177">Francisco J. Quiles 0001</author></authors><title>MMR - A High-Performance Multimedia Router - Architecture and Design Trade-Offs.</title><venue>HPCA</venue><pages>300-309</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/DuatoYCLQ99</key><doi>10.1109/HPCA.1999.744383</doi><ee>https://doi.org/10.1109/HPCA.1999.744383</ee><url>https://dblp.org/rec/conf/hpca/DuatoYCLQ99</url></info>
<url>URL#5138362</url>
</hit>
<hit score="1" id="5138363">
<info><authors><author pid="68/2895">Murthy Durbhakula</author><author pid="05/4510">Vijay S. Pai</author><author pid="97/4181">Sarita V. Adve</author></authors><title>Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors.</title><venue>HPCA</venue><pages>23-32</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/DurbhakulaPA99</key><doi>10.1109/HPCA.1999.744317</doi><ee>https://doi.org/10.1109/HPCA.1999.744317</ee><url>https://dblp.org/rec/conf/hpca/DurbhakulaPA99</url></info>
<url>URL#5138363</url>
</hit>
<hit score="1" id="5138364">
<info><authors><author pid="62/1421">Sandhya Dwarkadas</author><author pid="79/3674">Kourosh Gharachorloo</author><author pid="03/1036">Leonidas I. Kontothanassis</author><author pid="59/3752">Daniel J. Scales</author><author pid="s/MichaelLScott">Michael L. Scott</author><author pid="94/4458">Robert Stets</author></authors><title>Comparative Evaluation of Fine- and Coarse-Grain Approaches for Software Distributed Shared Memory.</title><venue>HPCA</venue><pages>260-269</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/DwarkadasGKSSS99</key><doi>10.1109/HPCA.1999.744377</doi><ee>https://doi.org/10.1109/HPCA.1999.744377</ee><url>https://dblp.org/rec/conf/hpca/DwarkadasGKSSS99</url></info>
<url>URL#5138364</url>
</hit>
<hit score="1" id="5138365">
<info><authors><author pid="f/BabakFalsafi">Babak Falsafi</author><author pid="w/DavidAWood">David A. Wood 0001</author></authors><title>Parallel Dispatch Queue - A Queue-Based Programming Abstraction to Parallelize Fine-Grain Communication Protocols.</title><venue>HPCA</venue><pages>182-192</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/FalsafiW99</key><doi>10.1109/HPCA.1999.744362</doi><ee>https://doi.org/10.1109/HPCA.1999.744362</ee><url>https://dblp.org/rec/conf/hpca/FalsafiW99</url></info>
<url>URL#5138365</url>
</hit>
<hit score="1" id="5138366">
<info><authors><author pid="60/2372">Marcio Merino Fernandes</author><author pid="92/1611">Josep Llosa</author><author pid="38/4020">Nigel P. Topham</author></authors><title>Distributed Modulo Scheduling.</title><venue>HPCA</venue><pages>130-134</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/FernandesLT99</key><doi>10.1109/HPCA.1999.744349</doi><ee>https://doi.org/10.1109/HPCA.1999.744349</ee><url>https://dblp.org/rec/conf/hpca/FernandesLT99</url></info>
<url>URL#5138366</url>
</hit>
<hit score="1" id="5138367">
<info><authors><author pid="24/2895">Kang Su Gatlin</author><author pid="c/LarryCarter">Larry Carter</author></authors><title>Memory Hierarchy Considerations for Fast Transpose and Bit-Reversals.</title><venue>HPCA</venue><pages>33-42</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/GatlinC99</key><doi>10.1109/HPCA.1999.744320</doi><ee>https://doi.org/10.1109/HPCA.1999.744320</ee><url>https://dblp.org/rec/conf/hpca/GatlinC99</url></info>
<url>URL#5138367</url>
</hit>
<hit score="1" id="5138368">
<info><authors><author pid="h/ErikHagersten">Erik Hagersten</author><author pid="43/3564">Michael Koster</author></authors><title>WildFire - A Scalable Path for SMPs.</title><venue>HPCA</venue><pages>172-181</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/HagerstenK99</key><doi>10.1109/HPCA.1999.744361</doi><ee>https://doi.org/10.1109/HPCA.1999.744361</ee><url>https://dblp.org/rec/conf/hpca/HagerstenK99</url></info>
<url>URL#5138368</url>
</hit>
<hit score="1" id="5138369">
<info><authors><author pid="36/6608">S&#233;bastien Hily</author><author pid="08/6044">Andr&#233; Seznec</author></authors><title>Out-of-Order Execution may not be Cost-Effective on Processors Featuring Simultaneous Multithreading.</title><venue>HPCA</venue><pages>64-67</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/HilyS99</key><doi>10.1109/HPCA.1999.744331</doi><ee>https://doi.org/10.1109/HPCA.1999.744331</ee><url>https://dblp.org/rec/conf/hpca/HilyS99</url></info>
<url>URL#5138369</url>
</hit>
<hit score="1" id="5138370">
<info><authors><author pid="01/2100">Sung I. Hong</author><author pid="m/SallyAMcKee">Sally A. McKee</author><author pid="25/6370">Maximo H. Salinas</author><author pid="74/3544">Robert H. Klenke</author><author pid="86/2915">James H. Aylor</author><author pid="w/WilliamAWulf">William A. Wulf</author></authors><title>Access Order and Effective Bandwidth for Streams on a Direct Rambus Memory.</title><venue>HPCA</venue><pages>80-89</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/HongMSKAW99</key><doi>10.1109/HPCA.1999.744337</doi><ee>https://doi.org/10.1109/HPCA.1999.744337</ee><url>https://dblp.org/rec/conf/hpca/HongMSKAW99</url></info>
<url>URL#5138370</url>
</hit>
<hit score="1" id="5138371">
<info><authors><author pid="68/5169">Yiming Hu</author><author pid="47/3749-1">Qing Yang 0001</author><author pid="66/6694">Tycho Nightingale</author></authors><title>RAPID-Cache - A Reliable and Inexpensive Write Cache for Disk I/O Systems.</title><venue>HPCA</venue><pages>204-213</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/HuYN99</key><doi>10.1109/HPCA.1999.744364</doi><ee>https://doi.org/10.1109/HPCA.1999.744364</ee><url>https://dblp.org/rec/conf/hpca/HuYN99</url></info>
<url>URL#5138371</url>
</hit>
<hit score="1" id="5138372">
<info><authors><author pid="51/494">Jian Huang</author><author pid="38/5692">David J. Lilja</author></authors><title>Exploiting Basic Block Value Locality with Block Reuse.</title><venue>HPCA</venue><pages>106-114</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/HuangL99</key><doi>10.1109/HPCA.1999.744342</doi><ee>https://doi.org/10.1109/HPCA.1999.744342</ee><url>https://dblp.org/rec/conf/hpca/HuangL99</url></info>
<url>URL#5138372</url>
</hit>
<hit score="1" id="5138373">
<info><authors><author pid="62/852">Koji Inoue</author><author pid="04/2244">Koji Kai</author><author pid="70/1663">Kazuaki J. Murakami</author></authors><title>Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM/Logic LSIs.</title><venue>HPCA</venue><pages>218-222</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/InoueKM99</key><doi>10.1109/HPCA.1999.744366</doi><ee>https://doi.org/10.1109/HPCA.1999.744366</ee><url>https://dblp.org/rec/conf/hpca/InoueKM99</url></info>
<url>URL#5138373</url>
</hit>
<hit score="1" id="5138374">
<info><authors><author pid="i/RaviRIyer">Ravi R. Iyer</author><author pid="b/LaxmiNBhuyan">Laxmi N. Bhuyan</author></authors><title>Switch Cache - A Framework for Improving the Remote Memory Access Latency of CC-NUMA Multiprocessors.</title><venue>HPCA</venue><pages>152-160</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/IyerB99</key><doi>10.1109/HPCA.1999.744357</doi><ee>https://doi.org/10.1109/HPCA.1999.744357</ee><url>https://dblp.org/rec/conf/hpca/IyerB99</url></info>
<url>URL#5138374</url>
</hit>
<hit score="1" id="5138375">
<info><authors><author pid="56/5643">Quinn Jacobson</author><author pid="17/1987-1">James E. Smith 0001</author></authors><title>Instruction Pre-Processing in Trace Processors.</title><venue>HPCA</venue><pages>125-129</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/JacobsonS99</key><doi>10.1109/HPCA.1999.744347</doi><ee>https://doi.org/10.1109/HPCA.1999.744347</ee><url>https://dblp.org/rec/conf/hpca/JacobsonS99</url></info>
<url>URL#5138375</url>
</hit>
<hit score="1" id="5138376">
<info><authors><author pid="k/DavidRKaeli">David R. Kaeli</author><author pid="94/4067">Bruce L. Jacob</author></authors><title>Fifth Annual Workshop on Computer Education.</title><venue>HPCA</venue><pages>320</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/KaeliJ99</key><doi>10.1109/HPCA.1999.10007</doi><ee>http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10007</ee><url>https://dblp.org/rec/conf/hpca/KaeliJ99</url></info>
<url>URL#5138376</url>
</hit>
<hit score="1" id="5138377">
<info><authors><author pid="k/StefanosKaxiras">Stefanos Kaxiras</author><author pid="g/JamesRGoodman">James R. Goodman</author></authors><title>Improving CC-NUMA Performance Using Instruction-Based Prediction.</title><venue>HPCA</venue><pages>161-170</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/KaxirasG99</key><doi>10.1109/HPCA.1999.744359</doi><ee>https://doi.org/10.1109/HPCA.1999.744359</ee><url>https://dblp.org/rec/conf/hpca/KaxirasG99</url></info>
<url>URL#5138377</url>
</hit>
<hit score="1" id="5138378">
<info><authors><author pid="86/5892">Jacques Chassin de Kergommeaux</author><author pid="38/6122">Yves Denneulin</author><author pid="48/1575">Thierry Gautier</author></authors><title>Parallel Computing for Irregular Applications.</title><venue>HPCA</venue><pages>321</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/KergommeauxDG99</key><doi>10.1109/HPCA.1999.10000</doi><ee>http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10000</ee><url>https://dblp.org/rec/conf/hpca/KergommeauxDG99</url></info>
<url>URL#5138378</url>
</hit>
<hit score="1" id="5138379">
<info><authors><author pid="93/5879">Chen-Chi Kuo</author><author pid="c/JohnBCarter">John B. Carter</author><author pid="56/306">Ravindra Kuramkote</author></authors><title>MP-LOCKs - Replacing H/W Synchronization Primitives with Message Passing.</title><venue>HPCA</venue><pages>284-288</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/KuoCK99</key><doi>10.1109/HPCA.1999.744381</doi><ee>https://doi.org/10.1109/HPCA.1999.744381</ee><url>https://dblp.org/rec/conf/hpca/KuoCK99</url></info>
<url>URL#5138379</url>
</hit>
<hit score="1" id="5138380">
<info><authors><author pid="123/5294">Juan-Miguel Mart&#237;nez</author><author pid="15/6063">Pedro L&#243;pez 0001</author><author pid="76/2766">Jos&#233; Duato</author></authors><title>Impact of Buffer Size on the Efficiency of Deadlock Detection.</title><venue>HPCA</venue><pages>315-318</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/MartinezLD99</key><doi>10.1109/HPCA.1999.744385</doi><ee>https://doi.org/10.1109/HPCA.1999.744385</ee><url>https://dblp.org/rec/conf/hpca/MartinezLD99</url></info>
<url>URL#5138380</url>
</hit>
<hit score="1" id="5138381">
<info><authors><author pid="m/MMMichael">Maged M. Michael</author><author pid="44/5691">Ashwini K. Nanda</author></authors><title>Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors.</title><venue>HPCA</venue><pages>142-151</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/MichaelN99</key><doi>10.1109/HPCA.1999.744354</doi><ee>https://doi.org/10.1109/HPCA.1999.744354</ee><url>https://dblp.org/rec/conf/hpca/MichaelN99</url></info>
<url>URL#5138381</url>
</hit>
<hit score="1" id="5138382">
<info><authors><author pid="10/2746">Tarun Nakra</author><author pid="g/RajivGupta">Rajiv Gupta 0001</author><author pid="s/MaryLouSoffa">Mary Lou Soffa</author></authors><title>Global Context-Based Value Prediction.</title><venue>HPCA</venue><pages>4-12</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/NakraGS99</key><doi>10.1109/HPCA.1999.744311</doi><ee>https://doi.org/10.1109/HPCA.1999.744311</ee><url>https://dblp.org/rec/conf/hpca/NakraGS99</url></info>
<url>URL#5138382</url>
</hit>
<hit score="1" id="5138383">
<info><authors><author pid="68/6550">Joan-Manuel Parcerisa</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>The Synergy of Multithreading and Access/Execute Decoupling.</title><venue>HPCA</venue><pages>59-63</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/ParcerisaG99</key><doi>10.1109/HPCA.1999.744329</doi><ee>https://doi.org/10.1109/HPCA.1999.744329</ee><url>https://dblp.org/rec/conf/hpca/ParcerisaG99</url></info>
<url>URL#5138383</url>
</hit>
<hit score="1" id="5138384">
<info><authors><author pid="59/3047">Marius Pirvu</author><author pid="b/LaxmiNBhuyan">Laxmi N. Bhuyan</author><author pid="03/757">Nan Ni</author></authors><title>The Impact of Link Arbitration on Switch Performance.</title><venue>HPCA</venue><pages>228-235</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/PirvuBN99</key><doi>10.1109/HPCA.1999.744368</doi><ee>https://doi.org/10.1109/HPCA.1999.744368</ee><url>https://dblp.org/rec/conf/hpca/PirvuBN99</url></info>
<url>URL#5138384</url>
</hit>
<hit score="1" id="5138385">
<info><authors><author pid="53/5607">Aske Plaat</author><author pid="b/HenriEBal">Henri E. Bal</author><author pid="52/6203">Rutger F. H. Hofman</author></authors><title>Sensitivity of Parallel Applications to Large Differences in Bandwidth and Latency in Two-Layer Interconnects.</title><venue>HPCA</venue><pages>244-253</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/PlaatBH99</key><doi>10.1109/HPCA.1999.744376</doi><ee>https://doi.org/10.1109/HPCA.1999.744376</ee><url>https://dblp.org/rec/conf/hpca/PlaatBH99</url></info>
<url>URL#5138385</url>
</hit>
<hit score="1" id="5138386">
<info><authors><author pid="73/561">Yunseok Rhee</author><author pid="29/3723">Joonwon Lee</author></authors><title>A Scalable Cache Coherent Scheme Exploiting Wormhole Routing Networks.</title><venue>HPCA</venue><pages>223-226</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/RheeL99</key><doi>10.1109/HPCA.1999.744367</doi><ee>https://doi.org/10.1109/HPCA.1999.744367</ee><url>https://dblp.org/rec/conf/hpca/RheeL99</url></info>
<url>URL#5138386</url>
</hit>
<hit score="1" id="5138387">
<info><authors><author pid="87/6036">Eric Rotenberg</author><author pid="56/5643">Quinn Jacobson</author><author pid="17/1987-1">James E. Smith 0001</author></authors><title>A Study of Control Independence in Superscalar Processors.</title><venue>HPCA</venue><pages>115-124</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/RotenbergJS99</key><doi>10.1109/HPCA.1999.744346</doi><ee>https://doi.org/10.1109/HPCA.1999.744346</ee><url>https://dblp.org/rec/conf/hpca/RotenbergJS99</url></info>
<url>URL#5138387</url>
</hit>
<hit score="1" id="5138388">
<info><authors><author pid="s/ThomasJESchwarz">Thomas J. E. Schwarz</author><author pid="79/3645">Jesse Steinberg</author><author pid="b/WABurkhard">Walter A. Burkhard</author></authors><title>Permutation Development Data Layout (PDDL).</title><venue>HPCA</venue><pages>214-217</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/SchwarzSB99</key><doi>10.1109/HPCA.1999.744365</doi><ee>https://doi.org/10.1109/HPCA.1999.744365</ee><url>https://dblp.org/rec/conf/hpca/SchwarzSB99</url></info>
<url>URL#5138388</url>
</hit>
<hit score="1" id="5138389">
<info><authors><author pid="72/3356">Anand Sivasubramaniam</author><author pid="l/MarioLauria">Mario Lauria</author></authors><title>Third Workshop on Communication, Architecture, and Applications for Network-Based Parallel Computing (CANPC '99).</title><venue>HPCA</venue><pages>320</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/SivasubramaniamL99</key><doi>10.1109/HPCA.1999.10003</doi><ee>http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10003</ee><url>https://dblp.org/rec/conf/hpca/SivasubramaniamL99</url></info>
<url>URL#5138389</url>
</hit>
<hit score="1" id="5138390">
<info><authors><author pid="09/5300">Andrew Sohn</author><author pid="65/3751">Yunheung Paek</author><author pid="98/6907">Jui-Yuan Ku</author><author pid="11/3575">Yuetsu Kodama</author><author pid="56/4660">Yoshinori Yamaguchi</author></authors><title>Communication Studies of Single-Threaded and Multithreaded Distributed-Memory Multiprocessors.</title><venue>HPCA</venue><pages>310-314</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/SohnPKKY99</key><doi>10.1109/HPCA.1999.744384</doi><ee>https://doi.org/10.1109/HPCA.1999.744384</ee><url>https://dblp.org/rec/conf/hpca/SohnPKKY99</url></info>
<url>URL#5138390</url>
</hit>
<hit score="1" id="5138391">
<info><authors><author pid="83/4136">Kiyofumi Tanaka</author><author pid="93/4369-2">Takashi Matsumoto 0002</author><author pid="04/4522">Kei Hiraki</author></authors><title>Lightweight Hardware Distributed Shared Memory Supported by Generalized Combining.</title><venue>HPCA</venue><pages>90-99</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/TanakaMH99</key><doi>10.1109/HPCA.1999.744339</doi><ee>https://doi.org/10.1109/HPCA.1999.744339</ee><url>https://dblp.org/rec/conf/hpca/TanakaMH99</url></info>
<url>URL#5138391</url>
</hit>
<hit score="1" id="5138392">
<info><authors><author pid="t/DeanMTullsen">Dean M. Tullsen</author><author pid="g/GuangRGao">Guang R. Gao</author></authors><title>Multithreaded Execution Architecture and Compilation.</title><venue>HPCA</venue><pages>321</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/TullsenG99</key><doi>10.1109/HPCA.1999.10006</doi><ee>http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10006</ee><url>https://dblp.org/rec/conf/hpca/TullsenG99</url></info>
<url>URL#5138392</url>
</hit>
<hit score="1" id="5138393">
<info><authors><author pid="t/DeanMTullsen">Dean M. Tullsen</author><author pid="40/2443">Jack L. Lo</author><author pid="e/SJEggers">Susan J. Eggers</author><author pid="l/HenryMLevy">Henry M. Levy</author></authors><title>Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor.</title><venue>HPCA</venue><pages>54-58</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/TullsenLEL99</key><doi>10.1109/HPCA.1999.744326</doi><ee>https://doi.org/10.1109/HPCA.1999.744326</ee><url>https://dblp.org/rec/conf/hpca/TullsenLEL99</url></info>
<url>URL#5138393</url>
</hit>
<hit score="1" id="5138394">
<info><authors><author pid="68/4460">Aniruddha S. Vaidya</author><author pid="72/3356">Anand Sivasubramaniam</author><author pid="d/ChitaRDas">Chita R. Das</author></authors><title>LAPSES - A Recipe for High Performance Adaptive Router Design.</title><venue>HPCA</venue><pages>236-243</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/VaidyaSD99</key><doi>10.1109/HPCA.1999.744375</doi><ee>https://doi.org/10.1109/HPCA.1999.744375</ee><url>https://dblp.org/rec/conf/hpca/VaidyaSD99</url></info>
<url>URL#5138394</url>
</hit>
<hit score="1" id="5138395">
<info><authors><author pid="77/5724">Steven Wallace</author><author pid="t/DeanMTullsen">Dean M. Tullsen</author><author pid="c/BradCalder">Brad Calder</author></authors><title>Instruction Recycling on a Multiple-Path Processor.</title><venue>HPCA</venue><pages>44-53</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/WallaceTC99</key><doi>10.1109/HPCA.1999.744323</doi><ee>https://doi.org/10.1109/HPCA.1999.744323</ee><url>https://dblp.org/rec/conf/hpca/WallaceTC99</url></info>
<url>URL#5138395</url>
</hit>
<hit score="1" id="5138396">
<info><authors><author pid="10/2031-1">Yuanyuan Yang 0001</author><author pid="48/5011">Jianchao Wang</author></authors><title>Efficient All-to-All Broadcast in All-Port Mesh and Torus Networks.</title><venue>HPCA</venue><pages>290-299</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/YangW99</key><doi>10.1109/HPCA.1999.744382</doi><ee>https://doi.org/10.1109/HPCA.1999.744382</ee><url>https://dblp.org/rec/conf/hpca/YangW99</url></info>
<url>URL#5138396</url>
</hit>
<hit score="1" id="5138397">
<info><authors><author pid="43/2821-5">Ye Zhang 0005</author><author pid="r/LawrenceRauchwerger">Lawrence Rauchwerger</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Hardware for Speculative Parallelization of Partially-Parallel Loops in DSM Multiprocessors.</title><venue>HPCA</venue><pages>135-139</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangRT99</key><doi>10.1109/HPCA.1999.744351</doi><ee>https://doi.org/10.1109/HPCA.1999.744351</ee><url>https://dblp.org/rec/conf/hpca/ZhangRT99</url></info>
<url>URL#5138397</url>
</hit>
<hit score="1" id="5161145">
<info><authors><author pid="b/ShuvraSBhattacharyya">Shuvra S. Bhattacharyya</author></authors><title>Asynchrony and delay-insensitivity in computer engineering education.</title><venue>WCAE@HPCA</venue><pages>7</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/wcae/Bhattacharyya99</key><doi>10.1145/1275215.1275222</doi><ee>https://doi.org/10.1145/1275215.1275222</ee><url>https://dblp.org/rec/conf/wcae/Bhattacharyya99</url></info>
<url>URL#5161145</url>
</hit>
<hit score="1" id="5161146">
<info><authors><author pid="44/4163">Jovan Djordjevic</author><author pid="54/1358">Aleksandar Milenkovic</author><author pid="120/1850">Ivan Todorovic</author><author pid="48/3911">Darko Marinov</author></authors><title>CALKAS - a computer architecture learning and knowledge assessment system.</title><venue>WCAE@HPCA</venue><pages>4</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/wcae/DjordjevicMTM99</key><doi>10.1145/1275215.1275219</doi><ee>https://doi.org/10.1145/1275215.1275219</ee><url>https://dblp.org/rec/conf/wcae/DjordjevicMTM99</url></info>
<url>URL#5161146</url>
</hit>
<hit score="1" id="5161147">
<info><authors><author pid="183/0217">Maria Ho</author></authors><title>DSP-based education in computer architecture.</title><venue>WCAE@HPCA</venue><pages>5</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/wcae/Ho99</key><doi>10.1145/1275215.1275220</doi><ee>https://doi.org/10.1145/1275215.1275220</ee><url>https://dblp.org/rec/conf/wcae/Ho99</url></info>
<url>URL#5161147</url>
</hit>
<hit score="1" id="5161148">
<info><authors><author pid="75/753">Dominique Houzet</author><author pid="183/0228">Aziz Mzoughi</author></authors><title>Computer architecture development courses in Toulouse Universities.</title><venue>WCAE@HPCA</venue><pages>9</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/wcae/HouzetM99</key><doi>10.1145/1275215.1275224</doi><ee>https://doi.org/10.1145/1275215.1275224</ee><url>https://dblp.org/rec/conf/wcae/HouzetM99</url></info>
<url>URL#5161148</url>
</hit>
<hit score="1" id="5161149">
<info><authors><author pid="38/5692">David J. Lilja</author></authors><title>Education at a distance - a report from the front.</title><venue>WCAE@HPCA</venue><pages>8</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/wcae/Lilja99</key><doi>10.1145/1275215.1275223</doi><ee>https://doi.org/10.1145/1275215.1275223</ee><url>https://dblp.org/rec/conf/wcae/Lilja99</url></info>
<url>URL#5161149</url>
</hit>
<hit score="1" id="5161150">
<info><authors><author pid="36/722">Nihar R. Mahapatra</author><author pid="183/0220">Alwin Tareen</author></authors><title>The role of computer technology trends in computer architecture education.</title><venue>WCAE@HPCA</venue><pages>3</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/wcae/MahapatraT99</key><doi>10.1145/1275215.1275218</doi><ee>https://doi.org/10.1145/1275215.1275218</ee><url>https://dblp.org/rec/conf/wcae/MahapatraT99</url></info>
<url>URL#5161150</url>
</hit>
<hit score="1" id="5161151">
<info><authors><author pid="43/6783">Norman S. Matloff</author></authors><title>TupleDSM - an educational tool for software distributed shared memory.</title><venue>WCAE@HPCA</venue><pages>2</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/wcae/Matloff99</key><doi>10.1145/1275215.1275217</doi><ee>https://doi.org/10.1145/1275215.1275217</ee><url>https://dblp.org/rec/conf/wcae/Matloff99</url></info>
<url>URL#5161151</url>
</hit>
<hit score="1" id="5161152">
<info><authors><author pid="p/YaleNPatt">Yale N. Patt</author></authors><title>Computer architecture education - mechanical engineers need it too.</title><venue>WCAE@HPCA</venue><pages>1</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/wcae/Patt99</key><doi>10.1145/1275215.1275216</doi><ee>https://doi.org/10.1145/1275215.1275216</ee><url>https://dblp.org/rec/conf/wcae/Patt99</url></info>
<url>URL#5161152</url>
</hit>
<hit score="1" id="5161153">
<info><authors><author pid="183/0216">Denise Penrose</author></authors><title>Developing a computer science/engineering textbook.</title><venue>WCAE@HPCA</venue><pages>6</pages><year>1999</year><type>Conference and Workshop Papers</type><key>conf/wcae/Penrose99</key><doi>10.1145/1275215.1275221</doi><ee>https://doi.org/10.1145/1275215.1275221</ee><url>https://dblp.org/rec/conf/wcae/Penrose99</url></info>
<url>URL#5161153</url>
</hit>
<hit score="1" id="5163465">
<info><title>Proceedings of the Fifth International Symposium on High-Performance Computer Architecture, Orlando, FL, USA, January 9-12, 1999</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>1999</year><type>Editorship</type><key>conf/hpca/1999</key><ee>https://ieeexplore.ieee.org/xpl/conhome/6021/proceeding</ee><url>https://dblp.org/rec/conf/hpca/1999</url></info>
<url>URL#5163465</url>
</hit>
<hit score="1" id="5163822">
<info><title>Proceedings of the 1999 workshop on Computer architecture education, WCAE@HPCA 1999, Orlando, FL, USA, January 1999</title><venue>WCAE@HPCA</venue><publisher>ACM</publisher><year>1999</year><type>Editorship</type><key>conf/wcae/1999</key><doi>10.1145/1275215</doi><ee>https://doi.org/10.1145/1275215</ee><url>https://dblp.org/rec/conf/wcae/1999</url></info>
<url>URL#5163822</url>
</hit>
<hit score="1" id="5204166">
<info><authors><author pid="09/6203">David Abramson</author><author pid="12/1523">Paul Logothetis</author><author pid="70/1836">Adam Postula</author><author pid="12/3793">Marcus Randall</author></authors><title>FPGA Based Custom Computing Machines for Irregular Problems.</title><venue>HPCA</venue><pages>324-333</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/AbramsonLPR98</key><doi>10.1109/HPCA.1998.650571</doi><ee>https://doi.org/10.1109/HPCA.1998.650571</ee><url>https://dblp.org/rec/conf/hpca/AbramsonLPR98</url></info>
<url>URL#5204166</url>
</hit>
<hit score="1" id="5204167">
<info><authors><author pid="a/RemziHArpaciDusseau">Remzi H. Arpaci-Dusseau</author><author pid="a/AndreaCArpaciDusseau">Andrea C. Arpaci-Dusseau</author><author pid="c/DavidECuller">David E. Culler</author><author pid="h/JosephMHellerstein">Joseph M. Hellerstein</author><author pid="p/DAPatterson">David A. Patterson</author></authors><title>The Architectural Costs of Streaming I/O - A Comparison of Workstations, Clusters, and SMPs.</title><venue>HPCA</venue><pages>90-101</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/Arpaci-DusseauACHP98</key><doi>10.1109/HPCA.1998.650549</doi><ee>https://doi.org/10.1109/HPCA.1998.650549</ee><url>https://dblp.org/rec/conf/hpca/Arpaci-DusseauACHP98</url></info>
<url>URL#5204167</url>
</hit>
<hit score="1" id="5204168">
<info><authors><author pid="a/ToddMAustin">Todd M. Austin</author></authors><title>The SimpleScalar tool set as an instructional tool - experiences and future directions.</title><venue>WCAE@HPCA</venue><pages>1</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/Austin98</key><doi>10.1145/1275176.1275177</doi><ee>https://doi.org/10.1145/1275176.1275177</ee><url>https://dblp.org/rec/conf/hpca/Austin98</url></info>
<url>URL#5204168</url>
</hit>
<hit score="1" id="5204169">
<info><authors><author pid="51/6127">Sujoy Basu</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Enhancing Memory Use in Simple Coma - Multiplexed Simple Coma.</title><venue>HPCA</venue><pages>152-161</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/BasuT98</key><doi>10.1109/HPCA.1998.650555</doi><ee>https://doi.org/10.1109/HPCA.1998.650555</ee><url>https://dblp.org/rec/conf/hpca/BasuT98</url></info>
<url>URL#5204169</url>
</hit>
<hit score="1" id="5204170">
<info><authors><author pid="127/6763">Eric B. Betts</author><author pid="41/844">David P. Hunter</author><author pid="03/4051">Sharon Smith</author></authors><title>NT-Atom - building tools for performance studies.</title><venue>WCAE@HPCA</venue><pages>5</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/BettsHS98</key><doi>10.1145/1275176.1275181</doi><ee>https://doi.org/10.1145/1275176.1275181</ee><url>https://dblp.org/rec/conf/hpca/BettsHS98</url></info>
<url>URL#5204170</url>
</hit>
<hit score="1" id="5204171">
<info><authors><author pid="90/6680">Tien-Fu Chen</author></authors><title>Supporting Highly-Speculative Execution via Adaptive Branch Trees.</title><venue>HPCA</venue><pages>185-194</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/Chen98</key><doi>10.1109/HPCA.1998.650558</doi><ee>https://doi.org/10.1109/HPCA.1998.650558</ee><url>https://dblp.org/rec/conf/hpca/Chen98</url></info>
<url>URL#5204171</url>
</hit>
<hit score="1" id="5204172">
<info><authors><author pid="c/FTChong">Frederic T. Chong</author><author pid="b/RajeevBarua">Rajeev Barua</author><author pid="47/4262">Fredrik Dahlgren</author><author pid="k/JohnKubiatowicz">John Kubiatowicz</author><author pid="a/AAgarwal">Anant Agarwal</author></authors><title>The Sensitivity of Communication Mechanisms to Bandwidth and Latency.</title><venue>HPCA</venue><pages>37-46</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChongBDKA98</key><doi>10.1109/HPCA.1998.650544</doi><ee>https://doi.org/10.1109/HPCA.1998.650544</ee><url>https://dblp.org/rec/conf/hpca/ChongBDKA98</url></info>
<url>URL#5204172</url>
</hit>
<hit score="1" id="5204173">
<info><authors><author pid="44/4163">Jovan Djordjevic</author><author pid="54/1358">Aleksandar Milenkovic</author><author pid="66/2677">Nenad Grbanovic</author><author pid="36/6797">Miroslav Bojovic</author></authors><title>An educational environment for teaching a course in computer architecture and organization.</title><venue>WCAE@HPCA</venue><pages>4</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/DjordjevicMGB98</key><doi>10.1145/1275176.1275180</doi><ee>https://doi.org/10.1145/1275176.1275180</ee><url>https://dblp.org/rec/conf/hpca/DjordjevicMGB98</url></info>
<url>URL#5204173</url>
</hit>
<hit score="1" id="5204174">
<info><authors><author pid="97/635">Kattamuri Ekanadham</author><author pid="68/3191">Beng-Hong Lim</author><author pid="47/6258">Pratap Pattnaik</author><author pid="40/3047">Marc Snir</author></authors><title>PRISM - An Integrated Architecture for Scalable Shared Memory.</title><venue>HPCA</venue><pages>140-151</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/EkanadhamLPS98</key><doi>10.1109/HPCA.1998.650554</doi><ee>https://doi.org/10.1109/HPCA.1998.650554</ee><url>https://dblp.org/rec/conf/hpca/EkanadhamLPS98</url></info>
<url>URL#5204174</url>
</hit>
<hit score="1" id="5204175">
<info><authors><author pid="03/6368">Daniel Ellard</author><author pid="183/0788">Penelope Ellard</author><author pid="26/3843">James Megquier</author><author pid="183/0764">J. Bradely Chen</author></authors><title>Ant architecture - an architecture for CS1.</title><venue>WCAE@HPCA</venue><pages>3</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/EllardEMC98</key><doi>10.1145/1275176.1275179</doi><ee>https://doi.org/10.1145/1275176.1275179</ee><url>https://dblp.org/rec/conf/hpca/EllardEMC98</url></info>
<url>URL#5204175</url>
</hit>
<hit score="1" id="5204176">
<info><authors><author pid="68/5514">Kaushik Ghosh</author><author pid="57/1530">Allan J. Christie</author></authors><title>Communication Across Fault-Containment Firewalls on the SGI Origin.</title><venue>HPCA</venue><pages>277-287</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/GhoshC98</key><doi>10.1109/HPCA.1998.650567</doi><ee>https://doi.org/10.1109/HPCA.1998.650567</ee><url>https://dblp.org/rec/conf/hpca/GhoshC98</url></info>
<url>URL#5204176</url>
</hit>
<hit score="1" id="5204177">
<info><authors><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author><author pid="12/1508-2">Jos&#233; Gonz&#225;lez 0002</author><author pid="v/MateoValero">Mateo Valero</author></authors><title>Virtual-Physical Registers.</title><venue>HPCA</venue><pages>175-184</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/GonzalezGV98</key><doi>10.1109/HPCA.1998.650557</doi><ee>https://doi.org/10.1109/HPCA.1998.650557</ee><url>https://dblp.org/rec/conf/hpca/GonzalezGV98</url></info>
<url>URL#5204177</url>
</hit>
<hit score="1" id="5204178">
<info><authors><author pid="94/734">Sridhar Gopal</author><author pid="25/4266">T. N. Vijaykumar</author><author pid="17/1987">James E. Smith</author><author pid="s/GurindarSSohi">Gurindar S. Sohi</author></authors><title>Speculative Versioning Cache.</title><venue>HPCA</venue><pages>195-205</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/GopalVSS98</key><doi>10.1109/HPCA.1998.650559</doi><ee>https://doi.org/10.1109/HPCA.1998.650559</ee><url>https://dblp.org/rec/conf/hpca/GopalVSS98</url></info>
<url>URL#5204178</url>
</hit>
<hit score="1" id="5204179">
<info><authors><author pid="29/1660">David R. O'Hallaron</author><author pid="62/6283">Jonathan Richard Shewchuk</author><author pid="g/ThomasRGross">Thomas R. Gross</author></authors><title>Architectural Implications of a Family of Irregular Applications.</title><venue>HPCA</venue><pages>80-89</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/HallaronSG98</key><doi>10.1109/HPCA.1998.650548</doi><ee>https://doi.org/10.1109/HPCA.1998.650548</ee><url>https://dblp.org/rec/conf/hpca/HallaronSG98</url></info>
<url>URL#5204179</url>
</hit>
<hit score="1" id="5204180">
<info><authors><author pid="34/372">William A. Havanki</author><author pid="20/1478">Sanjeev Banerjia</author><author pid="91/1557">Thomas M. Conte</author></authors><title>Treegion Scheduling for Wide Issue Processors.</title><venue>HPCA</venue><pages>266-276</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/HavankiBC98</key><doi>10.1109/HPCA.1998.650566</doi><ee>https://doi.org/10.1109/HPCA.1998.650566</ee><url>https://dblp.org/rec/conf/hpca/HavankiBC98</url></info>
<url>URL#5204180</url>
</hit>
<hit score="1" id="5204181">
<info><authors><author pid="29/5669">Marta Jim&#233;nez</author><author pid="l/JMLlaberia">Jos&#233; M. Llaber&#237;a</author><author pid="98/4686">Agust&#237;n Fern&#225;ndez</author></authors><title>Performance Evaluation of Tiling for the Register Level.</title><venue>HPCA</venue><pages>254-265</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/JimenezLF98</key><doi>10.1109/HPCA.1998.650564</doi><ee>https://doi.org/10.1109/HPCA.1998.650564</ee><url>https://dblp.org/rec/conf/hpca/JimenezLF98</url></info>
<url>URL#5204181</url>
</hit>
<hit score="1" id="5204182">
<info><authors><author pid="03/1357">John Kalamatianos</author><author pid="k/DavidRKaeli">David R. Kaeli</author></authors><title>Temporal-Based Procedure Reordering for Improved Instruction Cache Performance.</title><venue>HPCA</venue><pages>244-253</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/KalamatianosK98</key><doi>10.1109/HPCA.1998.650563</doi><ee>https://doi.org/10.1109/HPCA.1998.650563</ee><url>https://dblp.org/rec/conf/hpca/KalamatianosK98</url></info>
<url>URL#5204182</url>
</hit>
<hit score="1" id="5204183">
<info><authors><author pid="k/ManolisKatevenis">Manolis Katevenis</author><author pid="47/331">Dimitrios N. Serpanos</author><author pid="20/1338">Emmanuel Spyridakis</author></authors><title>Credit-Flow-Controlled ATM for MP Interconnection - The ATLAS I Single-Chip ATM Switch.</title><venue>HPCA</venue><pages>47-56</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/KatevenisSS98</key><doi>10.1109/HPCA.1998.650545</doi><ee>https://doi.org/10.1109/HPCA.1998.650545</ee><url>https://dblp.org/rec/conf/hpca/KatevenisSS98</url></info>
<url>URL#5204183</url>
</hit>
<hit score="1" id="5204184">
<info><authors><author pid="l/KoenLangendoen">Koen Langendoen</author><author pid="52/6203">Rutger F. H. Hofman</author><author pid="b/HenriEBal">Henri E. Bal</author></authors><title>Challenging Applications on Fast Networks.</title><venue>HPCA</venue><pages>68-79</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/LangendoenHB98</key><doi>10.1109/HPCA.1998.650547</doi><ee>https://doi.org/10.1109/HPCA.1998.650547</ee><url>https://dblp.org/rec/conf/hpca/LangendoenHB98</url></info>
<url>URL#5204184</url>
</hit>
<hit score="1" id="5204185">
<info><authors><author pid="15/6063">Pedro L&#243;pez 0001</author><author pid="123/5294">Juan-Miguel Mart&#237;nez</author><author pid="76/2766">Jos&#233; Duato</author></authors><title>A Very Efficient Distributed Deadlock Detection Mechanism for Wormhole Networks.</title><venue>HPCA</venue><pages>57-66</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/LopezMD98</key><doi>10.1109/HPCA.1998.650546</doi><ee>https://doi.org/10.1109/HPCA.1998.650546</ee><url>https://dblp.org/rec/conf/hpca/LopezMD98</url></info>
<url>URL#5204185</url>
</hit>
<hit score="1" id="5204186">
<info><authors><author pid="28/314">Kenneth Mackenzie</author><author pid="k/JohnKubiatowicz">John Kubiatowicz</author><author pid="10/5657">Matthew I. Frank</author><author pid="64/797">Walter Lee</author><author pid="89/226">Victor Lee</author><author pid="a/AAgarwal">Anant Agarwal</author><author pid="k/MFransKaashoek">M. Frans Kaashoek</author></authors><title>Exploiting Two-Case Delivery for Fast Protected Messaging.</title><venue>HPCA</venue><pages>231-242</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/MackenzieKFLLAK98</key><doi>10.1109/HPCA.1998.650562</doi><ee>https://doi.org/10.1109/HPCA.1998.650562</ee><url>https://dblp.org/rec/conf/hpca/MackenzieKFLLAK98</url></info>
<url>URL#5204186</url>
</hit>
<hit score="1" id="5204187">
<info><authors><author pid="79/3861">Michael F. Miller</author><author pid="97/5232">Kenneth J. Janik</author><author pid="35/5292">Shih-Lien Lu</author></authors><title>Non-Stalling CounterFlow Architecture.</title><venue>HPCA</venue><pages>334-341</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/MillerJL98</key><doi>10.1109/HPCA.1998.650572</doi><ee>https://doi.org/10.1109/HPCA.1998.650572</ee><url>https://dblp.org/rec/conf/hpca/MillerJL98</url></info>
<url>URL#5204187</url>
</hit>
<hit score="1" id="5204188">
<info><authors><author pid="47/1375">Adrian Moga</author><author pid="80/1836">Michel Dubois</author></authors><title>The Effectiveness of SRAM Network Caches in Clustered DSMs.</title><venue>HPCA</venue><pages>103-112</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/MogaD98</key><doi>10.1109/HPCA.1998.650550</doi><ee>https://doi.org/10.1109/HPCA.1998.650550</ee><url>https://dblp.org/rec/conf/hpca/MogaD98</url></info>
<url>URL#5204188</url>
</hit>
<hit score="1" id="5204189">
<info><authors><author pid="m/LuizRodolphoMonnerat">Luiz Rodolpho Monnerat</author><author pid="85/2722">Ricardo Bianchini</author></authors><title>Efficiently Adapting to Sharing Patterns in Software DSMs.</title><venue>HPCA</venue><pages>289-299</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/MonneratB98</key><doi>10.1109/HPCA.1998.650568</doi><ee>https://doi.org/10.1109/HPCA.1998.650568</ee><url>https://dblp.org/rec/conf/hpca/MonneratB98</url></info>
<url>URL#5204189</url>
</hit>
<hit score="1" id="5204190">
<info><authors><author pid="65/4120">Todd C. Mowry</author><author pid="31/741">Charles Q. C. Chan</author><author pid="32/2078">Adley K. W. Lo</author></authors><title>Comparative Evaluation of Latency Tolerance Techniques for Software Distributed Shared Memory.</title><venue>HPCA</venue><pages>300-311</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/MowyCL98</key><doi>10.1109/HPCA.1998.650569</doi><ee>https://doi.org/10.1109/HPCA.1998.650569</ee><url>https://dblp.org/rec/conf/hpca/MowyCL98</url></info>
<url>URL#5204190</url>
</hit>
<hit score="1" id="5204191">
<info><authors><author pid="65/1049">Shubhendu S. Mukherjee</author><author pid="h/MarkDHill">Mark D. Hill</author></authors><title>The Impact of Data Transfer and Buffering Alternatives on Network Interface Design.</title><venue>HPCA</venue><pages>207-218</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/MukherjeeH98</key><doi>10.1109/HPCA.1998.650560</doi><ee>https://doi.org/10.1109/HPCA.1998.650560</ee><url>https://dblp.org/rec/conf/hpca/MukherjeeH98</url></info>
<url>URL#5204191</url>
</hit>
<hit score="1" id="5204192">
<info><authors><author pid="72/870">Rudrajit Samanta</author><author pid="96/4578">Angelos Bilas</author><author pid="25/5411">Liviu Iftode</author><author pid="s/JaswinderPalSingh">Jaswinder Pal Singh</author></authors><title>Home-Based SVM Protocols for SMP Clusters - Design and Performance.</title><venue>HPCA</venue><pages>113-124</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/SamantaBIS98</key><doi>10.1109/HPCA.1998.650551</doi><ee>https://doi.org/10.1109/HPCA.1998.650551</ee><url>https://dblp.org/rec/conf/hpca/SamantaBIS98</url></info>
<url>URL#5204192</url>
</hit>
<hit score="1" id="5204193">
<info><authors><author pid="59/3752">Daniel J. Scales</author><author pid="79/3674">Kourosh Gharachorloo</author><author pid="28/2878">Anshu Aggarwal</author></authors><title>Fine-Grain Software Distributed Shared Memory on SMP Clusters.</title><venue>HPCA</venue><pages>125-136</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/ScalesGA98</key><doi>10.1109/HPCA.1998.650552</doi><ee>https://doi.org/10.1109/HPCA.1998.650552</ee><url>https://dblp.org/rec/conf/hpca/ScalesGA98</url></info>
<url>URL#5204193</url>
</hit>
<hit score="1" id="5204194">
<info><authors><author pid="63/3697">Ioannis Schoinas</author><author pid="h/MarkDHill">Mark D. Hill</author></authors><title>Address Translation Mechanisms In Network Interfaces.</title><venue>HPCA</venue><pages>219-230</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/SchoinasH98</key><doi>10.1109/HPCA.1998.650561</doi><ee>https://doi.org/10.1109/HPCA.1998.650561</ee><url>https://dblp.org/rec/conf/hpca/SchoinasH98</url></info>
<url>URL#5204194</url>
</hit>
<hit score="1" id="5204195">
<info><authors><author pid="s/WESpeight">Evan Speight</author><author pid="b/JKBennett">John K. Bennett</author></authors><title>Using Multicast and Multithreading to Reduce Communication in Software DSM Systems.</title><venue>HPCA</venue><pages>312-322</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/SpeightB98</key><doi>10.1109/HPCA.1998.650570</doi><ee>https://doi.org/10.1109/HPCA.1998.650570</ee><url>https://dblp.org/rec/conf/hpca/SpeightB98</url></info>
<url>URL#5204195</url>
</hit>
<hit score="1" id="5204196">
<info><authors><author pid="s/JGregorySteffan">J. Gregory Steffan</author><author pid="65/4120">Todd C. Mowry</author></authors><title>The Potential for Using Thread-Level Data Speculation to Facilitate Automatic Parallelization.</title><venue>HPCA</venue><pages>2-13</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/SteffanM98</key><doi>10.1109/HPCA.1998.650541</doi><ee>https://doi.org/10.1109/HPCA.1998.650541</ee><url>https://dblp.org/rec/conf/hpca/SteffanM98</url></info>
<url>URL#5204196</url>
</hit>
<hit score="1" id="5204197">
<info><authors><author pid="59/238">Jenn-Yuan Tsai</author><author pid="91/6368">Zhenzhen Jiang</author><author pid="96/668">Eric Ness</author><author pid="y/PenChungYew">Pen-Chung Yew</author></authors><title>Performance Study of a Concurrent Multithreaded Processor.</title><venue>HPCA</venue><pages>24-35</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/TsaiJNY98</key><doi>10.1109/HPCA.1998.650543</doi><ee>https://doi.org/10.1109/HPCA.1998.650543</ee><url>https://dblp.org/rec/conf/hpca/TsaiJNY98</url></info>
<url>URL#5204197</url>
</hit>
<hit score="1" id="5204198">
<info><authors><author pid="10/1080">Jordi Tubella</author><author pid="g/AntonioGonzalez1">Antonio Gonz&#225;lez 0001</author></authors><title>Control Speculation in Multithreaded Processors through Dynamic Loop Detection.</title><venue>HPCA</venue><pages>14-23</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/TubellaG98</key><doi>10.1109/HPCA.1998.650542</doi><ee>https://doi.org/10.1109/HPCA.1998.650542</ee><url>https://dblp.org/rec/conf/hpca/TubellaG98</url></info>
<url>URL#5204198</url>
</hit>
<hit score="1" id="5204199">
<info><authors><author pid="13/3968">Augustus K. Uht</author></authors><title>The integrated computer engineering design (ICED) curriculum.</title><venue>WCAE@HPCA</venue><pages>2</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/Uht98</key><doi>10.1145/1275176.1275178</doi><ee>https://doi.org/10.1145/1275176.1275178</ee><url>https://dblp.org/rec/conf/hpca/Uht98</url></info>
<url>URL#5204199</url>
</hit>
<hit score="1" id="5204200">
<info><authors><author pid="50/2398">Darren Erik Vengroff</author><author pid="g/GuangRGao">Guang R. Gao</author></authors><title>Partial Sampling with Reverse State Reconstruction - A New Technique for Branch Predictor Performance Estimation.</title><venue>HPCA</venue><pages>342-351</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/VengroffG98</key><doi>10.1109/HPCA.1998.650574</doi><ee>https://doi.org/10.1109/HPCA.1998.650574</ee><url>https://dblp.org/rec/conf/hpca/VengroffG98</url></info>
<url>URL#5204200</url>
</hit>
<hit score="1" id="5204201">
<info><authors><author pid="43/2821-5">Ye Zhang 0005</author><author pid="r/LawrenceRauchwerger">Lawrence Rauchwerger</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Hardware for Speculative Run-Time Parallelization in Distributed Shared-Memory Multiprocessors.</title><venue>HPCA</venue><pages>162-173</pages><year>1998</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangRT98</key><doi>10.1109/HPCA.1998.650556</doi><ee>https://doi.org/10.1109/HPCA.1998.650556</ee><url>https://dblp.org/rec/conf/hpca/ZhangRT98</url></info>
<url>URL#5204201</url>
</hit>
<hit score="1" id="5226440">
<info><title>Proceedings of the Fourth International Symposium on High-Performance Computer Architecture, Las Vegas, Nevada, USA, January 31 - February 4, 1998</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>1998</year><type>Editorship</type><key>conf/hpca/1998</key><ee>https://ieeexplore.ieee.org/xpl/conhome/5242/proceeding</ee><url>https://dblp.org/rec/conf/hpca/1998</url></info>
<url>URL#5226440</url>
</hit>
<hit score="1" id="5226441">
<info><title>Proceedings of the 1998 workshop on Computer architecture education, WCAE@HPCA 1998, Las Vegas, Nevada, USA, February 1998</title><venue>WCAE@HPCA</venue><publisher>ACM</publisher><year>1998</year><type>Editorship</type><key>conf/hpca/1998wcae</key><doi>10.1145/1275176</doi><ee>https://doi.org/10.1145/1275176</ee><url>https://dblp.org/rec/conf/hpca/1998wcae</url></info>
<url>URL#5226441</url>
</hit>
<hit score="1" id="5263441">
<info><authors><author pid="32/4921">Hazim Abdel-Shafi</author><author pid="60/2612">Jonathan Hall</author><author pid="97/4181">Sarita V. Adve</author><author pid="78/4438">Vikram S. Adve</author></authors><title>An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors.</title><venue>HPCA</venue><pages>204-215</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/Abdel-ShafiHAA97</key><doi>10.1109/HPCA.1997.569661</doi><ee>https://doi.org/10.1109/HPCA.1997.569661</ee><url>https://dblp.org/rec/conf/hpca/Abdel-ShafiHAA97</url></info>
<url>URL#5263441</url>
</hit>
<hit score="1" id="5263442">
<info><authors><author pid="a/CristianaAmza">Cristiana Amza</author><author pid="c/AlanLCox">Alan L. Cox</author><author pid="62/1421">Sandhya Dwarkadas</author><author pid="z/WZwaenepoel">Willy Zwaenepoel</author></authors><title>Software DSM Protocols that Adapt between Single Writer and Multiple Writer.</title><venue>HPCA</venue><pages>261-271</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/AmzaCDZ97</key><doi>10.1109/HPCA.1997.569681</doi><ee>https://doi.org/10.1109/HPCA.1997.569681</ee><url>https://dblp.org/rec/conf/hpca/AmzaCDZ97</url></info>
<url>URL#5263442</url>
</hit>
<hit score="1" id="5263443">
<info><authors><author pid="19/5025">David I. August</author><author pid="c/DanielAConnors">Daniel A. Connors</author><author pid="50/3479">John C. Gyllenhaal</author><author pid="03/4630">Wen-mei W. Hwu</author></authors><title>Architectural Support for Compiler-Synthesized Dynamic Branch Prediction Strategies - Rationale and Initial Results.</title><venue>HPCA</venue><pages>84-93</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/AugustCGH97</key><doi>10.1109/HPCA.1997.569617</doi><ee>https://doi.org/10.1109/HPCA.1997.569617</ee><url>https://dblp.org/rec/conf/hpca/AugustCGH97</url></info>
<url>URL#5263443</url>
</hit>
<hit score="1" id="5263444">
<info><authors><author pid="58/3157">Dileep Bhandarkar</author><author pid="d/JianxunJasonDing">Jianxun Jason Ding</author></authors><title>Performance Characterization of the Pentium(r) Pro Processor.</title><venue>HPCA</venue><pages>288-299</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/BhandarkarD97</key><doi>10.1109/HPCA.1997.569689</doi><ee>https://doi.org/10.1109/HPCA.1997.569689</ee><url>https://dblp.org/rec/conf/hpca/BhandarkarD97</url></info>
<url>URL#5263444</url>
</hit>
<hit score="1" id="5263445">
<info><authors><author pid="74/3367">Sucheta Chodnekar</author><author pid="05/6204">Viji Srinivasan</author><author pid="68/4460">Aniruddha S. Vaidya</author><author pid="72/3356">Anand Sivasubramaniam</author><author pid="d/ChitaRDas">Chita R. Das</author></authors><title>Towards a Communication Characterization Methodology for Parallel Applications.</title><venue>HPCA</venue><pages>310-319</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChodnekarSVSD97</key><doi>10.1109/HPCA.1997.569693</doi><ee>https://doi.org/10.1109/HPCA.1997.569693</ee><url>https://dblp.org/rec/conf/hpca/ChodnekarSVSD97</url></info>
<url>URL#5263445</url>
</hit>
<hit score="1" id="5263446">
<info><authors><author pid="47/4262">Fredrik Dahlgren</author><author pid="91/6823">Anders Landin</author></authors><title>Reducing the Replacement Overhead in Bus-Based COMA Multiprocessors.</title><venue>HPCA</venue><pages>14-23</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/DahlgrenL97</key><doi>10.1109/HPCA.1997.569588</doi><ee>https://doi.org/10.1109/HPCA.1997.569588</ee><url>https://dblp.org/rec/conf/hpca/DahlgrenL97</url></info>
<url>URL#5263446</url>
</hit>
<hit score="1" id="5263447">
<info><authors><author pid="40/1267">Binh Vien Dao</author><author pid="14/5230">Sudhakar Yalamanchili</author><author pid="76/2766">Jos&#233; Duato</author></authors><title>Architectural Support for Reducing Communication Overhead in Multiprocessor Interconnection Networks.</title><venue>HPCA</venue><pages>343-352</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/DaoYD97</key><doi>10.1109/HPCA.1997.569699</doi><ee>https://doi.org/10.1109/HPCA.1997.569699</ee><url>https://dblp.org/rec/conf/hpca/DaoYD97</url></info>
<url>URL#5263447</url>
</hit>
<hit score="1" id="5263448">
<info><authors><author pid="38/6361">Roger Espasa</author><author pid="v/MateoValero">Mateo Valero</author></authors><title>Multithreaded Vector Architectures.</title><venue>HPCA</venue><pages>237-248</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/EspasaV97</key><doi>10.1109/HPCA.1997.569677</doi><ee>https://doi.org/10.1109/HPCA.1997.569677</ee><url>https://dblp.org/rec/conf/hpca/EspasaV97</url></info>
<url>URL#5263448</url>
</hit>
<hit score="1" id="5263449">
<info><authors><author pid="f/BabakFalsafi">Babak Falsafi</author><author pid="w/DavidAWood">David A. Wood 0001</author></authors><title>Scheduling Communication on a SMP Node Parallel Machine.</title><venue>HPCA</venue><pages>128-138</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/FalsafiW97</key><doi>10.1109/HPCA.1997.569649</doi><ee>https://doi.org/10.1109/HPCA.1997.569649</ee><url>https://dblp.org/rec/conf/hpca/FalsafiW97</url></info>
<url>URL#5263449</url>
</hit>
<hit score="1" id="5263450">
<info><authors><author pid="85/276-1">Kai Hwang 0001</author><author pid="61/1823">Choming Wang</author><author pid="44/3271">Cho-Li Wang</author></authors><title>Evaluating MPI Collective Communication on the SP2, T3D, and Paragon Multicomputers.</title><venue>HPCA</venue><pages>106-115</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/HwangWW97</key><doi>10.1109/HPCA.1997.569646</doi><ee>https://doi.org/10.1109/HPCA.1997.569646</ee><url>https://dblp.org/rec/conf/hpca/HwangWW97</url></info>
<url>URL#5263450</url>
</hit>
<hit score="1" id="5263451">
<info><authors><author pid="94/4067">Bruce L. Jacob</author><author pid="m/TrevorNMudge">Trevor N. Mudge</author></authors><title>Software-Managed Address Translation.</title><venue>HPCA</venue><pages>156-167</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/JacobM97</key><doi>10.1109/HPCA.1997.569652</doi><ee>https://doi.org/10.1109/HPCA.1997.569652</ee><url>https://dblp.org/rec/conf/hpca/JacobM97</url></info>
<url>URL#5263451</url>
</hit>
<hit score="1" id="5263452">
<info><authors><author pid="56/5643">Quinn Jacobson</author><author pid="60/6373">Steve Bennett</author><author pid="69/253">Nikhil Sharma</author><author pid="17/1987-1">James E. Smith 0001</author></authors><title>Control Flow Speculation in Multiscalar Processors.</title><venue>HPCA</venue><pages>218-229</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/JacobsonBSS97</key><doi>10.1109/HPCA.1997.569673</doi><ee>https://doi.org/10.1109/HPCA.1997.569673</ee><url>https://dblp.org/rec/conf/hpca/JacobsonBSS97</url></info>
<url>URL#5263452</url>
</hit>
<hit score="1" id="5263453">
<info><authors><author pid="97/5232">Kenneth J. Janik</author><author pid="35/5292">Shih-Lien Lu</author><author pid="79/3861">Michael F. Miller</author></authors><title>Advances of the Counterflow Pipeline Microarchitecture.</title><venue>HPCA</venue><pages>230-236</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/JanikLM97</key><doi>10.1109/HPCA.1997.569675</doi><ee>https://doi.org/10.1109/HPCA.1997.569675</ee><url>https://dblp.org/rec/conf/hpca/JanikLM97</url></info>
<url>URL#5263453</url>
</hit>
<hit score="1" id="5263454">
<info><authors><author pid="30/4355">Ram Kesavan</author><author pid="49/4362">Kiran Bondalapati</author><author pid="p/DhabaleswarKPanda">Dhabaleswar K. Panda 0001</author></authors><title>Multicast on Irregular Switch-Based Networks with Wormhole Routing.</title><venue>HPCA</venue><pages>48-57</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/KesavanBP97</key><doi>10.1109/HPCA.1997.569602</doi><ee>https://doi.org/10.1109/HPCA.1997.569602</ee><url>https://dblp.org/rec/conf/hpca/KesavanBP97</url></info>
<url>URL#5263454</url>
</hit>
<hit score="1" id="5263455">
<info><authors><author pid="68/3191">Beng-Hong Lim</author><author pid="h/PhilipHeidelberger">Philip Heidelberger</author><author pid="47/6258">Pratap Pattnaik</author><author pid="40/3047">Marc Snir</author></authors><title>Message Proxies for Efficient, Protected Communication on SMP Clusters.</title><venue>HPCA</venue><pages>116-127</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/LimHPS97</key><doi>10.1109/HPCA.1997.569647</doi><ee>https://doi.org/10.1109/HPCA.1997.569647</ee><url>https://dblp.org/rec/conf/hpca/LimHPS97</url></info>
<url>URL#5263455</url>
</hit>
<hit score="1" id="5263456">
<info><authors><author pid="m/EvangelosPMarkatos">Evangelos P. Markatos</author><author pid="k/ManolisKatevenis">Manolis Katevenis</author></authors><title>User-Level DMA without Operating System Kernel Modification.</title><venue>HPCA</venue><pages>322-331</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/MarkatosK97</key><doi>10.1109/HPCA.1997.569696</doi><ee>https://doi.org/10.1109/HPCA.1997.569696</ee><url>https://dblp.org/rec/conf/hpca/MarkatosK97</url></info>
<url>URL#5263456</url>
</hit>
<hit score="1" id="5263457">
<info><authors><author pid="37/6669">Derek B. Noonburg</author><author pid="99/1477">John Paul Shen</author></authors><title>A Framework for Statistical Modeling of Superscalar Processor Performance.</title><venue>HPCA</venue><pages>298-309</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/NoonburgS97</key><doi>10.1109/HPCA.1997.569691</doi><ee>https://doi.org/10.1109/HPCA.1997.569691</ee><url>https://dblp.org/rec/conf/hpca/NoonburgS97</url></info>
<url>URL#5263457</url>
</hit>
<hit score="1" id="5263458">
<info><authors><author pid="05/4510">Vijay S. Pai</author><author pid="12/6848">Parthasarathy Ranganathan</author><author pid="97/4181">Sarita V. Adve</author></authors><title>The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology.</title><venue>HPCA</venue><pages>72-83</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/PaiRA97</key><doi>10.1109/HPCA.1997.569611</doi><ee>https://doi.org/10.1109/HPCA.1997.569611</ee><url>https://dblp.org/rec/conf/hpca/PaiRA97</url></info>
<url>URL#5263458</url>
</hit>
<hit score="1" id="5263459">
<info><authors><author pid="94/168">Xiaohan Qin</author><author pid="b/JLBaer">Jean-Loup Baer</author></authors><title>On the Use and Performance of Explicit Communication Primitives in Cache-Coherent Multiprocessor Systems.</title><venue>HPCA</venue><pages>182-193</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/QinB97</key><doi>10.1109/HPCA.1997.569659</doi><ee>https://doi.org/10.1109/HPCA.1997.569659</ee><url>https://dblp.org/rec/conf/hpca/QinB97</url></info>
<url>URL#5263459</url>
</hit>
<hit score="1" id="5263460">
<info><authors><author pid="42/5841">Govindan Ravindran</author><author pid="82/5150">Michael Stumm</author></authors><title>A Performance Comparison of Hierarchical Ring- and Mesh-Connected Multiprocessor Networks.</title><venue>HPCA</venue><pages>58-69</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/RavindranS97</key><doi>10.1109/HPCA.1997.569606</doi><ee>https://doi.org/10.1109/HPCA.1997.569606</ee><url>https://dblp.org/rec/conf/hpca/RavindranS97</url></info>
<url>URL#5263460</url>
</hit>
<hit score="1" id="5263461">
<info><authors><author pid="72/3356">Anand Sivasubramaniam</author></authors><title>Reducing the Communication Overhead of Dynamic Applications on Shared Memory Multiprocessors.</title><venue>HPCA</venue><pages>194-203</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/Sivasubramaniam97</key><doi>10.1109/HPCA.1997.569660</doi><ee>https://doi.org/10.1109/HPCA.1997.569660</ee><url>https://dblp.org/rec/conf/hpca/Sivasubramaniam97</url></info>
<url>URL#5263461</url>
</hit>
<hit score="1" id="5263462">
<info><authors><author pid="s/KevinSkadron">Kevin Skadron</author><author pid="c/DouglasWClark">Douglas W. Clark</author></authors><title>Design Issues and Tradeoffs for Write Buffers.</title><venue>HPCA</venue><pages>144-155</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/SkadronC97</key><doi>10.1109/HPCA.1997.569650</doi><ee>https://doi.org/10.1109/HPCA.1997.569650</ee><url>https://dblp.org/rec/conf/hpca/SkadronC97</url></info>
<url>URL#5263462</url>
</hit>
<hit score="1" id="5263463">
<info><authors><author pid="72/2859">Thomas Stricker</author><author pid="g/ThomasRGross">Thomas R. Gross</author></authors><title>Global Address Space, Non-Uniform Bandwidth - A Memory System Performance Characterization of Parallel Systems.</title><venue>HPCA</venue><pages>168-179</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/StrickerG97</key><doi>10.1109/HPCA.1997.569658</doi><ee>https://doi.org/10.1109/HPCA.1997.569658</ee><url>https://dblp.org/rec/conf/hpca/StrickerG97</url></info>
<url>URL#5263463</url>
</hit>
<hit score="1" id="5263464">
<info><authors><author pid="69/345">Pedro Trancoso</author><author pid="03/5767">Josep Llu&#237;s Larriba-Pey</author><author pid="z/ZhengZhang">Zheng Zhang 0001</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>The Memory Performance of DSS Commercial Workloads in Shared-Memory Multiprocessors.</title><venue>HPCA</venue><pages>250-260</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/TrancosoLZT97</key><doi>10.1109/HPCA.1997.569680</doi><ee>https://doi.org/10.1109/HPCA.1997.569680</ee><url>https://dblp.org/rec/conf/hpca/TrancosoLZT97</url></info>
<url>URL#5263464</url>
</hit>
<hit score="1" id="5263465">
<info><authors><author pid="77/5724">Steven Wallace</author><author pid="27/6919">Nader Bagherzadeh</author></authors><title>Multiple Branch and Block Prediction.</title><venue>HPCA</venue><pages>94-103</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/WallaceB97</key><doi>10.1109/HPCA.1997.569645</doi><ee>https://doi.org/10.1109/HPCA.1997.569645</ee><url>https://dblp.org/rec/conf/hpca/WallaceB97</url></info>
<url>URL#5263465</url>
</hit>
<hit score="1" id="5263466">
<info><authors><author pid="w/MattWelsh">Matt Welsh</author><author pid="39/1541">Anindya Basu</author><author pid="76/5208">Thorsten von Eicken</author></authors><title>ATM and Fast Ethernet Network Interfaces for User-Level Communication.</title><venue>HPCA</venue><pages>332-342</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/WelshBE97</key><doi>10.1109/HPCA.1997.569697</doi><ee>https://doi.org/10.1109/HPCA.1997.569697</ee><url>https://dblp.org/rec/conf/hpca/WelshBE97</url></info>
<url>URL#5263466</url>
</hit>
<hit score="1" id="5263467">
<info><authors><author pid="04/245">Andrew Wolfe</author><author pid="59/5864">Jason Fritts</author><author pid="34/2488">Santanu Dutta</author><author pid="49/11390">Edil S. T. Fernandes</author></authors><title>Datapath Design for a VLIW Video Signal Processor.</title><venue>HPCA</venue><pages>24-35</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/WolfeFDF97</key><doi>10.1109/HPCA.1997.569593</doi><ee>https://doi.org/10.1109/HPCA.1997.569593</ee><url>https://dblp.org/rec/conf/hpca/WolfeFDF97</url></info>
<url>URL#5263467</url>
</hit>
<hit score="1" id="5263468">
<info><authors><author pid="62/4353">Liuxi Yang</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Speeding up the Memory Hierarchy in Flat COMA Multiprocessors.</title><venue>HPCA</venue><pages>4-13</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/YangT97</key><doi>10.1109/HPCA.1997.569581</doi><ee>https://doi.org/10.1109/HPCA.1997.569581</ee><url>https://dblp.org/rec/conf/hpca/YangT97</url></info>
<url>URL#5263468</url>
</hit>
<hit score="1" id="5263469">
<info><authors><author pid="78/713-1">Xin Yuan 0001</author><author pid="m/RamiGMelhem">Rami G. Melhem</author><author pid="g/RajivGupta">Rajiv Gupta 0001</author></authors><title>Distributed Path Reservation Algorithms for Multiplexed All-Optical Interconnection Networks.</title><venue>HPCA</venue><pages>38-47</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/YuanMG97</key><doi>10.1109/HPCA.1997.569597</doi><ee>https://doi.org/10.1109/HPCA.1997.569597</ee><url>https://dblp.org/rec/conf/hpca/YuanMG97</url></info>
<url>URL#5263469</url>
</hit>
<hit score="1" id="5263470">
<info><authors><author pid="z/ZhengZhang">Zheng Zhang 0001</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Reducing Remote Conflict Misses - NUMA with Remote Cache versus COMA.</title><venue>HPCA</venue><pages>272-281</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/hpca/ZhangT97</key><doi>10.1109/HPCA.1997.569686</doi><ee>https://doi.org/10.1109/HPCA.1997.569686</ee><url>https://dblp.org/rec/conf/hpca/ZhangT97</url></info>
<url>URL#5263470</url>
</hit>
<hit score="1" id="5280969">
<info><authors><author pid="60/1267">Jason P. Casmira</author><author pid="16/1101">John Fraser</author><author pid="k/DavidRKaeli">David R. Kaeli</author></authors><title>Operating-system level tracing tools for the DEC AXP architecture.</title><venue>WCAE@HPCA</venue><pages>10</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/wcae/CasmiraFK97</key><doi>10.1145/1275165.1275175</doi><ee>https://doi.org/10.1145/1275165.1275175</ee><url>https://dblp.org/rec/conf/wcae/CasmiraFK97</url></info>
<url>URL#5280969</url>
</hit>
<hit score="1" id="5280970">
<info><authors><author pid="28/5335">Chung-Ho Chen</author><author pid="83/2159">Akida Wu</author></authors><title>An enhanced DLX-based superscalar system simulator.</title><venue>WCAE@HPCA</venue><pages>5</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/wcae/ChenW97</key><doi>10.1145/1275165.1275170</doi><ee>https://doi.org/10.1145/1275165.1275170</ee><url>https://dblp.org/rec/conf/wcae/ChenW97</url></info>
<url>URL#5280970</url>
</hit>
<hit score="1" id="5280971">
<info><authors><author pid="07/4201">Paul S. Coe</author><author pid="16/1074">Fred W. Howell</author><author pid="61/5755">Roland N. Ibbett</author><author pid="183/1003">R. McNab</author><author pid="11/438">Laurence M. Williams</author></authors><title>An integrated learning support environment for computer architecture.</title><venue>WCAE@HPCA</venue><pages>8</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/wcae/CoeHIMW97</key><doi>10.1145/1275165.1275173</doi><ee>https://doi.org/10.1145/1275165.1275173</ee><url>https://dblp.org/rec/conf/wcae/CoeHIMW97</url></info>
<url>URL#5280971</url>
</hit>
<hit score="1" id="5280972">
<info><authors><author pid="70/196">Chris Edmondson-Yurkanan</author></authors><title>Why you should build a super-scalar pipeline simulator.</title><venue>WCAE@HPCA</venue><pages>3</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/wcae/Edmondson-Yurkanan97</key><doi>10.1145/1275165.1275168</doi><ee>https://doi.org/10.1145/1275165.1275168</ee><url>https://dblp.org/rec/conf/wcae/Edmondson-Yurkanan97</url></info>
<url>URL#5280972</url>
</hit>
<hit score="1" id="5280973">
<info><authors><author pid="161/2249">Robert F. Hodson</author><author pid="77/2651">James Hereford</author></authors><title>Interactive CPU simulator for computer organization instruction.</title><venue>WCAE@HPCA</venue><pages>4</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/wcae/HodsonH97</key><doi>10.1145/1275165.1275169</doi><ee>https://doi.org/10.1145/1275165.1275169</ee><url>https://dblp.org/rec/conf/wcae/HodsonH97</url></info>
<url>URL#5280973</url>
</hit>
<hit score="1" id="5280974">
<info><authors><author pid="183/1113">Norman Lam</author><author pid="53/3967">Si-En Chang</author><author pid="59/2223">Mark L. Manwaring</author></authors><title>Evaluating the performance of dynamic branch prediction schemes with BPSim.</title><venue>WCAE@HPCA</venue><pages>9</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/wcae/LamCM97</key><doi>10.1145/1275165.1275174</doi><ee>https://doi.org/10.1145/1275165.1275174</ee><url>https://dblp.org/rec/conf/wcae/LamCM97</url></info>
<url>URL#5280974</url>
</hit>
<hit score="1" id="5280975">
<info><authors><author pid="l/JamesRLarus">James R. Larus</author></authors><title>Why write real software in a university?</title><venue>WCAE@HPCA</venue><pages>1</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/wcae/Larus97</key><doi>10.1145/1275165.1275166</doi><ee>https://doi.org/10.1145/1275165.1275166</ee><url>https://dblp.org/rec/conf/wcae/Larus97</url></info>
<url>URL#5280975</url>
</hit>
<hit score="1" id="5280976">
<info><authors><author pid="07/6715">Mayan Moudgill</author></authors><title>Implementing an experimental VLIW compiler.</title><venue>WCAE@HPCA</venue><pages>7</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/wcae/Moudgill97</key><doi>10.1145/1275165.1275172</doi><ee>https://doi.org/10.1145/1275165.1275172</ee><url>https://dblp.org/rec/conf/wcae/Moudgill97</url></info>
<url>URL#5280976</url>
</hit>
<hit score="1" id="5280977">
<info><authors><author pid="05/4510">Vijay S. Pai</author><author pid="12/6848">Parthasarathy Ranganathan</author><author pid="97/4181">Sarita V. Adve</author></authors><title>RSIM - a simulator for shared-memory multiprocessor and uniprocessor systems that exploit ILP.</title><venue>WCAE@HPCA</venue><pages>6</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/wcae/PaiRA97</key><doi>10.1145/1275165.1275171</doi><ee>https://doi.org/10.1145/1275165.1275171</ee><url>https://dblp.org/rec/conf/wcae/PaiRA97</url></info>
<url>URL#5280977</url>
</hit>
<hit score="1" id="5280978">
<info><authors><author pid="33/4432">Yinong Zhang</author><author pid="66/3503">George B. Adams III</author></authors><title>An interactive, visual simulator for the DLX pipeline.</title><venue>WCAE@HPCA</venue><pages>2</pages><year>1997</year><type>Conference and Workshop Papers</type><key>conf/wcae/ZhangA97</key><doi>10.1145/1275165.1275167</doi><ee>https://doi.org/10.1145/1275165.1275167</ee><url>https://dblp.org/rec/conf/wcae/ZhangA97</url></info>
<url>URL#5280978</url>
</hit>
<hit score="1" id="5282369">
<info><title>Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture (HPCA '97), San Antonio, Texas, USA, February 1-5, 1997</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>1997</year><type>Editorship</type><key>conf/hpca/1997</key><ee>https://ieeexplore.ieee.org/xpl/conhome/4300/proceeding</ee><url>https://dblp.org/rec/conf/hpca/1997</url></info>
<url>URL#5282369</url>
</hit>
<hit score="1" id="5317079">
<info><authors><author pid="97/4181">Sarita V. Adve</author><author pid="c/AlanLCox">Alan L. Cox</author><author pid="62/1421">Sandhya Dwarkadas</author><author pid="82/438">Ramakrishnan Rajamony</author><author pid="z/WZwaenepoel">Willy Zwaenepoel</author></authors><title>A Comparison of Entry Consistency and Lazy Release Consistency Implementations.</title><venue>HPCA</venue><pages>26-37</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/AdveCDRZ96</key><doi>10.1109/HPCA.1996.501171</doi><ee>https://doi.org/10.1109/HPCA.1996.501171</ee><url>https://dblp.org/rec/conf/hpca/AdveCDRZ96</url></info>
<url>URL#5317079</url>
</hit>
<hit score="1" id="5317080">
<info><authors><author pid="19/6458">Thomas Alexander</author><author pid="53/6471">Gershon Kedem</author></authors><title>Distributed Prefetch-buffer/Cache Design for High-Performance Memory Systems.</title><venue>HPCA</venue><pages>254-263</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/AlexanderK96</key><doi>10.1109/HPCA.1996.501191</doi><ee>https://doi.org/10.1109/HPCA.1996.501191</ee><url>https://dblp.org/rec/conf/hpca/AlexanderK96</url></info>
<url>URL#5317080</url>
</hit>
<hit score="1" id="5317081">
<info><authors><author pid="29/5287-1">Craig Anderson 0001</author><author pid="k/AnnaRKarlin">Anna R. Karlin</author></authors><title>Two Adaptive Hybrid Cache Coherency Protocols.</title><venue>HPCA</venue><pages>303-313</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/AndersonK96</key><doi>10.1109/HPCA.1996.501195</doi><ee>https://doi.org/10.1109/HPCA.1996.501195</ee><url>https://dblp.org/rec/conf/hpca/AndersonK96</url></info>
<url>URL#5317081</url>
</hit>
<hit score="1" id="5317082">
<info><authors><author pid="85/2383">Matthias A. Blumrich</author><author pid="23/7015">Cezary Dubnicki</author><author pid="f/EdwardWFelten">Edward W. Felten</author><author pid="l/KaiLi1">Kai Li 0001</author></authors><title>Protected, User-Level DMA for the SHRIMP Network Interface.</title><venue>HPCA</venue><pages>154-165</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/BlumrichDFL96</key><doi>10.1109/HPCA.1996.501182</doi><ee>https://doi.org/10.1109/HPCA.1996.501182</ee><url>https://dblp.org/rec/conf/hpca/BlumrichDFL96</url></info>
<url>URL#5317082</url>
</hit>
<hit score="1" id="5317083">
<info><authors><author pid="c/BradCalder">Brad Calder</author><author pid="g/DirkGrunwald">Dirk Grunwald</author><author pid="73/2231">Joel S. Emer</author></authors><title>Predictive Sequential Associative Cache.</title><venue>HPCA</venue><pages>244-253</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/CalderGE96</key><doi>10.1109/HPCA.1996.501190</doi><ee>https://doi.org/10.1109/HPCA.1996.501190</ee><url>https://dblp.org/rec/conf/hpca/CalderGE96</url></info>
<url>URL#5317083</url>
</hit>
<hit score="1" id="5317084">
<info><authors><author pid="19/5218">Suresh Chalasani</author><author pid="04/2718">Rajendra V. Boppana</author></authors><title>Fault-Tolerance with Multimodule Routers.</title><venue>HPCA</venue><pages>201-210</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChalasaniB96</key><doi>10.1109/HPCA.1996.501186</doi><ee>https://doi.org/10.1109/HPCA.1996.501186</ee><url>https://dblp.org/rec/conf/hpca/ChalasaniB96</url></info>
<url>URL#5317084</url>
</hit>
<hit score="1" id="5317085">
<info><authors><author pid="51/1742">Guihai Chen</author><author pid="l/FrancisChiMoonLau">Francis C. M. Lau 0001</author></authors><title>Shuffle-Ring - Overcoming the Increasing Degree of Hypercube.</title><venue>HPCA</venue><pages>130-138</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/ChenL96</key><doi>10.1109/HPCA.1996.501180</doi><ee>https://doi.org/10.1109/HPCA.1996.501180</ee><url>https://dblp.org/rec/conf/hpca/ChenL96</url></info>
<url>URL#5317085</url>
</hit>
<hit score="1" id="5317086">
<info><authors><author pid="42/2159">Zarka Cvetanovic</author><author pid="58/3157">Dileep Bhandarkar</author></authors><title>Performance Characterization of the Alpha 21164 Microprocessor Using TP and SPEC Workloads.</title><venue>HPCA</venue><pages>270-280</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/CvetanovicB96</key><doi>10.1109/HPCA.1996.501192</doi><ee>https://doi.org/10.1109/HPCA.1996.501192</ee><url>https://dblp.org/rec/conf/hpca/CvetanovicB96</url></info>
<url>URL#5317086</url>
</hit>
<hit score="1" id="5317087">
<info><authors><author pid="72/3408">Hossam A. ElGindy</author><author pid="s/ArunKSomani">Arun K. Somani</author><author pid="s/HeikoSchroder">Heiko Schr&#246;der</author><author pid="s/HartmutSchmeck">Hartmut Schmeck</author><author pid="03/3834">Andrew Spray</author></authors><title>RMB - A Reconfigurable Multiple Bus Network.</title><venue>HPCA</venue><pages>108-117</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/ElGindySSSS96</key><doi>10.1109/HPCA.1996.501178</doi><ee>https://doi.org/10.1109/HPCA.1996.501178</ee><url>https://dblp.org/rec/conf/hpca/ElGindySSSS96</url></info>
<url>URL#5317087</url>
</hit>
<hit score="1" id="5317088">
<info><authors><author pid="38/6361">Roger Espasa</author><author pid="v/MateoValero">Mateo Valero</author></authors><title>Decoupled Vector Architectures.</title><venue>HPCA</venue><pages>281-290</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/EspasaV96</key><doi>10.1109/HPCA.1996.501193</doi><ee>https://doi.org/10.1109/HPCA.1996.501193</ee><url>https://dblp.org/rec/conf/hpca/EspasaV96</url></info>
<url>URL#5317088</url>
</hit>
<hit score="1" id="5317089">
<info><authors><author pid="85/4620">Keith I. Farkas</author><author pid="j/NormanPJouppi">Norman P. Jouppi</author><author pid="c/PaulChow">Paul Chow</author></authors><title>Register File Design Considerations in Dynamically Scheduled Processors.</title><venue>HPCA</venue><pages>40-51</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/FarkasJC96</key><doi>10.1109/HPCA.1996.501172</doi><ee>https://doi.org/10.1109/HPCA.1996.501172</ee><url>https://dblp.org/rec/conf/hpca/FarkasJC96</url></info>
<url>URL#5317089</url>
</hit>
<hit score="1" id="5317090">
<info><authors><author pid="45/3592">Ramaswamy Govindarajan</author><author pid="75/5714">Erik R. Altman</author><author pid="g/GuangRGao">Guang R. Gao</author></authors><title>Co-Scheduling Hardware and Software Pipelines.</title><venue>HPCA</venue><pages>52-61</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/GovindarajanAG96</key><doi>10.1109/HPCA.1996.501173</doi><ee>https://doi.org/10.1109/HPCA.1996.501173</ee><url>https://dblp.org/rec/conf/hpca/GovindarajanAG96</url></info>
<url>URL#5317090</url>
</hit>
<hit score="1" id="5317091">
<info><authors><author pid="90/1702">Manu Gulati</author><author pid="27/6919">Nader Bagherzadeh</author></authors><title>Performance Study of a Multithreaded Superscalar Microprocessor.</title><venue>HPCA</venue><pages>291-301</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/GulatiB96</key><doi>10.1109/HPCA.1996.501194</doi><ee>https://doi.org/10.1109/HPCA.1996.501194</ee><url>https://dblp.org/rec/conf/hpca/GulatiB96</url></info>
<url>URL#5317091</url>
</hit>
<hit score="1" id="5317092">
<info><authors><author pid="25/5411">Liviu Iftode</author><author pid="23/7015">Cezary Dubnicki</author><author pid="f/EdwardWFelten">Edward W. Felten</author><author pid="l/KaiLi1">Kai Li 0001</author></authors><title>Improving Release-Consistent Shared Virtual Memory Using Automatic Update.</title><venue>HPCA</venue><pages>14-25</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/IftodeDFL96</key><doi>10.1109/HPCA.1996.501170</doi><ee>https://doi.org/10.1109/HPCA.1996.501170</ee><url>https://dblp.org/rec/conf/hpca/IftodeDFL96</url></info>
<url>URL#5317092</url>
</hit>
<hit score="1" id="5317093">
<info><authors><author pid="60/6657">Vijay S. Iyengar</author><author pid="57/6444">Louise Trevillyan</author><author pid="21/4612">Pradip Bose</author></authors><title>Representative Traces for Processor Models with Infinite Cache.</title><venue>HPCA</venue><pages>62-72</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/IyengarTB96</key><doi>10.1109/HPCA.1996.501174</doi><ee>https://doi.org/10.1109/HPCA.1996.501174</ee><url>https://dblp.org/rec/conf/hpca/IyengarTB96</url></info>
<url>URL#5317093</url>
</hit>
<hit score="1" id="5317094">
<info><authors><author pid="84/4770-2">Magnus Karlsson 0002</author><author pid="48/2905">Per Stenstr&#246;m</author></authors><title>Performance Evaluation of a Cluster-Based Multiprocessor Built from ATM Switches and Bus-Based Multiprocessor Servers.</title><venue>HPCA</venue><pages>4-13</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/KarlssonS96</key><doi>10.1109/HPCA.1996.501169</doi><ee>https://doi.org/10.1109/HPCA.1996.501169</ee><url>https://dblp.org/rec/conf/hpca/KarlssonS96</url></info>
<url>URL#5317094</url>
</hit>
<hit score="1" id="5317095">
<info><authors><author pid="03/1036">Leonidas I. Kontothanassis</author><author pid="s/MichaelLScott">Michael L. Scott</author></authors><title>Using Memory-Mapped Network Interfaces to Improve the Performance of Distributed Shared Memory.</title><venue>HPCA</venue><pages>166-177</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/KontothanassisS96</key><doi>10.1109/HPCA.1996.501183</doi><ee>https://doi.org/10.1109/HPCA.1996.501183</ee><url>https://dblp.org/rec/conf/hpca/KontothanassisS96</url></info>
<url>URL#5317095</url>
</hit>
<hit score="1" id="5317096">
<info><authors><author pid="91/6823">Anders Landin</author><author pid="47/4262">Fredrik Dahlgren</author></authors><title>Bus-Based COMA - Reducing Traffic in Shared-Bus Multiprocessors.</title><venue>HPCA</venue><pages>95-105</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/LandinD96</key><doi>10.1109/HPCA.1996.501177</doi><ee>https://doi.org/10.1109/HPCA.1996.501177</ee><url>https://dblp.org/rec/conf/hpca/LandinD96</url></info>
<url>URL#5317096</url>
</hit>
<hit score="1" id="5317097">
<info><authors><author pid="84/2066">Ran Libeskind-Hadas</author><author pid="53/277">Kevin Watkins</author><author pid="89/208">Thomas Hehre</author></authors><title>Fault-Tolerant Multicast Routing in the Mesh with No Virtual Channels.</title><venue>HPCA</venue><pages>180-190</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/Libeskind-HadasWH96</key><doi>10.1109/HPCA.1996.501184</doi><ee>https://doi.org/10.1109/HPCA.1996.501184</ee><url>https://dblp.org/rec/conf/hpca/Libeskind-HadasWH96</url></info>
<url>URL#5317097</url>
</hit>
<hit score="1" id="5317098">
<info><authors><author pid="m/EvangelosPMarkatos">Evangelos P. Markatos</author><author pid="k/ManolisKatevenis">Manolis Katevenis</author></authors><title>Telegraphos - High-Performance Networking for Parallel Processing on Workstation Clusters.</title><venue>HPCA</venue><pages>144-153</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/MarkatosK96</key><doi>10.1109/HPCA.1996.501181</doi><ee>https://doi.org/10.1109/HPCA.1996.501181</ee><url>https://dblp.org/rec/conf/hpca/MarkatosK96</url></info>
<url>URL#5317098</url>
</hit>
<hit score="1" id="5317099">
<info><authors><author pid="m/HenkLMuller">Henk L. Muller</author><author pid="85/3828">Paul W. A. Stallard</author><author pid="81/3197">David H. D. Warren</author></authors><title>Multitasking and Multithreading on a Multiprocessor with Virtual Shared Memory.</title><venue>HPCA</venue><pages>212-221</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/MullerSW96</key><doi>10.1109/HPCA.1996.501187</doi><ee>https://doi.org/10.1109/HPCA.1996.501187</ee><url>https://dblp.org/rec/conf/hpca/MullerSW96</url></info>
<url>URL#5317099</url>
</hit>
<hit score="1" id="5317100">
<info><authors><author pid="31/466">Basem A. Nayfeh</author><author pid="o/KunleOlukotun">Kunle Olukotun</author><author pid="s/JaswinderPalSingh">Jaswinder Pal Singh</author></authors><title>The Impact of Shared-Cache Clustering in Small-Scale Shared-Memory Multiprocessors.</title><venue>HPCA</venue><pages>74-84</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/NayfehOS96</key><doi>10.1109/HPCA.1996.501175</doi><ee>https://doi.org/10.1109/HPCA.1996.501175</ee><url>https://dblp.org/rec/conf/hpca/NayfehOS96</url></info>
<url>URL#5317100</url>
</hit>
<hit score="1" id="5317101">
<info><authors><author pid="56/4610">Hyunmin Park</author><author pid="a/DharmaPAgrawal">Dharma P. Agrawal</author></authors><title>A Topology-Independent Generic Methodology for Deadlock-Free Wormhole Routing.</title><venue>HPCA</venue><pages>191-200</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/ParkA96</key><doi>10.1109/HPCA.1996.501185</doi><ee>https://doi.org/10.1109/HPCA.1996.501185</ee><url>https://dblp.org/rec/conf/hpca/ParkA96</url></info>
<url>URL#5317101</url>
</hit>
<hit score="1" id="5317102">
<info><authors><author pid="60/6865">Chunming Qiao</author><author pid="03/5024">Yousong Mei</author></authors><title>On the Multiplexing Degree Required to Embed Permutations in a Class of Networks with Direct Interconnects.</title><venue>HPCA</venue><pages>118-129</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/QiaoM96</key><doi>10.1109/HPCA.1996.501179</doi><ee>https://doi.org/10.1109/HPCA.1996.501179</ee><url>https://dblp.org/rec/conf/hpca/QiaoM96</url></info>
<url>URL#5317102</url>
</hit>
<hit score="1" id="5317103">
<info><authors><author pid="59/4789">Alain Raynaud</author><author pid="z/ZhengZhang">Zheng Zhang 0001</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Distance-Adaptive Update Protocols for Scalable Shared-Memory Multiprocessors.</title><venue>HPCA</venue><pages>323-334</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/RaynaudZT96</key><doi>10.1109/HPCA.1996.501197</doi><ee>https://doi.org/10.1109/HPCA.1996.501197</ee><url>https://dblp.org/rec/conf/hpca/RaynaudZT96</url></info>
<url>URL#5317103</url>
</hit>
<hit score="1" id="5317104">
<info><authors><author pid="06/52">John A. Reisner</author><author pid="15/4893">Tom S. Wailes</author></authors><title>A Cache Coherency Protocol for Optically Connected Parallel Computer Systems.</title><venue>HPCA</venue><pages>222-231</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/ReisnerW96</key><doi>10.1109/HPCA.1996.501188</doi><ee>https://doi.org/10.1109/HPCA.1996.501188</ee><url>https://dblp.org/rec/conf/hpca/ReisnerW96</url></info>
<url>URL#5317104</url>
</hit>
<hit score="1" id="5317105">
<info><authors><author pid="89/4596">Masafumi Takahashi</author><author pid="31/6956">Hiroyuki Takano</author><author pid="35/4823">Emi Kaneko</author><author pid="44/2482">Seigo Suzuki</author></authors><title>A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor.</title><venue>HPCA</venue><pages>314-322</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/TakahashiTKS96</key><doi>10.1109/HPCA.1996.501196</doi><ee>https://doi.org/10.1109/HPCA.1996.501196</ee><url>https://dblp.org/rec/conf/hpca/TakahashiTKS96</url></info>
<url>URL#5317105</url>
</hit>
<hit score="1" id="5317106">
<info><authors><author pid="59/3463">Chun Xia</author><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Improving the Data Cache Performance of Multiprocessor Operating Systems.</title><venue>HPCA</venue><pages>85-94</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/XiaT96</key><doi>10.1109/HPCA.1996.501176</doi><ee>https://doi.org/10.1109/HPCA.1996.501176</ee><url>https://dblp.org/rec/conf/hpca/XiaT96</url></info>
<url>URL#5317106</url>
</hit>
<hit score="1" id="5317107">
<info><authors><author pid="72/646">Wen-jann Yang</author><author pid="s/RamalingamSridhar">Ramalingam Sridhar</author><author pid="00/2768">Victor Demjanenko</author></authors><title>Parallel Intersecting Compressed Bit Vectors in a High Speed Query Server for Processing Postal Addresses.</title><venue>HPCA</venue><pages>232-241</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/hpca/YangSD96</key><doi>10.1109/HPCA.1996.501189</doi><ee>https://doi.org/10.1109/HPCA.1996.501189</ee><url>https://dblp.org/rec/conf/hpca/YangSD96</url></info>
<url>URL#5317107</url>
</hit>
<hit score="1" id="5332619">
<info><authors><author pid="21/4612">Pradip Bose</author><author pid="39/1637">Philip G. Emma</author></authors><title>Computer architecture education in a corporate reengineering program.</title><venue>WCAE@HPCA</venue><pages>6</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/wcae/BoseE96</key><doi>10.1145/1275152.1275158</doi><ee>https://doi.org/10.1145/1275152.1275158</ee><url>https://dblp.org/rec/conf/wcae/BoseE96</url></info>
<url>URL#5332619</url>
</hit>
<hit score="1" id="5332620">
<info><authors><author pid="147/0864">James Goodman</author></authors><title>When does computer architecture education begin? - assembly language as computer architecture.</title><venue>WCAE@HPCA</venue><pages>7</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/wcae/Goodman96</key><doi>10.1145/1275152.1275159</doi><ee>https://doi.org/10.1145/1275152.1275159</ee><url>https://dblp.org/rec/conf/wcae/Goodman96</url></info>
<url>URL#5332620</url>
</hit>
<hit score="1" id="5332621">
<info><authors><author pid="98/2382">James O. Hamblen</author><author pid="137/0147">Henry Owen</author><author pid="14/5230">Sudhakar Yalamanchili</author><author pid="40/1267">Binh Vien Dao</author></authors><title>Using rapid prototyping in computer architecture design laboratories.</title><venue>WCAE@HPCA</venue><pages>4</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/wcae/HamblenOYD96</key><doi>10.1145/1275152.1275156</doi><ee>https://doi.org/10.1145/1275152.1275156</ee><url>https://dblp.org/rec/conf/wcae/HamblenOYD96</url></info>
<url>URL#5332621</url>
</hit>
<hit score="1" id="5332622">
<info><authors><author pid="h/JohnLHennessy">John L. Hennessy</author></authors><title>The computer architecture curriculum at Stanford - challenges and approaches.</title><venue>WCAE@HPCA</venue><pages>1</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/wcae/Hennessy96</key><doi>10.1145/1275152.1275153</doi><ee>https://doi.org/10.1145/1275152.1275153</ee><url>https://dblp.org/rec/conf/wcae/Hennessy96</url></info>
<url>URL#5332622</url>
</hit>
<hit score="1" id="5332623">
<info><authors><author pid="33/4788">Richard Y. Kain</author></authors><title>Advanced computer architecture - a system design approach.</title><venue>WCAE@HPCA</venue><pages>12</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/wcae/Kain96</key><doi>10.1145/1275152.1275164</doi><ee>https://doi.org/10.1145/1275152.1275164</ee><url>https://dblp.org/rec/conf/wcae/Kain96</url></info>
<url>URL#5332623</url>
</hit>
<hit score="1" id="5332624">
<info><authors><author pid="k/RandyHKatz">Randy H. Katz</author></authors><title>Computer architecture at the University of California, Berkeley.</title><venue>WCAE@HPCA</venue><pages>10</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/wcae/Katz96</key><doi>10.1145/1275152.1275162</doi><ee>https://doi.org/10.1145/1275152.1275162</ee><url>https://dblp.org/rec/conf/wcae/Katz96</url></info>
<url>URL#5332624</url>
</hit>
<hit score="1" id="5332625">
<info><authors><author pid="09/2379">Yamin Li</author><author pid="21/4972">Wanming Chu</author></authors><title>Using FPGA for computer architecture/organization education.</title><venue>WCAE@HPCA</venue><pages>5</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/wcae/LiC96</key><doi>10.1145/1275152.1275157</doi><ee>https://doi.org/10.1145/1275152.1275157</ee><url>https://dblp.org/rec/conf/wcae/LiC96</url></info>
<url>URL#5332625</url>
</hit>
<hit score="1" id="5332626">
<info><authors><author pid="38/5692">David J. Lilja</author></authors><title>Computer architecture research - teaching the basic skills.</title><venue>WCAE@HPCA</venue><pages>3</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/wcae/Lilja96</key><doi>10.1145/1275152.1275155</doi><ee>https://doi.org/10.1145/1275152.1275155</ee><url>https://dblp.org/rec/conf/wcae/Lilja96</url></info>
<url>URL#5332626</url>
</hit>
<hit score="1" id="5332627">
<info><authors><author pid="p/YaleNPatt">Yale N. Patt</author></authors><title>Education in computer science and computer engineering starts with computer architecture.</title><venue>WCAE@HPCA</venue><pages>8</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/wcae/Patt96</key><doi>10.1145/1275152.1275160</doi><ee>https://doi.org/10.1145/1275152.1275160</ee><url>https://dblp.org/rec/conf/wcae/Patt96</url></info>
<url>URL#5332627</url>
</hit>
<hit score="1" id="5332628">
<info><authors><author pid="t/JosepTorrellas">Josep Torrellas</author></authors><title>Computer architecture education at the University of Illinois - current status and some thoughts.</title><venue>WCAE@HPCA</venue><pages>2</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/wcae/Torrellas96</key><doi>10.1145/1275152.1275154</doi><ee>https://doi.org/10.1145/1275152.1275154</ee><url>https://dblp.org/rec/conf/wcae/Torrellas96</url></info>
<url>URL#5332628</url>
</hit>
<hit score="1" id="5332629">
<info><authors><author pid="37/602">Anujan Varma</author></authors><title>Computer architecture curriculum at UC Santa Cruz.</title><venue>WCAE@HPCA</venue><pages>11</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/wcae/Varma96</key><doi>10.1145/1275152.1275163</doi><ee>https://doi.org/10.1145/1275152.1275163</ee><url>https://dblp.org/rec/conf/wcae/Varma96</url></info>
<url>URL#5332629</url>
</hit>
<hit score="1" id="5332630">
<info><authors><author pid="28/3414">Sarma R. Vishnubhotla</author><author pid="183/1164">Subramanian Ganesan</author></authors><title>Computer engineering curriculum at Oakland University.</title><venue>WCAE@HPCA</venue><pages>9</pages><year>1996</year><type>Conference and Workshop Papers</type><key>conf/wcae/VishnubhotlaG96</key><doi>10.1145/1275152.1275161</doi><ee>https://doi.org/10.1145/1275152.1275161</ee><url>https://dblp.org/rec/conf/wcae/VishnubhotlaG96</url></info>
<url>URL#5332630</url>
</hit>
<hit score="1" id="5333958">
<info><title>Proceedings of the Second International Symposium on High-Performance Computer Architecture, San Jose, CA, USA, February 3-7, 1996</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>1996</year><type>Editorship</type><key>conf/hpca/1996</key><ee>https://ieeexplore.ieee.org/xpl/conhome/3595/proceeding</ee><url>https://dblp.org/rec/conf/hpca/1996</url></info>
<url>URL#5333958</url>
</hit>
<hit score="1" id="5334200">
<info><title>Proceedings of the 1996 workshop on Computer architecture education, WCAE@HPCA 1996, San Jose, CA, USA, February 1996</title><venue>WCAE@HPCA</venue><publisher>ACM</publisher><year>1996</year><type>Editorship</type><key>conf/wcae/1996</key><doi>10.1145/1275152</doi><ee>https://doi.org/10.1145/1275152</ee><url>https://dblp.org/rec/conf/wcae/1996</url></info>
<url>URL#5334200</url>
</hit>
<hit score="1" id="5364286">
<info><authors><author pid="29/5287-1">Craig Anderson 0001</author><author pid="b/JLBaer">Jean-Loup Baer</author></authors><title>Two Techniques for Improving Performance on Bus-Based Multiprocessors.</title><venue>HPCA</venue><pages>264-275</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/AndersonB95</key><doi>10.1109/HPCA.1995.386536</doi><ee>https://doi.org/10.1109/HPCA.1995.386536</ee><url>https://dblp.org/rec/conf/hpca/AndersonB95</url></info>
<url>URL#5364286</url>
</hit>
<hit score="1" id="5364287">
<info><authors><author pid="50/1459">Younes M. Boura</author><author pid="d/ChitaRDas">Chita R. Das</author></authors><title>Modeling Virtual Channel Flow Control in Hypercubes.</title><venue>HPCA</venue><pages>166-175</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/BouraD95</key><doi>10.1109/HPCA.1995.386545</doi><ee>https://doi.org/10.1109/HPCA.1995.386545</ee><url>https://dblp.org/rec/conf/hpca/BouraD95</url></info>
<url>URL#5364287</url>
</hit>
<hit score="1" id="5364288">
<info><authors><author pid="c/FranckCappello">Franck Cappello</author><author pid="60/1732">C&#233;cile Germain</author></authors><title>Toward High Communication Performance through Compiled Communications on a Circuit Switched Interconnection Network.</title><venue>HPCA</venue><pages>44-53</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/CappelloG95</key><doi>10.1109/HPCA.1995.386556</doi><ee>https://doi.org/10.1109/HPCA.1995.386556</ee><url>https://dblp.org/rec/conf/hpca/CappelloG95</url></info>
<url>URL#5364288</url>
</hit>
<hit score="1" id="5364289">
<info><authors><author pid="02/4975">Daniel Citron</author><author pid="56/3748">Larry Rudolph</author></authors><title>Creating a Wider Bus Using Caching Techniques.</title><venue>HPCA</venue><pages>90-99</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/CitronR95</key><doi>10.1109/HPCA.1995.386552</doi><ee>https://doi.org/10.1109/HPCA.1995.386552</ee><url>https://dblp.org/rec/conf/hpca/CitronR95</url></info>
<url>URL#5364289</url>
</hit>
<hit score="1" id="5364290">
<info><authors><author pid="38/3739">Chris M. Cunningham</author><author pid="11/3694">Dimiter R. Avresky</author></authors><title>Fault-Tolerant Adaptive Routing for Two-Dimensional Meshes.</title><venue>HPCA</venue><pages>122-131</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/CunninghamA95</key><doi>10.1109/HPCA.1995.386549</doi><ee>https://doi.org/10.1109/HPCA.1995.386549</ee><url>https://dblp.org/rec/conf/hpca/CunninghamA95</url></info>
<url>URL#5364290</url>
</hit>
<hit score="1" id="5364291">
<info><authors><author pid="47/4262">Fredrik Dahlgren</author><author pid="48/2905">Per Stenstr&#246;m</author></authors><title>Effectiveness of Hardware-Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors.</title><venue>HPCA</venue><pages>68-77</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/DahlgrenS95</key><doi>10.1109/HPCA.1995.386554</doi><ee>https://doi.org/10.1109/HPCA.1995.386554</ee><url>https://dblp.org/rec/conf/hpca/DahlgrenS95</url></info>
<url>URL#5364291</url>
</hit>
<hit score="1" id="5364292">
<info><authors><author pid="85/4620">Keith I. Farkas</author><author pid="j/NormanPJouppi">Norman P. Jouppi</author><author pid="c/PaulChow">Paul Chow</author></authors><title>How Useful Are Non-Blocking Loads, Stream Buffers and Speculative Execution in Multiple Issue Processors?</title><venue>HPCA</venue><pages>78-89</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/FarkasJC95</key><doi>10.1109/HPCA.1995.386553</doi><ee>https://doi.org/10.1109/HPCA.1995.386553</ee><url>https://dblp.org/rec/conf/hpca/FarkasJC95</url></info>
<url>URL#5364292</url>
</hit>
<hit score="1" id="5364293">
<info><authors><author pid="55/1975">Stuart Fiske</author><author pid="d/WJDally">William J. Dally</author></authors><title>Thread Prioritization - A Thread Scheduling Mechanism for Multiple-Context Parallel Processors.</title><venue>HPCA</venue><pages>210-221</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/FiskeD95</key><doi>10.1109/HPCA.1995.386541</doi><ee>https://doi.org/10.1109/HPCA.1995.386541</ee><url>https://dblp.org/rec/conf/hpca/FiskeD95</url></info>
<url>URL#5364293</url>
</hit>
<hit score="1" id="5364294">
<info><authors><author pid="30/1272">Vivek Garg</author><author pid="94/2441">David E. Schimmel</author></authors><title>Architectural Support for Inter-Stream Communication in a MSIMD System.</title><venue>HPCA</venue><pages>348-357</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/GargS95</key><doi>10.1109/HPCA.1995.386528</doi><ee>https://doi.org/10.1109/HPCA.1995.386528</ee><url>https://dblp.org/rec/conf/hpca/GargS95</url></info>
<url>URL#5364294</url>
</hit>
<hit score="1" id="5364295">
<info><authors><author pid="45/3592">Ramaswamy Govindarajan</author><author pid="06/587">Shashank S. Nemawarkar</author><author pid="09/2335">Philip LeNir</author></authors><title>Design and Performance Evaluation of a Multithreaded Architecture.</title><venue>HPCA</venue><pages>298-307</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/GovindarajanNL95</key><doi>10.1109/HPCA.1995.386533</doi><ee>https://doi.org/10.1109/HPCA.1995.386533</ee><url>https://dblp.org/rec/conf/hpca/GovindarajanNL95</url></info>
<url>URL#5364295</url>
</hit>
<hit score="1" id="5364296">
<info><authors><author pid="73/6925">Youngmin Hur</author><author pid="97/1322">Stephen A. Szygenda</author><author pid="25/6821">E. Scott Fehr</author><author pid="98/5004">Granville E. Ott</author><author pid="95/3570">Sungho Kang</author></authors><title>Massively Parallel Array Processor for Logic, Fault, and Design Error Simulation.</title><venue>HPCA</venue><pages>340-347</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/HurSFOK95</key><doi>10.1109/HPCA.1995.386529</doi><ee>https://doi.org/10.1109/HPCA.1995.386529</ee><url>https://dblp.org/rec/conf/hpca/HurSFOK95</url></info>
<url>URL#5364296</url>
</hit>
<hit score="1" id="5364297">
<info><authors><author pid="j/LizyKurianJohn">Lizy Kurian John</author><author pid="39/5931">Vinod Reddy</author><author pid="42/696">Paul T. Hulina</author><author pid="c/LeeDCoraor">Lee D. Coraor</author></authors><title>Program Balance and Its Impact on High Performance RISC Architectures.</title><venue>HPCA</venue><pages>370-379</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/JohnRHC95</key><doi>10.1109/HPCA.1995.386526</doi><ee>https://doi.org/10.1109/HPCA.1995.386526</ee><url>https://dblp.org/rec/conf/hpca/JohnRHC95</url></info>
<url>URL#5364297</url>
</hit>
<hit score="1" id="5364298">
<info><authors><author pid="45/789">Tetsuo Kawano</author><author pid="07/2274">Shigeru Kusakabe</author><author pid="14/1303">Rin-Ichiro Taniguchi</author><author pid="a/MakotoAmamiya">Makoto Amamiya</author></authors><title>Fine-Grain Multi-Thread Processor Architecture for Massively Parallel Processing.</title><venue>HPCA</venue><pages>308-317</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/KawanoKTA95</key><doi>10.1109/HPCA.1995.386532</doi><ee>https://doi.org/10.1109/HPCA.1995.386532</ee><url>https://dblp.org/rec/conf/hpca/KawanoKTA95</url></info>
<url>URL#5364298</url>
</hit>
<hit score="1" id="5364299">
<info><authors><author pid="78/5324">Jesung Kim</author><author pid="34/5109">Sang Lyul Min</author><author pid="53/1596-2">Sanghoon Jeon 0002</author><author pid="30/3539">ByoungChul Ahn</author><author pid="12/1575">Deog-Kyoon Jeong</author><author pid="04/1249">Chong-Sang Kim</author></authors><title>U-Cache - A Cost-Effective Solution to the Synonym Problem.</title><venue>HPCA</venue><pages>243-252</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/KimMJAJK95</key><doi>10.1109/HPCA.1995.386538</doi><ee>https://doi.org/10.1109/HPCA.1995.386538</ee><url>https://dblp.org/rec/conf/hpca/KimMJAJK95</url></info>
<url>URL#5364299</url>
</hit>
<hit score="1" id="5364300">
<info><authors><author pid="03/1036">Leonidas I. Kontothanassis</author><author pid="s/MichaelLScott">Michael L. Scott</author></authors><title>Software Cache Coherence for Large Scale Multiprocessors.</title><venue>HPCA</venue><pages>286-295</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/KontothanassisS95</key><doi>10.1109/HPCA.1995.386534</doi><ee>https://doi.org/10.1109/HPCA.1995.386534</ee><url>https://dblp.org/rec/conf/hpca/KontothanassisS95</url></info>
<url>URL#5364300</url>
</hit>
<hit score="1" id="5364301">
<info><authors><author pid="86/4205">De-Lei Lee</author></authors><title>Memory Access Reordering in Vector Processors.</title><venue>HPCA</venue><pages>380-389</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/Lee95</key><doi>10.1109/HPCA.1995.386525</doi><ee>https://doi.org/10.1109/HPCA.1995.386525</ee><url>https://dblp.org/rec/conf/hpca/Lee95</url></info>
<url>URL#5364301</url>
</hit>
<hit score="1" id="5364302">
<info><authors><author pid="09/2379">Yamin Li</author><author pid="21/4972">Wanming Chu</author></authors><title>The Effects of STEF in Finely Parallel Multithreaded Processors.</title><venue>HPCA</venue><pages>318-325</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/LiC95</key><doi>10.1109/HPCA.1995.386531</doi><ee>https://doi.org/10.1109/HPCA.1995.386531</ee><url>https://dblp.org/rec/conf/hpca/LiC95</url></info>
<url>URL#5364302</url>
</hit>
<hit score="1" id="5364303">
<info><authors><author pid="84/2066">Ran Libeskind-Hadas</author><author pid="58/5647">Eli Brandt</author></authors><title>Origin-Based Fault-Tolerant routing in the Mesh.</title><venue>HPCA</venue><pages>102-111</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/Libeskind-HadasB95</key><doi>10.1109/HPCA.1995.386551</doi><ee>https://doi.org/10.1109/HPCA.1995.386551</ee><url>https://dblp.org/rec/conf/hpca/Libeskind-HadasB95</url></info>
<url>URL#5364303</url>
</hit>
<hit score="1" id="5364304">
<info><authors><author pid="92/1611">Josep Llosa</author><author pid="v/MateoValero">Mateo Valero</author><author pid="62/6835">Eduard Ayguad&#233;</author></authors><title>Non-Consistent Dual Register Files to Reduce Register Pressure.</title><venue>HPCA</venue><pages>22-31</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/LlosaVA95</key><doi>10.1109/HPCA.1995.386558</doi><ee>https://doi.org/10.1109/HPCA.1995.386558</ee><url>https://dblp.org/rec/conf/hpca/LlosaVA95</url></info>
<url>URL#5364304</url>
</hit>
<hit score="1" id="5364305">
<info><authors><author pid="m/SallyAMcKee">Sally A. McKee</author><author pid="w/WilliamAWulf">William A. Wulf</author></authors><title>Access Ordering and Memory-Conscious Cache Utilization.</title><venue>HPCA</venue><pages>253-262</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/McKeeW95</key><doi>10.1109/HPCA.1995.386537</doi><ee>https://doi.org/10.1109/HPCA.1995.386537</ee><url>https://dblp.org/rec/conf/hpca/McKeeW95</url></info>
<url>URL#5364305</url>
</hit>
<hit score="1" id="5364306">
<info><authors><author pid="m/MMMichael">Maged M. Michael</author><author pid="s/MichaelLScott">Michael L. Scott</author></authors><title>Implementation of Atomic Primitives on Distributed Shared Memory Multiprocessors.</title><venue>HPCA</venue><pages>222-231</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/MichaelS95</key><doi>10.1109/HPCA.1995.386540</doi><ee>https://doi.org/10.1109/HPCA.1995.386540</ee><url>https://dblp.org/rec/conf/hpca/MichaelS95</url></info>
<url>URL#5364306</url>
</hit>
<hit score="1" id="5364307">
<info><authors><author pid="57/1234">Peter R. Nuth</author><author pid="d/WJDally">William J. Dally</author></authors><title>The Named-State Register File - Implementation and Performance.</title><venue>HPCA</venue><pages>4-13</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/NuthD95</key><doi>10.1109/HPCA.1995.386560</doi><ee>https://doi.org/10.1109/HPCA.1995.386560</ee><url>https://dblp.org/rec/conf/hpca/NuthD95</url></info>
<url>URL#5364307</url>
</hit>
<hit score="1" id="5364308">
<info><authors><author pid="p/DhabaleswarKPanda">Dhabaleswar K. Panda 0001</author></authors><title>Fast Barrier Synchronization in Wormhole k-ary n-cube Networks with Multidestination Worms.</title><venue>HPCA</venue><pages>200-209</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/Panda95</key><doi>10.1109/HPCA.1995.386542</doi><ee>https://doi.org/10.1109/HPCA.1995.386542</ee><url>https://dblp.org/rec/conf/hpca/Panda95</url></info>
<url>URL#5364308</url>
</hit>
<hit score="1" id="5364309">
<info><authors><author pid="60/6865">Chunming Qiao</author><author pid="m/RamiGMelhem">Rami G. Melhem</author></authors><title>Reducing Communication Latency with Path Multiplexing in Optically Interconnected Multiprocessor Systems.</title><venue>HPCA</venue><pages>34-43</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/QiaoM95</key><doi>10.1109/HPCA.1995.386557</doi><ee>https://doi.org/10.1109/HPCA.1995.386557</ee><url>https://dblp.org/rec/conf/hpca/QiaoM95</url></info>
<url>URL#5364309</url>
</hit>
<hit score="1" id="5364310">
<info><authors><author pid="34/331">Raghu Sastry</author><author pid="r/NRanganathan">N. Ranganathan</author></authors><title>A VLSI Architecture for Computer the Tree-to-Tree Distance.</title><venue>HPCA</venue><pages>330-339</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/SastryR95</key><doi>10.1109/HPCA.1995.386530</doi><ee>https://doi.org/10.1109/HPCA.1995.386530</ee><url>https://dblp.org/rec/conf/hpca/SastryR95</url></info>
<url>URL#5364310</url>
</hit>
<hit score="1" id="5364311">
<info><authors><author pid="43/5403">Ashley Saulsbury</author><author pid="53/307">Tim Wilkinson</author><author pid="c/JohnBCarter">John B. Carter</author><author pid="91/6823">Anders Landin</author></authors><title>An Argument for Simple COMA.</title><venue>HPCA</venue><pages>276-285</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/SaulsburyWCL95</key><doi>10.1109/HPCA.1995.386535</doi><ee>https://doi.org/10.1109/HPCA.1995.386535</ee><url>https://dblp.org/rec/conf/hpca/SaulsburyWCL95</url></info>
<url>URL#5364311</url>
</hit>
<hit score="1" id="5364312">
<info><authors><author pid="08/6044">Andr&#233; Seznec</author></authors><title>DASC Cache.</title><venue>HPCA</venue><pages>134-143</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/Seznec95</key><doi>10.1109/HPCA.1995.386548</doi><ee>https://doi.org/10.1109/HPCA.1995.386548</ee><url>https://dblp.org/rec/conf/hpca/Seznec95</url></info>
<url>URL#5364312</url>
</hit>
<hit score="1" id="5364313">
<info><authors><author pid="72/3356">Anand Sivasubramaniam</author><author pid="01/3775">Aman Singla</author><author pid="r/URamachandran">Umakishore Ramachandran</author><author pid="52/5407">H. Venkateswaran</author></authors><title>Abstracting Network Characteristics and Locality Properties of Parallel Systems.</title><venue>HPCA</venue><pages>54-63</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/SivasubramaniamSRV95</key><doi>10.1109/HPCA.1995.386555</doi><ee>https://doi.org/10.1109/HPCA.1995.386555</ee><url>https://dblp.org/rec/conf/hpca/SivasubramaniamSRV95</url></info>
<url>URL#5364313</url>
</hit>
<hit score="1" id="5364314">
<info><authors><author pid="34/2635">Thomas L. Sterling</author><author pid="11/626">Daniel Savarese</author><author pid="46/5755">Phillip Merkey</author><author pid="61/353">Jeffrey P. Gardner</author></authors><title>An Initial Evaluation of the Convex SPP-1000 for Earth and Space Science Application.</title><venue>HPCA</venue><pages>176-185</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/SterlingSMG95</key><doi>10.1109/HPCA.1995.386544</doi><ee>https://doi.org/10.1109/HPCA.1995.386544</ee><url>https://dblp.org/rec/conf/hpca/SterlingSMG95</url></info>
<url>URL#5364314</url>
</hit>
<hit score="1" id="5364315">
<info><authors><author pid="35/1139">Olivier Temam</author><author pid="n/NathalieDrach">Nathalie Drach</author></authors><title>Software Assistance for Data Caches.</title><venue>HPCA</venue><pages>154-163</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/TemamD95</key><doi>10.1109/HPCA.1995.386546</doi><ee>https://doi.org/10.1109/HPCA.1995.386546</ee><url>https://dblp.org/rec/conf/hpca/TemamD95</url></info>
<url>URL#5364315</url>
</hit>
<hit score="1" id="5364316">
<info><authors><author pid="77/6475">Kevin B. Theobald</author><author pid="81/3616">Herbert H. J. Hum</author><author pid="g/GuangRGao">Guang R. Gao</author></authors><title>A Design Frame for Hybrid Access Caches.</title><venue>HPCA</venue><pages>144-153</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/TheobaldHG95</key><doi>10.1109/HPCA.1995.386547</doi><ee>https://doi.org/10.1109/HPCA.1995.386547</ee><url>https://dblp.org/rec/conf/hpca/TheobaldHG95</url></info>
<url>URL#5364316</url>
</hit>
<hit score="1" id="5364317">
<info><authors><author pid="t/JosepTorrellas">Josep Torrellas</author><author pid="59/3463">Chun Xia</author><author pid="56/4064">Russell L. Daigle</author></authors><title>Optimizing Instruction Cache Performance for Operating System Intensive Workloads.</title><venue>HPCA</venue><pages>360-369</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/TorrellasXD95</key><doi>10.1109/HPCA.1995.386527</doi><ee>https://doi.org/10.1109/HPCA.1995.386527</ee><url>https://dblp.org/rec/conf/hpca/TorrellasXD95</url></info>
<url>URL#5364317</url>
</hit>
<hit score="1" id="5364318">
<info><authors><author pid="67/4126">Kent Treiber</author><author pid="89/6512-1">Jai Menon 0001</author></authors><title>Simulation Study of Cached RAID5 Designs.</title><venue>HPCA</venue><pages>186-197</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/TreiberM95</key><doi>10.1109/HPCA.1995.386543</doi><ee>https://doi.org/10.1109/HPCA.1995.386543</ee><url>https://dblp.org/rec/conf/hpca/TreiberM95</url></info>
<url>URL#5364318</url>
</hit>
<hit score="1" id="5364319">
<info><authors><author pid="05/6917">Jatin Upadhyay</author><author pid="25/5641">Vara Varavithya</author><author pid="m/PrasantMohapatra">Prasant Mohapatra</author></authors><title>Efficient and Balanced Adaptive Routing in Two-Dimensional Meshes.</title><venue>HPCA</venue><pages>112-121</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/UpadhyayVM95</key><doi>10.1109/HPCA.1995.386550</doi><ee>https://doi.org/10.1109/HPCA.1995.386550</ee><url>https://dblp.org/rec/conf/hpca/UpadhyayVM95</url></info>
<url>URL#5364319</url>
</hit>
<hit score="1" id="5364320">
<info><authors><author pid="61/4577">Shlomo Weiss</author></authors><title>Implementing Register Interlocks in Parallel-Pipeline Multiple Instruction Queue, Superscalar Processors.</title><venue>HPCA</venue><pages>14-21</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/Weiss95</key><doi>10.1109/HPCA.1995.386559</doi><ee>https://doi.org/10.1109/HPCA.1995.386559</ee><url>https://dblp.org/rec/conf/hpca/Weiss95</url></info>
<url>URL#5364320</url>
</hit>
<hit score="1" id="5364321">
<info><authors><author pid="68/917">Karl Westerholz</author><author pid="32/1157">Stephen Honal</author><author pid="16/580">Josef Plankl</author><author pid="64/4936">Christian Hafer</author></authors><title>Improving Performance by Cache Driven Memory Management.</title><venue>HPCA</venue><pages>234-242</pages><year>1995</year><type>Conference and Workshop Papers</type><key>conf/hpca/WesterholzHPH95</key><doi>10.1109/HPCA.1995.386539</doi><ee>https://doi.org/10.1109/HPCA.1995.386539</ee><url>https://dblp.org/rec/conf/hpca/WesterholzHPH95</url></info>
<url>URL#5364321</url>
</hit>
<hit score="1" id="5380535">
<info><title>Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture (HPCA 1995), Raleigh, North Carolina, USA, January 22-25, 1995</title><venue>HPCA</venue><publisher>IEEE Computer Society</publisher><year>1995</year><type>Editorship</type><key>conf/hpca/1995</key><ee>https://ieeexplore.ieee.org/xpl/conhome/3040/proceeding</ee><url>https://dblp.org/rec/conf/hpca/1995</url></info>
<url>URL#5380535</url>
</hit>
<hit score="1" id="5380783">
<info><title>Proceedings of the 1997 workshop on Computer architecture education, WCAE@HPCA 1997, San Antonio, Texas, USA, February 1997</title><venue>WCAE@HPCA</venue><publisher>ACM</publisher><year>1995</year><type>Editorship</type><key>conf/wcae/1997</key><doi>10.1145/1275165</doi><ee>https://doi.org/10.1145/1275165</ee><url>https://dblp.org/rec/conf/wcae/1997</url></info>
<url>URL#5380783</url>
</hit>
</hits>
</result>