{"Source Block": ["zipcpu/rtl/peripherals/zipmmu.v@347:357@HdlIdDef", "\t//\n\twire\t[(TBL_SIZE-1):0]\tr_tlb_match;\n\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n\treg\tmiss_pending;\n\t//\n\treg\trtn_err;\n\n"], "Clone Blocks": [["zipcpu/rtl/peripherals/zipmmu.v@348:358", "\twire\t[(TBL_SIZE-1):0]\tr_tlb_match;\n\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n\treg\tmiss_pending;\n\t//\n\treg\trtn_err;\n\n\n"], ["zipcpu/rtl/peripherals/zipmmu.v@348:358", "\twire\t[(TBL_SIZE-1):0]\tr_tlb_match;\n\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n\treg\tmiss_pending;\n\t//\n\treg\trtn_err;\n\n\n"], ["zipcpu/rtl/peripherals/zipmmu.v@347:357", "\t//\n\twire\t[(TBL_SIZE-1):0]\tr_tlb_match;\n\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n\treg\tmiss_pending;\n\t//\n\treg\trtn_err;\n\n"], ["zipcpu/rtl/peripherals/zipmmu.v@348:358", "\twire\t[(TBL_SIZE-1):0]\tr_tlb_match;\n\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n\treg\tmiss_pending;\n\t//\n\treg\trtn_err;\n\n\n"], ["zipcpu/rtl/peripherals/zipmmu.v@345:355", "\treg\t[(PAW-1):0]\tlast_ppage;\n\treg\t[(VAW-1):0]\tlast_vpage;\n\t//\n\twire\t[(TBL_SIZE-1):0]\tr_tlb_match;\n\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n\treg\tmiss_pending;\n\t//\n"], ["zipcpu/rtl/peripherals/zipmmu.v@345:355", "\treg\t[(PAW-1):0]\tlast_ppage;\n\treg\t[(VAW-1):0]\tlast_vpage;\n\t//\n\twire\t[(TBL_SIZE-1):0]\tr_tlb_match;\n\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n\treg\tmiss_pending;\n\t//\n"], ["zipcpu/rtl/peripherals/zipmmu.v@344:354", "\treg\t[(DW/8-1):0]\tr_sel;\n\treg\t[(PAW-1):0]\tlast_ppage;\n\treg\t[(VAW-1):0]\tlast_vpage;\n\t//\n\twire\t[(TBL_SIZE-1):0]\tr_tlb_match;\n\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n\treg\tmiss_pending;\n"], ["zipcpu/rtl/peripherals/zipmmu.v@348:358", "\twire\t[(TBL_SIZE-1):0]\tr_tlb_match;\n\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n\treg\tmiss_pending;\n\t//\n\treg\trtn_err;\n\n\n"], ["zipcpu/rtl/peripherals/zipmmu.v@343:353", "\treg\t[(DW-1):0]\tr_data;\n\treg\t[(DW/8-1):0]\tr_sel;\n\treg\t[(PAW-1):0]\tlast_ppage;\n\treg\t[(VAW-1):0]\tlast_vpage;\n\t//\n\twire\t[(TBL_SIZE-1):0]\tr_tlb_match;\n\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n"], ["zipcpu/rtl/peripherals/zipmmu.v@345:355", "\treg\t[(PAW-1):0]\tlast_ppage;\n\treg\t[(VAW-1):0]\tlast_vpage;\n\t//\n\twire\t[(TBL_SIZE-1):0]\tr_tlb_match;\n\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n\treg\tmiss_pending;\n\t//\n"], ["zipcpu/rtl/peripherals/zipmmu.v@347:357", "\t//\n\twire\t[(TBL_SIZE-1):0]\tr_tlb_match;\n\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n\treg\tmiss_pending;\n\t//\n\treg\trtn_err;\n\n"], ["zipcpu/rtl/peripherals/zipmmu.v@347:357", "\t//\n\twire\t[(TBL_SIZE-1):0]\tr_tlb_match;\n\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n\treg\tmiss_pending;\n\t//\n\treg\trtn_err;\n\n"], ["zipcpu/rtl/peripherals/zipmmu.v@347:357", "\t//\n\twire\t[(TBL_SIZE-1):0]\tr_tlb_match;\n\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n\treg\tmiss_pending;\n\t//\n\treg\trtn_err;\n\n"], ["zipcpu/rtl/peripherals/zipmmu.v@349:359", "\treg\t[(LGTBL-1):0]\t\ts_tlb_addr;\n\treg\t\t\t\ts_tlb_miss, s_tlb_hit, s_pending;\n\t//\n\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n\treg\tp_tlb_miss,p_tlb_err, pf_stb, pf_cachable;\n\treg\tmiss_pending;\n\t//\n\treg\trtn_err;\n\n\n\t//////////////////////////////////////////\n"]], "Diff Content": {"Delete": [[352, "\twire\tro_flag, simple_miss, ro_miss, table_err, cachable;\n"]], "Add": [[352, "\twire\tro_flag, exe_flag, simple_miss, ro_miss, exe_miss, table_err, cachable;\n"]]}}