INFO-FLOW: Workspace /home/abhinit_singh/my-hls-test5/myproject_prj/solution1 opened at Sat Apr 13 16:49:12 IST 2024
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Command     set_part done; 0.14 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
ERROR: [HLS 200-101] 'config_schedule': Unknown option '-enable_dsp_full_reg=false'.
Command     config_schedule done; error code: 1; 
Command   ap_source done; error code: 1; 0.15 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/abhinit_singh/my-hls-test5/myproject_prj/solution1 opened at Sat Apr 13 16:53:02 IST 2024
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute       source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7a200tfbg676-2 
Execute         add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute           get_default_platform 
Execute           license_isbetapart xc7a200t 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/artix7/artix7_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute         get_default_platform 
Command       set_part done; 0.12 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Command     open_solution done; 0.22 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.12 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted firmware/myproject.cpp 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot" -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.18 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot" -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 31.03 sec.
INFO-FLOW: GCC PP time: 33 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 48.89 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/solution1.json 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/solution1.json -quiet -fix-errors /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 52.56 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 35.65 sec.
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: firmware/myproject.cpp:41:75
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 110.17 sec.
INFO-FLOW: tidy-3.1 time 198 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 59.25 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot" -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp" 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp
Command         clang done; 0.98 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot" -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 32.58 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/abhinit_singh/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 7.2 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:06:10 ; elapsed = 00:06:22 . Memory (MB): peak = 468.535 ; gain = 126.000 ; free physical = 2985 ; free virtual = 15208
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:06:10 ; elapsed = 00:06:22 . Memory (MB): peak = 468.535 ; gain = 126.000 ; free physical = 2985 ; free virtual = 15208
Execute         ::config_rtl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 3.61 sec.
Execute           llvm-ld /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/abhinit_singh/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 7.79 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:41) in function 'void nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely.
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_latency.h:55).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d.h:50).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'myproject' (firmware/myproject.cpp:54).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:62).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'myproject' (firmware/myproject.cpp:70).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base.1' ().
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' into 'myproject' (firmware/myproject.cpp:72).
Command           transform done; 9340.65 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 02:41:57 ; elapsed = 02:42:14 . Memory (MB): peak = 3598.758 ; gain = 3256.223 ; free physical = 498 ; free virtual = 11855
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' (firmware/nnet_utils/nnet_pooling.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op_limit<config4>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_pooling.h:205) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pad_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_pooling.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_pooling.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:254) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:262) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config11>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:265) automatically.
Command           transform done; 23.02 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 02:42:20 ; elapsed = 02:42:37 . Memory (MB): peak = 3598.758 ; gain = 3256.223 ; free physical = 531 ; free virtual = 11887
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:217:17).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' (firmware/nnet_utils/nnet_activation.h:40:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:40:43).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling.h:219) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' (firmware/nnet_utils/nnet_activation.h:40:43).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PartitionLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:35) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:243) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:252) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation.h:266) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:43) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:43) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling.h:219) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:43) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' completely.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:43) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 23.76 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 9399 sec.
Command       elaborate done; error code: 2; 9780.16 sec.
Command     csynth_design done; error code: 2; 9780.16 sec.
Command   ap_source done; error code: 1; 9780.5 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/abhinit_singh/my-hls-test5/myproject_prj/solution1 opened at Sat Apr 13 21:55:47 IST 2024
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.11 sec.
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute       source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7a200tfbg676-2 
Execute         add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute           get_default_platform 
Execute           license_isbetapart xc7a200t 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/artix7/artix7_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute         get_default_platform 
Command       set_part done; 0.11 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Command     open_solution done; 0.33 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted firmware/myproject.cpp 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot" -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.53 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot" -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 30.29 sec.
INFO-FLOW: GCC PP time: 32 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 49.1 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/solution1.json 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/solution1.json -quiet -fix-errors /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 48.96 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 33.08 sec.
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: firmware/myproject.cpp:41:75
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 102.07 sec.
INFO-FLOW: tidy-3.1 time 184 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 58.51 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot" -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp" 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp
Command         clang done; 1.16 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot" -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 30.49 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/abhinit_singh/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 6.91 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:51 ; elapsed = 00:06:05 . Memory (MB): peak = 468.531 ; gain = 126.000 ; free physical = 3314 ; free virtual = 14939
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:51 ; elapsed = 00:06:05 . Memory (MB): peak = 468.531 ; gain = 126.000 ; free physical = 3315 ; free virtual = 14940
Execute         ::config_rtl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 3.57 sec.
Execute           llvm-ld /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/abhinit_singh/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 6.79 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:41) in function 'void nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely.
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_latency.h:55).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d.h:50).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'myproject' (firmware/myproject.cpp:54).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:62).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'myproject' (firmware/myproject.cpp:70).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base.1' ().
Command           transform done; 9285.98 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 02:40:42 ; elapsed = 02:41:01 . Memory (MB): peak = 3598.754 ; gain = 3256.223 ; free physical = 659 ; free virtual = 11229
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' (firmware/nnet_utils/nnet_pooling.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op_limit<config4>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_pooling.h:205) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pad_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_pooling.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_pooling.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:254) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:262) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config11>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:265) automatically.
Command           transform done; 22.85 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 02:41:05 ; elapsed = 02:41:24 . Memory (MB): peak = 3598.754 ; gain = 3256.223 ; free physical = 627 ; free virtual = 11203
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling.h:219) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PartitionLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:35) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling.h:219) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv2d_latency.h:48) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv2d_latency.h:62) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv2d_latency.h:69) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv2d_latency.h:80) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-131] Reshaping array 'conv2d_1_input.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V' (firmware/myproject.cpp:8) in dimension 1 completely.
ERROR: [XFORM 203-103] Array 'layer2_out.V' (firmware/myproject.cpp:39): partitioned elements number (22784) has exeeded the threshold (4096), which may cause long run-time.
Command           transform done; error code: 1; 27.6 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 9347 sec.
Command       elaborate done; error code: 2; 9710.78 sec.
Command     csynth_design done; error code: 2; 9710.78 sec.
Command   ap_source done; error code: 1; 9711.26 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/abhinit_singh/my-hls-test5/myproject_prj/solution1 opened at Sun Apr 14 14:00:18 IST 2024
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Command         ap_source done; 0.12 sec.
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.28 sec.
Execute       source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.25 sec.
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.28 sec.
Command       ap_source done; 0.3 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute       source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7a200tfbg676-2 
Execute         add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute           get_default_platform 
Execute           license_isbetapart xc7a200t 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.13 sec.
Execute         add_library xilinx/artix7/artix7_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute         get_default_platform 
Command       set_part done; 0.18 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Command     open_solution done; 0.87 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted firmware/myproject.cpp 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot" -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.93 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot" -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 30.48 sec.
INFO-FLOW: GCC PP time: 30 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 49.55 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/solution1.json 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/solution1.json -quiet -fix-errors /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 51.83 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 34.72 sec.
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: firmware/myproject.cpp:42:75
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 105.02 sec.
INFO-FLOW: tidy-3.1 time 191 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 58.45 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot" -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp" 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp
Command         clang done; 1.01 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot" -I "/home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/abhinit_singh/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/abhinit_singh/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot -I /home/abhinit_singh/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 30.58 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/abhinit_singh/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 7.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:06:00 ; elapsed = 00:06:16 . Memory (MB): peak = 468.531 ; gain = 126.000 ; free physical = 2940 ; free virtual = 14233
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:06:00 ; elapsed = 00:06:16 . Memory (MB): peak = 468.531 ; gain = 126.000 ; free physical = 2941 ; free virtual = 14235
Execute         ::config_rtl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 3.53 sec.
Execute           llvm-ld /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/abhinit_singh/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 6.77 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:41) in function 'void nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely.
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_latency.h:55).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d.h:50).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'myproject' (firmware/myproject.cpp:55).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:63).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'myproject' (firmware/myproject.cpp:71).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<18, 8, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base.1' ().
Command           transform done; 9293.32 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 02:40:59 ; elapsed = 02:41:20 . Memory (MB): peak = 3626.258 ; gain = 3283.727 ; free physical = 539 ; free virtual = 11148
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' (firmware/nnet_utils/nnet_pooling.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op_limit<config4>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_pooling.h:205) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pad_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_pooling.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_pooling.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:254) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:262) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config11>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:265) automatically.
Command           transform done; 23.1 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 02:41:22 ; elapsed = 02:41:43 . Memory (MB): peak = 3626.258 ; gain = 3283.727 ; free physical = 539 ; free virtual = 11152
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling.h:219) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PartitionLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:35) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling.h:219) in function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv2d_latency.h:48) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv2d_latency.h:62) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv2d_latency.h:69) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv2d_latency.h:80) in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-131] Reshaping array 'conv2d_1_input.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:39) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:44) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/myproject.cpp:48) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V' (firmware/myproject.cpp:53) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/myproject.cpp:57) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V' (firmware/myproject.cpp:61) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V' (firmware/myproject.cpp:65) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V' (firmware/myproject.cpp:69) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_buf.V' (firmware/nnet_utils/nnet_conv2d_latency.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_conv2d_latency.h:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_conv2d_latency.h:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_buf.V' (firmware/nnet_utils/nnet_conv2d_latency.h:19) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'layer10_out.V.3' (firmware/myproject.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' (firmware/nnet_utils/nnet_pooling.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_pooling.h:247) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:254) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config11>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:265) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_out[0].V' should be updated in process function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_out[1].V' should be updated in process function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_out[2].V' should be updated in process function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_out[3].V' should be updated in process function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_out[4].V' should be updated in process function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_out[5].V' should be updated in process function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_out[6].V' should be updated in process function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer2_out[7].V' should be updated in process function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer3_out[0].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer3_out[1].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer3_out[2].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer3_out[3].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer3_out[4].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer3_out[5].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer3_out[6].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer3_out[7].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer4_out[0].V' should be updated in process function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer4_out[1].V' should be updated in process function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer4_out[2].V' should be updated in process function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer4_out[3].V' should be updated in process function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer4_out[4].V' should be updated in process function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer4_out[5].V' should be updated in process function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer4_out[6].V' should be updated in process function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer4_out[7].V' should be updated in process function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer6_out[0].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer6_out[1].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer6_out[2].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer6_out[3].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer6_out[4].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer6_out[5].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer6_out[6].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer6_out[7].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer7_out[0].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer7_out[1].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer7_out[2].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer7_out[3].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer7_out[4].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer7_out[5].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer7_out[6].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer7_out[7].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer8_out[0].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer8_out[1].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer8_out[2].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer8_out[3].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer8_out[4].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer8_out[5].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer8_out[6].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer8_out[7].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer9_out[0].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer9_out[1].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer9_out[2].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer9_out[3].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer9_out[4].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer9_out[5].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer9_out[6].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer9_out[7].V' should be updated in process function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer10_out[0].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer10_out[1].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer10_out[2].V' should be updated in process function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 9 process function(s): 
	 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>'
	 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'
	 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>'
	 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>'
	 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>'
	 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>'.
Command           transform done; 46.66 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:245:24) to (firmware/nnet_utils/nnet_activation.h:243:46) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_common.h:36:55) to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_code_gen.h:33:16) to (firmware/nnet_utils/nnet_code_gen.h:749:5) in function 'nnet::fill_buffer_2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>::fill_buffer'... converting 357 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 6, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:262) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::fill_buffer_2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>::fill_buffer' (firmware/nnet_utils/nnet_code_gen.h:33)...353 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_latency.h:32:13)...793 expression(s) balanced.
Command           transform done; 7.23 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 02:42:15 ; elapsed = 02:42:37 . Memory (MB): peak = 3626.258 ; gain = 3283.727 ; free physical = 531 ; free virtual = 11154
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' to 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11>' (firmware/nnet_utils/nnet_activation.h:43:46)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config11>' to 'softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>' (firmware/nnet_utils/nnet_activation.h:379)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' to 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>' (firmware/nnet_utils/nnet_activation.h:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' to 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' to 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>' (firmware/nnet_utils/nnet_activation.h:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' (firmware/nnet_utils/nnet_pooling.h:200)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_buffer_2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>::fill_buffer' to 'fill_buffer' (firmware/nnet_utils/nnet_code_gen.h:33)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d.h:43)
INFO: [XFORM 203-531] Rewinding loop 'PartitionLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:35) in function 'conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'.
Command           transform done; 15.55 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 02:42:31 ; elapsed = 02:42:52 . Memory (MB): peak = 3626.258 ; gain = 3283.727 ; free physical = 505 ; free virtual = 11137
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 9396.38 sec.
Command       elaborate done; 9769.09 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' to 'conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>' to 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' to 'pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>' to 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>' to 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11>' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>' to 'softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> 
Execute         preproc_iomode -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         preproc_iomode -model pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         preproc_iomode -model fill_buffer 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject
INFO-FLOW: Configuring Module : fill_buffer ...
Execute         set_default_model fill_buffer 
Execute         apply_spec_resource_limit fill_buffer 
INFO-FLOW: Configuring Module : conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         apply_spec_resource_limit pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> 
INFO-FLOW: Configuring Module : softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> ...
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> 
Execute         apply_spec_resource_limit softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> 
INFO-FLOW: Configuring Module : softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> ...
Execute         set_default_model softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> 
Execute         apply_spec_resource_limit softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject
INFO-FLOW: Preprocessing Module: fill_buffer ...
Execute         set_default_model fill_buffer 
Execute         cdfg_preprocess -model fill_buffer 
Execute         rtl_gen_preprocess fill_buffer 
INFO-FLOW: Preprocessing Module: conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Command         cdfg_preprocess done; 76.02 sec.
Execute         rtl_gen_preprocess conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         cdfg_preprocess -model pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> 
INFO-FLOW: Preprocessing Module: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> ...
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> 
Execute         cdfg_preprocess -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> 
Execute         rtl_gen_preprocess softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> 
INFO-FLOW: Preprocessing Module: softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> ...
Execute         set_default_model softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> 
Execute         cdfg_preprocess -model softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> 
Execute         rtl_gen_preprocess softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fill_buffer 
Execute         schedule -model fill_buffer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_buffer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 26.98 sec.
INFO: [HLS 200-111]  Elapsed time: 9875.63 seconds; current allocated memory: 1.711 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/fill_buffer.verbose.sched.rpt -verbose -f 
Command         report done; 6.68 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/fill_buffer.sched.adb -f 
Command         db_write done; 6.37 sec.
INFO-FLOW: Finish scheduling fill_buffer.
Execute         set_default_model fill_buffer 
Execute         bind -model fill_buffer 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=fill_buffer
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 13.51 seconds; current allocated memory: 1.718 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/fill_buffer.verbose.bind.rpt -verbose -f 
Command         report done; 7.35 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/fill_buffer.bind.adb -f 
Command         db_write done; 6.45 sec.
INFO-FLOW: Finish binding fill_buffer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         schedule -model conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PartitionLoop'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'acc[1].V', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V' and 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'p_Val2_19_3', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'acc[2].V', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V' and 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'p_Val2_19_3', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'acc[3].V', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V' and 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'p_Val2_19_3', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'acc[4].V', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V' and 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'p_Val2_19_3', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'acc[67].V', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V' and 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'p_Val2_19_3', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'acc[98].V', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V' and 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'p_Val2_19_3', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'acc[114].V', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V' and 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'p_Val2_19_3', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'acc_122_V_3_cast', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V' and 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'p_Val2_19_3', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'acc_126_V_3_cast', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V' and 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'p_Val2_19_3', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'acc[127].V', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V' and 'store' operation (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) of variable 'p_Val2_19_3', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50 on array 'res_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 156.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 561.99 sec.
INFO: [HLS 200-111]  Elapsed time: 575.93 seconds; current allocated memory: 1.762 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.sched.rpt -verbose -f 
Command         report done; 45.78 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.sched.adb -f 
Command         db_write done; 43.12 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
Execute         set_default_model conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         bind -model conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.1 sec.
INFO: [HLS 200-111]  Elapsed time: 93.09 seconds; current allocated memory: 1.800 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.bind.rpt -verbose -f 
Command         report done; 47.32 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.bind.adb -f 
Command         db_write done; 42.97 sec.
INFO-FLOW: Finish binding conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 90.72 seconds; current allocated memory: 1.804 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
Command         report done; 0.44 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.sched.adb -f 
Command         db_write done; 0.34 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.804 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.37 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.bind.adb -f 
Command         db_write done; 0.34 sec.
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         schedule -model pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 1.805 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.9 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.sched.adb -f 
Command         db_write done; 0.91 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
Execute         set_default_model pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         bind -model pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 1.806 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.bind.rpt -verbose -f 
Command         report done; 1 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.bind.adb -f 
Command         db_write done; 0.92 sec.
INFO-FLOW: Finish binding pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.77 sec.
INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 1.806 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.86 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.sched.adb -f 
Command         db_write done; 0.78 sec.
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 1.807 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.85 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.bind.adb -f 
Command         db_write done; 0.78 sec.
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 1.807 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.35 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.sched.adb -f 
Command         db_write done; 0.35 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.807 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.38 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.bind.adb -f 
Command         db_write done; 0.34 sec.
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.79 sec.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 1.808 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.85 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.sched.adb -f 
Command         db_write done; 0.81 sec.
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 1.808 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.87 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.bind.adb -f 
Command         db_write done; 0.81 sec.
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 1.808 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.35 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s.sched.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 1.809 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.35 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s.bind.adb -f 
Command         db_write done; 0.33 sec.
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.77 sec.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 1.809 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.82 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s.sched.adb -f 
Command         db_write done; 0.81 sec.
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 1.810 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.84 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s.bind.adb -f 
Command         db_write done; 0.74 sec.
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> 
Execute         schedule -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.92 sec.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 1.810 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s.verbose.sched.rpt -verbose -f 
Command         report done; 1.05 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s.sched.adb -f 
Command         db_write done; 1.03 sec.
INFO-FLOW: Finish scheduling softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11>.
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> 
Execute         bind -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 1.811 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s.verbose.bind.rpt -verbose -f 
Command         report done; 1.1 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s.bind.adb -f 
Command         db_write done; 0.97 sec.
INFO-FLOW: Finish binding softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> 
Execute         schedule -model softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 1.811 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>.
Execute         set_default_model softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> 
Execute         bind -model softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.811 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.811 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt -verbose -f 
Command         report done; 0.51 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.47 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=myproject
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 5.88 sec.
INFO: [HLS 200-111]  Elapsed time: 6.94 seconds; current allocated memory: 1.817 GB.
Execute         report -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt -verbose -f 
Command         report done; 3.01 sec.
Execute         db_write -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.44 sec.
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess fill_buffer 
Execute         rtl_gen_preprocess conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> 
Execute         rtl_gen_preprocess softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> 
Execute         rtl_gen_preprocess softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model fill_buffer -vendor xilinx -mg_file /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/fill_buffer.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'fill_buffer' is 145217 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_buffer'.
Command         create_rtl_model done; 0.56 sec.
INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 1.835 GB.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl fill_buffer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/systemc/fill_buffer -synmodules fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject 
Execute         gen_rtl fill_buffer -style xilinx -f -lang vhdl -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/vhdl/fill_buffer 
Execute         gen_rtl fill_buffer -style xilinx -f -lang vlog -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/verilog/fill_buffer 
Execute         gen_tb_info fill_buffer -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/fill_buffer -p /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db 
Command         gen_tb_info done; 0.44 sec.
Execute         report -model fill_buffer -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/fill_buffer_csynth.rpt -f 
Command         report done; 0.45 sec.
Execute         report -model fill_buffer -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/fill_buffer_csynth.xml -f -x 
Command         report done; 0.43 sec.
Execute         report -model fill_buffer -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/fill_buffer.verbose.rpt -verbose -f 
Command         report done; 8.12 sec.
Execute         db_write -model fill_buffer -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/fill_buffer.adb -f 
Command         db_write done; 7.41 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -vendor xilinx -mg_file /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' is 6363 from HDL expression: ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_15ns_17ns_32_2_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_5ns_21_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_5s_21_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_6ns_22_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_6s_22_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_7ns_23_2_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_7s_23_2_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_8ns_24_2_1': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_8s_24_2_1': 72 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_9ns_25_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_9s_25_2_1': 54 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_15ns_13ns_15_19_1': 128 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
Command         create_rtl_model done; 1.81 sec.
INFO: [HLS 200-111]  Elapsed time: 19.02 seconds; current allocated memory: 1.904 GB.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/systemc/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s -synmodules fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject 
Execute         gen_rtl conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/vhdl/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         gen_rtl conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/verilog/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         gen_tb_info conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s -p /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db 
Command         gen_tb_info done; 0.5 sec.
Execute         report -model conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.rpt -f 
Command         report done; 0.56 sec.
Execute         report -model conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.xml -f -x 
Command         report done; 0.52 sec.
Execute         report -model conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.rpt -verbose -f 
Command         report done; 49.14 sec.
Execute         db_write -model conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.adb -f 
Command         db_write done; 44.89 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -vendor xilinx -mg_file /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_832_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 97.31 seconds; current allocated memory: 2.071 GB.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/systemc/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s -synmodules fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -style xilinx -f -lang vhdl -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -style xilinx -f -lang vlog -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s -p /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db 
Execute         report -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_csynth.rpt -f 
Execute         report -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_csynth.xml -f -x 
Execute         report -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.verbose.rpt -verbose -f 
Command         report done; 0.38 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.adb -f 
Command         db_write done; 0.84 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -vendor xilinx -mg_file /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_13ns_15ns_28_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_17ns_15ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_832_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_13ns_11ns_13_17_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_15ns_13ns_15_19_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 2.073 GB.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/systemc/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s -synmodules fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject 
Execute         gen_rtl pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vhdl -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/vhdl/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         gen_rtl pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vlog -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/verilog/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         gen_tb_info pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s -p /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db 
Execute         report -model pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.rpt -f 
Execute         report -model pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.xml -f -x 
Execute         report -model pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.rpt -verbose -f 
Command         report done; 0.93 sec.
Execute         db_write -model pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.adb -f 
Command         db_write done; 1.42 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -vendor xilinx -mg_file /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11s_26_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_832_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 2.63 seconds; current allocated memory: 2.076 GB.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s -synmodules fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -style xilinx -f -lang vhdl -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -style xilinx -f -lang vlog -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s -p /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db 
Execute         report -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_csynth.rpt -f 
Execute         report -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_csynth.xml -f -x 
Execute         report -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.rpt -verbose -f 
Command         report done; 0.9 sec.
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.adb -f 
Command         db_write done; 1.36 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -vendor xilinx -mg_file /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_832_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 2.079 GB.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/systemc/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s -synmodules fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -style xilinx -f -lang vhdl -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -style xilinx -f -lang vlog -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s -p /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db 
Execute         report -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_csynth.rpt -f 
Execute         report -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_csynth.xml -f -x 
Execute         report -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.verbose.rpt -verbose -f 
Command         report done; 0.35 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.adb -f 
Command         db_write done; 0.86 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -vendor xilinx -mg_file /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11s_26_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_832_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 2.081 GB.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s -synmodules fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -style xilinx -f -lang vhdl -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -style xilinx -f -lang vlog -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s -p /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db 
Execute         report -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_csynth.rpt -f 
Execute         report -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_csynth.xml -f -x 
Execute         report -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.verbose.rpt -verbose -f 
Command         report done; 0.89 sec.
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.adb -f 
Command         db_write done; 1.35 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> -vendor xilinx -mg_file /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_832_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 2.083 GB.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/systemc/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s -synmodules fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> -style xilinx -f -lang vhdl -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> -style xilinx -f -lang vlog -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s -p /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db 
Execute         report -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s_csynth.rpt -f 
Execute         report -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s_csynth.xml -f -x 
Execute         report -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s.verbose.rpt -verbose -f 
Command         report done; 0.37 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s.adb -f 
Command         db_write done; 0.87 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> -vendor xilinx -mg_file /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_12s_26_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_832_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 2.085 GB.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s -synmodules fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> -style xilinx -f -lang vhdl -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> -style xilinx -f -lang vlog -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s -p /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db 
Execute         report -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_csynth.rpt -f 
Execute         report -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_csynth.xml -f -x 
Execute         report -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s.verbose.rpt -verbose -f 
Command         report done; 0.86 sec.
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s.adb -f 
Command         db_write done; 1.33 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> -vendor xilinx -mg_file /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_17ns_26_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 2.088 GB.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/systemc/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s -synmodules fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject 
Execute         gen_rtl softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> -style xilinx -f -lang vhdl -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s 
Execute         gen_rtl softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> -style xilinx -f -lang vlog -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s 
Execute         gen_tb_info softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s -p /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db 
Execute         report -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_csynth.rpt -f 
Execute         report -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_csynth.xml -f -x 
Execute         report -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s.verbose.rpt -verbose -f 
Command         report done; 1.15 sec.
Execute         db_write -model softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s.adb -f 
Command         db_write done; 1.61 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> -vendor xilinx -mg_file /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 2.96 seconds; current allocated memory: 2.091 GB.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/systemc/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s -synmodules fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject 
Execute         gen_rtl softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> -style xilinx -f -lang vhdl -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/vhdl/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s 
Execute         gen_rtl softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> -style xilinx -f -lang vlog -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/verilog/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s 
Execute         gen_tb_info softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s -p /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db 
Execute         report -model softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s_csynth.rpt -f 
Execute         report -model softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s_csynth.xml -f -x 
Execute         report -model softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s.verbose.rpt -verbose -f 
Execute         db_write -model softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11> -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s.adb -f 
Command         db_write done; 0.6 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_1_input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer11_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer11_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer11_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer11_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer11_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer11_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 1.52 sec.
INFO: [HLS 200-111]  Elapsed time: 2.28 seconds; current allocated memory: 2.098 GB.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/systemc/myproject -synmodules fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.19 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/verilog/myproject 
Execute         export_constraint_db -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl -f -tool general 
Execute         report -model myproject -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.design.xml -verbose -f -dv 
Command         report done; 2.26 sec.
Execute         report -model myproject -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.sdaccel.xml -verbose -f -sdaccel 
Command         report done; 0.31 sec.
Execute         gen_tb_info myproject -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject -p /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db 
Execute         report -model myproject -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/myproject_csynth.rpt -f 
Execute         report -model myproject -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/syn/report/myproject_csynth.xml -f -x 
Execute         report -model myproject -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt -verbose -f 
Command         report done; 3.13 sec.
Execute         db_write -model myproject -o /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.adb -f 
Command         db_write done; 1.12 sec.
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: fill_buffer {conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>} softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config11> {softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>} myproject
INFO-FLOW: Handling components in module [fill_buffer] ... 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/fill_buffer.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s] ... 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_7ns_23_2_1.
INFO-FLOW: Append model myproject_mul_16s_7ns_23_2_1
INFO-FLOW: Found component myproject_mul_16s_9s_25_2_1.
INFO-FLOW: Append model myproject_mul_16s_9s_25_2_1
INFO-FLOW: Found component myproject_mul_16s_8ns_24_2_1.
INFO-FLOW: Append model myproject_mul_16s_8ns_24_2_1
INFO-FLOW: Found component myproject_mul_15ns_17ns_32_2_1.
INFO-FLOW: Append model myproject_mul_15ns_17ns_32_2_1
INFO-FLOW: Found component myproject_mul_16s_6ns_22_2_1.
INFO-FLOW: Append model myproject_mul_16s_6ns_22_2_1
INFO-FLOW: Found component myproject_mul_16s_8s_24_2_1.
INFO-FLOW: Append model myproject_mul_16s_8s_24_2_1
INFO-FLOW: Found component myproject_mul_16s_7s_23_2_1.
INFO-FLOW: Append model myproject_mul_16s_7s_23_2_1
INFO-FLOW: Found component myproject_mul_16s_6s_22_2_1.
INFO-FLOW: Append model myproject_mul_16s_6s_22_2_1
INFO-FLOW: Found component myproject_mul_16s_9ns_25_2_1.
INFO-FLOW: Append model myproject_mul_16s_9ns_25_2_1
INFO-FLOW: Found component myproject_mul_16s_5s_21_2_1.
INFO-FLOW: Append model myproject_mul_16s_5s_21_2_1
INFO-FLOW: Found component myproject_mul_16s_5ns_21_2_1.
INFO-FLOW: Append model myproject_mul_16s_5ns_21_2_1
INFO-FLOW: Found component myproject_urem_15ns_13ns_15_19_1.
INFO-FLOW: Append model myproject_urem_15ns_13ns_15_19_1
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s] ... 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_832_16_1_1.
INFO-FLOW: Append model myproject_mux_832_16_1_1
INFO-FLOW: Handling components in module [pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s] ... 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_urem_15ns_13ns_15_19_seq_1.
INFO-FLOW: Append model myproject_urem_15ns_13ns_15_19_seq_1
INFO-FLOW: Found component myproject_urem_13ns_11ns_13_17_seq_1.
INFO-FLOW: Append model myproject_urem_13ns_11ns_13_17_seq_1
INFO-FLOW: Found component myproject_mul_mul_17ns_15ns_32_3_1.
INFO-FLOW: Append model myproject_mul_mul_17ns_15ns_32_3_1
INFO-FLOW: Found component myproject_mul_mul_13ns_15ns_28_3_1.
INFO-FLOW: Append model myproject_mul_mul_13ns_15ns_28_3_1
INFO-FLOW: Found component pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_pool_V.
INFO-FLOW: Append model pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_pool_V
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s] ... 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_11s_26_3_1.
INFO-FLOW: Append model myproject_mul_mul_16s_11s_26_3_1
INFO-FLOW: Found component dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V.
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V
INFO-FLOW: Found component dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_b6_V.
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_b6_V
INFO-FLOW: Found component dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_mult_V.
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_mult_V
INFO-FLOW: Found component dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_acc_V.
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_acc_V
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s] ... 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s] ... 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO-FLOW: Found component dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_w8_V.
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_w8_V
INFO-FLOW: Found component dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_b8_V.
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_b8_V
INFO-FLOW: Found component dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_mult_V.
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_mult_V
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s] ... 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s] ... 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_12s_26_3_1.
INFO-FLOW: Append model myproject_mul_mul_16s_12s_26_3_1
INFO-FLOW: Found component dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V.
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V
INFO-FLOW: Found component dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_b10_V.
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_b10_V
INFO-FLOW: Found component dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_mult_V.
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_mult_V
INFO-FLOW: Found component dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_acc_V.
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_acc_V
INFO-FLOW: Handling components in module [softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s] ... 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_18s_17ns_26_3_1.
INFO-FLOW: Append model myproject_mul_mul_18s_17ns_26_3_1
INFO-FLOW: Found component softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_table1.
INFO-FLOW: Append model softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_table1
INFO-FLOW: Found component softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_invert_table2.
INFO-FLOW: Append model softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_invert_table2
INFO-FLOW: Found component softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_res_V.
INFO-FLOW: Append model softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_res_V
INFO-FLOW: Handling components in module [softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s] ... 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model fill_buffer
INFO-FLOW: Append model conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s
INFO-FLOW: Append model softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s
INFO-FLOW: Append model softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_16s_7ns_23_2_1 myproject_mul_16s_9s_25_2_1 myproject_mul_16s_8ns_24_2_1 myproject_mul_15ns_17ns_32_2_1 myproject_mul_16s_6ns_22_2_1 myproject_mul_16s_8s_24_2_1 myproject_mul_16s_7s_23_2_1 myproject_mul_16s_6s_22_2_1 myproject_mul_16s_9ns_25_2_1 myproject_mul_16s_5s_21_2_1 myproject_mul_16s_5ns_21_2_1 myproject_urem_15ns_13ns_15_19_1 myproject_mux_832_16_1_1 myproject_urem_15ns_13ns_15_19_seq_1 myproject_urem_13ns_11ns_13_17_seq_1 myproject_mul_mul_17ns_15ns_32_3_1 myproject_mul_mul_13ns_15ns_28_3_1 pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_pool_V myproject_mul_mul_16s_11s_26_3_1 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_b6_V dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_mult_V dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_acc_V dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_w8_V dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_b8_V dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_mult_V myproject_mul_mul_16s_12s_26_3_1 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_b10_V dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_mult_V dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_acc_V myproject_mul_mul_18s_17ns_26_3_1 softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_table1 softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_invert_table2 softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_res_V fill_buffer conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s myproject
INFO-FLOW: To file: write model myproject_mul_16s_7ns_23_2_1
INFO-FLOW: To file: write model myproject_mul_16s_9s_25_2_1
INFO-FLOW: To file: write model myproject_mul_16s_8ns_24_2_1
INFO-FLOW: To file: write model myproject_mul_15ns_17ns_32_2_1
INFO-FLOW: To file: write model myproject_mul_16s_6ns_22_2_1
INFO-FLOW: To file: write model myproject_mul_16s_8s_24_2_1
INFO-FLOW: To file: write model myproject_mul_16s_7s_23_2_1
INFO-FLOW: To file: write model myproject_mul_16s_6s_22_2_1
INFO-FLOW: To file: write model myproject_mul_16s_9ns_25_2_1
INFO-FLOW: To file: write model myproject_mul_16s_5s_21_2_1
INFO-FLOW: To file: write model myproject_mul_16s_5ns_21_2_1
INFO-FLOW: To file: write model myproject_urem_15ns_13ns_15_19_1
INFO-FLOW: To file: write model myproject_mux_832_16_1_1
INFO-FLOW: To file: write model myproject_urem_15ns_13ns_15_19_seq_1
INFO-FLOW: To file: write model myproject_urem_13ns_11ns_13_17_seq_1
INFO-FLOW: To file: write model myproject_mul_mul_17ns_15ns_32_3_1
INFO-FLOW: To file: write model myproject_mul_mul_13ns_15ns_28_3_1
INFO-FLOW: To file: write model pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_pool_V
INFO-FLOW: To file: write model myproject_mul_mul_16s_11s_26_3_1
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_b6_V
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_mult_V
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_acc_V
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_w8_V
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_b8_V
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_mult_V
INFO-FLOW: To file: write model myproject_mul_mul_16s_12s_26_3_1
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_b10_V
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_mult_V
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_acc_V
INFO-FLOW: To file: write model myproject_mul_mul_18s_17ns_26_3_1
INFO-FLOW: To file: write model softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_table1
INFO-FLOW: To file: write model softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_invert_table2
INFO-FLOW: To file: write model softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_res_V
INFO-FLOW: To file: write model fill_buffer
INFO-FLOW: To file: write model conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s
INFO-FLOW: To file: write model softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s
INFO-FLOW: To file: write model softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.24 sec.
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.27 sec.
Command         ap_source done; 0.29 sec.
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/fill_buffer.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_7ns_23_2_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_9s_25_2_1_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_8ns_24_2_1_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_15ns_17ns_32_2_1_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_6ns_22_2_1_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_8s_24_2_1_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_7s_23_2_1_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_6s_22_2_1_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_9ns_25_2_1_MulnS_8'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_5s_21_2_1_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_5ns_21_2_1_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_15ns_13ns_15_19_1_div'
Command         ap_source done; 0.14 sec.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_15ns_13ns_15_19_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_13ns_11ns_13_17_seq_1_div'
INFO: [RTMG 210-278] Implementing memory 'pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_pool_V_ram (RAM)' using distributed RAMs.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_b6_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_mult_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_acc_V_ram (RAM)' using block RAMs.
Command         ap_source done; 18.02 sec.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_b8_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_mult_V_ram (RAM)' using block RAMs.
Command         ap_source done; 0.52 sec.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_b10_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_mult_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_acc_V_ram (RAM)' using distributed RAMs.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_table1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_invert_table2_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s_exp_res_V_ram (RAM)' using distributed RAMs.
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'myproject_layer2_out_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myproject_layer3_out_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myproject_layer4_out_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myproject_layer6_out_0_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myproject_layer7_out_0_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myproject_layer10_out_0_V_memcore_ram (RAM)' using distributed RAMs.
Execute         get_config_sdx -target 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute           source /home/abhinit_singh/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/fill_buffer.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/fill_buffer.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/fill_buffer.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config11_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/abhinit_singh/my-hls-test5/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 03:00:15 ; elapsed = 03:00:54 . Memory (MB): peak = 5614.723 ; gain = 5272.191 ; free physical = 289 ; free virtual = 10809
INFO: [SYSC 207-301] Generating SystemC RTL for myproject.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 1081.33 sec.
Command     csynth_design done; 10850.4 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.78 sec.
