{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664371558775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664371558786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 28 10:25:58 2022 " "Processing started: Wed Sep 28 10:25:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664371558786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664371558786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULAComCaseWhen -c ULAComCaseWhen " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULAComCaseWhen -c ULAComCaseWhen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664371558786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664371559849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664371559849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulacomcasewhen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulacomcasewhen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAComCaseWhen-logic " "Found design unit 1: ULAComCaseWhen-logic" {  } { { "ULAComCaseWhen.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/ULAComCaseWhen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664371582133 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAComCaseWhen " "Found entity 1: ULAComCaseWhen" {  } { { "ULAComCaseWhen.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/ULAComCaseWhen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664371582133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664371582133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULAComCaseWhen " "Elaborating entity \"ULAComCaseWhen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664371582205 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 ULAComCaseWhen.vhd(17) " "VHDL Process Statement warning at ULAComCaseWhen.vhd(17): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULAComCaseWhen.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/ULAComCaseWhen.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1664371582211 "|ULAComCaseWhen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 ULAComCaseWhen.vhd(17) " "VHDL Process Statement warning at ULAComCaseWhen.vhd(17): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULAComCaseWhen.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/ULAComCaseWhen.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1664371582211 "|ULAComCaseWhen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 ULAComCaseWhen.vhd(18) " "VHDL Process Statement warning at ULAComCaseWhen.vhd(18): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULAComCaseWhen.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/ULAComCaseWhen.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1664371582212 "|ULAComCaseWhen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 ULAComCaseWhen.vhd(18) " "VHDL Process Statement warning at ULAComCaseWhen.vhd(18): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULAComCaseWhen.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/ULAComCaseWhen.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1664371582212 "|ULAComCaseWhen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 ULAComCaseWhen.vhd(19) " "VHDL Process Statement warning at ULAComCaseWhen.vhd(19): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULAComCaseWhen.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/ULAComCaseWhen.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1664371582212 "|ULAComCaseWhen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 ULAComCaseWhen.vhd(19) " "VHDL Process Statement warning at ULAComCaseWhen.vhd(19): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULAComCaseWhen.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/ULAComCaseWhen.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1664371582212 "|ULAComCaseWhen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 ULAComCaseWhen.vhd(20) " "VHDL Process Statement warning at ULAComCaseWhen.vhd(20): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULAComCaseWhen.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/ULAComCaseWhen.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1664371582212 "|ULAComCaseWhen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 ULAComCaseWhen.vhd(20) " "VHDL Process Statement warning at ULAComCaseWhen.vhd(20): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULAComCaseWhen.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/ULAComCaseWhen.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1664371582212 "|ULAComCaseWhen"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ULAComCaseWhen.vhd" "Div0" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/ULAComCaseWhen.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1664371582767 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1664371582767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ULAComCaseWhen.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/ULAComCaseWhen.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664371582865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664371582866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664371582866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664371582866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664371582866 ""}  } { { "ULAComCaseWhen.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/ULAComCaseWhen.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664371582866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v9m " "Found entity 1: lpm_divide_v9m" {  } { { "db/lpm_divide_v9m.tdf" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/db/lpm_divide_v9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664371582941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664371582941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/db/sign_div_unsign_5kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664371582972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664371582972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gse " "Found entity 1: alt_u_div_gse" {  } { { "db/alt_u_div_gse.tdf" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ULAComCaseWhen/db/alt_u_div_gse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664371583003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664371583003 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664371583467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664371584001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664371584001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664371584139 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664371584139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664371584139 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1664371584139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664371584139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664371584167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 28 10:26:24 2022 " "Processing ended: Wed Sep 28 10:26:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664371584167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664371584167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664371584167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664371584167 ""}
