// Seed: 2185174477
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  initial begin : LABEL_0
    id_3 = id_3 == 1;
  end
  supply1 id_4 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13;
  wire id_14;
  integer id_15 = 1;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  assign modCall_1.id_3 = 0;
  wire id_16;
  id_17(
      .id_0(id_12), .id_1(), .id_2(id_12[1]), .id_3(1), .id_4(1), .id_5(id_4)
  );
  wire id_18;
  wire id_19;
endmodule
