--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.734 ns
From           : End_of_Line
To             : lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[0]
From Clock     : --
To Clock       : Clk_100
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 8.831 ns
From           : lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated|counter_reg_bit[3]
To             : C_Dat[3]
From Clock     : Clk_100
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.468 ns
From           : Data_Sel_Control
To             : DDat[5]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.085 ns
From           : End_of_Line
To             : lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated|counter_reg_bit[1]
From Clock     : --
To Clock       : Clk_100
Failed Paths   : 0

Type           : Clock Setup: 'Clk_100'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 250.00 MHz ( period = 4.000 ns )
From           : lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated|counter_reg_bit[0]
To             : lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated|counter_reg_bit[15]
From Clock     : Clk_100
To Clock       : Clk_100
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

