/***************************************************************************
 *     Copyright (c) 1999-2007, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_bsp_control_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 7/23/07 1:41p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jul 23 12:02:25 2007
 *                 MD5 Checksum         61f9c4d8dcdcd06017506dddbf23f434
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/d0/bchp_bsp_control_intr2.h $
 * 
 * Hydra_Software_Devel/1   7/23/07 1:41p maivu
 * PR 32842: Initial revision
 *
 ***************************************************************************/

#ifndef BCHP_BSP_CONTROL_INTR2_H__
#define BCHP_BSP_CONTROL_INTR2_H__

/***************************************************************************
 *BSP_CONTROL_INTR2 - BSP to HOST L2 interrupt control registers
 ***************************************************************************/
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS        0x0030b800 /* CPU interrupt Status Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET           0x0030b804 /* CPU interrupt Set Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR         0x0030b808 /* CPU interrupt Clear Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS   0x0030b80c /* CPU interrupt Mask Status Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET      0x0030b810 /* CPU interrupt Mask Set Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR    0x0030b814 /* CPU interrupt Mask Clear Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS        0x0030b818 /* PCI interrupt Status Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET           0x0030b81c /* PCI interrupt Set Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR         0x0030b820 /* PCI interrupt Clear Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS   0x0030b824 /* PCI interrupt Mask Status Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET      0x0030b828 /* PCI interrupt Mask Set Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR    0x0030b82c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_STATUS :: reserved0 [31:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_reserved0_MASK           0xffffffe0
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_reserved0_SHIFT          5

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_BSP_TO_HOST_INTR_MASK    0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_BSP_TO_HOST_INTR_SHIFT   4

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: ICAM3_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_ICAM3_INTR_MASK          0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_ICAM3_INTR_SHIFT         3

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE_CR_INTR_MASK     0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE_CR_INTR_SHIFT    2

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE2_INTR_MASK       0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE2_INTR_SHIFT      1

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE1_INTR_MASK       0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE1_INTR_SHIFT      0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_SET :: reserved0 [31:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_reserved0_MASK              0xffffffe0
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_reserved0_SHIFT             5

/* BSP_CONTROL_INTR2 :: CPU_SET :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_BSP_TO_HOST_INTR_MASK       0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_BSP_TO_HOST_INTR_SHIFT      4

/* BSP_CONTROL_INTR2 :: CPU_SET :: ICAM3_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_ICAM3_INTR_MASK             0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_ICAM3_INTR_SHIFT            3

/* BSP_CONTROL_INTR2 :: CPU_SET :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE_CR_INTR_MASK        0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE_CR_INTR_SHIFT       2

/* BSP_CONTROL_INTR2 :: CPU_SET :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE2_INTR_MASK          0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE2_INTR_SHIFT         1

/* BSP_CONTROL_INTR2 :: CPU_SET :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE1_INTR_MASK          0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE1_INTR_SHIFT         0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: reserved0 [31:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_reserved0_MASK            0xffffffe0
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_reserved0_SHIFT           5

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_BSP_TO_HOST_INTR_MASK     0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_BSP_TO_HOST_INTR_SHIFT    4

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: ICAM3_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_ICAM3_INTR_MASK           0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_ICAM3_INTR_SHIFT          3

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE_CR_INTR_MASK      0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE_CR_INTR_SHIFT     2

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE2_INTR_MASK        0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE2_INTR_SHIFT       1

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE1_INTR_MASK        0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE1_INTR_SHIFT       0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_reserved0_MASK      0xffffffe0
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_reserved0_SHIFT     5

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_BSP_TO_HOST_INTR_MASK 0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_BSP_TO_HOST_INTR_SHIFT 4

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: ICAM3_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_ICAM3_INTR_MASK     0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_ICAM3_INTR_SHIFT    3

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE_CR_INTR_MASK 0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE_CR_INTR_SHIFT 2

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE2_INTR_MASK  0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE2_INTR_SHIFT 1

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE1_INTR_MASK  0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE1_INTR_SHIFT 0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: reserved0 [31:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_reserved0_MASK         0xffffffe0
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_reserved0_SHIFT        5

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_BSP_TO_HOST_INTR_MASK  0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_BSP_TO_HOST_INTR_SHIFT 4

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: ICAM3_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_ICAM3_INTR_MASK        0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_ICAM3_INTR_SHIFT       3

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE_CR_INTR_MASK   0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE_CR_INTR_SHIFT  2

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE2_INTR_MASK     0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE2_INTR_SHIFT    1

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE1_INTR_MASK     0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE1_INTR_SHIFT    0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_reserved0_MASK       0xffffffe0
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT      5

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_BSP_TO_HOST_INTR_MASK 0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_BSP_TO_HOST_INTR_SHIFT 4

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: ICAM3_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_ICAM3_INTR_MASK      0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_ICAM3_INTR_SHIFT     3

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE_CR_INTR_MASK 0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE_CR_INTR_SHIFT 2

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE2_INTR_MASK   0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE2_INTR_SHIFT  1

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE1_INTR_MASK   0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE1_INTR_SHIFT  0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_STATUS :: reserved0 [31:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_reserved0_MASK           0xffffffe0
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_reserved0_SHIFT          5

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_BSP_TO_HOST_INTR_MASK    0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_BSP_TO_HOST_INTR_SHIFT   4

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: ICAM3_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_ICAM3_INTR_MASK          0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_ICAM3_INTR_SHIFT         3

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE_CR_INTR_MASK     0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE_CR_INTR_SHIFT    2

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE2_INTR_MASK       0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE2_INTR_SHIFT      1

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE1_INTR_MASK       0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE1_INTR_SHIFT      0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_SET :: reserved0 [31:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_reserved0_MASK              0xffffffe0
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_reserved0_SHIFT             5

/* BSP_CONTROL_INTR2 :: PCI_SET :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_BSP_TO_HOST_INTR_MASK       0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_BSP_TO_HOST_INTR_SHIFT      4

/* BSP_CONTROL_INTR2 :: PCI_SET :: ICAM3_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_ICAM3_INTR_MASK             0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_ICAM3_INTR_SHIFT            3

/* BSP_CONTROL_INTR2 :: PCI_SET :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE_CR_INTR_MASK        0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE_CR_INTR_SHIFT       2

/* BSP_CONTROL_INTR2 :: PCI_SET :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE2_INTR_MASK          0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE2_INTR_SHIFT         1

/* BSP_CONTROL_INTR2 :: PCI_SET :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE1_INTR_MASK          0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE1_INTR_SHIFT         0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: reserved0 [31:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_reserved0_MASK            0xffffffe0
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_reserved0_SHIFT           5

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_BSP_TO_HOST_INTR_MASK     0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_BSP_TO_HOST_INTR_SHIFT    4

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: ICAM3_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_ICAM3_INTR_MASK           0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_ICAM3_INTR_SHIFT          3

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE_CR_INTR_MASK      0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE_CR_INTR_SHIFT     2

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE2_INTR_MASK        0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE2_INTR_SHIFT       1

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE1_INTR_MASK        0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE1_INTR_SHIFT       0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_reserved0_MASK      0xffffffe0
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_reserved0_SHIFT     5

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_BSP_TO_HOST_INTR_MASK 0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_BSP_TO_HOST_INTR_SHIFT 4

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: ICAM3_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_ICAM3_INTR_MASK     0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_ICAM3_INTR_SHIFT    3

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE_CR_INTR_MASK 0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE_CR_INTR_SHIFT 2

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE2_INTR_MASK  0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE2_INTR_SHIFT 1

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE1_INTR_MASK  0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE1_INTR_SHIFT 0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: reserved0 [31:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_reserved0_MASK         0xffffffe0
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_reserved0_SHIFT        5

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_BSP_TO_HOST_INTR_MASK  0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_BSP_TO_HOST_INTR_SHIFT 4

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: ICAM3_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_ICAM3_INTR_MASK        0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_ICAM3_INTR_SHIFT       3

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE_CR_INTR_MASK   0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE_CR_INTR_SHIFT  2

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE2_INTR_MASK     0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE2_INTR_SHIFT    1

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE1_INTR_MASK     0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE1_INTR_SHIFT    0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_reserved0_MASK       0xffffffe0
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT      5

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_BSP_TO_HOST_INTR_MASK 0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_BSP_TO_HOST_INTR_SHIFT 4

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: ICAM3_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_ICAM3_INTR_MASK      0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_ICAM3_INTR_SHIFT     3

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE_CR_INTR_MASK 0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE_CR_INTR_SHIFT 2

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE2_INTR_MASK   0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE2_INTR_SHIFT  1

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE1_INTR_MASK   0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE1_INTR_SHIFT  0

#endif /* #ifndef BCHP_BSP_CONTROL_INTR2_H__ */

/* End of File */
