$date
	Wed Jul  9 13:37:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! out [2:0] $end
$var reg 8 " in [7:0] $end
$scope module DUT $end
$var wire 8 # in [7:0] $end
$var reg 3 $ code [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#5
b1 !
b1 $
b10110 "
b10110 #
#10
b111 !
b111 $
b0 "
b0 #
#15
b0 !
b0 $
b11111111 "
b11111111 #
#20
b1 !
b1 $
b1110 "
b1110 #
#25
