// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2023.1_2/1049935 Production Release
//  HLS Date:       Sat Jun 10 10:53:51 PDT 2023
// 
//  Generated by:   ajh9498@hansolo.poly.edu
//  Generated date: Tue Apr 22 14:20:37 2025
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    leading_sign_18_1_1_0
// ------------------------------------------------------------------


module leading_sign_18_1_1_0 (
  mantissa, all_same, rtn
);
  input [17:0] mantissa;
  output all_same;
  output [4:0] rtn;


  // Interconnect Declarations
  wire ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_6_2_sdt_2;
  wire ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_18_3_sdt_3;
  wire ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_26_2_sdt_2;
  wire ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_42_4_sdt_4;
  wire ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_48_5_sdt_5;
  wire ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_6_2_sdt_1;
  wire ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_14_2_sdt_1;
  wire ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_26_2_sdt_1;
  wire ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_34_2_sdt_1;
  wire [16:0] ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0;
  wire c_h_1_2;
  wire c_h_1_5;
  wire c_h_1_6;
  wire c_h_1_7;

  wire ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_and_nl;
  wire ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_and_1_nl;
  wire ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_and_2_nl;
  wire ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_or_1_nl;

  // Interconnect Declarations for Component Instantiations 
  assign ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0
      = (mantissa[16:0]) ^ (signext_17_1(~ (mantissa[17])));
  assign ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_6_2_sdt_2
      = (ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[14:13]==2'b11);
  assign ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_6_2_sdt_1
      = (ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[16:15]==2'b11);
  assign ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_14_2_sdt_1
      = (ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[12:11]==2'b11);
  assign c_h_1_2 = ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_6_2_sdt_1
      & ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_6_2_sdt_2;
  assign ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_18_3_sdt_3
      = (ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[10:9]==2'b11)
      & ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_14_2_sdt_1;
  assign ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_26_2_sdt_2
      = (ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[6:5]==2'b11);
  assign ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_26_2_sdt_1
      = (ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[8:7]==2'b11);
  assign ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_34_2_sdt_1
      = (ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[4:3]==2'b11);
  assign c_h_1_5 = ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_26_2_sdt_1
      & ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_26_2_sdt_2;
  assign c_h_1_6 = c_h_1_2 & ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_18_3_sdt_3;
  assign ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_42_4_sdt_4
      = (ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[2:1]==2'b11)
      & ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_34_2_sdt_1
      & c_h_1_5;
  assign c_h_1_7 = c_h_1_6 & ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_42_4_sdt_4;
  assign ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_48_5_sdt_5
      = (ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[0])
      & c_h_1_7;
  assign all_same = ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_48_5_sdt_5;
  assign ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_and_nl
      = c_h_1_6 & (~ ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_42_4_sdt_4);
  assign ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_and_1_nl
      = c_h_1_2 & (c_h_1_5 | (~ ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_18_3_sdt_3))
      & (~ c_h_1_7);
  assign ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_and_2_nl
      = ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_6_2_sdt_1
      & (ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_14_2_sdt_1
      | (~ ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_6_2_sdt_2))
      & (~((~(ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_26_2_sdt_1
      & (ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_34_2_sdt_1
      | (~ ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_26_2_sdt_2))))
      & c_h_1_6)) & (~ c_h_1_7);
  assign ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_or_1_nl
      = ((ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[16])
      & ((ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[15:14]!=2'b10))
      & (~((~((ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[12])
      & ((ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[11:10]!=2'b10))))
      & c_h_1_2)) & (~((~((ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[8])
      & ((ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[7:6]!=2'b10))
      & (~((~((ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[4])
      & ((ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_xor_16_0[3:2]!=2'b10))))
      & c_h_1_5)))) & c_h_1_6)) & (~ c_h_1_7)) | ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_wrs_c_48_5_sdt_5;
  assign rtn = {c_h_1_7 , ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_and_nl
      , ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_and_1_nl
      , ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_and_2_nl
      , ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_ac_float_cctor_assign_from_n32_31_22_2_AC_TRN_AC_WRAP_else_if_all_sign_1_or_1_nl};

  function automatic [16:0] signext_17_1;
    input  vector;
  begin
    signext_17_1= {{16{vector}}, vector};
  end
  endfunction

endmodule



