

================================================================
== Vivado HLS Report for 'conv_layer'
================================================================
* Date:           Sun Jun  6 15:09:34 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  826|  7413938|  826|  7413938|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.09>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%OFFSET_read = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %OFFSET)"   --->   Operation 7 'read' 'OFFSET_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%K_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %K)"   --->   Operation 8 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%TI_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %TI)"   --->   Operation 9 'read' 'TI_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%TO_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %TO_r)"   --->   Operation 10 'read' 'TO_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bias = alloca [16 x i2048], align 8" [resnet50_1.cpp:197]   --->   Operation 11 'alloca' 'bias' <Predicate = true> <Delay = 0.00> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2048> <Depth = 16> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%scale = alloca [16 x i2048], align 8" [resnet50_1.cpp:198]   --->   Operation 12 'alloca' 'scale' <Predicate = true> <Delay = 0.00> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2048> <Depth = 16> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i23 %OFFSET_read to i24" [resnet50_1.cpp:197]   --->   Operation 13 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i7 %TI_read to i13" [resnet50_1.cpp:204]   --->   Operation 14 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i6 %TO_read to i13" [resnet50_1.cpp:204]   --->   Operation 15 'zext' 'zext_ln204_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.51ns)   --->   "%mul_ln204 = mul i13 %zext_ln204_1, %zext_ln204" [resnet50_1.cpp:204]   --->   Operation 16 'mul' 'mul_ln204' <Predicate = true> <Delay = 1.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i13 %mul_ln204 to i17" [resnet50_1.cpp:204]   --->   Operation 17 'zext' 'zext_ln204_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln204_3 = zext i4 %K_read to i17" [resnet50_1.cpp:204]   --->   Operation 18 'zext' 'zext_ln204_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.23ns)   --->   "%mul_ln204_1 = mul i17 %zext_ln204_3, %zext_ln204_2" [resnet50_1.cpp:204]   --->   Operation 19 'mul' 'mul_ln204_1' <Predicate = true> <Delay = 2.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln204_4 = zext i17 %mul_ln204_1 to i21" [resnet50_1.cpp:204]   --->   Operation 20 'zext' 'zext_ln204_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln204_5 = zext i4 %K_read to i21" [resnet50_1.cpp:204]   --->   Operation 21 'zext' 'zext_ln204_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.41ns)   --->   "%mul_ln204_2 = mul i21 %zext_ln204_5, %zext_ln204_4" [resnet50_1.cpp:204]   --->   Operation 22 'mul' 'mul_ln204_2' <Predicate = true> <Delay = 2.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i21 %mul_ln204_2 to i13" [resnet50_1.cpp:204]   --->   Operation 23 'trunc' 'trunc_ln204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i13.i11(i13 %trunc_ln204, i11 0)" [resnet50_1.cpp:204]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.93ns)   --->   "%add_ln204 = add i24 %zext_ln197, %shl_ln" [resnet50_1.cpp:204]   --->   Operation 25 'add' 'add_ln204' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = call i20 @_ssdm_op_PartSelect.i20.i24.i32.i32(i24 %add_ln204, i32 4, i32 23)" [resnet50_1.cpp:204]   --->   Operation 26 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i6 %TO_read to i5"   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @load_bias_scale([16 x i2048]* %bias, [16 x i2048]* %scale, i128* %ddr_V, i5 %empty, i20 %trunc_ln)" [resnet50_1.cpp:204]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_61 = trunc i23 %OFFSET_read to i22"   --->   Operation 29 'trunc' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_63 = trunc i7 %TI_read to i6"   --->   Operation 30 'trunc' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_65 = trunc i4 %K_read to i2"   --->   Operation 31 'trunc' 'empty_65' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @load_bias_scale([16 x i2048]* %bias, [16 x i2048]* %scale, i128* %ddr_V, i5 %empty, i20 %trunc_ln)" [resnet50_1.cpp:204]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%P_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %P)"   --->   Operation 33 'read' 'P_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%S_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %S)"   --->   Operation 34 'read' 'S_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%OSIZE_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %OSIZE)"   --->   Operation 35 'read' 'OSIZE_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_62 = trunc i7 %OSIZE_read to i6"   --->   Operation 36 'trunc' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_64 = trunc i4 %S_read to i2"   --->   Operation 37 'trunc' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @dataflow_parent_loop.1(i21 %mul_ln204_2, [25088 x i288]* %input_V, [12544 x i1536]* %outbuf_V_4, i128* %ddr_V, i22 %empty_61, i6 %empty_62, i5 %empty, i6 %empty_63, i2 %empty_64, i1 %P_read, i2 %empty_65)" [resnet50_1.cpp:204]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_parent_loop.1(i21 %mul_ln204_2, [25088 x i288]* %input_V, [12544 x i1536]* %outbuf_V_4, i128* %ddr_V, i22 %empty_61, i6 %empty_62, i5 %empty, i6 %empty_63, i2 %empty_64, i1 %P_read, i2 %empty_65)" [resnet50_1.cpp:204]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.76>
ST_5 : Operation 40 [2/2] (3.76ns)   --->   "call fastcc void @store_output.1([12544 x i1536]* %outbuf_V_4, [25088 x i288]* %output_V, [16 x i2048]* %bias, [16 x i2048]* %scale, i6 %empty_62, i5 %empty)"   --->   Operation 40 'call' <Predicate = true> <Delay = 3.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([12544 x i1536]* %outbuf_V_4, [1 x i8]* @p_str, [12 x i8]* @p_str29, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* %output_V, [1 x i8]* @p_str, [12 x i8]* @p_str28, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* %input_V, [1 x i8]* @p_str, [12 x i8]* @p_str28, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([16 x i2048]* %bias, [1 x i8]* @p_str, [12 x i8]* @p_str18, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([16 x i2048]* %scale, [1 x i8]* @p_str, [12 x i8]* @p_str19, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @store_output.1([12544 x i1536]* %outbuf_V_4, [25088 x i288]* %output_V, [16 x i2048]* %bias, [16 x i2048]* %scale, i6 %empty_62, i5 %empty)"   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [resnet50_1.cpp:225]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.1ns
The critical path consists of the following:
	wire read on port 'TI' [22]  (0 ns)
	'mul' operation ('mul_ln204', resnet50_1.cpp:204) [32]  (1.51 ns)
	'mul' operation ('mul_ln204_1', resnet50_1.cpp:204) [35]  (2.24 ns)
	'mul' operation ('mul_ln204_2', resnet50_1.cpp:204) [38]  (2.42 ns)
	'add' operation ('add_ln204', resnet50_1.cpp:204) [41]  (0.934 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 3.76ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'store_output.1' [51]  (3.76 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
