INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/median5x5/median5x5.gen/sources_1/ip/delayLineBRAM_1/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/median5x5/median5x5.srcs/sources_1/imports/Desktop/delayLineBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/single_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/median5x5/median5x5.srcs/sources_1/new/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
