// Seed: 854807428
module module_0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3
);
  parameter id_5 = 1'b0;
  module_0 modCall_1 ();
  wire [1 : -1] id_6;
  id_7 :
  assert property (@(posedge id_3 or id_0 >= id_1) 1)
  else;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
