Quartus II 64-Bit
Version 11.0 Build 157 04/27/2011 SJ Full Version
13
967
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --

triple_speed_ethernet-library|
-- End Library Paths --
-- Start VHDL Libraries --
application_selector|synthesis|application_selector.v
lib_application_selector
application_selector|synthesis|submodules|altpllapplication_selector_pll.ppf
lib_application_selector
application_selector|synthesis|submodules|altpllapplication_selector_pll.qip
lib_application_selector
application_selector|synthesis|submodules|altpllapplication_selector_pll.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_pll.sdc
lib_application_selector
application_selector|synthesis|submodules|application_selector_pll.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_descriptor_memory.hex
lib_application_selector
application_selector|synthesis|submodules|application_selector_descriptor_memory.v
lib_application_selector
application_selector|synthesis|submodules|alt_mem_phy_defines.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_controller_phy.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_example_driver.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_example_top.sdc
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_example_top.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_ex_lfsr8.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_full_mem_model.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_mem_model.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy_pll.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy_seq.vhd
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy_seq_wrapper.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_ddr_pins.tcl
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_ddr_timing.sdc
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_report_timing.tcl
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_pin_assignments.tcl
lib_application_selector
application_selector|synthesis|submodules|auk_ddr_hp_controller.ocp
lib_application_selector
application_selector|synthesis|submodules|auk_ddr_hp_controller.vhd
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_controller_phy.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_example_driver.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_example_top.sdc
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_example_top.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_ex_lfsr8.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_full_mem_model.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_mem_model.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq.vhd
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_ddr_pins.tcl
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_ddr_timing.sdc
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_report_timing.tcl
lib_application_selector
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_pin_assignments.tcl
lib_application_selector
application_selector|synthesis|submodules|application_selector_sgdma_tx.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_lcd_sgdma.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_tse_mac.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_tse_mac_constraints.sdc
lib_application_selector
application_selector|synthesis|submodules|application_selector_tse_mac_constraints.tcl
lib_application_selector
application_selector|synthesis|submodules|application_selector_tse_mac_loopback.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_align_sync.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_alt2gxb_arriagx.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_alt2gxb_basic.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_alt2gxb_gige.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_alt2gxb_gige_wo_rmfifo.v
lib_application_selector
db|altera_tse_alt4gxb_gige.v
lib_application_selector
db|altera_tse_alt4gxb_gige_wo_rmfifo.v
lib_application_selector
db|altera_tse_altgx_civgx_gige.v
lib_application_selector
db|altera_tse_altgx_civgx_gige_wo_rmfifo.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_altshifttaps.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_altsyncram_dpm_fifo.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_a_fifo_13.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_a_fifo_24.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_a_fifo_34.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_a_fifo_opt_1246.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_a_fifo_opt_14_44.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_a_fifo_opt_36_10.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_bin_cnt.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_carrier_sense.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_clk_cntl.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_clk_gen.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_colision_detect.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_crc328checker.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_crc328generator.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_crc32ctl8.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_crc32galois8.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_dc_fifo.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_dec10b8b.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_dec_func.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_dpram_16x32.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_dpram_8x32.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_enc8b10b.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_fifoless_mac_rx.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_fifoless_mac_tx.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_fifoless_retransmit_cntl.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_geth_pcs_wo_ratematch.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_gige_reset_ctrl.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_gmii_io.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_gray_cnt.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_gxb_aligned_rxsync.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_gxb_gige_inst.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_gxb_gige_phyip_inst.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_hashing.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_host_control.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_host_control_small.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_lb_read_cntl.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_lb_wrt_cntl.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_lfsr_10.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_loopback_ff.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_lvds_reset_sequencer.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mac.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mac_control.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mac_pcs.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mac_pcs_gige_woff.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mac_pcs_pma.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mac_pcs_pma_ena.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mac_pcs_pma_gige.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mac_pcs_pma_gige_phyip.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mac_pcs_pma_strx_gx_ena.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mac_pcs_woff.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mac_rx.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mac_tx.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mac_woff.ocp
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mac_woff.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_magic_detection.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mdio.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mdio_clk_gen.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mdio_cntl.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mdio_reg.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mii_rx_if.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mii_rx_if_pcs.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mii_tx_if.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_mii_tx_if_pcs.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_multi_channel_arbiter.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_multi_mac.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_multi_mac_pcs.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_multi_mac_pcs_pma.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_multi_mac_pcs_pma_gige.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_multi_mac_pcs_pma_gige_phyip.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_pcs.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_pcs_control.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_pcs_host_control.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_pcs_pma.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_pcs_pma_gige.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_pcs_pma_gige_phyip.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_pma_lvds_rx.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_pma_lvds_tx.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_quad_16x32.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_quad_8x32.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_register_map.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_register_map_small.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_reset_ctrl_lego.sv
lib_application_selector
application_selector|synthesis|submodules|altera_tse_reset_sequencer.sv
lib_application_selector
application_selector|synthesis|submodules|altera_tse_reset_synchronizer.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_retransmit_cntl.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rgmii_in1.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rgmii_in4.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rgmii_module.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rgmii_out1.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rgmii_out4.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rx_converter.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rx_counter_cntl.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rx_encapsulation.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rx_encapsulation_strx_gx.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rx_ff.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rx_ff_cntrl.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rx_ff_cntrl_32.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rx_ff_cntrl_32_shift16.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rx_ff_length.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rx_fifo_rd.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rx_min_ff.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rx_stat_extract.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_rx_sync.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_sdpm_altsyncram.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_sdpm_gen.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_sgmii_clk_cntl.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_sgmii_clk_div.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_sgmii_clk_enable.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_sgmii_clk_scheduler.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_shared_mac_control.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_shared_register_map.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_timing_adapter32.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_timing_adapter8.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_timing_adapter_fifo32.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_timing_adapter_fifo8.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_1000_base_x.ocp
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_1000_base_x.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_1000_base_x_strx_gx.ocp
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_1000_base_x_strx_gx.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_1geth.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_autoneg.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_fifoless_1geth.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_gen_host.ocp
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_gen_host.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_mdio.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_multi_mac.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_multi_mac_pcs.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_multi_mac_pcs_gige.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_pcs.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_pcs_strx_gx.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_rx.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_rx_converter.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_sgmii.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_sgmii_strx_gx.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_tx.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_tx_converter.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_wo_fifo.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_wo_fifo_10_100_1000.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_w_fifo.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_top_w_fifo_10_100_1000.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_tx_converter.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_tx_counter_cntl.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_tx_encapsulation.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_tx_ff.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_tx_ff_cntrl.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_tx_ff_cntrl_32.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_tx_ff_cntrl_32_shift16.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_tx_ff_length.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_tx_ff_read_cntl.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_tx_min_ff.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_tx_stat_extract.v
lib_application_selector
application_selector|synthesis|submodules|altera_tse_xcvr_resync.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_sys_clk_timer.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_high_res_timer.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_performance_counter.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_jtag_uart.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_jtag_uart_input_mutex.dat
lib_application_selector
application_selector|synthesis|submodules|application_selector_jtag_uart_input_stream.dat
lib_application_selector
application_selector|synthesis|submodules|application_selector_jtag_uart_output_stream.dat
lib_application_selector
application_selector|synthesis|submodules|application_selector_uart1.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_uart1_input_data_mutex.dat
lib_application_selector
application_selector|synthesis|submodules|application_selector_uart1_input_data_stream.dat
lib_application_selector
application_selector|synthesis|submodules|application_selector_uart1_log_module.txt
lib_application_selector
application_selector|synthesis|submodules|application_selector_button_pio.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_led_pio.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_pio_id_eeprom_scl.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_pio_id_eeprom_dat.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_touch_panel_pen_irq_n.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_touch_panel_spi.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_lcd_ta_sgdma_to_fifo.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_lcd_pixel_fifo.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_lcd_ta_fifo_to_dfa.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_lcd_ta_fifo_to_dfa_fifo.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_lcd_64_to_32_bits_dfa.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_lcd_64_to_32_bits_dfa_state_ram.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_lcd_64_to_32_bits_dfa_data_ram.v
lib_application_selector
application_selector|synthesis|submodules|altera_avalon_pixel_converter.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_lcd_32_to_8_bits_dfa.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_lcd_32_to_8_bits_dfa_state_ram.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_lcd_32_to_8_bits_dfa_data_ram.v
lib_application_selector
application_selector|synthesis|submodules|altera_avalon_video_sync_generator.v
lib_application_selector
application_selector|synthesis|submodules|sls_sdhc_top.v
lib_application_selector
application_selector|synthesis|submodules|sls_sdhc_rx_fifo.v
lib_application_selector
application_selector|synthesis|submodules|sls_sdhc_tx_fifo.v
lib_application_selector
application_selector|synthesis|submodules|altera_avalon_mm_bridge.v
lib_application_selector
application_selector|synthesis|submodules|altera_avalon_mm_clock_crossing_bridge.v
lib_application_selector
application_selector|synthesis|submodules|altera_avalon_dc_fifo.v
lib_application_selector
application_selector|synthesis|submodules|altera_dcfifo_synchronizer_bundle.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu.ocp
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu.sdc
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu_bht_ram.mif
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu_dc_tag_ram.mif
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu_ic_tag_ram.mif
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu_jtag_debug_module_sysclk.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu_jtag_debug_module_tck.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu_jtag_debug_module_wrapper.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu_mult_cell.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu_ociram_default_contents.mif
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu_oci_test_bench.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu_rf_ram_a.mif
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu_rf_ram_b.mif
lib_application_selector
application_selector|synthesis|submodules|application_selector_cpu_test_bench.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_sysid.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_flash_tristate_bridge_bridge_0.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_flash_tristate_bridge_pinsharer_0.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_flash_tristate_bridge_pinsharer_0_pin_sharer.sv
lib_application_selector
application_selector|synthesis|submodules|altera_merlin_std_arbitrator_core.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_flash_tristate_bridge_pinsharer_0_arbiter.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_ext_flash.v
lib_application_selector
application_selector|synthesis|submodules|altera_tristate_controller_translator.sv
lib_application_selector
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
lib_application_selector
application_selector|synthesis|submodules|altera_tristate_controller_aggregator.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_max2.v
lib_application_selector
application_selector|synthesis|submodules|altera_merlin_master_translator.sv
lib_application_selector
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
lib_application_selector
application_selector|synthesis|submodules|altera_merlin_slave_agent.sv
lib_application_selector
application_selector|synthesis|submodules|altera_merlin_burst_uncompressor.sv
lib_application_selector
application_selector|synthesis|submodules|altera_avalon_sc_fifo.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_addr_router.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_addr_router_001.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_addr_router_002.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_id_router.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_id_router_001.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_id_router_002.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_addr_router_006.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_addr_router_008.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_addr_router_010.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_id_router_010.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_id_router_011.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_addr_router_012.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_id_router_012.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_addr_router_014.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_id_router_013.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_addr_router_015.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_id_router_014.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_addr_router_016.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_id_router_030.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_addr_router_018.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_id_router_031.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_id_router_032.sv
lib_application_selector
application_selector|synthesis|submodules|altera_merlin_traffic_limiter.sv
lib_application_selector
application_selector|synthesis|submodules|altera_avalon_st_pipeline_base.v
lib_application_selector
application_selector|synthesis|submodules|altera_merlin_burst_adapter.sv
lib_application_selector
application_selector|synthesis|submodules|altera_reset_controller.v
lib_application_selector
application_selector|synthesis|submodules|altera_reset_synchronizer.v
lib_application_selector
application_selector|synthesis|submodules|altera_reset_controller.sdc
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_001.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_002.sv
lib_application_selector
application_selector|synthesis|submodules|altera_merlin_arbitrator.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_mux.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_mux_001.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_mux_006.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_001.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_002.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_rsp_xbar_mux.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_rsp_xbar_mux_001.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_006.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_008.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_010.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_mux_010.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_010.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_011.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_rsp_xbar_mux_010.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_012.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_mux_012.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_012.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_014.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_015.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_014.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_rsp_xbar_mux_015.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_016.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_mux_030.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_030.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_018.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_031.sv
lib_application_selector
application_selector|synthesis|submodules|application_selector_rsp_xbar_mux_018.sv
lib_application_selector
application_selector|synthesis|submodules|altera_merlin_width_adapter.sv
lib_application_selector
application_selector|synthesis|submodules|altera_avalon_st_handshake_clock_crosser.v
lib_application_selector
application_selector|synthesis|submodules|altera_avalon_st_clock_crosser.v
lib_application_selector
application_selector|synthesis|submodules|application_selector_irq_mapper.sv
lib_application_selector
application_selector|synthesis|submodules|altera_irq_clock_crosser.sv
lib_application_selector
-- End VHDL Libraries --
# entity
cycloneIII_3c120_niosII_application_selector
# storage
db|cycloneIII_3c120_niosII_application_selector.(0).cnf
db|cycloneIII_3c120_niosII_application_selector.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
cycloneiii_3c120_niosii_application_selector.v
7655c695ffc6ea3aff14c12e11944e0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
application_selector
# storage
db|cycloneIII_3c120_niosII_application_selector.(1).cnf
db|cycloneIII_3c120_niosII_application_selector.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_pll
# storage
db|cycloneIII_3c120_niosII_application_selector.(2).cnf
db|cycloneIII_3c120_niosII_application_selector.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_pll.v
984181bc10abd95199a286c6fdcc5257
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_pll:pll
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altpllapplication_selector_pll
# storage
db|cycloneIII_3c120_niosII_application_selector.(3).cnf
db|cycloneIII_3c120_niosII_application_selector.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altpllapplication_selector_pll.v
94d061f977bba5f8cbb4c653ac1bca1f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
}
# hierarchies {
application_selector:application_selector_instance|application_selector_pll:pll|altpllapplication_selector_pll:the_pll
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altpll
# storage
db|cycloneIII_3c120_niosII_application_selector.(4).cnf
db|cycloneIII_3c120_niosII_application_selector.(4).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altpll.tdf
452f627ba8b04372419df6af11f0325f
7
# user_parameter {
OPERATION_MODE
NO_COMPENSATION
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
DEF
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
6
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK0_MULTIPLY_BY
2
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
5
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
altpll_61d2
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
areset
-1
1
scanclkena
-1
2
pllena
-1
2
phaseupdown
-1
2
phasestep
-1
2
phasecounterselect
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
altpll.tdf
452f627ba8b04372419df6af11f0325f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
}
# hierarchies {
application_selector:application_selector_instance|application_selector_pll:pll|altpllapplication_selector_pll:the_pll|altpll:altpll_component
}
# macro_sequence

# end
# entity
altpll_61d2
# storage
db|cycloneIII_3c120_niosII_application_selector.(5).cnf
db|cycloneIII_3c120_niosII_application_selector.(5).cnf
# case_insensitive
# source_file
db|altpll_61d2.tdf
fdb58e66a3813c2a993a5055d9e505
7
# used_port {
inclk1
-1
3
inclk0
-1
3
clk4
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_pll:pll|altpllapplication_selector_pll:the_pll|altpll:altpll_component|altpll_61d2:auto_generated
}
# macro_sequence

# end
# entity
application_selector_descriptor_memory
# storage
db|cycloneIII_3c120_niosII_application_selector.(6).cnf
db|cycloneIII_3c120_niosII_application_selector.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_descriptor_memory.v
67393daea8b3aee434f9643a3b5be0e7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INIT_FILE
../descriptor_memory.hex
PARAMETER_STRING
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_descriptor_memory:descriptor_memory
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(7).cnf
db|cycloneIII_3c120_niosII_application_selector.(7).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_SIGNED_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
descriptor_memory.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
1024
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_lec1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_a
-1
3
data_a
-1
3
clocken0
-1
3
clock0
-1
3
byteena_a
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_descriptor_memory:descriptor_memory|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_lec1
# storage
db|cycloneIII_3c120_niosII_application_selector.(8).cnf
db|cycloneIII_3c120_niosII_application_selector.(8).cnf
# case_insensitive
# source_file
db|altsyncram_lec1.tdf
9954e2d61b382b7a33b4ddfc2a618
7
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
descriptor_memory.hex
d62f9f8c11b48d8ccd7b4e46fa983d7
}
# hierarchies {
application_selector:application_selector_instance|application_selector_descriptor_memory:descriptor_memory|altsyncram:the_altsyncram|altsyncram_lec1:auto_generated
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram
# storage
db|cycloneIII_3c120_niosII_application_selector.(9).cnf
db|cycloneIII_3c120_niosII_application_selector.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram.v
6257e7e63277ee6b8e81a95e1797061
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_controller_phy
# storage
db|cycloneIII_3c120_niosII_application_selector.(10).cnf
db|cycloneIII_3c120_niosII_application_selector.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_controller_phy.v
e50e96eeef2ef64c7fec5126fd3de6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper
# storage
db|cycloneIII_3c120_niosII_application_selector.(11).cnf
db|cycloneIII_3c120_niosII_application_selector.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper.v
bdb34279e8ad6551bd7627eed0eaa3a2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
auk_ddr_hp_controller
# storage
db|cycloneIII_3c120_niosII_application_selector.(12).cnf
db|cycloneIII_3c120_niosII_application_selector.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
glocal_data_bits
64
PARAMETER_SIGNED_DEC
USR
glocal_burst_len
1
PARAMETER_SIGNED_DEC
USR
glocal_burst_len_bits
1
PARAMETER_SIGNED_DEC
USR
glocal_avalon_if
true
PARAMETER_STRING
USR
gdwidth_ratio
4
PARAMETER_SIGNED_DEC
USR
guse_afi_if
true
PARAMETER_STRING
USR
gmem_type
ddr2_sdram
PARAMETER_STRING
USR
gmem_chipsels
1
PARAMETER_SIGNED_DEC
USR
gmem_chip_bits
1
PARAMETER_SIGNED_DEC
USR
gmem_row_bits
13
PARAMETER_SIGNED_DEC
USR
gmem_bank_bits
2
PARAMETER_SIGNED_DEC
USR
gmem_col_bits
10
PARAMETER_SIGNED_DEC
USR
gmem_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
gmem_pch_bit
10
PARAMETER_SIGNED_DEC
USR
gmem_odt_ranks
1
PARAMETER_SIGNED_DEC
USR
greg_dimm
false
PARAMETER_STRING
USR
gpipeline_commands
false
PARAMETER_STRING
USR
gfamily
Cyclone III
PARAMETER_STRING
USR
guser_refresh
false
PARAMETER_STRING
USR
gDENALI_ODT_TEST_MODE
false
PARAMETER_STRING
DEF
gUSE_CUSTOM_INIT_SEQ
false
PARAMETER_STRING
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst
}
# macro_sequence

# end
# entity
auk_ddr_hp_avalon_if
# storage
db|cycloneIII_3c120_niosII_application_selector.(13).cnf
db|cycloneIII_3c120_niosII_application_selector.(13).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
glocal_data_bits
64
PARAMETER_SIGNED_DEC
USR
gfamily
Cyclone III
PARAMETER_STRING
USR
gmem_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
glpm_showahead_mode
OFF
PARAMETER_STRING
USR
 constraint(gfamily)
1 to 11
PARAMETER_STRING
USR
 constraint(glpm_showahead_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(avalon_wdata)
63 downto 0
PARAMETER_STRING
USR
 constraint(avalon_be)
7 downto 0
PARAMETER_STRING
USR
 constraint(local_wdata)
63 downto 0
PARAMETER_STRING
USR
 constraint(local_be)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if
}
# macro_sequence

# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(14).cnf
db|cycloneIII_3c120_niosII_application_selector.(14).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
72
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
32
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
5
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
0
PARAMETER_SIGNED_DEC
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_h2f1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
sclr
-1
1
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo
}
# macro_sequence

# end
# entity
scfifo_h2f1
# storage
db|cycloneIII_3c120_niosII_application_selector.(15).cnf
db|cycloneIII_3c120_niosII_application_selector.(15).cnf
# case_insensitive
# source_file
db|scfifo_h2f1.tdf
76e61d52e83939fd7acd623977b31fe
7
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_ij71
# storage
db|cycloneIII_3c120_niosII_application_selector.(16).cnf
db|cycloneIII_3c120_niosII_application_selector.(16).cnf
# case_insensitive
# source_file
db|a_dpfifo_ij71.tdf
f1f6eab99c6cdbe91c1ed475f45dfd2b
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated|a_dpfifo_ij71:dpfifo
}
# macro_sequence

# end
# entity
a_fefifo_66e
# storage
db|cycloneIII_3c120_niosII_application_selector.(17).cnf
db|cycloneIII_3c120_niosII_application_selector.(17).cnf
# case_insensitive
# source_file
db|a_fefifo_66e.tdf
ebe46e1540f094ee5fc7e18c1cb32331
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated|a_dpfifo_jj71:dpfifo|a_fefifo_66e:fifo_state
}
# macro_sequence

# end
# entity
cntr_3n7
# storage
db|cycloneIII_3c120_niosII_application_selector.(18).cnf
db|cycloneIII_3c120_niosII_application_selector.(18).cnf
# case_insensitive
# source_file
db|cntr_3n7.tdf
581dfd59447d0a24f6ace8d627544db
7
# used_port {
updown
-1
3
sclr
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated|a_dpfifo_jj71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo|application_selector_lcd_sgdma_m_readfifo_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo_m_readfifo|scfifo:application_selector_lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ks31:auto_generated|a_dpfifo_r241:dpfifo|cntr_3n7:usedw_counter
}
# macro_sequence

# end
# entity
dpram_2561
# storage
db|cycloneIII_3c120_niosII_application_selector.(19).cnf
db|cycloneIII_3c120_niosII_application_selector.(19).cnf
# case_insensitive
# source_file
db|dpram_2561.tdf
6598427dec92fdb90532380b9c654ec
7
# used_port {
wren
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram
}
# macro_sequence

# end
# entity
altsyncram_24m1
# storage
db|cycloneIII_3c120_niosII_application_selector.(20).cnf
db|cycloneIII_3c120_niosII_application_selector.(20).cnf
# case_insensitive
# source_file
db|altsyncram_24m1.tdf
8fbe47e27b413da383c699221b71e6
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram|altsyncram_24m1:altsyncram1
}
# macro_sequence

# end
# entity
cntr_nmb
# storage
db|cycloneIII_3c120_niosII_application_selector.(21).cnf
db|cycloneIII_3c120_niosII_application_selector.(21).cnf
# case_insensitive
# source_file
db|cntr_nmb.tdf
312dcf9fc09bea20cd5bae8194f24a3a
7
# used_port {
sclr
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated|a_dpfifo_ij71:dpfifo|cntr_nmb:rd_ptr_count
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_h2f1:auto_generated|a_dpfifo_ij71:dpfifo|cntr_nmb:wr_ptr
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated|a_dpfifo_jj71:dpfifo|cntr_nmb:rd_ptr_count
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated|a_dpfifo_jj71:dpfifo|cntr_nmb:wr_ptr
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_m_readfifo:the_application_selector_sgdma_tx_m_readfifo|application_selector_sgdma_tx_m_readfifo_m_readfifo:the_application_selector_sgdma_tx_m_readfifo_m_readfifo|scfifo:application_selector_sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|cntr_nmb:rd_ptr_msb
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo|application_selector_lcd_sgdma_m_readfifo_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo_m_readfifo|scfifo:application_selector_lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ks31:auto_generated|a_dpfifo_r241:dpfifo|cntr_nmb:wr_ptr
}
# macro_sequence

# end
# entity
auk_ddr_hp_input_buf
# storage
db|cycloneIII_3c120_niosII_application_selector.(22).cnf
db|cycloneIII_3c120_niosII_application_selector.(22).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
glocal_data_bits
64
PARAMETER_SIGNED_DEC
USR
glocal_burst_len
1
PARAMETER_SIGNED_DEC
USR
glocal_burst_len_bits
1
PARAMETER_SIGNED_DEC
USR
gfamily
Stratix
PARAMETER_STRING
USR
gmem_type
ddr2_sdram
PARAMETER_STRING
USR
gmem_chip_bits
1
PARAMETER_SIGNED_DEC
USR
gmem_row_bits
13
PARAMETER_SIGNED_DEC
USR
gmem_bank_bits
2
PARAMETER_SIGNED_DEC
USR
gmem_col_bits
10
PARAMETER_SIGNED_DEC
USR
gbuffer_bits
30
PARAMETER_SIGNED_DEC
USR
 constraint(gfamily)
1 to 7
PARAMETER_STRING
USR
 constraint(gmem_type)
1 to 10
PARAMETER_STRING
USR
 constraint(cs_addr)
0 downto 0
PARAMETER_STRING
USR
 constraint(row_addr)
12 downto 0
PARAMETER_STRING
USR
 constraint(bank_addr)
1 downto 0
PARAMETER_STRING
USR
 constraint(col_addr)
8 downto 0
PARAMETER_STRING
USR
 constraint(size)
0 downto 0
PARAMETER_STRING
USR
 constraint(buf_output)
29 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf
}
# macro_sequence

# end
# entity
auk_ddr_hp_custom_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(23).cnf
db|cycloneIII_3c120_niosII_application_selector.(23).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gwidth
30
PARAMETER_SIGNED_DEC
USR
gdepth
4
PARAMETER_SIGNED_DEC
USR
 constraint(data)
29 downto 0
PARAMETER_STRING
USR
 constraint(q)
29 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo
}
# macro_sequence

# end
# entity
auk_ddr_hp_bank_details
# storage
db|cycloneIII_3c120_niosII_application_selector.(24).cnf
db|cycloneIII_3c120_niosII_application_selector.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gmem_chip_bits
1
PARAMETER_SIGNED_DEC
USR
gmem_row_bits
13
PARAMETER_SIGNED_DEC
USR
gmem_bank_bits
2
PARAMETER_SIGNED_DEC
USR
 constraint(open_this_row)
12 downto 0
PARAMETER_STRING
USR
 constraint(in_this_bank)
2 downto 0
PARAMETER_STRING
USR
 constraint(cs_ba_addr)
2 downto 0
PARAMETER_STRING
USR
 constraint(openrow)
12 downto 0
PARAMETER_STRING
USR
 constraint(next_row_addr)
12 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man
}
# macro_sequence

# end
# entity
auk_ddr_hp_timers
# storage
db|cycloneIII_3c120_niosII_application_selector.(25).cnf
db|cycloneIII_3c120_niosII_application_selector.(25).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gmem_chip_bits
1
PARAMETER_SIGNED_DEC
USR
gmem_bank_bits
2
PARAMETER_SIGNED_DEC
USR
gmem_type
ddr2_sdram
PARAMETER_STRING
USR
gdwidth_ratio
4
PARAMETER_SIGNED_DEC
USR
 constraint(gmem_type)
1 to 10
PARAMETER_STRING
USR
 constraint(mem_tras)
3 downto 0
PARAMETER_STRING
USR
 constraint(mem_twr)
2 downto 0
PARAMETER_STRING
USR
 constraint(mem_trp)
2 downto 0
PARAMETER_STRING
USR
 constraint(mem_tcl)
2 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_phy
# storage
db|cycloneIII_3c120_niosII_application_selector.(26).cnf
db|cycloneIII_3c120_niosII_application_selector.(26).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy.v
3c695c567907e12afbbd39a2c356e5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy
# storage
db|cycloneIII_3c120_niosII_application_selector.(27).cnf
db|cycloneIII_3c120_niosII_application_selector.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy.v
2c680aa38154d52d7a4e882c2fad61
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FAMILY
Cyclone III
PARAMETER_STRING
USR
MEM_IF_MEMTYPE
DDR2
PARAMETER_STRING
USR
LEVELLING
0
PARAMETER_SIGNED_DEC
DEF
SPEED_GRADE
C6
PARAMETER_STRING
DEF
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DLL_DELAY_CHAIN_LENGTH
12
PARAMETER_SIGNED_DEC
USR
DQS_DELAY_CTL_WIDTH
6
PARAMETER_SIGNED_DEC
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
DQS_PHASE_SETTING
2
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_OCT_EN
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS_STR
6500 ps
PARAMETER_STRING
USR
MEM_IF_MR_0
1106
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_1
1092
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_2
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_3
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_PRESET_RLAT
0
PARAMETER_SIGNED_DEC
DEF
PLL_STEPS_PER_CYCLE
64
PARAMETER_SIGNED_DEC
USR
SCAN_CLK_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
REDUCE_SIM_TIME
0
PARAMETER_SIGNED_DEC
DEF
CAPABILITIES
0
PARAMETER_SIGNED_DEC
DEF
TINIT_TCK
40000
PARAMETER_SIGNED_DEC
DEF
TINIT_RST
100000
PARAMETER_SIGNED_DEC
DEF
DBG_A_WIDTH
13
PARAMETER_SIGNED_DEC
DEF
SEQ_STRING_ID
seq_name
PARAMETER_STRING
DEF
MEM_IF_CS_PER_RANK
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_RANKS_PER_SLOT
1
PARAMETER_SIGNED_DEC
DEF
MEM_IF_RDV_PER_CHIP
0
PARAMETER_SIGNED_DEC
DEF
GENERATE_ADDITIONAL_DBG_RTL
0
PARAMETER_SIGNED_DEC
DEF
CAPTURE_PHASE_OFFSET
0
PARAMETER_SIGNED_DEC
DEF
MEM_IF_ADDR_CMD_PHASE
90
PARAMETER_SIGNED_DEC
USR
DLL_EXPORT_IMPORT
EXPORT
PARAMETER_STRING
USR
MEM_IF_DQSN_EN
0
PARAMETER_SIGNED_DEC
USR
RANK_HAS_ADDR_SWAP
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io
# storage
db|cycloneIII_3c120_niosII_application_selector.(28).cnf
db|cycloneIII_3c120_niosII_application_selector.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy.v
2c680aa38154d52d7a4e882c2fad61
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_CAPTURE_EN
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROWADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altddio_in
# storage
db|cycloneIII_3c120_niosII_application_selector.(29).cnf
db|cycloneIII_3c120_niosII_application_selector.(29).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altddio_in.tdf
553fedd33dd0647010c4324024f46fda
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
INVERT_INPUT_CLOCKS
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_in_0fd
PARAMETER_UNKNOWN
USR
}
# used_port {
inclock
-1
3
dataout_l
-1
3
dataout_h
-1
3
datain
-1
3
aclr
-1
3
inclocken
-1
2
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
altddio_in.tdf
553fedd33dd0647010c4324024f46fda
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
}
# macro_sequence

# end
# entity
ddio_in_0fd
# storage
db|cycloneIII_3c120_niosII_application_selector.(30).cnf
db|cycloneIII_3c120_niosII_application_selector.(30).cnf
# case_insensitive
# source_file
db|ddio_in_0fd.tdf
de37c7fabb58d3abcf6f4c9a39250ee
7
# used_port {
inclock
-1
3
dataout_l0
-1
3
dataout_h0
-1
3
datain0
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_read_dp
# storage
db|cycloneIII_3c120_niosII_application_selector.(31).cnf
db|cycloneIII_3c120_niosII_application_selector.(31).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy.v
2c680aa38154d52d7a4e882c2fad61
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_COUNT_WIDTH
4
PARAMETER_SIGNED_DEC
USR
BIDIR_DPINS
1
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
FAMILY
Cyclone III
PARAMETER_STRING
USR
LOCAL_IF_DWIDTH
64
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_PHY_NAME
STRATIXII_DQS
PARAMETER_STRING
DEF
RDP_INITIAL_LAT
6
PARAMETER_SIGNED_DEC
USR
RDP_RESYNC_LAT_CTL_EN
0
PARAMETER_SIGNED_DEC
USR
RESYNC_PIPELINE_DEPTH
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_read_dp:rdp
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(32).cnf
db|cycloneIII_3c120_niosII_application_selector.(32).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
4
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
16
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
64
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_7ch1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
wren_a
-1
2
rden_b
-1
2
data_b
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_7ch1
# storage
db|cycloneIII_3c120_niosII_application_selector.(33).cnf
db|cycloneIII_3c120_niosII_application_selector.(33).cnf
# case_insensitive
# source_file
db|altsyncram_7ch1.tdf
c7c6ade58c668c5fde32faef7e019d0
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_write_dp
# storage
db|cycloneIII_3c120_niosII_application_selector.(34).cnf
db|cycloneIII_3c120_niosII_application_selector.(34).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy.v
2c680aa38154d52d7a4e882c2fad61
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_MEMTYPE
DDR2
PARAMETER_STRING
USR
BIDIR_DPINS
1
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_DRATE
HALF
PARAMETER_STRING
USR
LOCAL_IF_DWIDTH
64
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
GENERATE_WRITE_DQS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
NUM_DUPLICATE_REGS
4
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd
# storage
db|cycloneIII_3c120_niosII_application_selector.(35).cnf
db|cycloneIII_3c120_niosII_application_selector.(35).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy.v
2c680aa38154d52d7a4e882c2fad61
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
MEM_ADDR_CMD_BUS_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_MEMTYPE
DDR2
PARAMETER_STRING
USR
MEM_IF_ROWADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc
}
# macro_sequence
ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_ADDR_PERIOD_SEL0ADC_BA_PERIOD_SEL1ADC_CAS_N_PERIOD_SEL2ADC_CKE_PERIOD_SEL3ADC_CS_N_PERIOD_SEL7ADC_ODT_PERIOD_SEL4ADC_RAS_N_PERIOD_SEL5ADC_WE_N_PERIOD_SEL6ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_ac
# storage
db|cycloneIII_3c120_niosII_application_selector.(36).cnf
db|cycloneIII_3c120_niosII_application_selector.(36).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy.v
2c680aa38154d52d7a4e882c2fad61
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
POWER_UP_HIGH
1
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:cas_n_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:ras_n_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:we_n_struct
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altddio_out
# storage
db|cycloneIII_3c120_niosII_application_selector.(37).cnf
db|cycloneIII_3c120_niosII_application_selector.(37).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altddio_out.tdf
9595cd874178be951cc5d587f24f4cd
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
ON
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_egd
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout
-1
3
datain_l
-1
3
datain_h
-1
3
aset
-1
3
outclocken
-1
2
oe
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_lcell.inc
351ee1cd010436ad5d86b5faf1fa39d
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
altddio_out.tdf
9595cd874178be951cc5d587f24f4cd
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin
}
# macro_sequence

# end
# entity
ddio_out_egd
# storage
db|cycloneIII_3c120_niosII_application_selector.(38).cnf
db|cycloneIII_3c120_niosII_application_selector.(38).cnf
# case_insensitive
# source_file
db|ddio_out_egd.tdf
cd22f5a215de8993f4991d9687dec166
7
# used_port {
outclock
-1
3
dataout0
-1
3
datain_l0
-1
3
datain_h0
-1
3
aset
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_egd:auto_generated
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_ac
# storage
db|cycloneIII_3c120_niosII_application_selector.(39).cnf
db|cycloneIII_3c120_niosII_application_selector.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy.v
2c680aa38154d52d7a4e882c2fad61
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
POWER_UP_HIGH
0
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altddio_out
# storage
db|cycloneIII_3c120_niosII_application_selector.(40).cnf
db|cycloneIII_3c120_niosII_application_selector.(40).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altddio_out.tdf
9595cd874178be951cc5d587f24f4cd
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_1jd
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout
-1
3
datain_l
-1
3
datain_h
-1
3
aclr
-1
3
outclocken
-1
2
oe
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_lcell.inc
351ee1cd010436ad5d86b5faf1fa39d
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
altddio_out.tdf
9595cd874178be951cc5d587f24f4cd
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin
}
# macro_sequence

# end
# entity
ddio_out_1jd
# storage
db|cycloneIII_3c120_niosII_application_selector.(41).cnf
db|cycloneIII_3c120_niosII_application_selector.(41).cnf
# case_insensitive
# source_file
db|ddio_out_1jd.tdf
87d279b0708c41c3c5744f7380d8e48b
7
# used_port {
outclock
-1
3
dataout0
-1
3
datain_l0
-1
3
datain_h0
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|application_selector_ddr2_sdram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin|ddio_out_1jd:auto_generated
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_seq_wrapper
# storage
db|cycloneIII_3c120_niosII_application_selector.(42).cnf
db|cycloneIII_3c120_niosII_application_selector.(42).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy_seq_wrapper.v
8cbbca5656bd736f23e9c718da332
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_seq
# storage
db|cycloneIII_3c120_niosII_application_selector.(43).cnf
db|cycloneIII_3c120_niosII_application_selector.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy_seq.vhd
ee584094139d9dfdbea444fde3ffe980
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
family
Cyclone III
PARAMETER_STRING
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
speed_grade
C7
PARAMETER_STRING
USR
familygroup_id
2
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
4
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_clk_pair_count
1
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_cs_width
1
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_ranks_per_slot
1
PARAMETER_SIGNED_DEC
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
resynchronise_avalon_dbg
0
PARAMETER_SIGNED_DEC
USR
av_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
chip_or_dimm
Discrete Device
PARAMETER_STRING
USR
rdimm_config_bits
0000000000000000000000000000000000000000000000000000000000000000
PARAMETER_STRING
USR
nom_dqs_phase_setting
2
PARAMETER_SIGNED_DEC
USR
scan_clk_divide_by
2
PARAMETER_SIGNED_DEC
USR
rdp_addr_width
4
PARAMETER_SIGNED_DEC
USR
pll_steps_per_cycle
64
PARAMETER_SIGNED_DEC
USR
ioe_phases_per_tck
12
PARAMETER_SIGNED_DEC
USR
ioe_delays_per_phs
5
PARAMETER_SIGNED_DEC
USR
mem_if_clk_ps
6500
PARAMETER_SIGNED_DEC
USR
write_deskew_t10
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t10
0
PARAMETER_SIGNED_DEC
USR
write_deskew_t9ni
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t9ni
0
PARAMETER_SIGNED_DEC
USR
write_deskew_t9i
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t9i
0
PARAMETER_SIGNED_DEC
USR
write_deskew_range
0
PARAMETER_SIGNED_DEC
USR
phy_def_mr_1st
1106
PARAMETER_SIGNED_DEC
USR
phy_def_mr_2nd
1092
PARAMETER_SIGNED_DEC
USR
phy_def_mr_3rd
0
PARAMETER_SIGNED_DEC
USR
phy_def_mr_4th
0
PARAMETER_SIGNED_DEC
USR
mem_if_dqsn_en
0
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_capture_en
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
single_dqs_delay_control_code
0
PARAMETER_SIGNED_DEC
USR
preset_rlat
0
PARAMETER_SIGNED_DEC
USR
en_oct
0
PARAMETER_SIGNED_DEC
USR
oct_lat_width
5
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
force_hc
0
PARAMETER_SIGNED_DEC
USR
capabilities
2048
PARAMETER_SIGNED_DEC
USR
tinit_tck
15392
PARAMETER_SIGNED_DEC
USR
tinit_rst
0
PARAMETER_SIGNED_DEC
USR
generate_tracking_phase_store
0
PARAMETER_SIGNED_DEC
USR
ip_buildnum
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|application_selector_ddr2_sdram_phy_alt_mem_phy_seq:seq_inst
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_admin
# storage
db|cycloneIII_3c120_niosII_application_selector.(44).cnf
db|cycloneIII_3c120_niosII_application_selector.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy_seq.vhd
ee584094139d9dfdbea444fde3ffe980
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
4
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_clk_pair_count
1
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
mem_if_dqsn_en
0
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_row
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
non_op_eval_md
PIN_FINDER
PARAMETER_STRING
USR
mem_if_clk_ps
6500
PARAMETER_SIGNED_DEC
USR
tinit_tck
15392
PARAMETER_SIGNED_DEC
USR
tinit_rst
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(non_op_eval_md)
1 to 10
PARAMETER_STRING
USR
 constraint(mem_ac_swapped_ranks)
0 downto 0
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(seq_ac)
0 to 1
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|application_selector_ddr2_sdram_phy_alt_mem_phy_seq:seq_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_admin:admin
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_dgrb
# storage
db|cycloneIII_3c120_niosII_application_selector.(45).cnf
db|cycloneIII_3c120_niosII_application_selector.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy_seq.vhd
ee584094139d9dfdbea444fde3ffe980
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_capture
0
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
4
PARAMETER_SIGNED_DEC
USR
preset_rlat
0
PARAMETER_SIGNED_DEC
USR
pll_steps_per_cycle
64
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
preset_codvw_phase
0
PARAMETER_SIGNED_DEC
USR
preset_codvw_size
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_col
0
PARAMETER_SIGNED_DEC
USR
en_oct
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(seq_pll_select)
2 downto 0
PARAMETER_STRING
USR
 constraint(pll_resync_clk_index)
2 downto 0
PARAMETER_STRING
USR
 constraint(pll_measure_clk_index)
2 downto 0
PARAMETER_STRING
USR
 constraint(dgrb_ac)
0 to 1
PARAMETER_STRING
USR
 constraint(seq_poa_lat_dec_1x)
1 downto 0
PARAMETER_STRING
USR
 constraint(seq_poa_lat_inc_1x)
1 downto 0
PARAMETER_STRING
USR
 constraint(rdata_valid)
1 downto 0
PARAMETER_STRING
USR
 constraint(rdata)
63 downto 0
PARAMETER_STRING
USR
 constraint(doing_rd)
3 downto 0
PARAMETER_STRING
USR
 constraint(rd_lat)
4 downto 0
PARAMETER_STRING
USR
 constraint(wd_lat)
4 downto 0
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(odt_settings)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|application_selector_ddr2_sdram_phy_alt_mem_phy_seq:seq_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_dgwb
# storage
db|cycloneIII_3c120_niosII_application_selector.(46).cnf
db|cycloneIII_3c120_niosII_application_selector.(46).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy_seq.vhd
ee584094139d9dfdbea444fde3ffe980
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
4
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_col
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(dgwb_dqs_burst)
3 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_wdata_valid)
3 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_wdata)
63 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_dm)
7 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_dqs)
3 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_ac)
0 to 1
PARAMETER_STRING
USR
 constraint(bypassed_rdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(odt_settings)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|application_selector_ddr2_sdram_phy_alt_mem_phy_seq:seq_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_ctrl
# storage
db|cycloneIII_3c120_niosII_application_selector.(47).cnf
db|cycloneIII_3c120_niosII_application_selector.(47).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy_seq.vhd
ee584094139d9dfdbea444fde3ffe980
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
familygroup_id
2
PARAMETER_SIGNED_DEC
USR
mem_if_dll_lock_count
640
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
dwidth_ratio
4
PARAMETER_SIGNED_DEC
USR
iram_addressing
A(D"0",D"8",D"182",D"8")
PARAMETER_ARRAY
USR
mem_if_clk_ps
6500
PARAMETER_SIGNED_DEC
USR
tracking_interval_in_ms
128
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
ack_severity
warning
PARAMETER_ENUM
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(int_ac_nt)
0 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|application_selector_ddr2_sdram_phy_alt_mem_phy_seq:seq_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_rdata_valid
# storage
db|cycloneIII_3c120_niosII_application_selector.(48).cnf
db|cycloneIII_3c120_niosII_application_selector.(48).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy.v
2c680aa38154d52d7a4e882c2fad61
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FAMILY
Cyclone III
PARAMETER_STRING
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
RDATA_VALID_AWIDTH
5
PARAMETER_SIGNED_DEC
USR
RDATA_VALID_INITIAL_LAT
23
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(49).cnf
db|cycloneIII_3c120_niosII_application_selector.(49).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_4ni1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
wren_a
-1
2
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_4ni1
# storage
db|cycloneIII_3c120_niosII_application_selector.(50).cnf
db|cycloneIII_3c120_niosII_application_selector.(50).cnf
# case_insensitive
# source_file
db|altsyncram_4ni1.tdf
828179353efde786db47bd4dd2aa32
7
# used_port {
wren_a
-1
3
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_4ni1:auto_generated
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset
# storage
db|cycloneIII_3c120_niosII_application_selector.(51).cnf
db|cycloneIII_3c120_niosII_application_selector.(51).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy.v
2c680aa38154d52d7a4e882c2fad61
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AC_PHASE
90
PARAMETER_SIGNED_DEC
USR
CLOCK_INDEX_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CAPTURE_MIMIC_PATH
0
PARAMETER_SIGNED_DEC
USR
DDR_MIMIC_PATH_EN
1
PARAMETER_SIGNED_DEC
USR
DEDICATED_MEMORY_CLK_EN
0
PARAMETER_SIGNED_DEC
USR
DLL_EXPORT_IMPORT
EXPORT
PARAMETER_STRING
USR
DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_CLK_PS
3250
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MIF_FILENAME
PLL.MIF
PARAMETER_STRING
USR
PLL_EXPORT_IMPORT
NONE
PARAMETER_STRING
USR
PLL_REF_CLK_PS
3250
PARAMETER_SIGNED_DEC
USR
PLL_TYPE
ENHANCED
PARAMETER_STRING
USR
SPEED_GRADE
C6
PARAMETER_STRING
USR
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DLL_DELAY_CHAIN_LENGTH
12
PARAMETER_SIGNED_DEC
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
SCAN_CLK_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
USE_MEM_CLK_FOR_ADDR_CMD_CLK
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk
}
# macro_sequence
CLK_PLL_RECONFIG_FSM_WIDTH3CLK_PLL_RECONFIG_FSM_WIDTH3ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_pll
# storage
db|cycloneIII_3c120_niosII_application_selector.(52).cnf
db|cycloneIII_3c120_niosII_application_selector.(52).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy_pll.v
ba10756f14eb76c2e6bfeecb336064fa
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altpll
# storage
db|cycloneIII_3c120_niosII_application_selector.(53).cnf
db|cycloneIII_3c120_niosII_application_selector.(53).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altpll.tdf
452f627ba8b04372419df6af11f0325f
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK1
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
USR
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK3_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK2_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1000
PARAMETER_SIGNED_DEC
USR
CLK3_DIVIDE_BY
1000
PARAMETER_SIGNED_DEC
USR
CLK2_DIVIDE_BY
1000
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
1000
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
2000
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK2_PHASE_SHIFT
-1625
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK3_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
altpll_kkl3
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
MANUAL_PHASE
PARAMETER_UNKNOWN
USR
VCO_PHASE_SHIFT_STEP
101
PARAMETER_SIGNED_DEC
USR
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
3
PARAMETER_SIGNED_DEC
USR
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
scanclk
-1
3
phaseupdown
-1
3
phasestep
-1
3
phasedone
-1
3
phasecounterselect
-1
3
locked
-1
3
inclk
-1
3
clk
-1
3
areset
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
scanclkena
-1
2
pllena
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
altpll.tdf
452f627ba8b04372419df6af11f0325f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component
}
# macro_sequence

# end
# entity
altpll_kkl3
# storage
db|cycloneIII_3c120_niosII_application_selector.(54).cnf
db|cycloneIII_3c120_niosII_application_selector.(54).cnf
# case_insensitive
# source_file
db|altpll_kkl3.tdf
3a81df48f538a1e3fc17f52a6d5a97f
7
# used_port {
scanclk
-1
3
phaseupdown
-1
3
phasestep
-1
3
phasedone
-1
3
phasecounterselect2
-1
3
phasecounterselect1
-1
3
phasecounterselect0
-1
3
locked
-1
3
inclk1
-1
3
inclk0
-1
3
clk4
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
areset
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated
}
# macro_sequence

# end
# entity
altpll_dyn_phase_le_rfo
# storage
db|cycloneIII_3c120_niosII_application_selector.(55).cnf
db|cycloneIII_3c120_niosII_application_selector.(55).cnf
# case_insensitive
# source_file
db|altpll_dyn_phase_le_rfo.tdf
3d8e355cb651e17ba4164873fd5d3d7
7
# used_port {
datac
-1
3
datab
-1
3
dataa
-1
3
combout
-1
3
datad
-1
1
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2
}
# macro_sequence

# end
# entity
altpll_dyn_phase_le_sfo
# storage
db|cycloneIII_3c120_niosII_application_selector.(56).cnf
db|cycloneIII_3c120_niosII_application_selector.(56).cnf
# case_insensitive
# source_file
db|altpll_dyn_phase_le_sfo.tdf
b89dfdeddcff01c473a5b9182cd1
7
# used_port {
datac
-1
3
datab
-1
3
dataa
-1
3
combout
-1
3
datad
-1
1
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4
}
# macro_sequence

# end
# entity
altpll_dyn_phase_le_tfo
# storage
db|cycloneIII_3c120_niosII_application_selector.(57).cnf
db|cycloneIII_3c120_niosII_application_selector.(57).cnf
# case_insensitive
# source_file
db|altpll_dyn_phase_le_tfo.tdf
6fb3c8e98664f37608812277470ec53
7
# used_port {
datac
-1
3
datab
-1
3
dataa
-1
3
combout
-1
3
datad
-1
1
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5
}
# macro_sequence

# end
# entity
altddio_bidir
# storage
db|cycloneIII_3c120_niosII_application_selector.(58).cnf
db|cycloneIII_3c120_niosII_application_selector.(58).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altddio_bidir.tdf
49e4cb27ab9c5dc4ac5971a27910c3b3
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
IMPLEMENT_INPUT_IN_LCELL
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_bidir_e4h
PARAMETER_UNKNOWN
USR
}
# used_port {
padio
-1
3
outclock
-1
3
inclock
-1
3
dataout_h
-1
3
aclr
-1
3
sset
-1
1
sclr
-1
1
datain_h
-1
1
outclocken
-1
2
oe
-1
2
datain_l
-1
2
}
# include_file {
altddio_bidir.tdf
49e4cb27ab9c5dc4ac5971a27910c3b3
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_lcell.inc
351ee1cd010436ad5d86b5faf1fa39d
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
}
# macro_sequence

# end
# entity
ddio_bidir_e4h
# storage
db|cycloneIII_3c120_niosII_application_selector.(59).cnf
db|cycloneIII_3c120_niosII_application_selector.(59).cnf
# case_insensitive
# source_file
db|ddio_bidir_e4h.tdf
7accbd8abb4f026d083544544dd965
7
# used_port {
padio0
-1
3
outclock
-1
3
inclock
-1
3
dataout_h0
-1
3
datain_l0
-1
3
datain_h0
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated
}
# macro_sequence

# end
# entity
altddio_bidir
# storage
db|cycloneIII_3c120_niosII_application_selector.(60).cnf
db|cycloneIII_3c120_niosII_application_selector.(60).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altddio_bidir.tdf
49e4cb27ab9c5dc4ac5971a27910c3b3
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
IMPLEMENT_INPUT_IN_LCELL
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_bidir_idf
PARAMETER_UNKNOWN
USR
}
# used_port {
padio
-1
3
outclock
-1
3
aclr
-1
3
sset
-1
1
sclr
-1
1
datain_h
-1
1
outclocken
-1
2
oe
-1
2
datain_l
-1
2
}
# include_file {
altddio_bidir.tdf
49e4cb27ab9c5dc4ac5971a27910c3b3
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_lcell.inc
351ee1cd010436ad5d86b5faf1fa39d
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
}
# macro_sequence

# end
# entity
ddio_bidir_idf
# storage
db|cycloneIII_3c120_niosII_application_selector.(61).cnf
db|cycloneIII_3c120_niosII_application_selector.(61).cnf
# case_insensitive
# source_file
db|ddio_bidir_idf.tdf
c25d58b6f307d22d7574534eaf2142a
7
# used_port {
padio0
-1
3
outclock
-1
3
datain_l0
-1
3
datain_h0
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_idf:auto_generated
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_idf:auto_generated
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe
# storage
db|cycloneIII_3c120_niosII_application_selector.(62).cnf
db|cycloneIII_3c120_niosII_application_selector.(62).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy.v
2c680aa38154d52d7a4e882c2fad61
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PIPE_DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:mem_pipe
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe
# storage
db|cycloneIII_3c120_niosII_application_selector.(63).cnf
db|cycloneIII_3c120_niosII_application_selector.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy.v
2c680aa38154d52d7a4e882c2fad61
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PIPE_DEPTH
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_phy_alt_mem_phy_mimic
# storage
db|cycloneIII_3c120_niosII_application_selector.(64).cnf
db|cycloneIII_3c120_niosII_application_selector.(64).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_phy_alt_mem_phy.v
2c680aa38154d52d7a4e882c2fad61
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_MIMIC_SAMPLE_CYCLES
6
PARAMETER_SIGNED_DEC
USR
SHIFT_REG_COUNTER_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_mimic:mmc
}
# macro_sequence
MIMIC_FSM_WIDTH3MIMIC_IDLE3'b000MIMIC_IDLE3'b000MIMIC_SAMPLE3'b001MIMIC_IDLE3'b000MIMIC_SAMPLE3'b001MIMIC_SEND3'b010MIMIC_SEND3'b010MIMIC_SEND13'b011MIMIC_SEND13'b011MIMIC_SEND23'b100MIMIC_SEND23'b100MIMIC_IDLE3'b000MIMIC_IDLE3'b000ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_1
# storage
db|cycloneIII_3c120_niosII_application_selector.(65).cnf
db|cycloneIII_3c120_niosII_application_selector.(65).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1.v
c4bef05ca14ffd2c464f6775b0d7dca3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_1_controller_phy
# storage
db|cycloneIII_3c120_niosII_application_selector.(66).cnf
db|cycloneIII_3c120_niosII_application_selector.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_controller_phy.v
267716e4168848aa3c7c4821f8760
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper
# storage
db|cycloneIII_3c120_niosII_application_selector.(67).cnf
db|cycloneIII_3c120_niosII_application_selector.(67).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper.v
5daa996c15bd5ee1fc8f54fc1221ed2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
auk_ddr_hp_controller
# storage
db|cycloneIII_3c120_niosII_application_selector.(68).cnf
db|cycloneIII_3c120_niosII_application_selector.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
glocal_data_bits
32
PARAMETER_SIGNED_DEC
USR
glocal_burst_len
2
PARAMETER_SIGNED_DEC
USR
glocal_burst_len_bits
2
PARAMETER_SIGNED_DEC
USR
glocal_avalon_if
true
PARAMETER_STRING
USR
gdwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
guse_afi_if
true
PARAMETER_STRING
USR
gmem_type
ddr2_sdram
PARAMETER_STRING
USR
gmem_chipsels
1
PARAMETER_SIGNED_DEC
USR
gmem_chip_bits
1
PARAMETER_SIGNED_DEC
USR
gmem_row_bits
13
PARAMETER_SIGNED_DEC
USR
gmem_bank_bits
2
PARAMETER_SIGNED_DEC
USR
gmem_col_bits
10
PARAMETER_SIGNED_DEC
USR
gmem_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
gmem_pch_bit
10
PARAMETER_SIGNED_DEC
USR
gmem_odt_ranks
1
PARAMETER_SIGNED_DEC
USR
greg_dimm
false
PARAMETER_STRING
USR
gpipeline_commands
false
PARAMETER_STRING
USR
gfamily
Cyclone III
PARAMETER_STRING
USR
guser_refresh
false
PARAMETER_STRING
USR
gDENALI_ODT_TEST_MODE
false
PARAMETER_STRING
DEF
gUSE_CUSTOM_INIT_SEQ
false
PARAMETER_STRING
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst
}
# macro_sequence

# end
# entity
auk_ddr_hp_avalon_if
# storage
db|cycloneIII_3c120_niosII_application_selector.(69).cnf
db|cycloneIII_3c120_niosII_application_selector.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
glocal_data_bits
32
PARAMETER_SIGNED_DEC
USR
gfamily
Cyclone III
PARAMETER_STRING
USR
gmem_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
glpm_showahead_mode
OFF
PARAMETER_STRING
USR
 constraint(gfamily)
1 to 11
PARAMETER_STRING
USR
 constraint(glpm_showahead_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(avalon_wdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(avalon_be)
3 downto 0
PARAMETER_STRING
USR
 constraint(local_wdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(local_be)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if
}
# macro_sequence

# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(70).cnf
db|cycloneIII_3c120_niosII_application_selector.(70).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
36
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
32
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
5
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
0
PARAMETER_SIGNED_DEC
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_i2f1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
sclr
-1
1
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo
}
# macro_sequence

# end
# entity
scfifo_i2f1
# storage
db|cycloneIII_3c120_niosII_application_selector.(71).cnf
db|cycloneIII_3c120_niosII_application_selector.(71).cnf
# case_insensitive
# source_file
db|scfifo_i2f1.tdf
12fe8967ad90b5d655589d1f82e048c7
7
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_jj71
# storage
db|cycloneIII_3c120_niosII_application_selector.(72).cnf
db|cycloneIII_3c120_niosII_application_selector.(72).cnf
# case_insensitive
# source_file
db|a_dpfifo_jj71.tdf
d2329536642e4ed22ccbdbc26df91be
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated|a_dpfifo_jj71:dpfifo
}
# macro_sequence

# end
# entity
dpram_3561
# storage
db|cycloneIII_3c120_niosII_application_selector.(73).cnf
db|cycloneIII_3c120_niosII_application_selector.(73).cnf
# case_insensitive
# source_file
db|dpram_3561.tdf
7769b7ed7b191c27f050b59b18653b
7
# used_port {
wren
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated|a_dpfifo_jj71:dpfifo|dpram_3561:FIFOram
}
# macro_sequence

# end
# entity
altsyncram_q3m1
# storage
db|cycloneIII_3c120_niosII_application_selector.(74).cnf
db|cycloneIII_3c120_niosII_application_selector.(74).cnf
# case_insensitive
# source_file
db|altsyncram_q3m1.tdf
37708e25d56ceaa22296fb5a1657d333
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_i2f1:auto_generated|a_dpfifo_jj71:dpfifo|dpram_3561:FIFOram|altsyncram_q3m1:altsyncram1
}
# macro_sequence

# end
# entity
auk_ddr_hp_input_buf
# storage
db|cycloneIII_3c120_niosII_application_selector.(75).cnf
db|cycloneIII_3c120_niosII_application_selector.(75).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
glocal_data_bits
32
PARAMETER_SIGNED_DEC
USR
glocal_burst_len
2
PARAMETER_SIGNED_DEC
USR
glocal_burst_len_bits
2
PARAMETER_SIGNED_DEC
USR
gfamily
Stratix
PARAMETER_STRING
USR
gmem_type
ddr2_sdram
PARAMETER_STRING
USR
gmem_chip_bits
1
PARAMETER_SIGNED_DEC
USR
gmem_row_bits
13
PARAMETER_SIGNED_DEC
USR
gmem_bank_bits
2
PARAMETER_SIGNED_DEC
USR
gmem_col_bits
10
PARAMETER_SIGNED_DEC
USR
gbuffer_bits
31
PARAMETER_SIGNED_DEC
USR
 constraint(gfamily)
1 to 7
PARAMETER_STRING
USR
 constraint(gmem_type)
1 to 10
PARAMETER_STRING
USR
 constraint(cs_addr)
0 downto 0
PARAMETER_STRING
USR
 constraint(row_addr)
12 downto 0
PARAMETER_STRING
USR
 constraint(bank_addr)
1 downto 0
PARAMETER_STRING
USR
 constraint(col_addr)
8 downto 0
PARAMETER_STRING
USR
 constraint(size)
1 downto 0
PARAMETER_STRING
USR
 constraint(buf_output)
30 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf
}
# macro_sequence

# end
# entity
auk_ddr_hp_custom_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(76).cnf
db|cycloneIII_3c120_niosII_application_selector.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gwidth
31
PARAMETER_SIGNED_DEC
USR
gdepth
4
PARAMETER_SIGNED_DEC
USR
 constraint(data)
30 downto 0
PARAMETER_STRING
USR
 constraint(q)
30 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo
}
# macro_sequence

# end
# entity
auk_ddr_hp_timers
# storage
db|cycloneIII_3c120_niosII_application_selector.(77).cnf
db|cycloneIII_3c120_niosII_application_selector.(77).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|auk_ddr_hp_controller.vhd
e35cc6576cdf7d43bd4235e76d1d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gmem_chip_bits
1
PARAMETER_SIGNED_DEC
USR
gmem_bank_bits
2
PARAMETER_SIGNED_DEC
USR
gmem_type
ddr2_sdram
PARAMETER_STRING
USR
gdwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
 constraint(gmem_type)
1 to 10
PARAMETER_STRING
USR
 constraint(mem_tras)
3 downto 0
PARAMETER_STRING
USR
 constraint(mem_twr)
2 downto 0
PARAMETER_STRING
USR
 constraint(mem_trp)
2 downto 0
PARAMETER_STRING
USR
 constraint(mem_tcl)
2 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper:application_selector_ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_1_phy
# storage
db|cycloneIII_3c120_niosII_application_selector.(78).cnf
db|cycloneIII_3c120_niosII_application_selector.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy.v
fa4fe2a051b377d9f0221a25c13e8220
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy
# storage
db|cycloneIII_3c120_niosII_application_selector.(79).cnf
db|cycloneIII_3c120_niosII_application_selector.(79).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy.v
18e29beb22bc3bd7813347123a4ba64
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FAMILY
Cyclone III
PARAMETER_STRING
USR
MEM_IF_MEMTYPE
DDR2
PARAMETER_STRING
USR
LEVELLING
0
PARAMETER_SIGNED_DEC
DEF
SPEED_GRADE
C6
PARAMETER_STRING
DEF
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DLL_DELAY_CHAIN_LENGTH
12
PARAMETER_SIGNED_DEC
USR
DQS_DELAY_CTL_WIDTH
6
PARAMETER_SIGNED_DEC
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
DQS_PHASE_SETTING
2
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_OCT_EN
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS_STR
6500 ps
PARAMETER_STRING
USR
MEM_IF_MR_0
1106
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_1
1092
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_2
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_3
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_PRESET_RLAT
0
PARAMETER_SIGNED_DEC
DEF
PLL_STEPS_PER_CYCLE
64
PARAMETER_SIGNED_DEC
USR
SCAN_CLK_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
REDUCE_SIM_TIME
0
PARAMETER_SIGNED_DEC
DEF
CAPABILITIES
0
PARAMETER_SIGNED_DEC
DEF
TINIT_TCK
40000
PARAMETER_SIGNED_DEC
DEF
TINIT_RST
100000
PARAMETER_SIGNED_DEC
DEF
DBG_A_WIDTH
13
PARAMETER_SIGNED_DEC
DEF
SEQ_STRING_ID
seq_name
PARAMETER_STRING
DEF
MEM_IF_CS_PER_RANK
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_RANKS_PER_SLOT
1
PARAMETER_SIGNED_DEC
DEF
MEM_IF_RDV_PER_CHIP
0
PARAMETER_SIGNED_DEC
DEF
GENERATE_ADDITIONAL_DBG_RTL
0
PARAMETER_SIGNED_DEC
DEF
CAPTURE_PHASE_OFFSET
0
PARAMETER_SIGNED_DEC
DEF
MEM_IF_ADDR_CMD_PHASE
90
PARAMETER_SIGNED_DEC
USR
DLL_EXPORT_IMPORT
EXPORT
PARAMETER_STRING
USR
MEM_IF_DQSN_EN
0
PARAMETER_SIGNED_DEC
USR
RANK_HAS_ADDR_SWAP
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io
# storage
db|cycloneIII_3c120_niosII_application_selector.(80).cnf
db|cycloneIII_3c120_niosII_application_selector.(80).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy.v
18e29beb22bc3bd7813347123a4ba64
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_CAPTURE_EN
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROWADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_read_dp
# storage
db|cycloneIII_3c120_niosII_application_selector.(81).cnf
db|cycloneIII_3c120_niosII_application_selector.(81).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy.v
18e29beb22bc3bd7813347123a4ba64
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_COUNT_WIDTH
4
PARAMETER_SIGNED_DEC
USR
BIDIR_DPINS
1
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
FAMILY
Cyclone III
PARAMETER_STRING
USR
LOCAL_IF_DWIDTH
32
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_PHY_NAME
STRATIXII_DQS
PARAMETER_STRING
DEF
RDP_INITIAL_LAT
5
PARAMETER_SIGNED_DEC
USR
RDP_RESYNC_LAT_CTL_EN
0
PARAMETER_SIGNED_DEC
USR
RESYNC_PIPELINE_DEPTH
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_read_dp:rdp
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(82).cnf
db|cycloneIII_3c120_niosII_application_selector.(82).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
4
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
16
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
4
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
16
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_idh1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
wren_a
-1
2
rden_b
-1
2
data_b
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_idh1
# storage
db|cycloneIII_3c120_niosII_application_selector.(83).cnf
db|cycloneIII_3c120_niosII_application_selector.(83).cnf
# case_insensitive
# source_file
db|altsyncram_idh1.tdf
134527e7b3a013a82f5a435039edae3a
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_idh1:auto_generated
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_write_dp_fr
# storage
db|cycloneIII_3c120_niosII_application_selector.(84).cnf
db|cycloneIII_3c120_niosII_application_selector.(84).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy.v
18e29beb22bc3bd7813347123a4ba64
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
BIDIR_DPINS
1
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_DRATE
FULL
PARAMETER_STRING
USR
LOCAL_IF_DWIDTH
32
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
GENERATE_WRITE_DQS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
NUM_DUPLICATE_REGS
4
PARAMETER_SIGNED_DEC
DEF
DQ_OE_REPS
2
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd
# storage
db|cycloneIII_3c120_niosII_application_selector.(85).cnf
db|cycloneIII_3c120_niosII_application_selector.(85).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy.v
18e29beb22bc3bd7813347123a4ba64
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_ADDR_CMD_BUS_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_MEMTYPE
DDR2
PARAMETER_STRING
USR
MEM_IF_ROWADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc
}
# macro_sequence
ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_ADDR_PERIOD_SEL0ADC_BA_PERIOD_SEL1ADC_CAS_N_PERIOD_SEL2ADC_CKE_PERIOD_SEL3ADC_CS_N_PERIOD_SEL7ADC_ODT_PERIOD_SEL4ADC_RAS_N_PERIOD_SEL5ADC_WE_N_PERIOD_SEL6ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac
# storage
db|cycloneIII_3c120_niosII_application_selector.(86).cnf
db|cycloneIII_3c120_niosII_application_selector.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy.v
18e29beb22bc3bd7813347123a4ba64
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
POWER_UP_HIGH
1
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[0].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[1].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[2].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[3].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[4].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[5].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[6].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[7].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[8].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[9].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[10].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[11].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:addr[12].addr_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:cas_n_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:ras_n_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:we_n_struct
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac
# storage
db|cycloneIII_3c120_niosII_application_selector.(87).cnf
db|cycloneIII_3c120_niosII_application_selector.(87).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy.v
18e29beb22bc3bd7813347123a4ba64
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
POWER_UP_HIGH
0
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:ba[0].ba_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:ba[1].ba_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:cke[0].cke_struct
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper
# storage
db|cycloneIII_3c120_niosII_application_selector.(88).cnf
db|cycloneIII_3c120_niosII_application_selector.(88).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper.v
1a7c6d508424d2ea78f142fdd8105f8e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper:seq_wrapper
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq
# storage
db|cycloneIII_3c120_niosII_application_selector.(89).cnf
db|cycloneIII_3c120_niosII_application_selector.(89).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq.vhd
dbdbf0d168723d4860caaf2c15172e6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
family
Cyclone III
PARAMETER_STRING
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
speed_grade
C7
PARAMETER_STRING
USR
familygroup_id
2
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_clk_pair_count
1
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_cs_width
1
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_ranks_per_slot
1
PARAMETER_SIGNED_DEC
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
resynchronise_avalon_dbg
0
PARAMETER_SIGNED_DEC
USR
av_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
chip_or_dimm
Discrete Device
PARAMETER_STRING
USR
rdimm_config_bits
0000000000000000000000000000000000000000000000000000000000000000
PARAMETER_STRING
USR
nom_dqs_phase_setting
2
PARAMETER_SIGNED_DEC
USR
scan_clk_divide_by
2
PARAMETER_SIGNED_DEC
USR
rdp_addr_width
4
PARAMETER_SIGNED_DEC
USR
pll_steps_per_cycle
64
PARAMETER_SIGNED_DEC
USR
ioe_phases_per_tck
12
PARAMETER_SIGNED_DEC
USR
ioe_delays_per_phs
5
PARAMETER_SIGNED_DEC
USR
mem_if_clk_ps
6500
PARAMETER_SIGNED_DEC
USR
write_deskew_t10
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t10
0
PARAMETER_SIGNED_DEC
USR
write_deskew_t9ni
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t9ni
0
PARAMETER_SIGNED_DEC
USR
write_deskew_t9i
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t9i
0
PARAMETER_SIGNED_DEC
USR
write_deskew_range
0
PARAMETER_SIGNED_DEC
USR
phy_def_mr_1st
1106
PARAMETER_SIGNED_DEC
USR
phy_def_mr_2nd
1092
PARAMETER_SIGNED_DEC
USR
phy_def_mr_3rd
0
PARAMETER_SIGNED_DEC
USR
phy_def_mr_4th
0
PARAMETER_SIGNED_DEC
USR
mem_if_dqsn_en
0
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_capture_en
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
single_dqs_delay_control_code
0
PARAMETER_SIGNED_DEC
USR
preset_rlat
0
PARAMETER_SIGNED_DEC
USR
en_oct
0
PARAMETER_SIGNED_DEC
USR
oct_lat_width
5
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
force_hc
0
PARAMETER_SIGNED_DEC
USR
capabilities
2048
PARAMETER_SIGNED_DEC
USR
tinit_tck
30770
PARAMETER_SIGNED_DEC
USR
tinit_rst
0
PARAMETER_SIGNED_DEC
USR
generate_tracking_phase_store
0
PARAMETER_SIGNED_DEC
USR
ip_buildnum
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper:seq_wrapper|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq:seq_inst
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_admin
# storage
db|cycloneIII_3c120_niosII_application_selector.(90).cnf
db|cycloneIII_3c120_niosII_application_selector.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq.vhd
dbdbf0d168723d4860caaf2c15172e6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_clk_pair_count
1
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
mem_if_dqsn_en
0
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_row
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
non_op_eval_md
PIN_FINDER
PARAMETER_STRING
USR
mem_if_clk_ps
6500
PARAMETER_SIGNED_DEC
USR
tinit_tck
30770
PARAMETER_SIGNED_DEC
USR
tinit_rst
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(non_op_eval_md)
1 to 10
PARAMETER_STRING
USR
 constraint(mem_ac_swapped_ranks)
0 downto 0
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(seq_ac)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper:seq_wrapper|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq:seq_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_admin:admin
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_dgrb
# storage
db|cycloneIII_3c120_niosII_application_selector.(91).cnf
db|cycloneIII_3c120_niosII_application_selector.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq.vhd
dbdbf0d168723d4860caaf2c15172e6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_capture
0
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
preset_rlat
0
PARAMETER_SIGNED_DEC
USR
pll_steps_per_cycle
64
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
preset_codvw_phase
0
PARAMETER_SIGNED_DEC
USR
preset_codvw_size
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_col
0
PARAMETER_SIGNED_DEC
USR
en_oct
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(seq_pll_select)
2 downto 0
PARAMETER_STRING
USR
 constraint(pll_resync_clk_index)
2 downto 0
PARAMETER_STRING
USR
 constraint(pll_measure_clk_index)
2 downto 0
PARAMETER_STRING
USR
 constraint(dgrb_ac)
0 to 0
PARAMETER_STRING
USR
 constraint(seq_poa_lat_dec_1x)
1 downto 0
PARAMETER_STRING
USR
 constraint(seq_poa_lat_inc_1x)
1 downto 0
PARAMETER_STRING
USR
 constraint(rdata_valid)
0 downto 0
PARAMETER_STRING
USR
 constraint(rdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(doing_rd)
1 downto 0
PARAMETER_STRING
USR
 constraint(rd_lat)
4 downto 0
PARAMETER_STRING
USR
 constraint(wd_lat)
4 downto 0
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(odt_settings)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper:seq_wrapper|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq:seq_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dgrb:dgrb
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_dgwb
# storage
db|cycloneIII_3c120_niosII_application_selector.(92).cnf
db|cycloneIII_3c120_niosII_application_selector.(92).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq.vhd
dbdbf0d168723d4860caaf2c15172e6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_col
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(dgwb_dqs_burst)
1 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_wdata_valid)
1 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_wdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_dm)
3 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_dqs)
1 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_ac)
0 to 0
PARAMETER_STRING
USR
 constraint(bypassed_rdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(odt_settings)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper:seq_wrapper|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq:seq_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dgwb:dgwb
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_ctrl
# storage
db|cycloneIII_3c120_niosII_application_selector.(93).cnf
db|cycloneIII_3c120_niosII_application_selector.(93).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq.vhd
dbdbf0d168723d4860caaf2c15172e6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
familygroup_id
2
PARAMETER_SIGNED_DEC
USR
mem_if_dll_lock_count
1280
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
iram_addressing
A(D"0",D"8",D"59",D"6")
PARAMETER_ARRAY
USR
mem_if_clk_ps
6500
PARAMETER_SIGNED_DEC
USR
tracking_interval_in_ms
128
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
ack_severity
warning
PARAMETER_ENUM
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(int_ac_nt)
0 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper:seq_wrapper|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq:seq_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_ctrl:ctrl
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_rdata_valid
# storage
db|cycloneIII_3c120_niosII_application_selector.(94).cnf
db|cycloneIII_3c120_niosII_application_selector.(94).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy.v
18e29beb22bc3bd7813347123a4ba64
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FAMILY
Cyclone III
PARAMETER_STRING
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
RDATA_VALID_AWIDTH
5
PARAMETER_SIGNED_DEC
USR
RDATA_VALID_INITIAL_LAT
23
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_rdata_valid:rdv_pipe
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(95).cnf
db|cycloneIII_3c120_niosII_application_selector.(95).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_2ni1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
wren_a
-1
2
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_2ni1
# storage
db|cycloneIII_3c120_niosII_application_selector.(96).cnf
db|cycloneIII_3c120_niosII_application_selector.(96).cnf
# case_insensitive
# source_file
db|altsyncram_2ni1.tdf
174bac1d1d59065c5faac3cbccec6
7
# used_port {
wren_a
-1
3
q_b0
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_2ni1:auto_generated
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset
# storage
db|cycloneIII_3c120_niosII_application_selector.(97).cnf
db|cycloneIII_3c120_niosII_application_selector.(97).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy.v
18e29beb22bc3bd7813347123a4ba64
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AC_PHASE
90
PARAMETER_SIGNED_DEC
USR
CLOCK_INDEX_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CAPTURE_MIMIC_PATH
0
PARAMETER_SIGNED_DEC
USR
DDR_MIMIC_PATH_EN
1
PARAMETER_SIGNED_DEC
USR
DEDICATED_MEMORY_CLK_EN
0
PARAMETER_SIGNED_DEC
USR
DLL_EXPORT_IMPORT
EXPORT
PARAMETER_STRING
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MIF_FILENAME
PLL.MIF
PARAMETER_STRING
USR
PLL_EXPORT_IMPORT
NONE
PARAMETER_STRING
USR
PLL_REF_CLK_PS
6500
PARAMETER_SIGNED_DEC
USR
PLL_TYPE
ENHANCED
PARAMETER_STRING
USR
SPEED_GRADE
C6
PARAMETER_STRING
USR
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DLL_DELAY_CHAIN_LENGTH
12
PARAMETER_SIGNED_DEC
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
SCAN_CLK_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
USE_MEM_CLK_FOR_ADDR_CMD_CLK
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk
}
# macro_sequence
CLK_PLL_RECONFIG_FSM_WIDTH3CLK_PLL_RECONFIG_FSM_WIDTH3ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll
# storage
db|cycloneIII_3c120_niosII_application_selector.(98).cnf
db|cycloneIII_3c120_niosII_application_selector.(98).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll.v
fcbac8371d7f3cc42a6c84a70669d46
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altpll
# storage
db|cycloneIII_3c120_niosII_application_selector.(99).cnf
db|cycloneIII_3c120_niosII_application_selector.(99).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altpll.tdf
452f627ba8b04372419df6af11f0325f
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK1
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
8000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
USR
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK3_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK2_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
3077
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
2500
PARAMETER_SIGNED_DEC
USR
CLK3_DIVIDE_BY
2500
PARAMETER_SIGNED_DEC
USR
CLK2_DIVIDE_BY
2500
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
2500
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
5000
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK2_PHASE_SHIFT
-1625
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK3_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
altpll_5kl3
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
MANUAL_PHASE
PARAMETER_UNKNOWN
USR
VCO_PHASE_SHIFT_STEP
101
PARAMETER_SIGNED_DEC
USR
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
3
PARAMETER_SIGNED_DEC
USR
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
scanclk
-1
3
phaseupdown
-1
3
phasestep
-1
3
phasedone
-1
3
phasecounterselect
-1
3
locked
-1
3
inclk
-1
3
clk
-1
3
areset
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
scanclkena
-1
2
pllena
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
altpll.tdf
452f627ba8b04372419df6af11f0325f
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component
}
# macro_sequence

# end
# entity
altpll_5kl3
# storage
db|cycloneIII_3c120_niosII_application_selector.(100).cnf
db|cycloneIII_3c120_niosII_application_selector.(100).cnf
# case_insensitive
# source_file
db|altpll_5kl3.tdf
e565fb33972def4c4e90a27237fc1fd
7
# used_port {
scanclk
-1
3
phaseupdown
-1
3
phasestep
-1
3
phasedone
-1
3
phasecounterselect2
-1
3
phasecounterselect1
-1
3
phasecounterselect0
-1
3
locked
-1
3
inclk1
-1
3
inclk0
-1
3
clk4
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
areset
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated
}
# macro_sequence

# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe
# storage
db|cycloneIII_3c120_niosII_application_selector.(101).cnf
db|cycloneIII_3c120_niosII_application_selector.(101).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy.v
18e29beb22bc3bd7813347123a4ba64
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PIPE_DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:mem_pipe
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe
# storage
db|cycloneIII_3c120_niosII_application_selector.(102).cnf
db|cycloneIII_3c120_niosII_application_selector.(102).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy.v
18e29beb22bc3bd7813347123a4ba64
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PIPE_DEPTH
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:write_clk_pipe
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ddr2_sdram_1_phy_alt_mem_phy_mimic
# storage
db|cycloneIII_3c120_niosII_application_selector.(103).cnf
db|cycloneIII_3c120_niosII_application_selector.(103).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ddr2_sdram_1_phy_alt_mem_phy.v
18e29beb22bc3bd7813347123a4ba64
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_MIMIC_SAMPLE_CYCLES
6
PARAMETER_SIGNED_DEC
USR
SHIFT_REG_COUNTER_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_mem_phy_defines.v
95a1191c5fb8bf1c427a7e4317a57997
application_selector|synthesis|submodules|alt_mem_phy_defines.v
68ff957ce6f9e25afa2cd58ba96697
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_mimic:mmc
}
# macro_sequence
MIMIC_FSM_WIDTH3MIMIC_IDLE3'b000MIMIC_IDLE3'b000MIMIC_SAMPLE3'b001MIMIC_IDLE3'b000MIMIC_SAMPLE3'b001MIMIC_SEND3'b010MIMIC_SEND3'b010MIMIC_SEND13'b011MIMIC_SEND13'b011MIMIC_SEND23'b100MIMIC_SEND23'b100MIMIC_IDLE3'b000MIMIC_IDLE3'b000ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_sgdma_tx
# storage
db|cycloneIII_3c120_niosII_application_selector.(104).cnf
db|cycloneIII_3c120_niosII_application_selector.(104).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_tx.v
6fac5fd773d558af480d8ee3d27728d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_sgdma_tx_chain
# storage
db|cycloneIII_3c120_niosII_application_selector.(105).cnf
db|cycloneIII_3c120_niosII_application_selector.(105).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_tx.v
6fac5fd773d558af480d8ee3d27728d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
control_status_slave_which_resides_within_application_selector_sgdma_tx
# storage
db|cycloneIII_3c120_niosII_application_selector.(106).cnf
db|cycloneIII_3c120_niosII_application_selector.(106).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_tx.v
6fac5fd773d558af480d8ee3d27728d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|control_status_slave_which_resides_within_application_selector_sgdma_tx:the_control_status_slave_which_resides_within_application_selector_sgdma_tx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_read_which_resides_within_application_selector_sgdma_tx
# storage
db|cycloneIII_3c120_niosII_application_selector.(107).cnf
db|cycloneIII_3c120_niosII_application_selector.(107).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_tx.v
6fac5fd773d558af480d8ee3d27728d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(108).cnf
db|cycloneIII_3c120_niosII_application_selector.(108).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_tx.v
6fac5fd773d558af480d8ee3d27728d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(109).cnf
db|cycloneIII_3c120_niosII_application_selector.(109).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
7
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
2
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
1
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo_controlbitsfifo
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo_controlbitsfifo
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo_controlbitsfifo
}
# macro_sequence

# end
# entity
a_fffifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(110).cnf
db|cycloneIII_3c120_niosII_application_selector.(110).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|a_fffifo.tdf
c51524b2abd86708dc7aed6abd748c7
7
# user_parameter {
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
2
PARAMETER_UNKNOWN
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
}
# used_port {
wreq
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_fffifo.tdf
c51524b2abd86708dc7aed6abd748c7
lpm_ff.inc
5b1f18ec4f969a147b22e8c42bf962ac
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|cycloneIII_3c120_niosII_application_selector.(111).cnf
db|cycloneIII_3c120_niosII_application_selector.(111).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_ff.tdf
899aa4439b601c3ade3898ee8d57d882
7
# user_parameter {
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_ff.tdf
899aa4439b601c3ade3898ee8d57d882
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|cycloneIII_3c120_niosII_application_selector.(112).cnf
db|cycloneIII_3c120_niosII_application_selector.(112).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_4qc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_1
-1
3
data1_0
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
muxlut.inc
301e88484af1e8d67bcd099bb975882
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
}
# macro_sequence

# end
# entity
mux_4qc
# storage
db|cycloneIII_3c120_niosII_application_selector.(113).cnf
db|cycloneIII_3c120_niosII_application_selector.(113).cnf
# case_insensitive
# source_file
db|mux_4qc.tdf
c8f26aefd2b758f12ad62e46f6ff95aa
7
# used_port {
sel0
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_4qc:auto_generated
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_4qc:auto_generated
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_4qc:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|cycloneIII_3c120_niosII_application_selector.(114).cnf
db|cycloneIII_3c120_niosII_application_selector.(114).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_counter.tdf
4f44861b706b94d17d5fb6b22178db9
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_n9f
PARAMETER_UNKNOWN
USR
}
# used_port {
updown
-1
3
sclr
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_counter.tdf
4f44861b706b94d17d5fb6b22178db9
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
cmpconst.inc
fe4bfdfa5310384231b99c696fe2e348
alt_counter_stratix.inc
3e1db420f0a6e888a1525f4eff14d5be
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo|scfifo:application_selector_sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo|scfifo:application_selector_sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo|scfifo:application_selector_lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
}
# macro_sequence

# end
# entity
cntr_n9f
# storage
db|cycloneIII_3c120_niosII_application_selector.(115).cnf
db|cycloneIII_3c120_niosII_application_selector.(115).cnf
# case_insensitive
# source_file
db|cntr_n9f.tdf
718a60b5b2e63b613a3211893d086f6
7
# used_port {
updown
-1
3
sclr
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo|scfifo:application_selector_sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo|scfifo:application_selector_sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo|scfifo:application_selector_lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated
}
# macro_sequence

# end
# entity
a_fefifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(116).cnf
db|cycloneIII_3c120_niosII_application_selector.(116).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|a_fefifo.tdf
64ffb8e2dbf329238449855198869d
7
# user_parameter {
LPM_WIDTHAD
1
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
2
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USEDW_IN_DELAY
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wreq
-1
3
usedw_in0
-1
3
threshold
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
a_fefifo.tdf
64ffb8e2dbf329238449855198869d
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo|scfifo:application_selector_sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo|scfifo:application_selector_sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo|scfifo:application_selector_lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|cycloneIII_3c120_niosII_application_selector.(117).cnf
db|cycloneIII_3c120_niosII_application_selector.(117).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_tdg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab0
-1
3
dataa0
-1
3
aeb
-1
3
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo|scfifo:application_selector_sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo|scfifo:application_selector_sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo|scfifo:application_selector_lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
}
# macro_sequence

# end
# entity
cmpr_tdg
# storage
db|cycloneIII_3c120_niosII_application_selector.(118).cnf
db|cycloneIII_3c120_niosII_application_selector.(118).cnf
# case_insensitive
# source_file
db|cmpr_tdg.tdf
e6f2643a89ecb4a4de5cb4cfd555d7f
7
# used_port {
datab0
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo|scfifo:application_selector_sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo|scfifo:application_selector_sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo|scfifo:application_selector_sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo|scfifo:application_selector_sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo|scfifo:application_selector_lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo|scfifo:application_selector_lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_tdg:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|cycloneIII_3c120_niosII_application_selector.(119).cnf
db|cycloneIII_3c120_niosII_application_selector.(119).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_tdg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa0
-1
3
aeb
-1
3
datab0
-1
2
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_read_which_resides_within_application_selector_sgdma_tx:the_descriptor_read_which_resides_within_application_selector_sgdma_tx|descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo|scfifo:application_selector_sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo|scfifo:application_selector_sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo|scfifo:application_selector_lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
}
# macro_sequence

# end
# entity
descriptor_write_which_resides_within_application_selector_sgdma_tx
# storage
db|cycloneIII_3c120_niosII_application_selector.(120).cnf
db|cycloneIII_3c120_niosII_application_selector.(120).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_tx.v
6fac5fd773d558af480d8ee3d27728d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_chain:the_application_selector_sgdma_tx_chain|descriptor_write_which_resides_within_application_selector_sgdma_tx:the_descriptor_write_which_resides_within_application_selector_sgdma_tx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_sgdma_tx_command_grabber
# storage
db|cycloneIII_3c120_niosII_application_selector.(121).cnf
db|cycloneIII_3c120_niosII_application_selector.(121).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_tx.v
6fac5fd773d558af480d8ee3d27728d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_command_grabber:the_application_selector_sgdma_tx_command_grabber
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_sgdma_tx_m_read
# storage
db|cycloneIII_3c120_niosII_application_selector.(122).cnf
db|cycloneIII_3c120_niosII_application_selector.(122).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_tx.v
6fac5fd773d558af480d8ee3d27728d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_m_read:the_application_selector_sgdma_tx_m_read
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_sgdma_tx_m_readfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(123).cnf
db|cycloneIII_3c120_niosII_application_selector.(123).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_tx.v
6fac5fd773d558af480d8ee3d27728d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_m_readfifo:the_application_selector_sgdma_tx_m_readfifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_sgdma_tx_m_readfifo_m_readfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(124).cnf
db|cycloneIII_3c120_niosII_application_selector.(124).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_tx.v
6fac5fd773d558af480d8ee3d27728d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_m_readfifo:the_application_selector_sgdma_tx_m_readfifo|application_selector_sgdma_tx_m_readfifo_m_readfifo:the_application_selector_sgdma_tx_m_readfifo_m_readfifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(125).cnf
db|cycloneIII_3c120_niosII_application_selector.(125).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
37
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_ls31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_m_readfifo:the_application_selector_sgdma_tx_m_readfifo|application_selector_sgdma_tx_m_readfifo_m_readfifo:the_application_selector_sgdma_tx_m_readfifo_m_readfifo|scfifo:application_selector_sgdma_tx_m_readfifo_m_readfifo_m_readfifo
}
# macro_sequence

# end
# entity
scfifo_ls31
# storage
db|cycloneIII_3c120_niosII_application_selector.(126).cnf
db|cycloneIII_3c120_niosII_application_selector.(126).cnf
# case_insensitive
# source_file
db|scfifo_ls31.tdf
6f3b178f411fbf038c04e16144318d
7
# used_port {
wrreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_m_readfifo:the_application_selector_sgdma_tx_m_readfifo|application_selector_sgdma_tx_m_readfifo_m_readfifo:the_application_selector_sgdma_tx_m_readfifo_m_readfifo|scfifo:application_selector_sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_ls31:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_s241
# storage
db|cycloneIII_3c120_niosII_application_selector.(127).cnf
db|cycloneIII_3c120_niosII_application_selector.(127).cnf
# case_insensitive
# source_file
db|a_dpfifo_s241.tdf
65586877e63a480cec5e12150194937
7
# used_port {
wreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_m_readfifo:the_application_selector_sgdma_tx_m_readfifo|application_selector_sgdma_tx_m_readfifo_m_readfifo:the_application_selector_sgdma_tx_m_readfifo_m_readfifo|scfifo:application_selector_sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_utd1
# storage
db|cycloneIII_3c120_niosII_application_selector.(128).cnf
db|cycloneIII_3c120_niosII_application_selector.(128).cnf
# case_insensitive
# source_file
db|altsyncram_utd1.tdf
54a91ff344ac509d538f4f549181362b
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_m_readfifo:the_application_selector_sgdma_tx_m_readfifo|application_selector_sgdma_tx_m_readfifo_m_readfifo:the_application_selector_sgdma_tx_m_readfifo_m_readfifo|scfifo:application_selector_sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|altsyncram_utd1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_ar8
# storage
db|cycloneIII_3c120_niosII_application_selector.(129).cnf
db|cycloneIII_3c120_niosII_application_selector.(129).cnf
# case_insensitive
# source_file
db|cmpr_ar8.tdf
93254ba1588cfd3fa5e2141197bd2d7
7
# used_port {
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa5
-1
2
dataa4
-1
2
dataa3
-1
2
dataa2
-1
2
dataa1
-1
2
dataa0
-1
2
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_m_readfifo:the_application_selector_sgdma_tx_m_readfifo|application_selector_sgdma_tx_m_readfifo_m_readfifo:the_application_selector_sgdma_tx_m_readfifo_m_readfifo|scfifo:application_selector_sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|cmpr_ar8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_ar8
# storage
db|cycloneIII_3c120_niosII_application_selector.(130).cnf
db|cycloneIII_3c120_niosII_application_selector.(130).cnf
# case_insensitive
# source_file
db|cmpr_ar8.tdf
93254ba1588cfd3fa5e2141197bd2d7
7
# used_port {
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab5
-1
1
datab4
-1
1
datab3
-1
1
datab2
-1
1
datab0
-1
1
datab1
-1
2
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_m_readfifo:the_application_selector_sgdma_tx_m_readfifo|application_selector_sgdma_tx_m_readfifo_m_readfifo:the_application_selector_sgdma_tx_m_readfifo_m_readfifo|scfifo:application_selector_sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|cmpr_ar8:two_comparison
}
# macro_sequence

# end
# entity
cntr_4n7
# storage
db|cycloneIII_3c120_niosII_application_selector.(131).cnf
db|cycloneIII_3c120_niosII_application_selector.(131).cnf
# case_insensitive
# source_file
db|cntr_4n7.tdf
776d04fcaeb87fd4e6879684ec3a1f
7
# used_port {
updown
-1
3
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_m_readfifo:the_application_selector_sgdma_tx_m_readfifo|application_selector_sgdma_tx_m_readfifo_m_readfifo:the_application_selector_sgdma_tx_m_readfifo_m_readfifo|scfifo:application_selector_sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|cntr_4n7:usedw_counter
}
# macro_sequence

# end
# entity
cntr_omb
# storage
db|cycloneIII_3c120_niosII_application_selector.(132).cnf
db|cycloneIII_3c120_niosII_application_selector.(132).cnf
# case_insensitive
# source_file
db|cntr_omb.tdf
e05624a911e74a72f9cc569b3174798c
7
# used_port {
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_m_readfifo:the_application_selector_sgdma_tx_m_readfifo|application_selector_sgdma_tx_m_readfifo_m_readfifo:the_application_selector_sgdma_tx_m_readfifo_m_readfifo|scfifo:application_selector_sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|cntr_omb:wr_ptr
}
# macro_sequence

# end
# entity
application_selector_sgdma_tx_command_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(133).cnf
db|cycloneIII_3c120_niosII_application_selector.(133).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_tx.v
6fac5fd773d558af480d8ee3d27728d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_command_fifo:the_application_selector_sgdma_tx_command_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(134).cnf
db|cycloneIII_3c120_niosII_application_selector.(134).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
104
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
2
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
1
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_r931
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_command_fifo:the_application_selector_sgdma_tx_command_fifo|scfifo:application_selector_sgdma_tx_command_fifo_command_fifo
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_command_fifo:the_application_selector_sgdma_rx_command_fifo|scfifo:application_selector_sgdma_rx_command_fifo_command_fifo
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_command_fifo:the_application_selector_lcd_sgdma_command_fifo|scfifo:application_selector_lcd_sgdma_command_fifo_command_fifo
}
# macro_sequence

# end
# entity
scfifo_r931
# storage
db|cycloneIII_3c120_niosII_application_selector.(135).cnf
db|cycloneIII_3c120_niosII_application_selector.(135).cnf
# case_insensitive
# source_file
db|scfifo_r931.tdf
cf2240b09776d993d4a2c07eb65a9
7
# used_port {
wrreq
-1
3
rdreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_command_fifo:the_application_selector_sgdma_tx_command_fifo|scfifo:application_selector_sgdma_tx_command_fifo_command_fifo|scfifo_r931:auto_generated
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_command_fifo:the_application_selector_sgdma_rx_command_fifo|scfifo:application_selector_sgdma_rx_command_fifo_command_fifo|scfifo_r931:auto_generated
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_command_fifo:the_application_selector_lcd_sgdma_command_fifo|scfifo:application_selector_lcd_sgdma_command_fifo_command_fifo|scfifo_r931:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_2g31
# storage
db|cycloneIII_3c120_niosII_application_selector.(136).cnf
db|cycloneIII_3c120_niosII_application_selector.(136).cnf
# case_insensitive
# source_file
db|a_dpfifo_2g31.tdf
5f3cce62f1e8281d0a3e36f71febc32
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q99
-1
3
q98
-1
3
q97
-1
3
q96
-1
3
q95
-1
3
q94
-1
3
q93
-1
3
q92
-1
3
q91
-1
3
q90
-1
3
q9
-1
3
q89
-1
3
q88
-1
3
q87
-1
3
q86
-1
3
q85
-1
3
q84
-1
3
q83
-1
3
q82
-1
3
q81
-1
3
q80
-1
3
q8
-1
3
q79
-1
3
q78
-1
3
q77
-1
3
q76
-1
3
q75
-1
3
q74
-1
3
q73
-1
3
q72
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q103
-1
3
q102
-1
3
q101
-1
3
q100
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_command_fifo:the_application_selector_sgdma_tx_command_fifo|scfifo:application_selector_sgdma_tx_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_command_fifo:the_application_selector_sgdma_rx_command_fifo|scfifo:application_selector_sgdma_rx_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_command_fifo:the_application_selector_lcd_sgdma_command_fifo|scfifo:application_selector_lcd_sgdma_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_qsd1
# storage
db|cycloneIII_3c120_niosII_application_selector.(137).cnf
db|cycloneIII_3c120_niosII_application_selector.(137).cnf
# case_insensitive
# source_file
db|altsyncram_qsd1.tdf
fe10be6b474d55c961a37170a9a1467
7
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b0
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_command_fifo:the_application_selector_sgdma_tx_command_fifo|scfifo:application_selector_sgdma_tx_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo|altsyncram_qsd1:FIFOram
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_command_fifo:the_application_selector_sgdma_rx_command_fifo|scfifo:application_selector_sgdma_rx_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo|altsyncram_qsd1:FIFOram
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_command_fifo:the_application_selector_lcd_sgdma_command_fifo|scfifo:application_selector_lcd_sgdma_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo|altsyncram_qsd1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_5r8
# storage
db|cycloneIII_3c120_niosII_application_selector.(138).cnf
db|cycloneIII_3c120_niosII_application_selector.(138).cnf
# case_insensitive
# source_file
db|cmpr_5r8.tdf
fd1efb0a5a85d8faf8887b0f45118
7
# used_port {
datab0
-1
3
aeb
-1
3
dataa0
-1
2
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_command_fifo:the_application_selector_sgdma_tx_command_fifo|scfifo:application_selector_sgdma_tx_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo|cmpr_5r8:almost_full_comparer
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_status_token_fifo:the_application_selector_sgdma_tx_status_token_fifo|scfifo:application_selector_sgdma_tx_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo|cmpr_5r8:almost_full_comparer
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_command_fifo:the_application_selector_sgdma_rx_command_fifo|scfifo:application_selector_sgdma_rx_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo|cmpr_5r8:almost_full_comparer
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_status_token_fifo:the_application_selector_sgdma_rx_status_token_fifo|scfifo:application_selector_sgdma_rx_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo|cmpr_5r8:almost_full_comparer
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_command_fifo:the_application_selector_lcd_sgdma_command_fifo|scfifo:application_selector_lcd_sgdma_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo|cmpr_5r8:almost_full_comparer
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_status_token_fifo:the_application_selector_lcd_sgdma_status_token_fifo|scfifo:application_selector_lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo|cmpr_5r8:almost_full_comparer
}
# macro_sequence

# end
# entity
cntr_vm7
# storage
db|cycloneIII_3c120_niosII_application_selector.(139).cnf
db|cycloneIII_3c120_niosII_application_selector.(139).cnf
# case_insensitive
# source_file
db|cntr_vm7.tdf
2c7963dc49d35583df2f7ad1bba9e3
7
# used_port {
updown
-1
3
sclr
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_command_fifo:the_application_selector_sgdma_tx_command_fifo|scfifo:application_selector_sgdma_tx_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo|cntr_vm7:usedw_counter
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_status_token_fifo:the_application_selector_sgdma_tx_status_token_fifo|scfifo:application_selector_sgdma_tx_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo|cntr_vm7:usedw_counter
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_command_fifo:the_application_selector_sgdma_rx_command_fifo|scfifo:application_selector_sgdma_rx_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo|cntr_vm7:usedw_counter
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_status_token_fifo:the_application_selector_sgdma_rx_status_token_fifo|scfifo:application_selector_sgdma_rx_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo|cntr_vm7:usedw_counter
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_command_fifo:the_application_selector_lcd_sgdma_command_fifo|scfifo:application_selector_lcd_sgdma_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo|cntr_vm7:usedw_counter
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_status_token_fifo:the_application_selector_lcd_sgdma_status_token_fifo|scfifo:application_selector_lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo|cntr_vm7:usedw_counter
}
# macro_sequence

# end
# entity
cntr_jmb
# storage
db|cycloneIII_3c120_niosII_application_selector.(140).cnf
db|cycloneIII_3c120_niosII_application_selector.(140).cnf
# case_insensitive
# source_file
db|cntr_jmb.tdf
581787afef4d13e031622c858fc45371
7
# used_port {
sclr
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_command_fifo:the_application_selector_sgdma_tx_command_fifo|scfifo:application_selector_sgdma_tx_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo|cntr_jmb:wr_ptr
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_status_token_fifo:the_application_selector_sgdma_tx_status_token_fifo|scfifo:application_selector_sgdma_tx_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo|cntr_jmb:wr_ptr
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_command_fifo:the_application_selector_sgdma_rx_command_fifo|scfifo:application_selector_sgdma_rx_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo|cntr_jmb:wr_ptr
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_status_token_fifo:the_application_selector_sgdma_rx_status_token_fifo|scfifo:application_selector_sgdma_rx_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo|cntr_jmb:wr_ptr
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_command_fifo:the_application_selector_lcd_sgdma_command_fifo|scfifo:application_selector_lcd_sgdma_command_fifo_command_fifo|scfifo_r931:auto_generated|a_dpfifo_2g31:dpfifo|cntr_jmb:wr_ptr
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_status_token_fifo:the_application_selector_lcd_sgdma_status_token_fifo|scfifo:application_selector_lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo|cntr_jmb:wr_ptr
}
# macro_sequence

# end
# entity
application_selector_sgdma_tx_desc_address_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(141).cnf
db|cycloneIII_3c120_niosII_application_selector.(141).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_tx.v
6fac5fd773d558af480d8ee3d27728d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(142).cnf
db|cycloneIII_3c120_niosII_application_selector.(142).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
32
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
2
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
1
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo|scfifo:application_selector_sgdma_tx_desc_address_fifo_desc_address_fifo
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo|scfifo:application_selector_sgdma_rx_desc_address_fifo_desc_address_fifo
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo|scfifo:application_selector_lcd_sgdma_desc_address_fifo_desc_address_fifo
}
# macro_sequence

# end
# entity
a_fffifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(143).cnf
db|cycloneIII_3c120_niosII_application_selector.(143).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|a_fffifo.tdf
c51524b2abd86708dc7aed6abd748c7
7
# user_parameter {
LPM_WIDTH
32
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
2
PARAMETER_UNKNOWN
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
}
# used_port {
wreq
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_fffifo.tdf
c51524b2abd86708dc7aed6abd748c7
lpm_ff.inc
5b1f18ec4f969a147b22e8c42bf962ac
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo|scfifo:application_selector_sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo|scfifo:application_selector_sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo|scfifo:application_selector_lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|cycloneIII_3c120_niosII_application_selector.(144).cnf
db|cycloneIII_3c120_niosII_application_selector.(144).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_ff.tdf
899aa4439b601c3ade3898ee8d57d882
7
# user_parameter {
LPM_WIDTH
32
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_ff.tdf
899aa4439b601c3ade3898ee8d57d882
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo|scfifo:application_selector_sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo|scfifo:application_selector_sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo|scfifo:application_selector_sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo|scfifo:application_selector_sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo|scfifo:application_selector_sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo|scfifo:application_selector_sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo|scfifo:application_selector_lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo|scfifo:application_selector_lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo|scfifo:application_selector_lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|cycloneIII_3c120_niosII_application_selector.(145).cnf
db|cycloneIII_3c120_niosII_application_selector.(145).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_irc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_31
-1
3
data1_30
-1
3
data1_3
-1
3
data1_29
-1
3
data1_28
-1
3
data1_27
-1
3
data1_26
-1
3
data1_25
-1
3
data1_24
-1
3
data1_23
-1
3
data1_22
-1
3
data1_21
-1
3
data1_20
-1
3
data1_2
-1
3
data1_19
-1
3
data1_18
-1
3
data1_17
-1
3
data1_16
-1
3
data1_15
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_31
-1
3
data0_30
-1
3
data0_3
-1
3
data0_29
-1
3
data0_28
-1
3
data0_27
-1
3
data0_26
-1
3
data0_25
-1
3
data0_24
-1
3
data0_23
-1
3
data0_22
-1
3
data0_21
-1
3
data0_20
-1
3
data0_2
-1
3
data0_19
-1
3
data0_18
-1
3
data0_17
-1
3
data0_16
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
muxlut.inc
301e88484af1e8d67bcd099bb975882
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo|scfifo:application_selector_sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo|scfifo:application_selector_sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo|scfifo:application_selector_lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
}
# macro_sequence

# end
# entity
mux_irc
# storage
db|cycloneIII_3c120_niosII_application_selector.(146).cnf
db|cycloneIII_3c120_niosII_application_selector.(146).cnf
# case_insensitive
# source_file
db|mux_irc.tdf
99e1f57bec54ab61688ed43fbab8dcdf
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_desc_address_fifo:the_application_selector_sgdma_tx_desc_address_fifo|scfifo:application_selector_sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_irc:auto_generated
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo|scfifo:application_selector_sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_irc:auto_generated
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo|scfifo:application_selector_lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_irc:auto_generated
}
# macro_sequence

# end
# entity
application_selector_sgdma_tx_status_token_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(147).cnf
db|cycloneIII_3c120_niosII_application_selector.(147).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_tx.v
6fac5fd773d558af480d8ee3d27728d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_status_token_fifo:the_application_selector_sgdma_tx_status_token_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(148).cnf
db|cycloneIII_3c120_niosII_application_selector.(148).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
24
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
2
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
1
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_c831
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_status_token_fifo:the_application_selector_sgdma_tx_status_token_fifo|scfifo:application_selector_sgdma_tx_status_token_fifo_status_token_fifo
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_status_token_fifo:the_application_selector_sgdma_rx_status_token_fifo|scfifo:application_selector_sgdma_rx_status_token_fifo_status_token_fifo
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_status_token_fifo:the_application_selector_lcd_sgdma_status_token_fifo|scfifo:application_selector_lcd_sgdma_status_token_fifo_status_token_fifo
}
# macro_sequence

# end
# entity
scfifo_c831
# storage
db|cycloneIII_3c120_niosII_application_selector.(149).cnf
db|cycloneIII_3c120_niosII_application_selector.(149).cnf
# case_insensitive
# source_file
db|scfifo_c831.tdf
8f7ed17854d1e638a2543e83ffc8f4
7
# used_port {
wrreq
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_status_token_fifo:the_application_selector_sgdma_tx_status_token_fifo|scfifo:application_selector_sgdma_tx_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_status_token_fifo:the_application_selector_sgdma_rx_status_token_fifo|scfifo:application_selector_sgdma_rx_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_status_token_fifo:the_application_selector_lcd_sgdma_status_token_fifo|scfifo:application_selector_lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_je31
# storage
db|cycloneIII_3c120_niosII_application_selector.(150).cnf
db|cycloneIII_3c120_niosII_application_selector.(150).cnf
# case_insensitive
# source_file
db|a_dpfifo_je31.tdf
4493b49256ce92f6def854858a59a480
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_status_token_fifo:the_application_selector_sgdma_tx_status_token_fifo|scfifo:application_selector_sgdma_tx_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_status_token_fifo:the_application_selector_sgdma_rx_status_token_fifo|scfifo:application_selector_sgdma_rx_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_status_token_fifo:the_application_selector_lcd_sgdma_status_token_fifo|scfifo:application_selector_lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_spd1
# storage
db|cycloneIII_3c120_niosII_application_selector.(151).cnf
db|cycloneIII_3c120_niosII_application_selector.(151).cnf
# case_insensitive
# source_file
db|altsyncram_spd1.tdf
b6b9e3f8fdcd2f6efb9de16c530fb6e
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b0
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_tx:sgdma_tx|application_selector_sgdma_tx_status_token_fifo:the_application_selector_sgdma_tx_status_token_fifo|scfifo:application_selector_sgdma_tx_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo|altsyncram_spd1:FIFOram
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_status_token_fifo:the_application_selector_sgdma_rx_status_token_fifo|scfifo:application_selector_sgdma_rx_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo|altsyncram_spd1:FIFOram
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_status_token_fifo:the_application_selector_lcd_sgdma_status_token_fifo|scfifo:application_selector_lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_c831:auto_generated|a_dpfifo_je31:dpfifo|altsyncram_spd1:FIFOram
}
# macro_sequence

# end
# entity
application_selector_sgdma_rx
# storage
db|cycloneIII_3c120_niosII_application_selector.(152).cnf
db|cycloneIII_3c120_niosII_application_selector.(152).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
d7e422e26455e1e34919ab1e86b3aa5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_sgdma_rx_chain
# storage
db|cycloneIII_3c120_niosII_application_selector.(153).cnf
db|cycloneIII_3c120_niosII_application_selector.(153).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
d7e422e26455e1e34919ab1e86b3aa5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
control_status_slave_which_resides_within_application_selector_sgdma_rx
# storage
db|cycloneIII_3c120_niosII_application_selector.(154).cnf
db|cycloneIII_3c120_niosII_application_selector.(154).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
d7e422e26455e1e34919ab1e86b3aa5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|control_status_slave_which_resides_within_application_selector_sgdma_rx:the_control_status_slave_which_resides_within_application_selector_sgdma_rx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_read_which_resides_within_application_selector_sgdma_rx
# storage
db|cycloneIII_3c120_niosII_application_selector.(155).cnf
db|cycloneIII_3c120_niosII_application_selector.(155).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
d7e422e26455e1e34919ab1e86b3aa5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(156).cnf
db|cycloneIII_3c120_niosII_application_selector.(156).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
d7e422e26455e1e34919ab1e86b3aa5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_read_which_resides_within_application_selector_sgdma_rx:the_descriptor_read_which_resides_within_application_selector_sgdma_rx|descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_sgdma_rx_control_bits_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_write_which_resides_within_application_selector_sgdma_rx
# storage
db|cycloneIII_3c120_niosII_application_selector.(157).cnf
db|cycloneIII_3c120_niosII_application_selector.(157).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
d7e422e26455e1e34919ab1e86b3aa5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_chain:the_application_selector_sgdma_rx_chain|descriptor_write_which_resides_within_application_selector_sgdma_rx:the_descriptor_write_which_resides_within_application_selector_sgdma_rx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_sgdma_rx_command_grabber
# storage
db|cycloneIII_3c120_niosII_application_selector.(158).cnf
db|cycloneIII_3c120_niosII_application_selector.(158).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
d7e422e26455e1e34919ab1e86b3aa5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_command_grabber:the_application_selector_sgdma_rx_command_grabber
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_sgdma_rx_m_write
# storage
db|cycloneIII_3c120_niosII_application_selector.(159).cnf
db|cycloneIII_3c120_niosII_application_selector.(159).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
d7e422e26455e1e34919ab1e86b3aa5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_m_write:the_application_selector_sgdma_rx_m_write
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
byteenable_gen_which_resides_within_application_selector_sgdma_rx
# storage
db|cycloneIII_3c120_niosII_application_selector.(160).cnf
db|cycloneIII_3c120_niosII_application_selector.(160).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
d7e422e26455e1e34919ab1e86b3aa5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_m_write:the_application_selector_sgdma_rx_m_write|byteenable_gen_which_resides_within_application_selector_sgdma_rx:the_byteenable_gen_which_resides_within_application_selector_sgdma_rx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
thirty_two_bit_byteenable_FSM_which_resides_within_application_selector_sgdma_rx
# storage
db|cycloneIII_3c120_niosII_application_selector.(161).cnf
db|cycloneIII_3c120_niosII_application_selector.(161).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
d7e422e26455e1e34919ab1e86b3aa5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_m_write:the_application_selector_sgdma_rx_m_write|byteenable_gen_which_resides_within_application_selector_sgdma_rx:the_byteenable_gen_which_resides_within_application_selector_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_application_selector_sgdma_rx:the_thirty_two_bit_byteenable_FSM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sixteen_bit_byteenable_FSM_which_resides_within_application_selector_sgdma_rx
# storage
db|cycloneIII_3c120_niosII_application_selector.(162).cnf
db|cycloneIII_3c120_niosII_application_selector.(162).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
d7e422e26455e1e34919ab1e86b3aa5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_m_write:the_application_selector_sgdma_rx_m_write|byteenable_gen_which_resides_within_application_selector_sgdma_rx:the_byteenable_gen_which_resides_within_application_selector_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_application_selector_sgdma_rx:the_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM_which_resides_within_application_selector_sgdma_rx:lower_sixteen_bit_byteenable_FSM
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_m_write:the_application_selector_sgdma_rx_m_write|byteenable_gen_which_resides_within_application_selector_sgdma_rx:the_byteenable_gen_which_resides_within_application_selector_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_application_selector_sgdma_rx:the_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM_which_resides_within_application_selector_sgdma_rx:upper_sixteen_bit_byteenable_FSM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_sgdma_rx_command_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(163).cnf
db|cycloneIII_3c120_niosII_application_selector.(163).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
d7e422e26455e1e34919ab1e86b3aa5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_command_fifo:the_application_selector_sgdma_rx_command_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_sgdma_rx_desc_address_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(164).cnf
db|cycloneIII_3c120_niosII_application_selector.(164).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
d7e422e26455e1e34919ab1e86b3aa5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_desc_address_fifo:the_application_selector_sgdma_rx_desc_address_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_sgdma_rx_status_token_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(165).cnf
db|cycloneIII_3c120_niosII_application_selector.(165).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sgdma_rx.v
d7e422e26455e1e34919ab1e86b3aa5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sgdma_rx:sgdma_rx|application_selector_sgdma_rx_status_token_fifo:the_application_selector_sgdma_rx_status_token_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_sgdma
# storage
db|cycloneIII_3c120_niosII_application_selector.(166).cnf
db|cycloneIII_3c120_niosII_application_selector.(166).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_sgdma.v
3a1eb0461827cd78eb7d1517f818c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_sgdma_chain
# storage
db|cycloneIII_3c120_niosII_application_selector.(167).cnf
db|cycloneIII_3c120_niosII_application_selector.(167).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_sgdma.v
3a1eb0461827cd78eb7d1517f818c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
control_status_slave_which_resides_within_application_selector_lcd_sgdma
# storage
db|cycloneIII_3c120_niosII_application_selector.(168).cnf
db|cycloneIII_3c120_niosII_application_selector.(168).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_sgdma.v
3a1eb0461827cd78eb7d1517f818c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|control_status_slave_which_resides_within_application_selector_lcd_sgdma:the_control_status_slave_which_resides_within_application_selector_lcd_sgdma
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_read_which_resides_within_application_selector_lcd_sgdma
# storage
db|cycloneIII_3c120_niosII_application_selector.(169).cnf
db|cycloneIII_3c120_niosII_application_selector.(169).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_sgdma.v
3a1eb0461827cd78eb7d1517f818c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(170).cnf
db|cycloneIII_3c120_niosII_application_selector.(170).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_sgdma.v
3a1eb0461827cd78eb7d1517f818c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_read_which_resides_within_application_selector_lcd_sgdma:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma|descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_application_selector_lcd_sgdma_control_bits_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
descriptor_write_which_resides_within_application_selector_lcd_sgdma
# storage
db|cycloneIII_3c120_niosII_application_selector.(171).cnf
db|cycloneIII_3c120_niosII_application_selector.(171).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_sgdma.v
3a1eb0461827cd78eb7d1517f818c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_chain:the_application_selector_lcd_sgdma_chain|descriptor_write_which_resides_within_application_selector_lcd_sgdma:the_descriptor_write_which_resides_within_application_selector_lcd_sgdma
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_sgdma_command_grabber
# storage
db|cycloneIII_3c120_niosII_application_selector.(172).cnf
db|cycloneIII_3c120_niosII_application_selector.(172).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_sgdma.v
3a1eb0461827cd78eb7d1517f818c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_command_grabber:the_application_selector_lcd_sgdma_command_grabber
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_sgdma_m_read
# storage
db|cycloneIII_3c120_niosII_application_selector.(173).cnf
db|cycloneIII_3c120_niosII_application_selector.(173).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_sgdma.v
3a1eb0461827cd78eb7d1517f818c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_m_read:the_application_selector_lcd_sgdma_m_read
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_sgdma_m_readfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(174).cnf
db|cycloneIII_3c120_niosII_application_selector.(174).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_sgdma.v
3a1eb0461827cd78eb7d1517f818c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_sgdma_m_readfifo_m_readfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(175).cnf
db|cycloneIII_3c120_niosII_application_selector.(175).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_sgdma.v
3a1eb0461827cd78eb7d1517f818c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo|application_selector_lcd_sgdma_m_readfifo_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo_m_readfifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(176).cnf
db|cycloneIII_3c120_niosII_application_selector.(176).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
69
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
32
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
5
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_ks31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo|application_selector_lcd_sgdma_m_readfifo_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo_m_readfifo|scfifo:application_selector_lcd_sgdma_m_readfifo_m_readfifo_m_readfifo
}
# macro_sequence

# end
# entity
scfifo_ks31
# storage
db|cycloneIII_3c120_niosII_application_selector.(177).cnf
db|cycloneIII_3c120_niosII_application_selector.(177).cnf
# case_insensitive
# source_file
db|scfifo_ks31.tdf
7b99c95e7b53aaafff6eafbd48c56169
7
# used_port {
wrreq
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo|application_selector_lcd_sgdma_m_readfifo_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo_m_readfifo|scfifo:application_selector_lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ks31:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_r241
# storage
db|cycloneIII_3c120_niosII_application_selector.(178).cnf
db|cycloneIII_3c120_niosII_application_selector.(178).cnf
# case_insensitive
# source_file
db|a_dpfifo_r241.tdf
b3933d4fc8c427351510c8a68b1d9d75
7
# used_port {
wreq
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo|application_selector_lcd_sgdma_m_readfifo_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo_m_readfifo|scfifo:application_selector_lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ks31:auto_generated|a_dpfifo_r241:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_std1
# storage
db|cycloneIII_3c120_niosII_application_selector.(179).cnf
db|cycloneIII_3c120_niosII_application_selector.(179).cnf
# case_insensitive
# source_file
db|altsyncram_std1.tdf
12b8b17a3b8e42d062feb058f23dc27
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo|application_selector_lcd_sgdma_m_readfifo_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo_m_readfifo|scfifo:application_selector_lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ks31:auto_generated|a_dpfifo_r241:dpfifo|altsyncram_std1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_9r8
# storage
db|cycloneIII_3c120_niosII_application_selector.(180).cnf
db|cycloneIII_3c120_niosII_application_selector.(180).cnf
# case_insensitive
# source_file
db|cmpr_9r8.tdf
af5bef47b3b95d27188b1a57356fa71
7
# used_port {
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa4
-1
2
dataa3
-1
2
dataa2
-1
2
dataa1
-1
2
dataa0
-1
2
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo|application_selector_lcd_sgdma_m_readfifo_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo_m_readfifo|scfifo:application_selector_lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ks31:auto_generated|a_dpfifo_r241:dpfifo|cmpr_9r8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_9r8
# storage
db|cycloneIII_3c120_niosII_application_selector.(181).cnf
db|cycloneIII_3c120_niosII_application_selector.(181).cnf
# case_insensitive
# source_file
db|cmpr_9r8.tdf
af5bef47b3b95d27188b1a57356fa71
7
# used_port {
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
1
datab3
-1
1
datab2
-1
1
datab0
-1
1
datab1
-1
2
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo|application_selector_lcd_sgdma_m_readfifo_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo_m_readfifo|scfifo:application_selector_lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ks31:auto_generated|a_dpfifo_r241:dpfifo|cmpr_9r8:two_comparison
}
# macro_sequence

# end
# entity
cntr_mmb
# storage
db|cycloneIII_3c120_niosII_application_selector.(182).cnf
db|cycloneIII_3c120_niosII_application_selector.(182).cnf
# case_insensitive
# source_file
db|cntr_mmb.tdf
8367886426e04c5c1db2221b5554b
7
# used_port {
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo|application_selector_lcd_sgdma_m_readfifo_m_readfifo:the_application_selector_lcd_sgdma_m_readfifo_m_readfifo|scfifo:application_selector_lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ks31:auto_generated|a_dpfifo_r241:dpfifo|cntr_mmb:rd_ptr_msb
}
# macro_sequence

# end
# entity
application_selector_lcd_sgdma_command_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(183).cnf
db|cycloneIII_3c120_niosII_application_selector.(183).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_sgdma.v
3a1eb0461827cd78eb7d1517f818c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_command_fifo:the_application_selector_lcd_sgdma_command_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_sgdma_desc_address_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(184).cnf
db|cycloneIII_3c120_niosII_application_selector.(184).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_sgdma.v
3a1eb0461827cd78eb7d1517f818c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_desc_address_fifo:the_application_selector_lcd_sgdma_desc_address_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_sgdma_status_token_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(185).cnf
db|cycloneIII_3c120_niosII_application_selector.(185).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_sgdma.v
3a1eb0461827cd78eb7d1517f818c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_sgdma:lcd_sgdma|application_selector_lcd_sgdma_status_token_fifo:the_application_selector_lcd_sgdma_status_token_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_tse_mac
# storage
db|cycloneIII_3c120_niosII_application_selector.(186).cnf
db|cycloneIII_3c120_niosII_application_selector.(186).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_tse_mac.v
db2eb26310f2a7b3e560b711514d65c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mac
# storage
db|cycloneIII_3c120_niosII_application_selector.(187).cnf
db|cycloneIII_3c120_niosII_application_selector.(187).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_mac.v
676668be52a91889ec5180d962a21a1f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_ENA
32
PARAMETER_SIGNED_DEC
USR
ENABLE_GMII_LOOPBACK
1
PARAMETER_SIGNED_DEC
USR
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
USE_SYNC_RESET
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
STAT_CNT_ENA
1
PARAMETER_SIGNED_DEC
USR
ENABLE_EXTENDED_STAT_REG
0
PARAMETER_SIGNED_DEC
USR
EG_FIFO
1024
PARAMETER_SIGNED_DEC
USR
EG_ADDR
10
PARAMETER_SIGNED_DEC
USR
ING_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ING_ADDR
10
PARAMETER_SIGNED_DEC
USR
RESET_LEVEL
00000001
PARAMETER_UNSIGNED_BIN
USR
MDIO_CLK_DIV
40
PARAMETER_SIGNED_DEC
USR
CORE_VERSION
0000101100000000
PARAMETER_UNSIGNED_BIN
USR
CUST_VERSION
0
PARAMETER_SIGNED_DEC
USR
REDUCED_INTERFACE_ENA
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MDIO
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAGIC_DETECT
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MIN_FIFO
1
PARAMETER_SIGNED_DEC
DEF
ENABLE_MACLITE
0
PARAMETER_SIGNED_DEC
USR
MACLITE_GIGE
0
PARAMETER_SIGNED_DEC
USR
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32GENDELAY
6
PARAMETER_SIGNED_DEC
USR
CRC32CHECK16BIT
00000000
PARAMETER_UNSIGNED_BIN
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
INSERT_TA
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_RX_VLAN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TX_VLAN
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_reset_synchronizer
# storage
db|cycloneIII_3c120_niosII_application_selector.(188).cnf
db|cycloneIII_3c120_niosII_application_selector.(188).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_reset_synchronizer.v
f042b6ef3c47b4607abfac4911e4f21e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ASYNC_RESET
1
PARAMETER_SIGNED_DEC
DEF
DEPTH
2
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_top_gen_host
# storage
db|cycloneIII_3c120_niosII_application_selector.(189).cnf
db|cycloneIII_3c120_niosII_application_selector.(189).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_top_gen_host.v
a498dfb42f9755f65666e863fdbc91
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_ENA
32
PARAMETER_SIGNED_DEC
USR
ENABLE_GMII_LOOPBACK
1
PARAMETER_SIGNED_DEC
USR
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
STAT_CNT_ENA
1
PARAMETER_SIGNED_DEC
USR
ENABLE_EXTENDED_STAT_REG
0
PARAMETER_SIGNED_DEC
USR
EG_FIFO
1024
PARAMETER_SIGNED_DEC
USR
EG_ADDR
10
PARAMETER_SIGNED_DEC
USR
ING_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ING_ADDR
10
PARAMETER_SIGNED_DEC
USR
MDIO_CLK_DIV
40
PARAMETER_SIGNED_DEC
USR
CORE_VERSION
0000101100000000
PARAMETER_UNSIGNED_BIN
USR
CUST_VERSION
0
PARAMETER_SIGNED_DEC
USR
REDUCED_INTERFACE_ENA
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MDIO
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAGIC_DETECT
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MIN_FIFO
1
PARAMETER_SIGNED_DEC
USR
ENABLE_PADDING
1
PARAMETER_UNSIGNED_BIN
USR
ENABLE_LGTH_CHECK
1
PARAMETER_UNSIGNED_BIN
USR
GBIT_ONLY
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
MBIT_ONLY
1
PARAMETER_UNSIGNED_BIN
USR
REDUCED_CONTROL
0
PARAMETER_SIGNED_DEC
USR
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32GENDELAY
6
PARAMETER_SIGNED_DEC
USR
CRC32CHECK16BIT
00000000
PARAMETER_UNSIGNED_BIN
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
INSERT_TA
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_RX_VLAN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TX_VLAN
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_timing_adapter32
# storage
db|cycloneIII_3c120_niosII_application_selector.(190).cnf
db|cycloneIII_3c120_niosII_application_selector.(190).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_timing_adapter32.v
3d65a7fb96f2a81318ddd7c4bf9e5eeb
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_timing_adapter_fifo32
# storage
db|cycloneIII_3c120_niosII_application_selector.(191).cnf
db|cycloneIII_3c120_niosII_application_selector.(191).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_timing_adapter_fifo32.v
c7a1cd96ce5209960f9f6dcc3e8ad7e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEPTH
8
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
42
PARAMETER_SIGNED_DEC
DEF
ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mac_control
# storage
db|cycloneIII_3c120_niosII_application_selector.(192).cnf
db|cycloneIII_3c120_niosII_application_selector.(192).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_mac_control.v
f93380723faf581f98e58b931433b824
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ING_ADDR
10
PARAMETER_SIGNED_DEC
USR
EG_ADDR
10
PARAMETER_SIGNED_DEC
USR
ENABLE_GMII_LOOPBACK
1
PARAMETER_SIGNED_DEC
USR
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
STAT_CNT_ENA
1
PARAMETER_SIGNED_DEC
USR
ENABLE_EXTENDED_STAT_REG
0
PARAMETER_SIGNED_DEC
USR
REDUCED_CONTROL
0
PARAMETER_SIGNED_DEC
USR
GBIT_ONLY
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
MBIT_ONLY
1
PARAMETER_UNSIGNED_BIN
USR
CORE_VERSION
0000101100000000
PARAMETER_UNSIGNED_BIN
USR
CUST_VERSION
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MDIO
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_register_map
# storage
db|cycloneIII_3c120_niosII_application_selector.(193).cnf
db|cycloneIII_3c120_niosII_application_selector.(193).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_register_map.v
74cae81f10366bb497f8ff57c98129
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ING_ADDR
10
PARAMETER_SIGNED_DEC
USR
EG_ADDR
10
PARAMETER_SIGNED_DEC
USR
ENABLE_GMII_LOOPBACK
1
PARAMETER_SIGNED_DEC
USR
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
STAT_CNT_ENA
1
PARAMETER_SIGNED_DEC
USR
CORE_VERSION
0000101100000000
PARAMETER_UNSIGNED_BIN
USR
CUST_VERSION
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MDIO
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
ENABLE_EXTENDED_STAT_REG
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_std_synchronizer
# storage
db|cycloneIII_3c120_niosII_application_selector.(194).cnf
db|cycloneIII_3c120_niosII_application_selector.(194).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_std_synchronizer:U_SYNC_1
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_5
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_8
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u
}
# macro_sequence

# end
# entity
altera_tse_rx_counter_cntl
# storage
db|cycloneIII_3c120_niosII_application_selector.(195).cnf
db|cycloneIII_3c120_niosII_application_selector.(195).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_rx_counter_cntl.v
d379d66313acbd5574cbf9587111288a
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_EXTENDED_STAT_REG
0
PARAMETER_SIGNED_DEC
USR
STM_TYPE_IDLE
000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_RD_CNT
001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_INC_CNT
010
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_WR_CNT
011
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_RST_CNT
100
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_RST_DONE
101
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_DELAY
110
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_dpram_16x32
# storage
db|cycloneIII_3c120_niosII_application_selector.(196).cnf
db|cycloneIII_3c120_niosII_application_selector.(196).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_dpram_16x32.v
9f9dab653df5234eb95046c47fde8a
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(197).cnf
db|cycloneIII_3c120_niosII_application_selector.(197).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
4
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
16
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
4
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
16
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
CLEAR1
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
CLEAR1
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e5k1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
aclr1
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_e5k1
# storage
db|cycloneIII_3c120_niosII_application_selector.(198).cnf
db|cycloneIII_3c120_niosII_application_selector.(198).cnf
# case_insensitive
# source_file
db|altsyncram_e5k1.tdf
c360b5f9b3039f2bf8425808f1d5e24
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_e5k1:auto_generated
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_e5k1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_tx_counter_cntl
# storage
db|cycloneIII_3c120_niosII_application_selector.(199).cnf
db|cycloneIII_3c120_niosII_application_selector.(199).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_tx_counter_cntl.v
c2d4f8482f27242985af1b7488e44da
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_EXTENDED_STAT_REG
0
PARAMETER_SIGNED_DEC
USR
STM_TYPE_IDLE
000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_RD_CNT
001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_INC_CNT
010
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_WR_CNT
011
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_RST_CNT
100
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_RST_DONE
101
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_WR_CNT_DONE
110
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_dpram_8x32
# storage
db|cycloneIII_3c120_niosII_application_selector.(200).cnf
db|cycloneIII_3c120_niosII_application_selector.(200).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_dpram_8x32.v
73f6645713e841447524e6ce89abe529
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(201).cnf
db|cycloneIII_3c120_niosII_application_selector.(201).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
CLEAR1
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
CLEAR1
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e2k1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
aclr1
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_e2k1
# storage
db|cycloneIII_3c120_niosII_application_selector.(202).cnf
db|cycloneIII_3c120_niosII_application_selector.(202).cnf
# case_insensitive
# source_file
db|altsyncram_e2k1.tdf
b4bbef333d5a3bd3ec2dd062ba92889b
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_e2k1:auto_generated
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_e2k1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_host_control
# storage
db|cycloneIII_3c120_niosII_application_selector.(203).cnf
db|cycloneIII_3c120_niosII_application_selector.(203).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_host_control.v
2290ebd8926371716a4a6f88df75993
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
STM_TYPE_IDLE
0000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_MDIO_READ
0001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_MDIO_WRITE
0010
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_NEXT_CYCLE
0011
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_END_READ
0100
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_WAIT_CYCLE
0101
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_WAIT_BUSY
0110
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_STAT_READ
0111
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_top_mdio
# storage
db|cycloneIII_3c120_niosII_application_selector.(204).cnf
db|cycloneIII_3c120_niosII_application_selector.(204).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_top_mdio.v
98baa4f976712d2de1b15dbc598832
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MDIO_CLK_DIV
40
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mdio_clk_gen
# storage
db|cycloneIII_3c120_niosII_application_selector.(205).cnf
db|cycloneIII_3c120_niosII_application_selector.(205).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_mdio_clk_gen.v
ce8f42c88d66c152d69bbf279b4187
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MDIO_CLK_DIV
40
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mdio_cntl
# storage
db|cycloneIII_3c120_niosII_application_selector.(206).cnf
db|cycloneIII_3c120_niosII_application_selector.(206).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_mdio_cntl.v
caf641815ec0839121cfb1474af59bcf
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
STM_TYP_IDLE
0000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_WR_WR_ADDR
0001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_WR_WR_DATA
0010
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_WR_WAIT1
0011
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_WR_WAIT2
0100
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_WR_WAIT
0101
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_WR_END
0110
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_RD_WR_ADDR
0111
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_RD_WAIT
1000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_RD_WAIT1
1001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_RD_WAIT2
1010
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_RD_REG
1011
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_RD_REG_WAIT
1100
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_HOST_RD_END
1101
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mdio
# storage
db|cycloneIII_3c120_niosII_application_selector.(207).cnf
db|cycloneIII_3c120_niosII_application_selector.(207).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_mdio.v
63c86a7c63b6221bf132101aee918f8f
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_top_w_fifo_10_100_1000
# storage
db|cycloneIII_3c120_niosII_application_selector.(208).cnf
db|cycloneIII_3c120_niosII_application_selector.(208).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_top_w_fifo_10_100_1000.v
35644a6cb1b1832bf48dffd45f6cd
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
EG_ADDR
10
PARAMETER_SIGNED_DEC
USR
EG_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ING_ADDR
10
PARAMETER_SIGNED_DEC
USR
ING_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ENABLE_GMII_LOOPBACK
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_ENA
32
PARAMETER_SIGNED_DEC
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAGIC_DETECT
1
PARAMETER_SIGNED_DEC
USR
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32GENDELAY
6
PARAMETER_SIGNED_DEC
USR
CRC32CHECK16BIT
00000000
PARAMETER_UNSIGNED_BIN
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
ENABLE_MIN_FIFO
1
PARAMETER_SIGNED_DEC
USR
ENABLE_PADDING
1
PARAMETER_UNSIGNED_BIN
USR
ENABLE_LGTH_CHECK
1
PARAMETER_UNSIGNED_BIN
USR
GBIT_ONLY
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
MBIT_ONLY
1
PARAMETER_UNSIGNED_BIN
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_RX_VLAN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TX_VLAN
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
REDUCED_INTERFACE_ENA
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_clk_cntl
# storage
db|cycloneIII_3c120_niosII_application_selector.(209).cnf
db|cycloneIII_3c120_niosII_application_selector.(209).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_clk_cntl.v
a41e1258ede92e942c32d38cfb3c95
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mii_rx_if
# storage
db|cycloneIII_3c120_niosII_application_selector.(210).cnf
db|cycloneIII_3c120_niosII_application_selector.(210).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_mii_rx_if.v
7f23ce4f5b16c63994818bd34d513f78
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
STM_TYP_IDLE
00
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_POS
01
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_NEG
10
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_NEXT_FRM
11
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mii_tx_if
# storage
db|cycloneIII_3c120_niosII_application_selector.(211).cnf
db|cycloneIII_3c120_niosII_application_selector.(211).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_mii_tx_if.v
7434fe8f4a61610c89bc0e02fef419b
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
GBIT_ONLY
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_gmii_io
# storage
db|cycloneIII_3c120_niosII_application_selector.(212).cnf
db|cycloneIII_3c120_niosII_application_selector.(212).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_gmii_io.v
8455b020c44bb2f7465429618747a4a
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MBIT_ONLY
1
PARAMETER_UNSIGNED_BIN
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_loopback_ff
# storage
db|cycloneIII_3c120_niosII_application_selector.(213).cnf
db|cycloneIII_3c120_niosII_application_selector.(213).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_loopback_ff.v
c6957dc0d95122bce1f7351da5ced570
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_lb_wrt_cntl
# storage
db|cycloneIII_3c120_niosII_application_selector.(214).cnf
db|cycloneIII_3c120_niosII_application_selector.(214).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_lb_wrt_cntl.v
dc3ff50de37f3a8fc52a2c54461be8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
STM_TYPE_IDLE
00
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_LOOP_ENA
01
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_FRM_WRT
10
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_NEXT_FRM
11
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_a_fifo_24
# storage
db|cycloneIII_3c120_niosII_application_selector.(215).cnf
db|cycloneIII_3c120_niosII_application_selector.(215).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_a_fifo_24.v
5864d4b1991138484a90febe6cc37a6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
10
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
DEPTH
32
PARAMETER_SIGNED_DEC
USR
A_FF_24_HEX_MAX
11111
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_sdpm_altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(216).cnf
db|cycloneIII_3c120_niosII_application_selector.(216).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_sdpm_altsyncram.v
beb44eb3c21bd3cb7382e2a157d8862
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
10
PARAMETER_SIGNED_DEC
USR
DEPTH
32
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(217).cnf
db|cycloneIII_3c120_niosII_application_selector.(217).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
10
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
10
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_lvd1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_lvd1
# storage
db|cycloneIII_3c120_niosII_application_selector.(218).cnf
db|cycloneIII_3c120_niosII_application_selector.(218).cnf
# case_insensitive
# source_file
db|altsyncram_lvd1.tdf
3417f6dc3a2799d421ffac3f49a2acf
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_lvd1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_gray_cnt
# storage
db|cycloneIII_3c120_niosII_application_selector.(219).cnf
db|cycloneIII_3c120_niosII_application_selector.(219).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_gray_cnt.v
4de72bf4e8ff99717d3dda4f1be1a421
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
DEPTH
32
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_lb_read_cntl
# storage
db|cycloneIII_3c120_niosII_application_selector.(220).cnf
db|cycloneIII_3c120_niosII_application_selector.(220).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_lb_read_cntl.v
c5fd69acb48fd2fd93d2b6818749f9d
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
STM_TYPE_IDLE
00
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_FRM_READ
01
PARAMETER_UNSIGNED_BIN
DEF
STM_TYPE_NEXT_FRM
10
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_top_w_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(221).cnf
db|cycloneIII_3c120_niosII_application_selector.(221).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_top_w_fifo.v
67cc39e6a04dafe32a363d439191a76
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
EG_ADDR
10
PARAMETER_SIGNED_DEC
USR
EG_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ING_ADDR
10
PARAMETER_SIGNED_DEC
USR
ING_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_ENA
32
PARAMETER_SIGNED_DEC
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAGIC_DETECT
1
PARAMETER_SIGNED_DEC
USR
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32GENDELAY
6
PARAMETER_SIGNED_DEC
USR
CRC32CHECK16BIT
00000000
PARAMETER_UNSIGNED_BIN
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
ENABLE_MIN_FIFO
1
PARAMETER_SIGNED_DEC
USR
ENABLE_PADDING
1
PARAMETER_UNSIGNED_BIN
USR
ENABLE_LGTH_CHECK
1
PARAMETER_UNSIGNED_BIN
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_RX_VLAN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TX_VLAN
0
PARAMETER_SIGNED_DEC
USR
GBIT_ONLY
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
REDUCED_INTERFACE_ENA
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_top_1geth
# storage
db|cycloneIII_3c120_niosII_application_selector.(222).cnf
db|cycloneIII_3c120_niosII_application_selector.(222).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_top_1geth.v
904aee3a82654066747de7ed6acfbb
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAGIC_DETECT
1
PARAMETER_SIGNED_DEC
USR
ENABLE_PADDING
1
PARAMETER_UNSIGNED_BIN
USR
ENABLE_LGTH_CHECK
1
PARAMETER_UNSIGNED_BIN
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32GENDELAY
6
PARAMETER_SIGNED_DEC
USR
CRC32CHECK16BIT
00000000
PARAMETER_UNSIGNED_BIN
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_RX_VLAN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TX_VLAN
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_rx_stat_extract
# storage
db|cycloneIII_3c120_niosII_application_selector.(223).cnf
db|cycloneIII_3c120_niosII_application_selector.(223).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_rx_stat_extract.v
7821e8dda2122882f1e43738eb21b58
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_MAC_RX_VLAN
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
stm_typ_idle
00
PARAMETER_UNSIGNED_BIN
DEF
stm_typ_sfd
01
PARAMETER_UNSIGNED_BIN
DEF
stm_typ_frm
10
PARAMETER_UNSIGNED_BIN
DEF
stm_typ_end_frm
11
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mac_rx
# storage
db|cycloneIII_3c120_niosII_application_selector.(224).cnf
db|cycloneIII_3c120_niosII_application_selector.(224).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_mac_rx.v
59e3b052bfedf4f54f4c6dbc5b28a9
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
ENA_HASH
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAGIC_DETECT
1
PARAMETER_SIGNED_DEC
USR
ENABLE_PADDING
1
PARAMETER_UNSIGNED_BIN
USR
ENABLE_LGTH_CHECK
1
PARAMETER_UNSIGNED_BIN
USR
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32GENDELAY
6
PARAMETER_SIGNED_DEC
USR
CRC32CHECK16BIT
00000000
PARAMETER_UNSIGNED_BIN
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_RX_VLAN
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_hashing
# storage
db|cycloneIII_3c120_niosII_application_selector.(225).cnf
db|cycloneIII_3c120_niosII_application_selector.(225).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_hashing.v
f2b5c3fe3b24ff4729def97f3661c329
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_altsyncram_dpm_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(226).cnf
db|cycloneIII_3c120_niosII_application_selector.(226).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
1
PARAMETER_SIGNED_DEC
USR
DEPTH
64
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(227).cnf
db|cycloneIII_3c120_niosII_application_selector.(227).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
64
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
64
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_t1g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_t1g1
# storage
db|cycloneIII_3c120_niosII_application_selector.(228).cnf
db|cycloneIII_3c120_niosII_application_selector.(228).cnf
# case_insensitive
# source_file
db|altsyncram_t1g1.tdf
793123383a1bf2a60d99b80a058434d
7
# used_port {
wren_a
-1
3
q_b0
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component|altsyncram_t1g1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_crc328checker
# storage
db|cycloneIII_3c120_niosII_application_selector.(229).cnf
db|cycloneIII_3c120_niosII_application_selector.(229).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_crc328checker.v
912c8facb9c151a39229991a2cd50e1
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32GENDELAY
6
PARAMETER_SIGNED_DEC
USR
CRC32CHECK16BIT
00000000
PARAMETER_UNSIGNED_BIN
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
VLD_DELAY
00000000000000000000000000000011
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_crc32galois8
# storage
db|cycloneIII_3c120_niosII_application_selector.(230).cnf
db|cycloneIII_3c120_niosII_application_selector.(230).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_crc32galois8.v
54b97dc9b45a8ee1c6c6a1a8682e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
EXTERNLEVEL2
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_altshifttaps
# storage
db|cycloneIII_3c120_niosII_application_selector.(231).cnf
db|cycloneIII_3c120_niosII_application_selector.(231).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_altshifttaps.v
5ce0156bbfb2e86ec46aa3ca36cb8b13
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
LENGTH
16
PARAMETER_SIGNED_DEC
DEF
WIDTH
8
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_tx_stat_extract
# storage
db|cycloneIII_3c120_niosII_application_selector.(232).cnf
db|cycloneIII_3c120_niosII_application_selector.(232).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_tx_stat_extract.v
33286a4d8924421be28f958fde4a681
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TX_VLAN
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_mac_tx
# storage
db|cycloneIII_3c120_niosII_application_selector.(233).cnf
db|cycloneIII_3c120_niosII_application_selector.(233).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_mac_tx.v
ffceaa387996e4bca38fe2e3ae27b5
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
ENABLE_MAGIC_DETECT
1
PARAMETER_SIGNED_DEC
USR
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_MAC_TXADDR_SET
1
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
JAM_PAT
01100100100001010011001010100110
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_std_synchronizer_bundle
# storage
db|cycloneIII_3c120_niosII_application_selector.(234).cnf
db|cycloneIII_3c120_niosII_application_selector.(234).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
width
5
PARAMETER_SIGNED_DEC
USR
depth
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3
}
# macro_sequence

# end
# entity
altera_std_synchronizer
# storage
db|cycloneIII_3c120_niosII_application_selector.(235).cnf
db|cycloneIII_3c120_niosII_application_selector.(235).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_007|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_008|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
}
# macro_sequence

# end
# entity
altera_tse_crc328generator
# storage
db|cycloneIII_3c120_niosII_application_selector.(236).cnf
db|cycloneIII_3c120_niosII_application_selector.(236).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_crc328generator.v
af5b52485d1b43fd79a6a3d23516e81c
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CRC32DWIDTH
8
PARAMETER_SIGNED_DEC
USR
CRC32S1L2_EXTERN
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_crc32ctl8
# storage
db|cycloneIII_3c120_niosII_application_selector.(237).cnf
db|cycloneIII_3c120_niosII_application_selector.(237).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_crc32ctl8.v
efb029dde55de75cb529d84415516aa
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
VLDDELAY
110
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_magic_detection
# storage
db|cycloneIII_3c120_niosII_application_selector.(238).cnf
db|cycloneIII_3c120_niosII_application_selector.(238).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_magic_detection.v
16020e6e632862fb9e34e2a3c3e4b
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ENABLE_SUP_ADDR
1
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
STM_TYP_IDLE
0000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_WAIT_PBL
0001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_PBL
0010
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_PAT0
0011
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_PAT1
0100
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_PAT2
0101
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_PAT3
0110
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_PAT4
0111
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_PAT5
1000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_WAKE
1001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_WAKE_DONE
1010
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_rx_min_ff
# storage
db|cycloneIII_3c120_niosII_application_selector.(239).cnf
db|cycloneIII_3c120_niosII_application_selector.(239).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_rx_min_ff.v
99f0da8fe236cb61115e5ce4cd8fb44e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ING_ADDR
10
PARAMETER_SIGNED_DEC
USR
ING_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ENABLE_ENA
32
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
NO_FRM_TYPE
0
PARAMETER_SIGNED_DEC
DEF
NO_ERR_STAT
0
PARAMETER_SIGNED_DEC
DEF
LOC_STATE_IDLE
0000
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_DATA
0001
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_WAIT
0010
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_SHIFT
0011
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_END_FRM
0100
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_FF_DATA_FLUSH
0101
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_FF_FLUSH_WAIT
0110
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_SHIFT_WAIT
0111
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_RST_DONE
1000
PARAMETER_UNSIGNED_BIN
DEF
LOC_STATE_FF_DATA_FLUSH_WAIT
1001
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_a_fifo_opt_1246
# storage
db|cycloneIII_3c120_niosII_application_selector.(240).cnf
db|cycloneIII_3c120_niosII_application_selector.(240).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_a_fifo_opt_1246.v
af0c1ee7f2ce511f4e492bad4be7dd5
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
40
PARAMETER_SIGNED_DEC
USR
DEPTH
1024
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
10
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
FF_1266_HEX_VAL1
1111111111
PARAMETER_UNSIGNED_BIN
DEF
FF_1266_HEX_VAL3
0000000000
PARAMETER_UNSIGNED_BIN
DEF
FF_1266_HEX_VAL4
1111111100
PARAMETER_UNSIGNED_BIN
DEF
FF_1266_HEX_VAL5
0000000001
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_altsyncram_dpm_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(241).cnf
db|cycloneIII_3c120_niosII_application_selector.(241).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
40
PARAMETER_SIGNED_DEC
USR
DEPTH
1024
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
10
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(242).cnf
db|cycloneIII_3c120_niosII_application_selector.(242).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
40
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
40
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_jdg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_jdg1
# storage
db|cycloneIII_3c120_niosII_application_selector.(243).cnf
db|cycloneIII_3c120_niosII_application_selector.(243).cnf
# case_insensitive
# source_file
db|altsyncram_jdg1.tdf
103aa657d193161c3fca8f69cc8b4cb
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_gray_cnt
# storage
db|cycloneIII_3c120_niosII_application_selector.(244).cnf
db|cycloneIII_3c120_niosII_application_selector.(244).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_gray_cnt.v
4de72bf4e8ff99717d3dda4f1be1a421
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
10
PARAMETER_SIGNED_DEC
USR
DEPTH
1024
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_std_synchronizer_bundle
# storage
db|cycloneIII_3c120_niosII_application_selector.(245).cnf
db|cycloneIII_3c120_niosII_application_selector.(245).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
width
10
PARAMETER_SIGNED_DEC
USR
depth
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4
}
# macro_sequence

# end
# entity
altera_tse_a_fifo_34
# storage
db|cycloneIII_3c120_niosII_application_selector.(246).cnf
db|cycloneIII_3c120_niosII_application_selector.(246).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_a_fifo_34.v
6d64a8ce17fcfbe4f5c5d5dd55ab5
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
23
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
DEPTH
256
PARAMETER_SIGNED_DEC
USR
AE_THRESHOLD
0000000
PARAMETER_UNSIGNED_BIN
DEF
A_FF_34_HEX_VAL1
00000000
PARAMETER_UNSIGNED_BIN
DEF
A_FF_34_HEX_VAL2
00000001
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_altsyncram_dpm_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(247).cnf
db|cycloneIII_3c120_niosII_application_selector.(247).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
23
PARAMETER_SIGNED_DEC
USR
DEPTH
256
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(248).cnf
db|cycloneIII_3c120_niosII_application_selector.(248).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
23
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
23
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_f8g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_f8g1
# storage
db|cycloneIII_3c120_niosII_application_selector.(249).cnf
db|cycloneIII_3c120_niosII_application_selector.(249).cnf
# case_insensitive
# source_file
db|altsyncram_f8g1.tdf
a66bb13923c1e2c4575ad65aabdca6
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_gray_cnt
# storage
db|cycloneIII_3c120_niosII_application_selector.(250).cnf
db|cycloneIII_3c120_niosII_application_selector.(250).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_gray_cnt.v
4de72bf4e8ff99717d3dda4f1be1a421
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
DEPTH
256
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_bin_cnt
# storage
db|cycloneIII_3c120_niosII_application_selector.(251).cnf
db|cycloneIII_3c120_niosII_application_selector.(251).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_bin_cnt.v
57578d988cedb4d11541b484cc919
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
DEPTH
256
PARAMETER_SIGNED_DEC
USR
BIN_CNT_HEX_VAL1
11111111
PARAMETER_UNSIGNED_BIN
DEF
BIN_CNT_HEX_VAL2
00000001
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_tx_min_ff
# storage
db|cycloneIII_3c120_niosII_application_selector.(252).cnf
db|cycloneIII_3c120_niosII_application_selector.(252).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_tx_min_ff.v
a0e7af1cdcae9111c1939d660947b34
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
EG_ADDR
10
PARAMETER_SIGNED_DEC
USR
ENABLE_ENA
32
PARAMETER_SIGNED_DEC
USR
EG_FIFO
1024
PARAMETER_SIGNED_DEC
USR
ENABLE_SHIFT16
1
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
ENABLE_HD_LOGIC
1
PARAMETER_SIGNED_DEC
USR
GBIT_ONLY
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
REDUCED_INTERFACE_ENA
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_retransmit_cntl
# storage
db|cycloneIII_3c120_niosII_application_selector.(253).cnf
db|cycloneIII_3c120_niosII_application_selector.(253).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_retransmit_cntl.v
14644bf8f013272141f19b83ea3a5b6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
GBIT_ONLY
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
ENABLE_MAC_FLOW_CTRL
0
PARAMETER_SIGNED_DEC
USR
ENABLE_ENA
32
PARAMETER_SIGNED_DEC
USR
REDUCED_INTERFACE_ENA
0
PARAMETER_SIGNED_DEC
USR
STM_TYP_IDLE
0000
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_COPY
0001
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_WAIT_END
0010
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_FLUSH
0011
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_RETRANSMIT
0100
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_RETRANSMIT_SHORT
0101
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_BACK_OFF
0110
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_WAIT_COL
0111
PARAMETER_UNSIGNED_BIN
DEF
STM_TYP_WAIT_COL_1
1000
PARAMETER_UNSIGNED_BIN
DEF
GBIT_PIPELINE
1
PARAMETER_SIGNED_DEC
DEF
MAC_FLOW_CTRL_PIPELINE
0
PARAMETER_SIGNED_DEC
DEF
RGMII_PIPELINE
0
PARAMETER_SIGNED_DEC
DEF
TOTAL_LATE_COL_PIPELINE
1
PARAMETER_SIGNED_DEC
DEF
LATE_COL_CALCULATION
74
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_lfsr_10
# storage
db|cycloneIII_3c120_niosII_application_selector.(254).cnf
db|cycloneIII_3c120_niosII_application_selector.(254).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_lfsr_10.v
b9f2e08661a25eac2e5b7debe321d5f1
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_altsyncram_dpm_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(255).cnf
db|cycloneIII_3c120_niosII_application_selector.(255).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
10
PARAMETER_SIGNED_DEC
USR
DEPTH
128
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
7
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(256).cnf
db|cycloneIII_3c120_niosII_application_selector.(256).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
10
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
10
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_18g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_18g1
# storage
db|cycloneIII_3c120_niosII_application_selector.(257).cnf
db|cycloneIII_3c120_niosII_application_selector.(257).cnf
# case_insensitive
# source_file
db|altsyncram_18g1.tdf
54fce6271e4fcd2b586a954d3255e12
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_18g1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_a_fifo_opt_1246
# storage
db|cycloneIII_3c120_niosII_application_selector.(258).cnf
db|cycloneIII_3c120_niosII_application_selector.(258).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_a_fifo_opt_1246.v
af0c1ee7f2ce511f4e492bad4be7dd5
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
36
PARAMETER_SIGNED_DEC
USR
DEPTH
1024
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
10
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
FF_1266_HEX_VAL1
1111111111
PARAMETER_UNSIGNED_BIN
DEF
FF_1266_HEX_VAL3
0000000000
PARAMETER_UNSIGNED_BIN
DEF
FF_1266_HEX_VAL4
1111111100
PARAMETER_UNSIGNED_BIN
DEF
FF_1266_HEX_VAL5
0000000001
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_altsyncram_dpm_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(259).cnf
db|cycloneIII_3c120_niosII_application_selector.(259).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
36
PARAMETER_SIGNED_DEC
USR
DEPTH
1024
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
10
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(260).cnf
db|cycloneIII_3c120_niosII_application_selector.(260).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_tdg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_tdg1
# storage
db|cycloneIII_3c120_niosII_application_selector.(261).cnf
db|cycloneIII_3c120_niosII_application_selector.(261).cnf
# case_insensitive
# source_file
db|altsyncram_tdg1.tdf
f0679467f2b34478ec5675307d5b1087
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated
}
# macro_sequence

# end
# entity
altera_tse_a_fifo_13
# storage
db|cycloneIII_3c120_niosII_application_selector.(262).cnf
db|cycloneIII_3c120_niosII_application_selector.(262).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_a_fifo_13.v
31d32b99dc5e348a770e3222871a49
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
2
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
DEPTH
256
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
USR
A_FF_13_HEX_VAL1
11111111
PARAMETER_UNSIGNED_BIN
DEF
A_FF_13_HEX_VAL2
00000000
PARAMETER_UNSIGNED_BIN
DEF
A_FF_13_HEX_VAL3
00000001
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tse_altsyncram_dpm_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(263).cnf
db|cycloneIII_3c120_niosII_application_selector.(263).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tse_altsyncram_dpm_fifo.v
e58aaf2aaf39522cf6093386b9af7b3
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FF_WIDTH
2
PARAMETER_SIGNED_DEC
USR
DEPTH
256
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
RAM_TYPE
AUTO
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(264).cnf
db|cycloneIII_3c120_niosII_application_selector.(264).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_95g1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_95g1
# storage
db|cycloneIII_3c120_niosII_application_selector.(265).cnf
db|cycloneIII_3c120_niosII_application_selector.(265).cnf
# case_insensitive
# source_file
db|altsyncram_95g1.tdf
295c6b668244bc29582d103349aa746a
7
# used_port {
wren_a
-1
3
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated
}
# macro_sequence

# end
# entity
altera_std_synchronizer_bundle
# storage
db|cycloneIII_3c120_niosII_application_selector.(266).cnf
db|cycloneIII_3c120_niosII_application_selector.(266).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
width
8
PARAMETER_SIGNED_DEC
USR
depth
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
}
# hierarchies {
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1
application_selector:application_selector_instance|application_selector_tse_mac:tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2
}
# macro_sequence

# end
# entity
application_selector_sys_clk_timer
# storage
db|cycloneIII_3c120_niosII_application_selector.(267).cnf
db|cycloneIII_3c120_niosII_application_selector.(267).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sys_clk_timer.v
eef692d1b047d624b350fc4e165c7af1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sys_clk_timer:sys_clk_timer
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_high_res_timer
# storage
db|cycloneIII_3c120_niosII_application_selector.(268).cnf
db|cycloneIII_3c120_niosII_application_selector.(268).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_high_res_timer.v
7c3585e44e4dfd42c5dbfaae9f53b8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_high_res_timer:high_res_timer
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_performance_counter
# storage
db|cycloneIII_3c120_niosII_application_selector.(269).cnf
db|cycloneIII_3c120_niosII_application_selector.(269).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_performance_counter.v
c88f5a5588afe738ed80cbf96385fc65
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_performance_counter:performance_counter
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_jtag_uart
# storage
db|cycloneIII_3c120_niosII_application_selector.(270).cnf
db|cycloneIII_3c120_niosII_application_selector.(270).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_jtag_uart.v
4e3e17bfbeba86a9feaf588bf5b36
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_jtag_uart_scfifo_w
# storage
db|cycloneIII_3c120_niosII_application_selector.(271).cnf
db|cycloneIII_3c120_niosII_application_selector.(271).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_jtag_uart.v
4e3e17bfbeba86a9feaf588bf5b36
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(272).cnf
db|cycloneIII_3c120_niosII_application_selector.(272).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
3
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo
}
# macro_sequence

# end
# entity
a_fffifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(273).cnf
db|cycloneIII_3c120_niosII_application_selector.(273).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|a_fffifo.tdf
c51524b2abd86708dc7aed6abd748c7
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
8
PARAMETER_UNKNOWN
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
}
# used_port {
wreq
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
a_fffifo.tdf
c51524b2abd86708dc7aed6abd748c7
lpm_ff.inc
5b1f18ec4f969a147b22e8c42bf962ac
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|cycloneIII_3c120_niosII_application_selector.(274).cnf
db|cycloneIII_3c120_niosII_application_selector.(274).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_ff.tdf
899aa4439b601c3ade3898ee8d57d882
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_ff.tdf
899aa4439b601c3ade3898ee8d57d882
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|cycloneIII_3c120_niosII_application_selector.(275).cnf
db|cycloneIII_3c120_niosII_application_selector.(275).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_SIZE
8
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
3
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_dqc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
sel2
-1
3
sel1
-1
3
sel0
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data7_7
-1
3
data7_6
-1
3
data7_5
-1
3
data7_4
-1
3
data7_3
-1
3
data7_2
-1
3
data7_1
-1
3
data7_0
-1
3
data6_7
-1
3
data6_6
-1
3
data6_5
-1
3
data6_4
-1
3
data6_3
-1
3
data6_2
-1
3
data6_1
-1
3
data6_0
-1
3
data5_7
-1
3
data5_6
-1
3
data5_5
-1
3
data5_4
-1
3
data5_3
-1
3
data5_2
-1
3
data5_1
-1
3
data5_0
-1
3
data4_7
-1
3
data4_6
-1
3
data4_5
-1
3
data4_4
-1
3
data4_3
-1
3
data4_2
-1
3
data4_1
-1
3
data4_0
-1
3
data3_7
-1
3
data3_6
-1
3
data3_5
-1
3
data3_4
-1
3
data3_3
-1
3
data3_2
-1
3
data3_1
-1
3
data3_0
-1
3
data2_7
-1
3
data2_6
-1
3
data2_5
-1
3
data2_4
-1
3
data2_3
-1
3
data2_2
-1
3
data2_1
-1
3
data2_0
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_1
-1
3
data1_0
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
lpm_mux.tdf
767943ce7c37bd9f83bbeeb83aede4b
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
muxlut.inc
301e88484af1e8d67bcd099bb975882
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
}
# macro_sequence

# end
# entity
mux_dqc
# storage
db|cycloneIII_3c120_niosII_application_selector.(276).cnf
db|cycloneIII_3c120_niosII_application_selector.(276).cnf
# case_insensitive
# source_file
db|mux_dqc.tdf
67dcaf5421a5c8ba7fa029f9436b4146
7
# used_port {
sel2
-1
3
sel1
-1
3
sel0
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_dqc:auto_generated
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_dqc:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|cycloneIII_3c120_niosII_application_selector.(277).cnf
db|cycloneIII_3c120_niosII_application_selector.(277).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_counter.tdf
4f44861b706b94d17d5fb6b22178db9
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
3
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_p9f
PARAMETER_UNKNOWN
USR
}
# used_port {
updown
-1
3
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_counter.tdf
4f44861b706b94d17d5fb6b22178db9
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
cmpconst.inc
fe4bfdfa5310384231b99c696fe2e348
alt_counter_stratix.inc
3e1db420f0a6e888a1525f4eff14d5be
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
}
# macro_sequence

# end
# entity
cntr_p9f
# storage
db|cycloneIII_3c120_niosII_application_selector.(278).cnf
db|cycloneIII_3c120_niosII_application_selector.(278).cnf
# case_insensitive
# source_file
db|cntr_p9f.tdf
bd3ab2ebdae34263a62122f78aa6bb
7
# used_port {
updown
-1
3
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p9f:auto_generated
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p9f:auto_generated
}
# macro_sequence

# end
# entity
a_fefifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(279).cnf
db|cycloneIII_3c120_niosII_application_selector.(279).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|a_fefifo.tdf
64ffb8e2dbf329238449855198869d
7
# user_parameter {
LPM_WIDTHAD
3
PARAMETER_UNKNOWN
USR
LPM_NUMWORDS
8
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
USEDW_IN_DELAY
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
}
# used_port {
wreq
-1
3
usedw_in2
-1
3
usedw_in1
-1
3
usedw_in0
-1
3
threshold
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
a_fefifo.tdf
64ffb8e2dbf329238449855198869d
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|cycloneIII_3c120_niosII_application_selector.(280).cnf
db|cycloneIII_3c120_niosII_application_selector.(280).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
3
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_vdg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab2
-1
1
datab1
-1
1
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
}
# macro_sequence

# end
# entity
cmpr_vdg
# storage
db|cycloneIII_3c120_niosII_application_selector.(281).cnf
db|cycloneIII_3c120_niosII_application_selector.(281).cnf
# case_insensitive
# source_file
db|cmpr_vdg.tdf
19ce551aa79d6fb959a821d4effd2de4
7
# used_port {
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_vdg:auto_generated
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_vdg:auto_generated
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_vdg:auto_generated
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_vdg:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|cycloneIII_3c120_niosII_application_selector.(282).cnf
db|cycloneIII_3c120_niosII_application_selector.(282).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
7
# user_parameter {
lpm_width
3
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_vdg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab2
-1
2
datab1
-1
2
datab0
-1
2
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.tdf
7f90afdaac84b18415393f8f254a42
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_w:the_application_selector_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
}
# macro_sequence

# end
# entity
application_selector_jtag_uart_scfifo_r
# storage
db|cycloneIII_3c120_niosII_application_selector.(283).cnf
db|cycloneIII_3c120_niosII_application_selector.(283).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_jtag_uart.v
4e3e17bfbeba86a9feaf588bf5b36
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|application_selector_jtag_uart_scfifo_r:the_application_selector_jtag_uart_scfifo_r
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_jtag_atlantic
# storage
db|cycloneIII_3c120_niosII_application_selector.(284).cnf
db|cycloneIII_3c120_niosII_application_selector.(284).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|alt_jtag_atlantic.v
d86551e05817d27f31e31fe2c53f393e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INSTANCE_ID
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
00001100000000000110111000000000
PARAMETER_UNSIGNED_BIN
DEF
SLD_AUTO_INSTANCE_INDEX
YES
PARAMETER_STRING
USR
LOG2_TXFIFO_DEPTH
3
PARAMETER_SIGNED_DEC
USR
LOG2_RXFIFO_DEPTH
3
PARAMETER_SIGNED_DEC
USR
RESERVED
0
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
NODE_IR_WIDTH
1
PARAMETER_SIGNED_DEC
DEF
SCAN_LENGTH
11
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
alt_jtag_atlantic.v
d86551e05817d27f31e31fe2c53f393e
}
# hierarchies {
application_selector:application_selector_instance|application_selector_jtag_uart:jtag_uart|alt_jtag_atlantic:application_selector_jtag_uart_alt_jtag_atlantic
}
# macro_sequence

# end
# entity
application_selector_uart1
# storage
db|cycloneIII_3c120_niosII_application_selector.(285).cnf
db|cycloneIII_3c120_niosII_application_selector.(285).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_uart1.v
bee4e819afc2c21ee5a0b57a9c781f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_uart1:uart1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_uart1_tx
# storage
db|cycloneIII_3c120_niosII_application_selector.(286).cnf
db|cycloneIII_3c120_niosII_application_selector.(286).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_uart1.v
bee4e819afc2c21ee5a0b57a9c781f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_uart1:uart1|application_selector_uart1_tx:the_application_selector_uart1_tx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_uart1_rx
# storage
db|cycloneIII_3c120_niosII_application_selector.(287).cnf
db|cycloneIII_3c120_niosII_application_selector.(287).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_uart1.v
bee4e819afc2c21ee5a0b57a9c781f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_uart1:uart1|application_selector_uart1_rx:the_application_selector_uart1_rx
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_uart1_rx_stimulus_source
# storage
db|cycloneIII_3c120_niosII_application_selector.(288).cnf
db|cycloneIII_3c120_niosII_application_selector.(288).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_uart1.v
bee4e819afc2c21ee5a0b57a9c781f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_uart1:uart1|application_selector_uart1_rx:the_application_selector_uart1_rx|application_selector_uart1_rx_stimulus_source:the_application_selector_uart1_rx_stimulus_source
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_std_synchronizer
# storage
db|cycloneIII_3c120_niosII_application_selector.(289).cnf
db|cycloneIII_3c120_niosII_application_selector.(289).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
}
# hierarchies {
application_selector:application_selector_instance|application_selector_uart1:uart1|application_selector_uart1_rx:the_application_selector_uart1_rx|altera_std_synchronizer:the_altera_std_synchronizer
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_jtag_debug_module_wrapper:the_application_selector_cpu_jtag_debug_module_wrapper|application_selector_cpu_jtag_debug_module_tck:the_application_selector_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_jtag_debug_module_wrapper:the_application_selector_cpu_jtag_debug_module_wrapper|application_selector_cpu_jtag_debug_module_tck:the_application_selector_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_jtag_debug_module_wrapper:the_application_selector_cpu_jtag_debug_module_wrapper|application_selector_cpu_jtag_debug_module_sysclk:the_application_selector_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_jtag_debug_module_wrapper:the_application_selector_cpu_jtag_debug_module_wrapper|application_selector_cpu_jtag_debug_module_sysclk:the_application_selector_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
}
# macro_sequence

# end
# entity
application_selector_uart1_regs
# storage
db|cycloneIII_3c120_niosII_application_selector.(290).cnf
db|cycloneIII_3c120_niosII_application_selector.(290).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_uart1.v
bee4e819afc2c21ee5a0b57a9c781f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_uart1:uart1|application_selector_uart1_regs:the_application_selector_uart1_regs
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_button_pio
# storage
db|cycloneIII_3c120_niosII_application_selector.(291).cnf
db|cycloneIII_3c120_niosII_application_selector.(291).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_button_pio.v
abdeb79915d8fff0a0cb3f7591f14ef4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_button_pio:button_pio
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_led_pio
# storage
db|cycloneIII_3c120_niosII_application_selector.(292).cnf
db|cycloneIII_3c120_niosII_application_selector.(292).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_led_pio.v
60cb28a34b329813f73997d4e1cb07e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_led_pio:led_pio
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_pio_id_eeprom_scl
# storage
db|cycloneIII_3c120_niosII_application_selector.(293).cnf
db|cycloneIII_3c120_niosII_application_selector.(293).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_pio_id_eeprom_scl.v
b28c4d4e22c79b6997d391ded942da98
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_pio_id_eeprom_scl:pio_id_eeprom_scl
application_selector:application_selector_instance|application_selector_pio_id_eeprom_scl:lcd_i2c_scl
application_selector:application_selector_instance|application_selector_pio_id_eeprom_scl:lcd_i2c_en
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_pio_id_eeprom_dat
# storage
db|cycloneIII_3c120_niosII_application_selector.(294).cnf
db|cycloneIII_3c120_niosII_application_selector.(294).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_pio_id_eeprom_dat.v
bfc92c1f9596ff8c984d2d352b92f26
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_pio_id_eeprom_dat:pio_id_eeprom_dat
application_selector:application_selector_instance|application_selector_pio_id_eeprom_dat:lcd_i2c_sdat
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_touch_panel_pen_irq_n
# storage
db|cycloneIII_3c120_niosII_application_selector.(295).cnf
db|cycloneIII_3c120_niosII_application_selector.(295).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_touch_panel_pen_irq_n.v
1b59c1bd3bedb1742e7e2d8255935ca3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_touch_panel_pen_irq_n:touch_panel_pen_irq_n
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_touch_panel_spi
# storage
db|cycloneIII_3c120_niosII_application_selector.(296).cnf
db|cycloneIII_3c120_niosII_application_selector.(296).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_touch_panel_spi.v
adf47a16341e2c3e31915a387ee84848
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_touch_panel_spi:touch_panel_spi
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_ta_sgdma_to_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(297).cnf
db|cycloneIII_3c120_niosII_application_selector.(297).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_ta_sgdma_to_fifo.v
b86399f0f1fa21d9f63a7bab27f82f3b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_ta_sgdma_to_fifo:lcd_ta_sgdma_to_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_pixel_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(298).cnf
db|cycloneIII_3c120_niosII_application_selector.(298).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_pixel_fifo.v
8050805199622b43fd6222b7e9e526d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_pixel_fifo_dcfifo_with_controls
# storage
db|cycloneIII_3c120_niosII_application_selector.(299).cnf
db|cycloneIII_3c120_niosII_application_selector.(299).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_pixel_fifo.v
8050805199622b43fd6222b7e9e526d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_pixel_fifo_dual_clock_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(300).cnf
db|cycloneIII_3c120_niosII_application_selector.(300).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_pixel_fifo.v
8050805199622b43fd6222b7e9e526d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
dcfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(301).cnf
db|cycloneIII_3c120_niosII_application_selector.(301).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
69
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
128
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
7
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_auk1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# include_file {
dcfifo.tdf
27d554629393f1cfc78a2c3ccb14777
a_gray2bin.inc
7e4b761bbeb1a382a47a2f89c3e13e
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
alt_sync_fifo.inc
a019bef5b1e7379dfab915daa2a6c4
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altsyncram_fifo.inc
4b2b21790828dd59a04a16f08af58b
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
a_graycounter.inc
c8eabdd6f8e7d384595a15fec505aa8
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
}
# macro_sequence

# end
# entity
dcfifo_auk1
# storage
db|cycloneIII_3c120_niosII_application_selector.(302).cnf
db|cycloneIII_3c120_niosII_application_selector.(302).cnf
# case_insensitive
# source_file
db|dcfifo_auk1.tdf
ad59e4f31447ba3349281058d5fbb9a6
7
# used_port {
wrusedw6
-1
3
wrusedw5
-1
3
wrusedw4
-1
3
wrusedw3
-1
3
wrusedw2
-1
3
wrusedw1
-1
3
wrusedw0
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated
}
# macro_sequence

# end
# entity
a_gray2bin_kfb
# storage
db|cycloneIII_3c120_niosII_application_selector.(303).cnf
db|cycloneIII_3c120_niosII_application_selector.(303).cnf
# case_insensitive
# source_file
db|a_gray2bin_kfb.tdf
f6f8ae2c427efc3eb5edc14fbb7d6d5
7
# used_port {
gray7
-1
3
gray6
-1
3
gray5
-1
3
gray4
-1
3
gray3
-1
3
gray2
-1
3
gray1
-1
3
gray0
-1
3
bin7
-1
3
bin6
-1
3
bin5
-1
3
bin4
-1
3
bin3
-1
3
bin2
-1
3
bin1
-1
3
bin0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated|a_gray2bin_kfb:wrptr_g_gray2bin
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated|a_gray2bin_kfb:ws_dgrp_gray2bin
}
# macro_sequence

# end
# entity
a_graycounter_j47
# storage
db|cycloneIII_3c120_niosII_application_selector.(304).cnf
db|cycloneIII_3c120_niosII_application_selector.(304).cnf
# case_insensitive
# source_file
db|a_graycounter_j47.tdf
43fff6befdcf8c7e574da52014449
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated|a_graycounter_j47:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_fic
# storage
db|cycloneIII_3c120_niosII_application_selector.(305).cnf
db|cycloneIII_3c120_niosII_application_selector.(305).cnf
# case_insensitive
# source_file
db|a_graycounter_fic.tdf
bcce6870e4c1f2fbc7994d9654f830b
7
# used_port {
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated|a_graycounter_fic:wrptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_eic
# storage
db|cycloneIII_3c120_niosII_application_selector.(306).cnf
db|cycloneIII_3c120_niosII_application_selector.(306).cnf
# case_insensitive
# source_file
db|a_graycounter_eic.tdf
23c4f6dfb947f04bc5f87ef8714d8e
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated|a_graycounter_eic:wrptr_gp
}
# macro_sequence

# end
# entity
altsyncram_1j31
# storage
db|cycloneIII_3c120_niosII_application_selector.(307).cnf
db|cycloneIII_3c120_niosII_application_selector.(307).cnf
# case_insensitive
# source_file
db|altsyncram_1j31.tdf
7c62e558b71124d1c92c6e7c493ce83
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated|altsyncram_1j31:fifo_ram
}
# macro_sequence

# end
# entity
alt_synch_pipe_hkd
# storage
db|cycloneIII_3c120_niosII_application_selector.(308).cnf
db|cycloneIII_3c120_niosII_application_selector.(308).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_hkd.tdf
7a114bdfec22db7422ec3b723593a2
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated|alt_synch_pipe_hkd:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_gd9
# storage
db|cycloneIII_3c120_niosII_application_selector.(309).cnf
db|cycloneIII_3c120_niosII_application_selector.(309).cnf
# case_insensitive
# source_file
db|dffpipe_gd9.tdf
5eec29bb292c3afa2d1fc5afb786e46
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15
}
# macro_sequence

# end
# entity
dffpipe_fd9
# storage
db|cycloneIII_3c120_niosII_application_selector.(310).cnf
db|cycloneIII_3c120_niosII_application_selector.(310).cnf
# case_insensitive
# source_file
db|dffpipe_fd9.tdf
79e37e867451232c8bb4ec7e2cc424ee
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated|dffpipe_fd9:ws_brp
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated|dffpipe_fd9:ws_bwp
}
# macro_sequence

# end
# entity
alt_synch_pipe_ikd
# storage
db|cycloneIII_3c120_niosII_application_selector.(311).cnf
db|cycloneIII_3c120_niosII_application_selector.(311).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_ikd.tdf
f1a8bf16928c40613966fb56b29696b0
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated|alt_synch_pipe_ikd:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_hd9
# storage
db|cycloneIII_3c120_niosII_application_selector.(312).cnf
db|cycloneIII_3c120_niosII_application_selector.(312).cnf
# case_insensitive
# source_file
db|dffpipe_hd9.tdf
a531bf3247d2b3092852ecd7307ddf
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe19
}
# macro_sequence

# end
# entity
cmpr_556
# storage
db|cycloneIII_3c120_niosII_application_selector.(313).cnf
db|cycloneIII_3c120_niosII_application_selector.(313).cnf
# case_insensitive
# source_file
db|cmpr_556.tdf
27a51cc359e34c8d2cfb24aed15bef3
7
# used_port {
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated|cmpr_556:rdempty_eq_comp
application_selector:application_selector_instance|application_selector_lcd_pixel_fifo:lcd_pixel_fifo|application_selector_lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|application_selector_lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_auk1:auto_generated|cmpr_556:wrfull_eq_comp
}
# macro_sequence

# end
# entity
application_selector_lcd_ta_fifo_to_dfa
# storage
db|cycloneIII_3c120_niosII_application_selector.(314).cnf
db|cycloneIII_3c120_niosII_application_selector.(314).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_ta_fifo_to_dfa.v
63e2e9bcb4dec39f7d1242b7a73ae10
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_ta_fifo_to_dfa:lcd_ta_fifo_to_dfa
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_ta_fifo_to_dfa_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(315).cnf
db|cycloneIII_3c120_niosII_application_selector.(315).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_ta_fifo_to_dfa_fifo.v
462af31925eb7661b6ad2e49395c9c69
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEPTH
8
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
69
PARAMETER_SIGNED_DEC
DEF
ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_ta_fifo_to_dfa:lcd_ta_fifo_to_dfa|application_selector_lcd_ta_fifo_to_dfa_fifo:application_selector_lcd_ta_fifo_to_dfa_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_64_to_32_bits_dfa
# storage
db|cycloneIII_3c120_niosII_application_selector.(316).cnf
db|cycloneIII_3c120_niosII_application_selector.(316).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_64_to_32_bits_dfa.v
7d9e1adadfcccabaaedcc320de1f85fd
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_64_to_32_bits_dfa:lcd_64_to_32_bits_dfa
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_pixel_converter
# storage
db|cycloneIII_3c120_niosII_application_selector.(317).cnf
db|cycloneIII_3c120_niosII_application_selector.(317).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_pixel_converter.v
8e7e82fc9c66eee8caec091d8c17a93
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SOURCE_SYMBOLS_PER_BEAT
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_pixel_converter:lcd_pixel_converter
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_lcd_32_to_8_bits_dfa
# storage
db|cycloneIII_3c120_niosII_application_selector.(318).cnf
db|cycloneIII_3c120_niosII_application_selector.(318).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_lcd_32_to_8_bits_dfa.v
b7461360329aa714e26dfce66e47a15b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_lcd_32_to_8_bits_dfa:lcd_32_to_8_bits_dfa
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_video_sync_generator
# storage
db|cycloneIII_3c120_niosII_application_selector.(319).cnf
db|cycloneIII_3c120_niosII_application_selector.(319).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_video_sync_generator.v
a2a12853e57c305a6670c5bd2c96185b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_STREAM_BIT_WIDTH
8
PARAMETER_SIGNED_DEC
USR
BEATS_PER_PIXEL
3
PARAMETER_SIGNED_DEC
USR
OUTPUT_CLOCK_EDGE
1
PARAMETER_SIGNED_DEC
DEF
NUM_ROWS
480
PARAMETER_SIGNED_DEC
USR
NUM_COLUMNS
800
PARAMETER_SIGNED_DEC
USR
H_BLANK_PIXELS
216
PARAMETER_SIGNED_DEC
USR
H_FRONT_PORCH_PIXELS
40
PARAMETER_SIGNED_DEC
USR
H_SYNC_PULSE_PIXELS
1
PARAMETER_SIGNED_DEC
USR
H_SYNC_PULSE_POLARITY
0
PARAMETER_SIGNED_DEC
USR
V_BLANK_LINES
35
PARAMETER_SIGNED_DEC
USR
V_FRONT_PORCH_LINES
10
PARAMETER_SIGNED_DEC
USR
V_SYNC_PULSE_LINES
1
PARAMETER_SIGNED_DEC
USR
V_SYNC_PULSE_POLARITY
0
PARAMETER_SIGNED_DEC
USR
TOTAL_HSCAN_PIXELS
1056
PARAMETER_SIGNED_DEC
USR
TOTAL_VSCAN_LINES
525
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_video_sync_generator:lcd_sync_generator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sls_sdhc_top
# storage
db|cycloneIII_3c120_niosII_application_selector.(320).cnf
db|cycloneIII_3c120_niosII_application_selector.(320).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|sls_sdhc_top.v
b5b8f353c78c759a7266a091f4723e54
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
tx_buffer_depth
2048
PARAMETER_SIGNED_DEC
USR
tx_buffer_add
11
PARAMETER_SIGNED_DEC
USR
rx_buffer_depth
2048
PARAMETER_SIGNED_DEC
USR
rx_buffer_add
11
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sls_sdhc_cntrl
# storage
db|cycloneIII_3c120_niosII_application_selector.(321).cnf
db|cycloneIII_3c120_niosII_application_selector.(321).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|sls_sdhc_top.v
b5b8f353c78c759a7266a091f4723e54
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
TX_BUFF_DEPTH
2048
PARAMETER_SIGNED_DEC
USR
TX_BUFF_ADD
11
PARAMETER_SIGNED_DEC
USR
RX_BUFF_DEPTH
2048
PARAMETER_SIGNED_DEC
USR
RX_BUFF_ADD
11
PARAMETER_SIGNED_DEC
USR
II0Il1
0
PARAMETER_UNSIGNED_BIN
DEF
Il0Il1
1
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sls_sdhc_cmd
# storage
db|cycloneIII_3c120_niosII_application_selector.(322).cnf
db|cycloneIII_3c120_niosII_application_selector.(322).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|sls_sdhc_top.v
b5b8f353c78c759a7266a091f4723e54
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
I0O101
000
PARAMETER_UNSIGNED_BIN
DEF
IIO101
001
PARAMETER_UNSIGNED_BIN
DEF
IlO101
010
PARAMETER_UNSIGNED_BIN
DEF
I1O101
011
PARAMETER_UNSIGNED_BIN
DEF
IOOOI1
100
PARAMETER_UNSIGNED_BIN
DEF
I0OOI1
101
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_cmd:sls_sdhc_cmd
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sls_sdhc_crc7
# storage
db|cycloneIII_3c120_niosII_application_selector.(323).cnf
db|cycloneIII_3c120_niosII_application_selector.(323).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|sls_sdhc_top.v
b5b8f353c78c759a7266a091f4723e54
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_cmd:sls_sdhc_cmd|sls_sdhc_crc7:IOO0I1
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_cmd:sls_sdhc_cmd|sls_sdhc_crc7:I0O0I1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sls_sdhc_clkgen
# storage
db|cycloneIII_3c120_niosII_application_selector.(324).cnf
db|cycloneIII_3c120_niosII_application_selector.(324).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|sls_sdhc_top.v
b5b8f353c78c759a7266a091f4723e54
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_clkgen:sls_sdhc_clkgen
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sls_sdhc_data
# storage
db|cycloneIII_3c120_niosII_application_selector.(325).cnf
db|cycloneIII_3c120_niosII_application_selector.(325).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|sls_sdhc_top.v
b5b8f353c78c759a7266a091f4723e54
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
I0I1O1
0000
PARAMETER_UNSIGNED_BIN
DEF
III1O1
0001
PARAMETER_UNSIGNED_BIN
DEF
IlI1O1
0010
PARAMETER_UNSIGNED_BIN
DEF
I1I1O1
0011
PARAMETER_UNSIGNED_BIN
DEF
IOIO01
0100
PARAMETER_UNSIGNED_BIN
DEF
I0IO01
0101
PARAMETER_UNSIGNED_BIN
DEF
IIIO01
0110
PARAMETER_UNSIGNED_BIN
DEF
IlIO01
0111
PARAMETER_UNSIGNED_BIN
DEF
I1IO01
1000
PARAMETER_UNSIGNED_BIN
DEF
IOI001
1001
PARAMETER_UNSIGNED_BIN
DEF
I0I001
1010
PARAMETER_UNSIGNED_BIN
DEF
III001
1011
PARAMETER_UNSIGNED_BIN
DEF
IlI001
1100
PARAMETER_UNSIGNED_BIN
DEF
I1I001
1101
PARAMETER_UNSIGNED_BIN
DEF
IOII01
1110
PARAMETER_UNSIGNED_BIN
DEF
I0II01
1111
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_data:sls_sdhc_data
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sls_sdhc_crc16_1bit
# storage
db|cycloneIII_3c120_niosII_application_selector.(326).cnf
db|cycloneIII_3c120_niosII_application_selector.(326).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|sls_sdhc_top.v
b5b8f353c78c759a7266a091f4723e54
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_data:sls_sdhc_data|sls_sdhc_crc16_1bit:sls_sdhc_crc16_1bit
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sls_sdhc_crc16_4bit
# storage
db|cycloneIII_3c120_niosII_application_selector.(327).cnf
db|cycloneIII_3c120_niosII_application_selector.(327).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|sls_sdhc_top.v
b5b8f353c78c759a7266a091f4723e54
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_data:sls_sdhc_data|sls_sdhc_crc16_4bit:I1II01
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_data:sls_sdhc_data|sls_sdhc_crc16_4bit:IOIl01
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_data:sls_sdhc_data|sls_sdhc_crc16_4bit:I0Il01
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_data:sls_sdhc_data|sls_sdhc_crc16_4bit:IIIl01
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sls_sdhc_fifo_cntrl
# storage
db|cycloneIII_3c120_niosII_application_selector.(328).cnf
db|cycloneIII_3c120_niosII_application_selector.(328).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|sls_sdhc_top.v
b5b8f353c78c759a7266a091f4723e54
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_fifo_cntrl:sls_sdhc_fifo_cntrl
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sls_sdhc_tx_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(329).cnf
db|cycloneIII_3c120_niosII_application_selector.(329).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|sls_sdhc_tx_fifo.v
1e2c39f8079744cc99fba233f2e393
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
TX_DEPTH
2048
PARAMETER_SIGNED_DEC
USR
TX_ADD
11
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_tx_fifo:sls_sdhc_tx_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(330).cnf
db|cycloneIII_3c120_niosII_application_selector.(330).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
32
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
2048
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
11
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
50
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_vo61
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
almost_full
-1
3
aclr
-1
3
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_tx_fifo:sls_sdhc_tx_fifo|scfifo:scfifo_component
}
# macro_sequence

# end
# entity
scfifo_vo61
# storage
db|cycloneIII_3c120_niosII_application_selector.(331).cnf
db|cycloneIII_3c120_niosII_application_selector.(331).cnf
# case_insensitive
# source_file
db|scfifo_vo61.tdf
71e6b03efdd772cf2ec7c86719beaa74
7
# used_port {
wrreq
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
almost_full
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_tx_fifo:sls_sdhc_tx_fifo|scfifo:scfifo_component|scfifo_vo61:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_cc41
# storage
db|cycloneIII_3c120_niosII_application_selector.(332).cnf
db|cycloneIII_3c120_niosII_application_selector.(332).cnf
# case_insensitive
# source_file
db|a_dpfifo_cc41.tdf
b353dd97847184618ca89a32b26468dd
7
# used_port {
wreq
-1
3
usedw9
-1
3
usedw8
-1
3
usedw7
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw10
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_tx_fifo:sls_sdhc_tx_fifo|scfifo:scfifo_component|scfifo_vo61:auto_generated|a_dpfifo_cc41:dpfifo
}
# macro_sequence

# end
# entity
a_fefifo_raf
# storage
db|cycloneIII_3c120_niosII_application_selector.(333).cnf
db|cycloneIII_3c120_niosII_application_selector.(333).cnf
# case_insensitive
# source_file
db|a_fefifo_raf.tdf
6aa6aaf717f1af34cb3b2b94fae49d0
7
# used_port {
wreq
-1
3
usedw_out9
-1
3
usedw_out8
-1
3
usedw_out7
-1
3
usedw_out6
-1
3
usedw_out5
-1
3
usedw_out4
-1
3
usedw_out3
-1
3
usedw_out2
-1
3
usedw_out10
-1
3
usedw_out1
-1
3
usedw_out0
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_tx_fifo:sls_sdhc_tx_fifo|scfifo:scfifo_component|scfifo_vo61:auto_generated|a_dpfifo_cc41:dpfifo|a_fefifo_raf:fifo_state
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_rx_fifo:sls_sdhc_rx_fifo|scfifo:scfifo_component|scfifo_gf61:auto_generated|a_dpfifo_h141:dpfifo|a_fefifo_raf:fifo_state
}
# macro_sequence

# end
# entity
cntr_go7
# storage
db|cycloneIII_3c120_niosII_application_selector.(334).cnf
db|cycloneIII_3c120_niosII_application_selector.(334).cnf
# case_insensitive
# source_file
db|cntr_go7.tdf
823a1b2c316baae68642b016f1528cf9
7
# used_port {
updown
-1
3
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_tx_fifo:sls_sdhc_tx_fifo|scfifo:scfifo_component|scfifo_vo61:auto_generated|a_dpfifo_cc41:dpfifo|a_fefifo_raf:fifo_state|cntr_go7:count_usedw
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_rx_fifo:sls_sdhc_rx_fifo|scfifo:scfifo_component|scfifo_gf61:auto_generated|a_dpfifo_h141:dpfifo|a_fefifo_raf:fifo_state|cntr_go7:count_usedw
}
# macro_sequence

# end
# entity
dpram_9711
# storage
db|cycloneIII_3c120_niosII_application_selector.(335).cnf
db|cycloneIII_3c120_niosII_application_selector.(335).cnf
# case_insensitive
# source_file
db|dpram_9711.tdf
206f443af17cd137f7810b2eb94997
7
# used_port {
wren
-1
3
wraddress9
-1
3
wraddress8
-1
3
wraddress7
-1
3
wraddress6
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress10
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress9
-1
3
rdaddress8
-1
3
rdaddress7
-1
3
rdaddress6
-1
3
rdaddress5
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress10
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_tx_fifo:sls_sdhc_tx_fifo|scfifo:scfifo_component|scfifo_vo61:auto_generated|a_dpfifo_cc41:dpfifo|dpram_9711:FIFOram
}
# macro_sequence

# end
# entity
altsyncram_55k1
# storage
db|cycloneIII_3c120_niosII_application_selector.(336).cnf
db|cycloneIII_3c120_niosII_application_selector.(336).cnf
# case_insensitive
# source_file
db|altsyncram_55k1.tdf
278a8a5e6bfe88adf5477e22f8783c
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_tx_fifo:sls_sdhc_tx_fifo|scfifo:scfifo_component|scfifo_vo61:auto_generated|a_dpfifo_cc41:dpfifo|dpram_9711:FIFOram|altsyncram_55k1:altsyncram1
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_rx_fifo:sls_sdhc_rx_fifo|scfifo:scfifo_component|scfifo_gf61:auto_generated|a_dpfifo_h141:dpfifo|dpram_es01:FIFOram|altsyncram_55k1:altsyncram1
}
# macro_sequence

# end
# entity
cntr_4ob
# storage
db|cycloneIII_3c120_niosII_application_selector.(337).cnf
db|cycloneIII_3c120_niosII_application_selector.(337).cnf
# case_insensitive
# source_file
db|cntr_4ob.tdf
d86656544136b5656e2ba3ee3efabce
7
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_tx_fifo:sls_sdhc_tx_fifo|scfifo:scfifo_component|scfifo_vo61:auto_generated|a_dpfifo_cc41:dpfifo|cntr_4ob:rd_ptr_count
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_tx_fifo:sls_sdhc_tx_fifo|scfifo:scfifo_component|scfifo_vo61:auto_generated|a_dpfifo_cc41:dpfifo|cntr_4ob:wr_ptr
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_rx_fifo:sls_sdhc_rx_fifo|scfifo:scfifo_component|scfifo_gf61:auto_generated|a_dpfifo_h141:dpfifo|cntr_4ob:rd_ptr_count
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_rx_fifo:sls_sdhc_rx_fifo|scfifo:scfifo_component|scfifo_gf61:auto_generated|a_dpfifo_h141:dpfifo|cntr_4ob:wr_ptr
}
# macro_sequence

# end
# entity
sls_sdhc_rx_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(338).cnf
db|cycloneIII_3c120_niosII_application_selector.(338).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|sls_sdhc_rx_fifo.v
ddb0f5b7c4f8805bd6e2cc585219bc65
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
RX_DEPTH
2048
PARAMETER_SIGNED_DEC
USR
RX_ADD
11
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_rx_fifo:sls_sdhc_rx_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(339).cnf
db|cycloneIII_3c120_niosII_application_selector.(339).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|scfifo.tdf
892513e141f296ca2a061c832e0b073
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
32
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
2048
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
11
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
100
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_gf61
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
almost_full
-1
3
aclr
-1
3
}
# include_file {
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
scfifo.tdf
892513e141f296ca2a061c832e0b073
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_rx_fifo:sls_sdhc_rx_fifo|scfifo:scfifo_component
}
# macro_sequence

# end
# entity
scfifo_gf61
# storage
db|cycloneIII_3c120_niosII_application_selector.(340).cnf
db|cycloneIII_3c120_niosII_application_selector.(340).cnf
# case_insensitive
# source_file
db|scfifo_gf61.tdf
dfc1859284cea1a59edae1538cebd8dc
7
# used_port {
wrreq
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
almost_full
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_rx_fifo:sls_sdhc_rx_fifo|scfifo:scfifo_component|scfifo_gf61:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_h141
# storage
db|cycloneIII_3c120_niosII_application_selector.(341).cnf
db|cycloneIII_3c120_niosII_application_selector.(341).cnf
# case_insensitive
# source_file
db|a_dpfifo_h141.tdf
d97e4548d72de262a3df4eff6b795a9
7
# used_port {
wreq
-1
3
usedw9
-1
3
usedw8
-1
3
usedw7
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw10
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_rx_fifo:sls_sdhc_rx_fifo|scfifo:scfifo_component|scfifo_gf61:auto_generated|a_dpfifo_h141:dpfifo
}
# macro_sequence

# end
# entity
dpram_es01
# storage
db|cycloneIII_3c120_niosII_application_selector.(342).cnf
db|cycloneIII_3c120_niosII_application_selector.(342).cnf
# case_insensitive
# source_file
db|dpram_es01.tdf
7a9790e0603b493b5215a4b4d16cc75
7
# used_port {
wren
-1
3
wraddress9
-1
3
wraddress8
-1
3
wraddress7
-1
3
wraddress6
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress10
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress9
-1
3
rdaddress8
-1
3
rdaddress7
-1
3
rdaddress6
-1
3
rdaddress5
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress10
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_rx_fifo:sls_sdhc_rx_fifo|scfifo:scfifo_component|scfifo_gf61:auto_generated|a_dpfifo_h141:dpfifo|dpram_es01:FIFOram
}
# macro_sequence

# end
# entity
sls_sdhc_dma_rd
# storage
db|cycloneIII_3c120_niosII_application_selector.(343).cnf
db|cycloneIII_3c120_niosII_application_selector.(343).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|sls_sdhc_top.v
b5b8f353c78c759a7266a091f4723e54
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IlIII1
000
PARAMETER_UNSIGNED_BIN
DEF
I1III1
001
PARAMETER_UNSIGNED_BIN
DEF
IOIlI1
010
PARAMETER_UNSIGNED_BIN
DEF
I0IlI1
011
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_dma_rd:sls_sdhc_dma_rd
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sls_sdhc_dma_wr
# storage
db|cycloneIII_3c120_niosII_application_selector.(344).cnf
db|cycloneIII_3c120_niosII_application_selector.(344).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|sls_sdhc_top.v
b5b8f353c78c759a7266a091f4723e54
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IOIOI1
000
PARAMETER_UNSIGNED_BIN
DEF
I0IOI1
001
PARAMETER_UNSIGNED_BIN
DEF
IIIOI1
010
PARAMETER_UNSIGNED_BIN
DEF
IlIOI1
011
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_dma_wr:sls_sdhc_dma_wr
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_mm_bridge
# storage
db|cycloneIII_3c120_niosII_application_selector.(345).cnf
db|cycloneIII_3c120_niosII_application_selector.(345).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_mm_bridge.v
ed8315627cc65c68b48e7436303cf766
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
SYMBOL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
ADDRESS_WIDTH
27
PARAMETER_SIGNED_DEC
USR
BURSTCOUNT_WIDTH
1
PARAMETER_SIGNED_DEC
USR
PIPELINE_COMMAND
1
PARAMETER_SIGNED_DEC
USR
PIPELINE_RESPONSE
1
PARAMETER_SIGNED_DEC
USR
BYTEEN_WIDTH
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_mm_bridge:pipeline_bridge_before_tristate_bridge
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_mm_clock_crossing_bridge
# storage
db|cycloneIII_3c120_niosII_application_selector.(346).cnf
db|cycloneIII_3c120_niosII_application_selector.(346).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_mm_clock_crossing_bridge.v
8125f5d9fab5f1f7242ba33a6213db8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
SYMBOL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
ADDRESS_WIDTH
26
PARAMETER_SIGNED_DEC
USR
BURSTCOUNT_WIDTH
1
PARAMETER_SIGNED_DEC
USR
COMMAND_FIFO_DEPTH
8
PARAMETER_SIGNED_DEC
USR
RESPONSE_FIFO_DEPTH
64
PARAMETER_SIGNED_DEC
USR
MASTER_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
SLAVE_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
BYTEEN_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_dc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(347).cnf
db|cycloneIII_3c120_niosII_application_selector.(347).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_dc_fifo.v
50a1bfcc9dcbb926a603a9bc831c529
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
102
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
USE_PACKETS
0
PARAMETER_SIGNED_DEC
DEF
USE_IN_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
USE_OUT_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
WR_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
RD_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
STREAM_ALMOST_FULL
0
PARAMETER_SIGNED_DEC
DEF
STREAM_ALMOST_EMPTY
0
PARAMETER_SIGNED_DEC
DEF
USE_SPACE_AVAIL_IF
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_dcfifo_synchronizer_bundle
# storage
db|cycloneIII_3c120_niosII_application_selector.(348).cnf
db|cycloneIII_3c120_niosII_application_selector.(348).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_dcfifo_synchronizer_bundle.v
12a03fc7d454efcea679bf324f7dabbf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
4
PARAMETER_SIGNED_DEC
USR
DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_dc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(349).cnf
db|cycloneIII_3c120_niosII_application_selector.(349).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_dc_fifo.v
50a1bfcc9dcbb926a603a9bc831c529
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
64
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
64
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
USE_PACKETS
0
PARAMETER_SIGNED_DEC
DEF
USE_IN_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
USE_OUT_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
WR_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
RD_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
STREAM_ALMOST_FULL
0
PARAMETER_SIGNED_DEC
DEF
STREAM_ALMOST_EMPTY
0
PARAMETER_SIGNED_DEC
DEF
USE_SPACE_AVAIL_IF
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_dcfifo_synchronizer_bundle
# storage
db|cycloneIII_3c120_niosII_application_selector.(350).cnf
db|cycloneIII_3c120_niosII_application_selector.(350).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_dcfifo_synchronizer_bundle.v
12a03fc7d454efcea679bf324f7dabbf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
7
PARAMETER_SIGNED_DEC
USR
DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:sdhc_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_mm_clock_crossing_bridge
# storage
db|cycloneIII_3c120_niosII_application_selector.(351).cnf
db|cycloneIII_3c120_niosII_application_selector.(351).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_mm_clock_crossing_bridge.v
8125f5d9fab5f1f7242ba33a6213db8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
SYMBOL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
ADDRESS_WIDTH
27
PARAMETER_SIGNED_DEC
USR
BURSTCOUNT_WIDTH
1
PARAMETER_SIGNED_DEC
USR
COMMAND_FIFO_DEPTH
8
PARAMETER_SIGNED_DEC
USR
RESPONSE_FIFO_DEPTH
64
PARAMETER_SIGNED_DEC
USR
MASTER_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
SLAVE_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
BYTEEN_WIDTH
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_dc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(352).cnf
db|cycloneIII_3c120_niosII_application_selector.(352).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_dc_fifo.v
50a1bfcc9dcbb926a603a9bc831c529
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
67
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
USE_PACKETS
0
PARAMETER_SIGNED_DEC
DEF
USE_IN_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
USE_OUT_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
WR_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
RD_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
STREAM_ALMOST_FULL
0
PARAMETER_SIGNED_DEC
DEF
STREAM_ALMOST_EMPTY
0
PARAMETER_SIGNED_DEC
DEF
USE_SPACE_AVAIL_IF
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_dc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(353).cnf
db|cycloneIII_3c120_niosII_application_selector.(353).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_dc_fifo.v
50a1bfcc9dcbb926a603a9bc831c529
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
32
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
64
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
USE_PACKETS
0
PARAMETER_SIGNED_DEC
DEF
USE_IN_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
USE_OUT_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
WR_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
RD_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
STREAM_ALMOST_FULL
0
PARAMETER_SIGNED_DEC
DEF
STREAM_ALMOST_EMPTY
0
PARAMETER_SIGNED_DEC
DEF
USE_SPACE_AVAIL_IF
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:rsp_fifo
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:rsp_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_mm_clock_crossing_bridge
# storage
db|cycloneIII_3c120_niosII_application_selector.(354).cnf
db|cycloneIII_3c120_niosII_application_selector.(354).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_mm_clock_crossing_bridge.v
8125f5d9fab5f1f7242ba33a6213db8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
SYMBOL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
ADDRESS_WIDTH
26
PARAMETER_SIGNED_DEC
USR
BURSTCOUNT_WIDTH
1
PARAMETER_SIGNED_DEC
USR
COMMAND_FIFO_DEPTH
8
PARAMETER_SIGNED_DEC
USR
RESPONSE_FIFO_DEPTH
64
PARAMETER_SIGNED_DEC
USR
MASTER_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
SLAVE_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
BYTEEN_WIDTH
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_dc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(355).cnf
db|cycloneIII_3c120_niosII_application_selector.(355).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_dc_fifo.v
50a1bfcc9dcbb926a603a9bc831c529
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
66
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
USE_PACKETS
0
PARAMETER_SIGNED_DEC
DEF
USE_IN_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
USE_OUT_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
WR_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
RD_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
STREAM_ALMOST_FULL
0
PARAMETER_SIGNED_DEC
DEF
STREAM_ALMOST_EMPTY
0
PARAMETER_SIGNED_DEC
DEF
USE_SPACE_AVAIL_IF
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:cpu_ddr_1_clock_bridge|altera_avalon_dc_fifo:cmd_fifo
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:tse_ddr_clock_bridge|altera_avalon_dc_fifo:cmd_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_mm_clock_crossing_bridge
# storage
db|cycloneIII_3c120_niosII_application_selector.(356).cnf
db|cycloneIII_3c120_niosII_application_selector.(356).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_mm_clock_crossing_bridge.v
8125f5d9fab5f1f7242ba33a6213db8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
SYMBOL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
ADDRESS_WIDTH
10
PARAMETER_SIGNED_DEC
USR
BURSTCOUNT_WIDTH
1
PARAMETER_SIGNED_DEC
USR
COMMAND_FIFO_DEPTH
16
PARAMETER_SIGNED_DEC
USR
RESPONSE_FIFO_DEPTH
64
PARAMETER_SIGNED_DEC
USR
MASTER_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
SLAVE_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
BYTEEN_WIDTH
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_dc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(357).cnf
db|cycloneIII_3c120_niosII_application_selector.(357).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_dc_fifo.v
50a1bfcc9dcbb926a603a9bc831c529
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
50
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
16
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
USE_PACKETS
0
PARAMETER_SIGNED_DEC
DEF
USE_IN_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
USE_OUT_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
WR_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
RD_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
STREAM_ALMOST_FULL
0
PARAMETER_SIGNED_DEC
DEF
STREAM_ALMOST_EMPTY
0
PARAMETER_SIGNED_DEC
DEF
USE_SPACE_AVAIL_IF
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_dcfifo_synchronizer_bundle
# storage
db|cycloneIII_3c120_niosII_application_selector.(358).cnf
db|cycloneIII_3c120_niosII_application_selector.(358).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_dcfifo_synchronizer_bundle.v
12a03fc7d454efcea679bf324f7dabbf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
5
PARAMETER_SIGNED_DEC
USR
DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
application_selector:application_selector_instance|altera_avalon_mm_clock_crossing_bridge:slow_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu
# storage
db|cycloneIII_3c120_niosII_application_selector.(359).cnf
db|cycloneIII_3c120_niosII_application_selector.(359).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_test_bench
# storage
db|cycloneIII_3c120_niosII_application_selector.(360).cnf
db|cycloneIII_3c120_niosII_application_selector.(360).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu_test_bench.v
d099eb47321d3334457266f7a3c2c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_test_bench:the_application_selector_cpu_test_bench
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_ic_data_module
# storage
db|cycloneIII_3c120_niosII_application_selector.(361).cnf
db|cycloneIII_3c120_niosII_application_selector.(361).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_ic_data_module:application_selector_cpu_ic_data
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(362).cnf
db|cycloneIII_3c120_niosII_application_selector.(362).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8192
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_3jd1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_ic_data_module:application_selector_cpu_ic_data|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_3jd1
# storage
db|cycloneIII_3c120_niosII_application_selector.(363).cnf
db|cycloneIII_3c120_niosII_application_selector.(363).cnf
# case_insensitive
# source_file
db|altsyncram_3jd1.tdf
712d473cbf132ab89b19ad37d5fed8
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_ic_data_module:application_selector_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3jd1:auto_generated
}
# macro_sequence

# end
# entity
application_selector_cpu_ic_tag_module
# storage
db|cycloneIII_3c120_niosII_application_selector.(364).cnf
db|cycloneIII_3c120_niosII_application_selector.(364).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
application_selector_cpu_ic_tag_ram.mif
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_ic_tag_module:application_selector_cpu_ic_tag
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(365).cnf
db|cycloneIII_3c120_niosII_application_selector.(365).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
22
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
22
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
application_selector_cpu_ic_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_8fi1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_ic_tag_module:application_selector_cpu_ic_tag|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_8fi1
# storage
db|cycloneIII_3c120_niosII_application_selector.(366).cnf
db|cycloneIII_3c120_niosII_application_selector.(366).cnf
# case_insensitive
# source_file
db|altsyncram_8fi1.tdf
3d269298b35e837f13b2a42f5157815
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
application_selector_cpu_ic_tag_ram.mif
0
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_ic_tag_module:application_selector_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_8fi1:auto_generated
}
# macro_sequence

# end
# entity
application_selector_cpu_bht_module
# storage
db|cycloneIII_3c120_niosII_application_selector.(367).cnf
db|cycloneIII_3c120_niosII_application_selector.(367).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
application_selector_cpu_bht_ram.mif
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_bht_module:application_selector_cpu_bht
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(368).cnf
db|cycloneIII_3c120_niosII_application_selector.(368).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
application_selector_cpu_bht_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_lth1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_bht_module:application_selector_cpu_bht|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_lth1
# storage
db|cycloneIII_3c120_niosII_application_selector.(369).cnf
db|cycloneIII_3c120_niosII_application_selector.(369).cnf
# case_insensitive
# source_file
db|altsyncram_lth1.tdf
4b61932e8bcedffae54b814fefb0f4d7
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
application_selector_cpu_bht_ram.mif
0
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_bht_module:application_selector_cpu_bht|altsyncram:the_altsyncram|altsyncram_lth1:auto_generated
}
# macro_sequence

# end
# entity
application_selector_cpu_register_bank_a_module
# storage
db|cycloneIII_3c120_niosII_application_selector.(370).cnf
db|cycloneIII_3c120_niosII_application_selector.(370).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
application_selector_cpu_rf_ram_a.mif
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_register_bank_a_module:application_selector_cpu_register_bank_a
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(371).cnf
db|cycloneIII_3c120_niosII_application_selector.(371).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
application_selector_cpu_rf_ram_a.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_lbh1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_register_bank_a_module:application_selector_cpu_register_bank_a|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_lbh1
# storage
db|cycloneIII_3c120_niosII_application_selector.(372).cnf
db|cycloneIII_3c120_niosII_application_selector.(372).cnf
# case_insensitive
# source_file
db|altsyncram_lbh1.tdf
6f9c6d589390b5c49bd8b1c28166d343
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
application_selector_cpu_rf_ram_a.mif
0
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_register_bank_a_module:application_selector_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbh1:auto_generated
}
# macro_sequence

# end
# entity
application_selector_cpu_register_bank_b_module
# storage
db|cycloneIII_3c120_niosII_application_selector.(373).cnf
db|cycloneIII_3c120_niosII_application_selector.(373).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
application_selector_cpu_rf_ram_b.mif
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_register_bank_b_module:application_selector_cpu_register_bank_b
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(374).cnf
db|cycloneIII_3c120_niosII_application_selector.(374).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
application_selector_cpu_rf_ram_b.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_mbh1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_register_bank_b_module:application_selector_cpu_register_bank_b|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_mbh1
# storage
db|cycloneIII_3c120_niosII_application_selector.(375).cnf
db|cycloneIII_3c120_niosII_application_selector.(375).cnf
# case_insensitive
# source_file
db|altsyncram_mbh1.tdf
19e6223ce8bf766ad555273c7c8a
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
application_selector_cpu_rf_ram_b.mif
0
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_register_bank_b_module:application_selector_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbh1:auto_generated
}
# macro_sequence

# end
# entity
application_selector_cpu_dc_tag_module
# storage
db|cycloneIII_3c120_niosII_application_selector.(376).cnf
db|cycloneIII_3c120_niosII_application_selector.(376).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
application_selector_cpu_dc_tag_ram.mif
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_dc_tag_module:application_selector_cpu_dc_tag
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(377).cnf
db|cycloneIII_3c120_niosII_application_selector.(377).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
application_selector_cpu_dc_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_vqh1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_dc_tag_module:application_selector_cpu_dc_tag|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_vqh1
# storage
db|cycloneIII_3c120_niosII_application_selector.(378).cnf
db|cycloneIII_3c120_niosII_application_selector.(378).cnf
# case_insensitive
# source_file
db|altsyncram_vqh1.tdf
dfd475226d20adf231ed8eac77fc56b7
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
application_selector_cpu_dc_tag_ram.mif
0
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_dc_tag_module:application_selector_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vqh1:auto_generated
}
# macro_sequence

# end
# entity
application_selector_cpu_dc_data_module
# storage
db|cycloneIII_3c120_niosII_application_selector.(379).cnf
db|cycloneIII_3c120_niosII_application_selector.(379).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_dc_data_module:application_selector_cpu_dc_data
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(380).cnf
db|cycloneIII_3c120_niosII_application_selector.(380).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8192
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_pif1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_dc_data_module:application_selector_cpu_dc_data|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_pif1
# storage
db|cycloneIII_3c120_niosII_application_selector.(381).cnf
db|cycloneIII_3c120_niosII_application_selector.(381).cnf
# case_insensitive
# source_file
db|altsyncram_pif1.tdf
2955dd548bead128403fa2f6d47f4378
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_dc_data_module:application_selector_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_pif1:auto_generated
}
# macro_sequence

# end
# entity
application_selector_cpu_dc_victim_module
# storage
db|cycloneIII_3c120_niosII_application_selector.(382).cnf
db|cycloneIII_3c120_niosII_application_selector.(382).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_dc_victim_module:application_selector_cpu_dc_victim
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(383).cnf
db|cycloneIII_3c120_niosII_application_selector.(383).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_i2d1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_dc_victim_module:application_selector_cpu_dc_victim|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_i2d1
# storage
db|cycloneIII_3c120_niosII_application_selector.(384).cnf
db|cycloneIII_3c120_niosII_application_selector.(384).cnf
# case_insensitive
# source_file
db|altsyncram_i2d1.tdf
5d5cb0b1cef0e7251f42fd7084569b70
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_dc_victim_module:application_selector_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated
}
# macro_sequence

# end
# entity
application_selector_cpu_mult_cell
# storage
db|cycloneIII_3c120_niosII_application_selector.(385).cnf
db|cycloneIII_3c120_niosII_application_selector.(385).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu_mult_cell.v
b82da50d130ae3110b9e0aaf425998
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_mult_cell:the_application_selector_cpu_mult_cell
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altmult_add
# storage
db|cycloneIII_3c120_niosII_application_selector.(386).cnf
db|cycloneIII_3c120_niosII_application_selector.(386).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
32
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_dfr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_mult_cell:the_application_selector_cpu_mult_cell|altmult_add:the_altmult_add_part_1
}
# macro_sequence

# end
# entity
mult_add_dfr2
# storage
db|cycloneIII_3c120_niosII_application_selector.(387).cnf
db|cycloneIII_3c120_niosII_application_selector.(387).cnf
# case_insensitive
# source_file
db|mult_add_dfr2.tdf
3d68528addf186f57017319ff822f10
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_mult_cell:the_application_selector_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated
}
# macro_sequence

# end
# entity
ded_mult_br81
# storage
db|cycloneIII_3c120_niosII_application_selector.(388).cnf
db|cycloneIII_3c120_niosII_application_selector.(388).cnf
# case_insensitive
# source_file
db|ded_mult_br81.tdf
94428a967d4789f231e39b8b01f2010
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
ena0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
aclr3
-1
1
aclr2
-1
1
aclr1
-1
1
ena3
-1
2
ena2
-1
2
ena1
-1
2
clock3
-1
2
clock2
-1
2
clock1
-1
2
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_mult_cell:the_application_selector_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_mult_cell:the_application_selector_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1
}
# macro_sequence

# end
# entity
dffpipe_93c
# storage
db|cycloneIII_3c120_niosII_application_selector.(389).cnf
db|cycloneIII_3c120_niosII_application_selector.(389).cnf
# case_insensitive
# source_file
db|dffpipe_93c.tdf
b5dee48140de60c4716eda9c2cc57a3
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d31
-1
3
d30
-1
3
d3
-1
3
d29
-1
3
d28
-1
3
d27
-1
3
d26
-1
3
d25
-1
3
d24
-1
3
d23
-1
3
d22
-1
3
d21
-1
3
d20
-1
3
d2
-1
3
d19
-1
3
d18
-1
3
d17
-1
3
d16
-1
3
d15
-1
3
d14
-1
3
d13
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_mult_cell:the_application_selector_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_mult_cell:the_application_selector_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|cycloneIII_3c120_niosII_application_selector.(390).cnf
db|cycloneIII_3c120_niosII_application_selector.(390).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
16
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_ffr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altmult_add.tdf
61a6fe8a40fd8b58b1825bd77b5dfb
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_mult_cell:the_application_selector_cpu_mult_cell|altmult_add:the_altmult_add_part_2
}
# macro_sequence

# end
# entity
mult_add_ffr2
# storage
db|cycloneIII_3c120_niosII_application_selector.(391).cnf
db|cycloneIII_3c120_niosII_application_selector.(391).cnf
# case_insensitive
# source_file
db|mult_add_ffr2.tdf
205d502074a91bd4145bbd76f9238b6
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_mult_cell:the_application_selector_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated
}
# macro_sequence

# end
# entity
application_selector_cpu_nios2_oci
# storage
db|cycloneIII_3c120_niosII_application_selector.(392).cnf
db|cycloneIII_3c120_niosII_application_selector.(392).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_nios2_oci_debug
# storage
db|cycloneIII_3c120_niosII_application_selector.(393).cnf
db|cycloneIII_3c120_niosII_application_selector.(393).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_debug:the_application_selector_cpu_nios2_oci_debug
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_nios2_ocimem
# storage
db|cycloneIII_3c120_niosII_application_selector.(394).cnf
db|cycloneIII_3c120_niosII_application_selector.(394).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_ocimem:the_application_selector_cpu_nios2_ocimem
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_ociram_lpm_dram_bdp_component_module
# storage
db|cycloneIII_3c120_niosII_application_selector.(395).cnf
db|cycloneIII_3c120_niosII_application_selector.(395).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
application_selector_cpu_ociram_default_contents.mif
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_ocimem:the_application_selector_cpu_nios2_ocimem|application_selector_cpu_ociram_lpm_dram_bdp_component_module:application_selector_cpu_ociram_lpm_dram_bdp_component
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(396).cnf
db|cycloneIII_3c120_niosII_application_selector.(396).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
application_selector_cpu_ociram_default_contents.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_p992
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_ocimem:the_application_selector_cpu_nios2_ocimem|application_selector_cpu_ociram_lpm_dram_bdp_component_module:application_selector_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_p992
# storage
db|cycloneIII_3c120_niosII_application_selector.(397).cnf
db|cycloneIII_3c120_niosII_application_selector.(397).cnf
# case_insensitive
# source_file
db|altsyncram_p992.tdf
db587aaec126350725282eee7685e3
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
application_selector_cpu_ociram_default_contents.mif
0
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_ocimem:the_application_selector_cpu_nios2_ocimem|application_selector_cpu_ociram_lpm_dram_bdp_component_module:application_selector_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_p992:auto_generated
}
# macro_sequence

# end
# entity
application_selector_cpu_nios2_avalon_reg
# storage
db|cycloneIII_3c120_niosII_application_selector.(398).cnf
db|cycloneIII_3c120_niosII_application_selector.(398).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_avalon_reg:the_application_selector_cpu_nios2_avalon_reg
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_nios2_oci_break
# storage
db|cycloneIII_3c120_niosII_application_selector.(399).cnf
db|cycloneIII_3c120_niosII_application_selector.(399).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_break:the_application_selector_cpu_nios2_oci_break
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_nios2_oci_xbrk
# storage
db|cycloneIII_3c120_niosII_application_selector.(400).cnf
db|cycloneIII_3c120_niosII_application_selector.(400).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_xbrk:the_application_selector_cpu_nios2_oci_xbrk
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_nios2_oci_dbrk
# storage
db|cycloneIII_3c120_niosII_application_selector.(401).cnf
db|cycloneIII_3c120_niosII_application_selector.(401).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_dbrk:the_application_selector_cpu_nios2_oci_dbrk
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_nios2_oci_itrace
# storage
db|cycloneIII_3c120_niosII_application_selector.(402).cnf
db|cycloneIII_3c120_niosII_application_selector.(402).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_itrace:the_application_selector_cpu_nios2_oci_itrace
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_nios2_oci_dtrace
# storage
db|cycloneIII_3c120_niosII_application_selector.(403).cnf
db|cycloneIII_3c120_niosII_application_selector.(403).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_dtrace:the_application_selector_cpu_nios2_oci_dtrace
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_nios2_oci_td_mode
# storage
db|cycloneIII_3c120_niosII_application_selector.(404).cnf
db|cycloneIII_3c120_niosII_application_selector.(404).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_dtrace:the_application_selector_cpu_nios2_oci_dtrace|application_selector_cpu_nios2_oci_td_mode:application_selector_cpu_nios2_oci_trc_ctrl_td_mode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_nios2_oci_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(405).cnf
db|cycloneIII_3c120_niosII_application_selector.(405).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_fifo:the_application_selector_cpu_nios2_oci_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_nios2_oci_compute_tm_count
# storage
db|cycloneIII_3c120_niosII_application_selector.(406).cnf
db|cycloneIII_3c120_niosII_application_selector.(406).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_fifo:the_application_selector_cpu_nios2_oci_fifo|application_selector_cpu_nios2_oci_compute_tm_count:application_selector_cpu_nios2_oci_compute_tm_count_tm_count
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_nios2_oci_fifowp_inc
# storage
db|cycloneIII_3c120_niosII_application_selector.(407).cnf
db|cycloneIII_3c120_niosII_application_selector.(407).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_fifo:the_application_selector_cpu_nios2_oci_fifo|application_selector_cpu_nios2_oci_fifowp_inc:application_selector_cpu_nios2_oci_fifowp_inc_fifowp
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_nios2_oci_fifocount_inc
# storage
db|cycloneIII_3c120_niosII_application_selector.(408).cnf
db|cycloneIII_3c120_niosII_application_selector.(408).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_fifo:the_application_selector_cpu_nios2_oci_fifo|application_selector_cpu_nios2_oci_fifocount_inc:application_selector_cpu_nios2_oci_fifocount_inc_fifocount
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_oci_test_bench
# storage
db|cycloneIII_3c120_niosII_application_selector.(409).cnf
db|cycloneIII_3c120_niosII_application_selector.(409).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu_oci_test_bench.v
e6d553efb2c85a8891a6761171e0a1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_fifo:the_application_selector_cpu_nios2_oci_fifo|application_selector_cpu_oci_test_bench:the_application_selector_cpu_oci_test_bench
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_nios2_oci_pib
# storage
db|cycloneIII_3c120_niosII_application_selector.(410).cnf
db|cycloneIII_3c120_niosII_application_selector.(410).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_pib:the_application_selector_cpu_nios2_oci_pib
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_nios2_oci_im
# storage
db|cycloneIII_3c120_niosII_application_selector.(411).cnf
db|cycloneIII_3c120_niosII_application_selector.(411).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_im:the_application_selector_cpu_nios2_oci_im
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_traceram_lpm_dram_bdp_component_module
# storage
db|cycloneIII_3c120_niosII_application_selector.(412).cnf
db|cycloneIII_3c120_niosII_application_selector.(412).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu.v
34989230da69f63f1fe25af425536943
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_im:the_application_selector_cpu_nios2_oci_im|application_selector_cpu_traceram_lpm_dram_bdp_component_module:application_selector_cpu_traceram_lpm_dram_bdp_component
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(413).cnf
db|cycloneIII_3c120_niosII_application_selector.(413).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_n802
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_im:the_application_selector_cpu_nios2_oci_im|application_selector_cpu_traceram_lpm_dram_bdp_component_module:application_selector_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_n802
# storage
db|cycloneIII_3c120_niosII_application_selector.(414).cnf
db|cycloneIII_3c120_niosII_application_selector.(414).cnf
# case_insensitive
# source_file
db|altsyncram_n802.tdf
95f9987db92f7fe682336d32e8f5ea9
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a35
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b35
-1
3
data_b34
-1
3
data_b33
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_im:the_application_selector_cpu_nios2_oci_im|application_selector_cpu_traceram_lpm_dram_bdp_component_module:application_selector_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
}
# macro_sequence

# end
# entity
application_selector_cpu_jtag_debug_module_wrapper
# storage
db|cycloneIII_3c120_niosII_application_selector.(415).cnf
db|cycloneIII_3c120_niosII_application_selector.(415).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu_jtag_debug_module_wrapper.v
e9ff5badcdd1368886c850f66cd9467
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_jtag_debug_module_wrapper:the_application_selector_cpu_jtag_debug_module_wrapper
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_jtag_debug_module_tck
# storage
db|cycloneIII_3c120_niosII_application_selector.(416).cnf
db|cycloneIII_3c120_niosII_application_selector.(416).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu_jtag_debug_module_tck.v
ceb767ef7c3ca172588a36ef58c79ce2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_jtag_debug_module_wrapper:the_application_selector_cpu_jtag_debug_module_wrapper|application_selector_cpu_jtag_debug_module_tck:the_application_selector_cpu_jtag_debug_module_tck
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cpu_jtag_debug_module_sysclk
# storage
db|cycloneIII_3c120_niosII_application_selector.(417).cnf
db|cycloneIII_3c120_niosII_application_selector.(417).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cpu_jtag_debug_module_sysclk.v
344ff9c45aaf71182f9e0802278969
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_jtag_debug_module_wrapper:the_application_selector_cpu_jtag_debug_module_wrapper|application_selector_cpu_jtag_debug_module_sysclk:the_application_selector_cpu_jtag_debug_module_sysclk
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sld_virtual_jtag_basic
# storage
db|cycloneIII_3c120_niosII_application_selector.(418).cnf
db|cycloneIII_3c120_niosII_application_selector.(418).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
USR
sld_sim_action

PARAMETER_STRING
USR
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
USR
lpm_type
sld_virtual_jtag_basic
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# include_file {
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_jtag_debug_module_wrapper:the_application_selector_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:application_selector_cpu_jtag_debug_module_phy
}
# macro_sequence

# end
# entity
sld_virtual_jtag_impl
# storage
db|cycloneIII_3c120_niosII_application_selector.(419).cnf
db|cycloneIII_3c120_niosII_application_selector.(419).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
420496896
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
sld_virtual_jtag_basic.v
47cfae98cb3c8897dd15a8785bfc75
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_jtag_debug_module_wrapper:the_application_selector_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:application_selector_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
}
# macro_sequence
MASK_8_BITS255INST_BIT_INDEX0MASK_11_BITS2047MFG_BIT_INDEX8MASK_8_BITS255TYPE_BIT_INDEX19MASK_5_BITS31VERION_BIT_INDEX27
# end
# entity
application_selector_sysid
# storage
db|cycloneIII_3c120_niosII_application_selector.(420).cnf
db|cycloneIII_3c120_niosII_application_selector.(420).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_sysid.v
169a3fdb24b65089d7a36dce1e1d11b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_sysid:sysid
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_flash_tristate_bridge_bridge_0
# storage
db|cycloneIII_3c120_niosII_application_selector.(421).cnf
db|cycloneIII_3c120_niosII_application_selector.(421).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_flash_tristate_bridge_bridge_0.sv
b5f8d1d1832baaa4cd6366846fd271b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_flash_tristate_bridge_pinSharer_0
# storage
db|cycloneIII_3c120_niosII_application_selector.(422).cnf
db|cycloneIII_3c120_niosII_application_selector.(422).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_flash_tristate_bridge_pinsharer_0.v
b39daa2ad48a99d6a94f84be729bc3d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_flash_tristate_bridge_pinSharer_0:flash_tristate_bridge_pinsharer_0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_flash_tristate_bridge_pinSharer_0_pin_sharer
# storage
db|cycloneIII_3c120_niosII_application_selector.(423).cnf
db|cycloneIII_3c120_niosII_application_selector.(423).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_flash_tristate_bridge_pinsharer_0_pin_sharer.sv
f3a8cd949325cb6b481d70cecf635a
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_flash_tristate_bridge_pinSharer_0:flash_tristate_bridge_pinsharer_0|application_selector_flash_tristate_bridge_pinSharer_0_pin_sharer:pin_sharer
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_flash_tristate_bridge_pinSharer_0_pin_sharer_multiplexor_2
# storage
db|cycloneIII_3c120_niosII_application_selector.(424).cnf
db|cycloneIII_3c120_niosII_application_selector.(424).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_flash_tristate_bridge_pinsharer_0_pin_sharer.sv
f3a8cd949325cb6b481d70cecf635a
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
26
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_flash_tristate_bridge_pinSharer_0:flash_tristate_bridge_pinsharer_0|application_selector_flash_tristate_bridge_pinSharer_0_pin_sharer:pin_sharer|application_selector_flash_tristate_bridge_pinSharer_0_pin_sharer_multiplexor_2:flash_tristate_bridge_address_mux
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_flash_tristate_bridge_pinSharer_0_pin_sharer_multiplexor_2
# storage
db|cycloneIII_3c120_niosII_application_selector.(425).cnf
db|cycloneIII_3c120_niosII_application_selector.(425).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_flash_tristate_bridge_pinsharer_0_pin_sharer.sv
f3a8cd949325cb6b481d70cecf635a
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_flash_tristate_bridge_pinSharer_0:flash_tristate_bridge_pinsharer_0|application_selector_flash_tristate_bridge_pinSharer_0_pin_sharer:pin_sharer|application_selector_flash_tristate_bridge_pinSharer_0_pin_sharer_multiplexor_2:flash_tristate_bridge_data_outen_mux
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_flash_tristate_bridge_pinSharer_0_pin_sharer_multiplexor_2
# storage
db|cycloneIII_3c120_niosII_application_selector.(426).cnf
db|cycloneIII_3c120_niosII_application_selector.(426).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_flash_tristate_bridge_pinsharer_0_pin_sharer.sv
f3a8cd949325cb6b481d70cecf635a
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
32
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_flash_tristate_bridge_pinSharer_0:flash_tristate_bridge_pinsharer_0|application_selector_flash_tristate_bridge_pinSharer_0_pin_sharer:pin_sharer|application_selector_flash_tristate_bridge_pinSharer_0_pin_sharer_multiplexor_2:flash_tristate_bridge_data_mux
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_flash_tristate_bridge_pinSharer_0_arbiter
# storage
db|cycloneIII_3c120_niosII_application_selector.(427).cnf
db|cycloneIII_3c120_niosII_application_selector.(427).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_flash_tristate_bridge_pinsharer_0_arbiter.sv
634ca227cdc89a4bcb7c4a6e2314255
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_flash_tristate_bridge_pinSharer_0:flash_tristate_bridge_pinsharer_0|application_selector_flash_tristate_bridge_pinSharer_0_arbiter:arbiter
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_std_arbitrator_core
# storage
db|cycloneIII_3c120_niosII_application_selector.(428).cnf
db|cycloneIII_3c120_niosII_application_selector.(428).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_std_arbitrator_core.sv
7dad40dec157d18c4d3392114bd6948
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
2
PARAMETER_SIGNED_DEC
USR
SCHEME
round-robin
PARAMETER_STRING
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_flash_tristate_bridge_pinSharer_0:flash_tristate_bridge_pinsharer_0|application_selector_flash_tristate_bridge_pinSharer_0_arbiter:arbiter|altera_merlin_std_arbitrator_core:arb
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_std_arb_adder
# storage
db|cycloneIII_3c120_niosII_application_selector.(429).cnf
db|cycloneIII_3c120_niosII_application_selector.(429).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_std_arbitrator_core.sv
7dad40dec157d18c4d3392114bd6948
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_flash_tristate_bridge_pinSharer_0:flash_tristate_bridge_pinsharer_0|application_selector_flash_tristate_bridge_pinSharer_0_arbiter:arbiter|altera_merlin_std_arbitrator_core:arb|altera_merlin_std_arb_adder:adder
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_ext_flash
# storage
db|cycloneIII_3c120_niosII_application_selector.(430).cnf
db|cycloneIII_3c120_niosII_application_selector.(430).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_ext_flash.v
8e1444ffe9dfd4f2dd9449897a8c6d23
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
TCM_ADDRESS_W
26
PARAMETER_SIGNED_DEC
USR
TCM_DATA_W
16
PARAMETER_SIGNED_DEC
USR
TCM_BYTEENABLE_W
2
PARAMETER_SIGNED_DEC
USR
TCM_READ_WAIT
40
PARAMETER_SIGNED_DEC
USR
TCM_WRITE_WAIT
40
PARAMETER_SIGNED_DEC
USR
TCM_SETUP_WAIT
80
PARAMETER_SIGNED_DEC
USR
TCM_DATA_HOLD
20
PARAMETER_SIGNED_DEC
USR
TCM_TURNAROUND_TIME
2
PARAMETER_SIGNED_DEC
USR
TCM_TIMING_UNITS
0
PARAMETER_SIGNED_DEC
USR
TCM_READLATENCY
2
PARAMETER_SIGNED_DEC
USR
TCM_SYMBOLS_PER_WORD
2
PARAMETER_SIGNED_DEC
USR
USE_READDATA
1
PARAMETER_SIGNED_DEC
USR
USE_WRITEDATA
1
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_BYTEENABLE
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
1
PARAMETER_SIGNED_DEC
USR
USE_LOCK
0
PARAMETER_SIGNED_DEC
USR
USE_ADDRESS
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
USE_WRITEBYTEENABLE
0
PARAMETER_SIGNED_DEC
USR
USE_OUTPUTENABLE
0
PARAMETER_SIGNED_DEC
USR
USE_RESETREQUEST
0
PARAMETER_SIGNED_DEC
USR
USE_IRQ
0
PARAMETER_SIGNED_DEC
USR
USE_RESET_OUTPUT
0
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_READ
1
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_LOCK
0
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_WRITE
1
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_CHIPSELECT
1
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_BYTEENABLE
0
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_OUTPUTENABLE
0
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_WRITEBYTEENABLE
0
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ext_flash:ext_flash
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tristate_controller_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(431).cnf
db|cycloneIII_3c120_niosII_application_selector.(431).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tristate_controller_translator.sv
1d7d98c46848f09b42bab20f4d32d7b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
UAV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
2
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
26
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
2
PARAMETER_SIGNED_DEC
USR
TURNAROUND_TIME_CYCLES
1
PARAMETER_SIGNED_DEC
USR
READLATENCY_CYCLES
2
PARAMETER_SIGNED_DEC
USR
ZERO_READ_DELAY
0
PARAMETER_SIGNED_DEC
USR
ZERO_WRITE_DELAY
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ext_flash:ext_flash|altera_tristate_controller_translator:tdt
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(432).cnf
db|cycloneIII_3c120_niosII_application_selector.(432).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
26
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
2
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
2
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
2
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
2
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
4
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
4
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
8
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
2
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
2
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
1
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
26
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
2
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ext_flash:ext_flash|altera_merlin_slave_translator:slave_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tristate_controller_aggregator
# storage
db|cycloneIII_3c120_niosII_application_selector.(433).cnf
db|cycloneIII_3c120_niosII_application_selector.(433).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tristate_controller_aggregator.sv
3e4f67933ff5f4c6e57a5c62e82ffb2
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
26
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_ext_flash:ext_flash|altera_tristate_controller_aggregator:tda
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_max2
# storage
db|cycloneIII_3c120_niosII_application_selector.(434).cnf
db|cycloneIII_3c120_niosII_application_selector.(434).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_max2.v
35a21ceca2e18a4814f3ecd037a3dfdb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
TCM_ADDRESS_W
5
PARAMETER_SIGNED_DEC
USR
TCM_DATA_W
32
PARAMETER_SIGNED_DEC
USR
TCM_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
TCM_READ_WAIT
100
PARAMETER_SIGNED_DEC
USR
TCM_WRITE_WAIT
100
PARAMETER_SIGNED_DEC
USR
TCM_SETUP_WAIT
0
PARAMETER_SIGNED_DEC
USR
TCM_DATA_HOLD
0
PARAMETER_SIGNED_DEC
USR
TCM_TURNAROUND_TIME
2
PARAMETER_SIGNED_DEC
USR
TCM_TIMING_UNITS
0
PARAMETER_SIGNED_DEC
USR
TCM_READLATENCY
2
PARAMETER_SIGNED_DEC
USR
TCM_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
USE_READDATA
1
PARAMETER_SIGNED_DEC
USR
USE_WRITEDATA
1
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_BYTEENABLE
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
1
PARAMETER_SIGNED_DEC
USR
USE_LOCK
0
PARAMETER_SIGNED_DEC
USR
USE_ADDRESS
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
USE_WRITEBYTEENABLE
0
PARAMETER_SIGNED_DEC
USR
USE_OUTPUTENABLE
0
PARAMETER_SIGNED_DEC
USR
USE_RESETREQUEST
0
PARAMETER_SIGNED_DEC
USR
USE_IRQ
0
PARAMETER_SIGNED_DEC
USR
USE_RESET_OUTPUT
0
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_READ
1
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_LOCK
0
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_WRITE
1
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_CHIPSELECT
1
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_BYTEENABLE
0
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_OUTPUTENABLE
0
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_WRITEBYTEENABLE
0
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
ACTIVE_LOW_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_max2:max2
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tristate_controller_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(435).cnf
db|cycloneIII_3c120_niosII_application_selector.(435).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tristate_controller_translator.sv
1d7d98c46848f09b42bab20f4d32d7b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
5
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
TURNAROUND_TIME_CYCLES
1
PARAMETER_SIGNED_DEC
USR
READLATENCY_CYCLES
2
PARAMETER_SIGNED_DEC
USR
ZERO_READ_DELAY
0
PARAMETER_SIGNED_DEC
USR
ZERO_WRITE_DELAY
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_max2:max2|altera_tristate_controller_translator:tdt
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(436).cnf
db|cycloneIII_3c120_niosII_application_selector.(436).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
5
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
2
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
10
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
10
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
5
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_max2:max2|altera_merlin_slave_translator:slave_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_tristate_controller_aggregator
# storage
db|cycloneIII_3c120_niosII_application_selector.(437).cnf
db|cycloneIII_3c120_niosII_application_selector.(437).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_tristate_controller_aggregator.sv
3e4f67933ff5f4c6e57a5c62e82ffb2
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
5
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_max2:max2|altera_tristate_controller_aggregator:tda
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(438).cnf
db|cycloneIII_3c120_niosII_application_selector.(438).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_translator.sv
21a7d23e88fa6df49ff2f598ee535c2
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
29
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_translator:cpu_data_master_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(439).cnf
db|cycloneIII_3c120_niosII_application_selector.(439).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_translator.sv
21a7d23e88fa6df49ff2f598ee535c2
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
29
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
1
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_translator:cpu_instruction_master_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(440).cnf
db|cycloneIII_3c120_niosII_application_selector.(440).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_translator.sv
21a7d23e88fa6df49ff2f598ee535c2
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_translator:sgdma_rx_descriptor_read_translator
application_selector:application_selector_instance|altera_merlin_master_translator:sgdma_tx_descriptor_read_translator
application_selector:application_selector_instance|altera_merlin_master_translator:lcd_sgdma_descriptor_read_translator
application_selector:application_selector_instance|altera_merlin_master_translator:sls_sdhc_read_master_translator
application_selector:application_selector_instance|altera_merlin_master_translator:sgdma_tx_m_read_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(441).cnf
db|cycloneIII_3c120_niosII_application_selector.(441).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_translator.sv
21a7d23e88fa6df49ff2f598ee535c2
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_translator:sgdma_rx_descriptor_write_translator
application_selector:application_selector_instance|altera_merlin_master_translator:sgdma_tx_descriptor_write_translator
application_selector:application_selector_instance|altera_merlin_master_translator:lcd_sgdma_descriptor_write_translator
application_selector:application_selector_instance|altera_merlin_master_translator:sgdma_rx_m_write_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(442).cnf
db|cycloneIII_3c120_niosII_application_selector.(442).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
9
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(443).cnf
db|cycloneIII_3c120_niosII_application_selector.(443).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
10
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
1
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:descriptor_memory_s1_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(444).cnf
db|cycloneIII_3c120_niosII_application_selector.(444).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
4
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:sgdma_rx_csr_translator
application_selector:application_selector_instance|altera_merlin_slave_translator:sgdma_tx_csr_translator
application_selector:application_selector_instance|altera_merlin_slave_translator:lcd_sgdma_csr_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(445).cnf
db|cycloneIII_3c120_niosII_application_selector.(445).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
8
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:tse_mac_control_port_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(446).cnf
db|cycloneIII_3c120_niosII_application_selector.(446).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
5
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:sls_sdhc_control_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(447).cnf
db|cycloneIII_3c120_niosII_application_selector.(447).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
27
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:pipeline_bridge_before_tristate_bridge_s0_translator
application_selector:application_selector_instance|altera_merlin_slave_translator:cpu_ddr_clock_bridge_s0_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(448).cnf
db|cycloneIII_3c120_niosII_application_selector.(448).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
26
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:cpu_ddr_1_clock_bridge_s0_translator
application_selector:application_selector_instance|altera_merlin_slave_translator:tse_ddr_clock_bridge_s0_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(449).cnf
db|cycloneIII_3c120_niosII_application_selector.(449).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
10
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:slow_peripheral_bridge_s0_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(450).cnf
db|cycloneIII_3c120_niosII_application_selector.(450).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_translator.sv
21a7d23e88fa6df49ff2f598ee535c2
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
64
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
8
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
8
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
4
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_translator:lcd_sgdma_m_read_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(451).cnf
db|cycloneIII_3c120_niosII_application_selector.(451).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_translator.sv
21a7d23e88fa6df49ff2f598ee535c2
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
26
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
64
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
8
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
1
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
8
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
4
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_translator:sdhc_ddr_clock_bridge_m0_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(452).cnf
db|cycloneIII_3c120_niosII_application_selector.(452).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_translator.sv
21a7d23e88fa6df49ff2f598ee535c2
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
27
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
1
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_translator:cpu_ddr_clock_bridge_m0_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(453).cnf
db|cycloneIII_3c120_niosII_application_selector.(453).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_translator.sv
21a7d23e88fa6df49ff2f598ee535c2
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
26
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
1
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_translator:tse_ddr_clock_bridge_m0_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(454).cnf
db|cycloneIII_3c120_niosII_application_selector.(454).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
23
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
64
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
8
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
8
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
8
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
3
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
4
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
64
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:ddr2_sdram_s1_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(455).cnf
db|cycloneIII_3c120_niosII_application_selector.(455).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_translator.sv
21a7d23e88fa6df49ff2f598ee535c2
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
1
PARAMETER_SIGNED_DEC
USR
USE_READ
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_translator:sls_sdhc_write_master_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(456).cnf
db|cycloneIII_3c120_niosII_application_selector.(456).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
26
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
64
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
8
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
8
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
8
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
3
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
32
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
4
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
64
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:sdhc_ddr_clock_bridge_s0_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(457).cnf
db|cycloneIII_3c120_niosII_application_selector.(457).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_translator.sv
21a7d23e88fa6df49ff2f598ee535c2
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
26
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
1
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
26
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_translator:cpu_ddr_1_clock_bridge_m0_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(458).cnf
db|cycloneIII_3c120_niosII_application_selector.(458).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
24
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
2
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
26
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
4
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
1
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:ddr2_sdram_1_s1_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(459).cnf
db|cycloneIII_3c120_niosII_application_selector.(459).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_translator.sv
21a7d23e88fa6df49ff2f598ee535c2
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
10
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
1
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
10
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_translator:slow_peripheral_bridge_m0_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(460).cnf
db|cycloneIII_3c120_niosII_application_selector.(460).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
2
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
10
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:button_pio_s1_translator
application_selector:application_selector_instance|altera_merlin_slave_translator:led_pio_s1_translator
application_selector:application_selector_instance|altera_merlin_slave_translator:lcd_i2c_en_s1_translator
application_selector:application_selector_instance|altera_merlin_slave_translator:lcd_i2c_scl_s1_translator
application_selector:application_selector_instance|altera_merlin_slave_translator:lcd_i2c_sdat_s1_translator
application_selector:application_selector_instance|altera_merlin_slave_translator:pio_id_eeprom_dat_s1_translator
application_selector:application_selector_instance|altera_merlin_slave_translator:pio_id_eeprom_scl_s1_translator
application_selector:application_selector_instance|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(461).cnf
db|cycloneIII_3c120_niosII_application_selector.(461).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
3
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
10
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:high_res_timer_s1_translator
application_selector:application_selector_instance|altera_merlin_slave_translator:pll_s1_translator
application_selector:application_selector_instance|altera_merlin_slave_translator:sys_clk_timer_s1_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(462).cnf
db|cycloneIII_3c120_niosII_application_selector.(462).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
1
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
10
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(463).cnf
db|cycloneIII_3c120_niosII_application_selector.(463).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
3
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
10
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:uart1_s1_translator
application_selector:application_selector_instance|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(464).cnf
db|cycloneIII_3c120_niosII_application_selector.(464).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
3
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
1
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
10
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:performance_counter_control_slave_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(465).cnf
db|cycloneIII_3c120_niosII_application_selector.(465).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
1
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
10
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:sysid_control_slave_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(466).cnf
db|cycloneIII_3c120_niosII_application_selector.(466).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_translator.sv
21a7d23e88fa6df49ff2f598ee535c2
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
27
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
1
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
27
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_translator:pipeline_bridge_before_tristate_bridge_m0_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(467).cnf
db|cycloneIII_3c120_niosII_application_selector.(467).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
26
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
2
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
2
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
2
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
2
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
1
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
27
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
2
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:ext_flash_uas_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_translator
# storage
db|cycloneIII_3c120_niosII_application_selector.(468).cnf
db|cycloneIII_3c120_niosII_application_selector.(468).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_translator.sv
637b1b57b8a3a8b9582355b3acbf3ace
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
5
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
27
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_translator:max2_uas_translator
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(469).cnf
db|cycloneIII_3c120_niosII_application_selector.(469).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(470).cnf
db|cycloneIII_3c120_niosII_application_selector.(470).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
2
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
3
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(471).cnf
db|cycloneIII_3c120_niosII_application_selector.(471).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
3
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:sgdma_rx_descriptor_read_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(472).cnf
db|cycloneIII_3c120_niosII_application_selector.(472).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
4
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:sgdma_rx_descriptor_write_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(473).cnf
db|cycloneIII_3c120_niosII_application_selector.(473).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
5
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:sgdma_tx_descriptor_read_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(474).cnf
db|cycloneIII_3c120_niosII_application_selector.(474).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
6
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
4
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:sgdma_tx_descriptor_write_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(475).cnf
db|cycloneIII_3c120_niosII_application_selector.(475).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_agent.sv
fc1709c9845c82bbf5682331021f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
0
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
4
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
90
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:descriptor_memory_s1_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:sgdma_rx_csr_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:sgdma_tx_csr_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:tse_mac_control_port_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:sls_sdhc_control_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:pipeline_bridge_before_tristate_bridge_s0_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:cpu_ddr_clock_bridge_s0_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:cpu_ddr_1_clock_bridge_s0_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:slow_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_burst_uncompressor
# storage
db|cycloneIII_3c120_niosII_application_selector.(476).cnf
db|cycloneIII_3c120_niosII_application_selector.(476).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_burst_uncompressor.sv
d01e21a9718fe4a040d23141e88363f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
32
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:descriptor_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:sgdma_rx_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:sgdma_tx_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:tse_mac_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:sls_sdhc_control_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:pipeline_bridge_before_tristate_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:cpu_ddr_clock_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:cpu_ddr_1_clock_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:slow_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:tse_ddr_clock_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_sc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(477).cnf
db|cycloneIII_3c120_niosII_application_selector.(477).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_sc_fifo.v
be6a1f59a02bd0985ff09a8c8098fdc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
90
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
2
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
90
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:descriptor_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:sgdma_rx_csr_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:sgdma_tx_csr_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:tse_mac_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:sls_sdhc_control_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:lcd_sgdma_csr_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_sc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(478).cnf
db|cycloneIII_3c120_niosII_application_selector.(478).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_sc_fifo.v
be6a1f59a02bd0985ff09a8c8098fdc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
32
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
2
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
0
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
32
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_sc_fifo:sls_sdhc_control_translator_avalon_universal_slave_0_agent_rdata_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:pll_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_sc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(479).cnf
db|cycloneIII_3c120_niosII_application_selector.(479).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_sc_fifo.v
be6a1f59a02bd0985ff09a8c8098fdc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
90
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
90
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_sc_fifo:pipeline_bridge_before_tristate_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_sc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(480).cnf
db|cycloneIII_3c120_niosII_application_selector.(480).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_sc_fifo.v
be6a1f59a02bd0985ff09a8c8098fdc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
90
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
73
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
90
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_sc_fifo:cpu_ddr_clock_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:cpu_ddr_1_clock_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_sc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(481).cnf
db|cycloneIII_3c120_niosII_application_selector.(481).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_sc_fifo.v
be6a1f59a02bd0985ff09a8c8098fdc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
90
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
81
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
90
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_sc_fifo:slow_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(482).cnf
db|cycloneIII_3c120_niosII_application_selector.(482).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
81
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
80
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
77
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
84
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
82
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
85
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
6
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
1
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
15
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:lcd_sgdma_descriptor_read_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(483).cnf
db|cycloneIII_3c120_niosII_application_selector.(483).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
81
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
80
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
77
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
84
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
82
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
85
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
6
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
2
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
1
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
15
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:lcd_sgdma_descriptor_write_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(484).cnf
db|cycloneIII_3c120_niosII_application_selector.(484).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
117
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
124
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
124
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
116
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
113
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
112
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
109
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
103
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
108
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
104
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
105
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
106
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
107
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
63
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
71
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
64
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
120
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
118
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
123
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
121
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
125
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
6
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
4
PARAMETER_SIGNED_DEC
USR
ID
3
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
15
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
64
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
8
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:lcd_sgdma_m_read_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(485).cnf
db|cycloneIII_3c120_niosII_application_selector.(485).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
117
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
124
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
124
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
116
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
113
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
112
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
109
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
103
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
108
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
104
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
105
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
106
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
107
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
63
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
71
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
64
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
120
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
118
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
123
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
121
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
125
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
6
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
4
PARAMETER_SIGNED_DEC
USR
ID
4
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
15
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
64
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
8
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:sdhc_ddr_clock_bridge_m0_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(486).cnf
db|cycloneIII_3c120_niosII_application_selector.(486).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
81
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
80
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
77
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
84
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
82
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
85
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
6
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
5
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
1
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
15
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:cpu_ddr_clock_bridge_m0_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(487).cnf
db|cycloneIII_3c120_niosII_application_selector.(487).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
81
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
80
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
77
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
84
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
82
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
85
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
6
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
6
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
1
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
15
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:tse_ddr_clock_bridge_m0_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(488).cnf
db|cycloneIII_3c120_niosII_application_selector.(488).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_agent.sv
fc1709c9845c82bbf5682331021f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
117
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
63
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
71
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
64
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
103
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
108
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
104
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
105
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
106
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
107
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
120
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
118
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
123
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
121
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
116
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
113
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
112
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
109
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
124
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
124
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
125
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
6
PARAMETER_SIGNED_DEC
USR
ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
64
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
4
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
8
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
0
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
8
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
126
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:ddr2_sdram_s1_translator_avalon_universal_slave_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_burst_uncompressor
# storage
db|cycloneIII_3c120_niosII_application_selector.(489).cnf
db|cycloneIII_3c120_niosII_application_selector.(489).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_burst_uncompressor.sv
d01e21a9718fe4a040d23141e88363f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
32
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
4
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
4
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
8
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:ddr2_sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:sdhc_ddr_clock_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_sc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(490).cnf
db|cycloneIII_3c120_niosII_application_selector.(490).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_sc_fifo.v
be6a1f59a02bd0985ff09a8c8098fdc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
126
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
33
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
126
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_sc_fifo:ddr2_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(491).cnf
db|cycloneIII_3c120_niosII_application_selector.(491).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_agent.sv
fc1709c9845c82bbf5682331021f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
81
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
84
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
82
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
85
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
80
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
77
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
88
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
88
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
6
PARAMETER_SIGNED_DEC
USR
ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
1
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
4
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
90
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:lcd_sgdma_csr_translator_avalon_universal_slave_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_burst_uncompressor
# storage
db|cycloneIII_3c120_niosII_application_selector.(492).cnf
db|cycloneIII_3c120_niosII_application_selector.(492).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_burst_uncompressor.sv
d01e21a9718fe4a040d23141e88363f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
32
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
4
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
4
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:lcd_sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_008|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(493).cnf
db|cycloneIII_3c120_niosII_application_selector.(493).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
81
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
86
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
86
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
80
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
77
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
82
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
85
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
87
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
1
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
15
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
2
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
2
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:sls_sdhc_read_master_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(494).cnf
db|cycloneIII_3c120_niosII_application_selector.(494).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
81
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
86
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
86
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
80
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
77
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
82
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
85
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
87
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
2
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
1
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
15
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
2
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
2
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:sls_sdhc_write_master_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(495).cnf
db|cycloneIII_3c120_niosII_application_selector.(495).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_agent.sv
fc1709c9845c82bbf5682331021f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
117
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
63
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
71
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
64
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
103
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
108
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
104
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
105
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
106
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
107
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
119
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
118
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
121
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
120
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
116
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
113
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
112
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
109
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
122
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
122
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
123
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
64
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
4
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
8
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
0
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
8
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
124
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:sdhc_ddr_clock_bridge_s0_translator_avalon_universal_slave_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_sc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(496).cnf
db|cycloneIII_3c120_niosII_application_selector.(496).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_sc_fifo.v
be6a1f59a02bd0985ff09a8c8098fdc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
124
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
73
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
124
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_sc_fifo:sdhc_ddr_clock_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_sc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(497).cnf
db|cycloneIII_3c120_niosII_application_selector.(497).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_sc_fifo.v
be6a1f59a02bd0985ff09a8c8098fdc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
64
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
128
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
0
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
3
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
1
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_sc_fifo:sdhc_ddr_clock_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(498).cnf
db|cycloneIII_3c120_niosII_application_selector.(498).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
75
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
78
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
74
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
71
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
70
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
61
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
66
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
62
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
63
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
64
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
65
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
76
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
76
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
77
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
77
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
79
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
1
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
15
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
26
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
1
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:cpu_ddr_1_clock_bridge_m0_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(499).cnf
db|cycloneIII_3c120_niosII_application_selector.(499).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_agent.sv
fc1709c9845c82bbf5682331021f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
75
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
61
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
66
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
62
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
63
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
64
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
65
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
76
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
76
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
77
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
77
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
74
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
71
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
70
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
67
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
78
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
78
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
79
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
1
PARAMETER_SIGNED_DEC
USR
ADDR_W
26
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
4
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
0
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
4
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
80
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:ddr2_sdram_1_s1_translator_avalon_universal_slave_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_burst_uncompressor
# storage
db|cycloneIII_3c120_niosII_application_selector.(500).cnf
db|cycloneIII_3c120_niosII_application_selector.(500).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_burst_uncompressor.sv
d01e21a9718fe4a040d23141e88363f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
26
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
4
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
4
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:ddr2_sdram_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_sc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(501).cnf
db|cycloneIII_3c120_niosII_application_selector.(501).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_sc_fifo.v
be6a1f59a02bd0985ff09a8c8098fdc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
80
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
33
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
80
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_sc_fifo:ddr2_sdram_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(502).cnf
db|cycloneIII_3c120_niosII_application_selector.(502).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
57
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
68
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
68
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
56
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
54
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
53
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
51
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
45
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
50
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
46
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
47
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
48
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
49
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
62
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
58
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
67
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
63
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
69
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
16
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
10
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
5
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
5
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:slow_peripheral_bridge_m0_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(503).cnf
db|cycloneIII_3c120_niosII_application_selector.(503).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_agent.sv
fc1709c9845c82bbf5682331021f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
57
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
45
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
50
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
46
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
47
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
48
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
49
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
62
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
58
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
67
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
63
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
56
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
54
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
53
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
51
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
68
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
68
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
69
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
16
PARAMETER_SIGNED_DEC
USR
ADDR_W
10
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
0
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
4
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
70
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:button_pio_s1_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:high_res_timer_s1_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:uart1_s1_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:led_pio_s1_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:performance_counter_control_slave_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:pll_s1_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:lcd_i2c_en_s1_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:lcd_i2c_scl_s1_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:lcd_i2c_sdat_s1_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:pio_id_eeprom_dat_s1_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:pio_id_eeprom_scl_s1_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent
application_selector:application_selector_instance|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_burst_uncompressor
# storage
db|cycloneIII_3c120_niosII_application_selector.(504).cnf
db|cycloneIII_3c120_niosII_application_selector.(504).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_burst_uncompressor.sv
d01e21a9718fe4a040d23141e88363f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
10
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:button_pio_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:high_res_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:uart1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:led_pio_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:performance_counter_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:pll_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:lcd_i2c_en_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:lcd_i2c_scl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:lcd_i2c_sdat_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:pio_id_eeprom_dat_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:pio_id_eeprom_scl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_sc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(505).cnf
db|cycloneIII_3c120_niosII_application_selector.(505).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_sc_fifo.v
be6a1f59a02bd0985ff09a8c8098fdc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
70
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
2
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
70
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_sc_fifo:button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:high_res_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:uart1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:performance_counter_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:pll_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:lcd_i2c_en_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:lcd_i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:lcd_i2c_sdat_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:pio_id_eeprom_dat_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:pio_id_eeprom_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
application_selector:application_selector_instance|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(506).cnf
db|cycloneIII_3c120_niosII_application_selector.(506).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
84
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
84
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
81
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
82
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
85
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
2
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
2
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:sgdma_rx_m_write_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(507).cnf
db|cycloneIII_3c120_niosII_application_selector.(507).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
84
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
84
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
81
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
82
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
85
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
2
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
2
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
2
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:sgdma_tx_m_read_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(508).cnf
db|cycloneIII_3c120_niosII_application_selector.(508).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_agent.sv
fc1709c9845c82bbf5682331021f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
79
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
72
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
70
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
71
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
81
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
82
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
84
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
85
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
ADDR_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
0
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
4
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
86
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:tse_ddr_clock_bridge_s0_translator_avalon_universal_slave_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_sc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(509).cnf
db|cycloneIII_3c120_niosII_application_selector.(509).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_sc_fifo.v
be6a1f59a02bd0985ff09a8c8098fdc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
86
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
73
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
86
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_sc_fifo:tse_ddr_clock_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_master_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(510).cnf
db|cycloneIII_3c120_niosII_application_selector.(510).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_master_agent.sv
a2dabbc11556a524fabfe03191ca28b
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
74
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
79
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
73
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
71
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
70
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
68
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
62
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
67
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
63
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
64
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
65
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
66
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
76
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
75
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
78
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
77
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
80
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
27
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
2
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
2
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_master_agent:pipeline_bridge_before_tristate_bridge_m0_translator_avalon_universal_master_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(511).cnf
db|cycloneIII_3c120_niosII_application_selector.(511).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_agent.sv
fc1709c9845c82bbf5682331021f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
56
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
15
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
44
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
49
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
45
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
46
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
47
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
48
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
58
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
57
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
60
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
59
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
55
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
53
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
52
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
50
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
61
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
61
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
62
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
ADDR_W
27
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
16
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
2
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
2
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
1
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
2
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
63
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:ext_flash_uas_translator_avalon_universal_slave_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_burst_uncompressor
# storage
db|cycloneIII_3c120_niosII_application_selector.(512).cnf
db|cycloneIII_3c120_niosII_application_selector.(512).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_burst_uncompressor.sv
d01e21a9718fe4a040d23141e88363f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
27
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:ext_flash_uas_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_011|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_sc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(513).cnf
db|cycloneIII_3c120_niosII_application_selector.(513).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_sc_fifo.v
be6a1f59a02bd0985ff09a8c8098fdc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
63
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
4
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
63
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_slave_agent
# storage
db|cycloneIII_3c120_niosII_application_selector.(514).cnf
db|cycloneIII_3c120_niosII_application_selector.(514).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_slave_agent.sv
fc1709c9845c82bbf5682331021f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
74
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
62
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
67
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
63
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
64
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
65
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
66
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
76
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
75
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
78
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
77
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
73
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
71
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
70
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
68
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
79
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
79
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
80
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
ADDR_W
27
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
0
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
4
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
81
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:max2_uas_translator_avalon_universal_slave_0_agent
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_burst_uncompressor
# storage
db|cycloneIII_3c120_niosII_application_selector.(515).cnf
db|cycloneIII_3c120_niosII_application_selector.(515).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_burst_uncompressor.sv
d01e21a9718fe4a040d23141e88363f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
27
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_slave_agent:max2_uas_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_sc_fifo
# storage
db|cycloneIII_3c120_niosII_application_selector.(516).cnf
db|cycloneIII_3c120_niosII_application_selector.(516).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_sc_fifo.v
be6a1f59a02bd0985ff09a8c8098fdc6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
81
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
4
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
81
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_sc_fifo:max2_uas_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router
# storage
db|cycloneIII_3c120_niosII_application_selector.(517).cnf
db|cycloneIII_3c120_niosII_application_selector.(517).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router.sv
4bddd5a36f4bb231135167ac7a946cf0
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router:addr_router
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(518).cnf
db|cycloneIII_3c120_niosII_application_selector.(518).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router.sv
4bddd5a36f4bb231135167ac7a946cf0
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
6
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
7
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router:addr_router|application_selector_addr_router_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_001
# storage
db|cycloneIII_3c120_niosII_application_selector.(519).cnf
db|cycloneIII_3c120_niosII_application_selector.(519).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_001.sv
114c762680718197bbf854c2c72b27
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_001:addr_router_001
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_001_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(520).cnf
db|cycloneIII_3c120_niosII_application_selector.(520).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_001.sv
114c762680718197bbf854c2c72b27
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
1
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
7
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_001:addr_router_001|application_selector_addr_router_001_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_002
# storage
db|cycloneIII_3c120_niosII_application_selector.(521).cnf
db|cycloneIII_3c120_niosII_application_selector.(521).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_002.sv
2bc5cb2a76cdfe8c75fb48b2cddcfb6
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_002:addr_router_002
application_selector:application_selector_instance|application_selector_addr_router_002:addr_router_003
application_selector:application_selector_instance|application_selector_addr_router_002:addr_router_004
application_selector:application_selector_instance|application_selector_addr_router_002:addr_router_005
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_002_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(522).cnf
db|cycloneIII_3c120_niosII_application_selector.(522).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_002.sv
2bc5cb2a76cdfe8c75fb48b2cddcfb6
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
2
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_002:addr_router_002|application_selector_addr_router_002_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_addr_router_002:addr_router_003|application_selector_addr_router_002_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_addr_router_002:addr_router_004|application_selector_addr_router_002_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_addr_router_002:addr_router_005|application_selector_addr_router_002_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router
# storage
db|cycloneIII_3c120_niosII_application_selector.(523).cnf
db|cycloneIII_3c120_niosII_application_selector.(523).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router.sv
9c131fa3e9ca7bb1298c87117e9a22
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router:id_router
application_selector:application_selector_instance|application_selector_id_router:id_router_006
application_selector:application_selector_instance|application_selector_id_router:id_router_008
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(524).cnf
db|cycloneIII_3c120_niosII_application_selector.(524).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router.sv
9c131fa3e9ca7bb1298c87117e9a22
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router:id_router|application_selector_id_router_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router:id_router_006|application_selector_id_router_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router:id_router_008|application_selector_id_router_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_001
# storage
db|cycloneIII_3c120_niosII_application_selector.(525).cnf
db|cycloneIII_3c120_niosII_application_selector.(525).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_001.sv
e5ed5411a298198487742d05a86e8eb
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_001:id_router_001
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_001_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(526).cnf
db|cycloneIII_3c120_niosII_application_selector.(526).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_001.sv
e5ed5411a298198487742d05a86e8eb
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_001:id_router_001|application_selector_id_router_001_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_002
# storage
db|cycloneIII_3c120_niosII_application_selector.(527).cnf
db|cycloneIII_3c120_niosII_application_selector.(527).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_002.sv
c6786c39fe6f382a8487e6df7a39e24f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_002:id_router_002
application_selector:application_selector_instance|application_selector_id_router_002:id_router_003
application_selector:application_selector_instance|application_selector_id_router_002:id_router_004
application_selector:application_selector_instance|application_selector_id_router_002:id_router_005
application_selector:application_selector_instance|application_selector_id_router_002:id_router_007
application_selector:application_selector_instance|application_selector_id_router_002:id_router_009
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_002_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(528).cnf
db|cycloneIII_3c120_niosII_application_selector.(528).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_002.sv
c6786c39fe6f382a8487e6df7a39e24f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_002:id_router_002|application_selector_id_router_002_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_002:id_router_003|application_selector_id_router_002_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_002:id_router_004|application_selector_id_router_002_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_002:id_router_005|application_selector_id_router_002_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_002:id_router_007|application_selector_id_router_002_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_002:id_router_009|application_selector_id_router_002_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_006
# storage
db|cycloneIII_3c120_niosII_application_selector.(529).cnf
db|cycloneIII_3c120_niosII_application_selector.(529).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_006.sv
7396e61bd2adddd8d5da588be6ddeb
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_006:addr_router_006
application_selector:application_selector_instance|application_selector_addr_router_006:addr_router_007
application_selector:application_selector_instance|application_selector_addr_router_006:addr_router_011
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_006_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(530).cnf
db|cycloneIII_3c120_niosII_application_selector.(530).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_006.sv
7396e61bd2adddd8d5da588be6ddeb
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_006:addr_router_006|application_selector_addr_router_006_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_addr_router_006:addr_router_007|application_selector_addr_router_006_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_addr_router_006:addr_router_011|application_selector_addr_router_006_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_008
# storage
db|cycloneIII_3c120_niosII_application_selector.(531).cnf
db|cycloneIII_3c120_niosII_application_selector.(531).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_008.sv
99828a52f0762a15973a22d32aa2e870
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_008:addr_router_008
application_selector:application_selector_instance|application_selector_addr_router_008:addr_router_009
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_008_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(532).cnf
db|cycloneIII_3c120_niosII_application_selector.(532).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_008.sv
99828a52f0762a15973a22d32aa2e870
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_008:addr_router_008|application_selector_addr_router_008_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_addr_router_008:addr_router_009|application_selector_addr_router_008_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_010
# storage
db|cycloneIII_3c120_niosII_application_selector.(533).cnf
db|cycloneIII_3c120_niosII_application_selector.(533).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_010.sv
82e46ccbef8b43da14c733388795e094
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_010:addr_router_010
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_010_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(534).cnf
db|cycloneIII_3c120_niosII_application_selector.(534).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_010.sv
82e46ccbef8b43da14c733388795e094
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_010:addr_router_010|application_selector_addr_router_010_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_010
# storage
db|cycloneIII_3c120_niosII_application_selector.(535).cnf
db|cycloneIII_3c120_niosII_application_selector.(535).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_010.sv
9cca53a281aa82c63c915b598e386
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_010:id_router_010
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_010_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(536).cnf
db|cycloneIII_3c120_niosII_application_selector.(536).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_010.sv
9cca53a281aa82c63c915b598e386
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_010:id_router_010|application_selector_id_router_010_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_011
# storage
db|cycloneIII_3c120_niosII_application_selector.(537).cnf
db|cycloneIII_3c120_niosII_application_selector.(537).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_011.sv
664e281a4e308814e491def3c670d0e8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_011:id_router_011
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_011_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(538).cnf
db|cycloneIII_3c120_niosII_application_selector.(538).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_011.sv
664e281a4e308814e491def3c670d0e8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
5
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_011:id_router_011|application_selector_id_router_011_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_012
# storage
db|cycloneIII_3c120_niosII_application_selector.(539).cnf
db|cycloneIII_3c120_niosII_application_selector.(539).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_012.sv
6c3e2aa43880413300f7ab1bac1ed3
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_012:addr_router_012
application_selector:application_selector_instance|application_selector_addr_router_012:addr_router_013
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_012_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(540).cnf
db|cycloneIII_3c120_niosII_application_selector.(540).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_012.sv
6c3e2aa43880413300f7ab1bac1ed3
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_012:addr_router_012|application_selector_addr_router_012_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_addr_router_012:addr_router_013|application_selector_addr_router_012_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_012
# storage
db|cycloneIII_3c120_niosII_application_selector.(541).cnf
db|cycloneIII_3c120_niosII_application_selector.(541).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_012.sv
197757891162e260d27945dc853aa1cf
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_012:id_router_012
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_012_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(542).cnf
db|cycloneIII_3c120_niosII_application_selector.(542).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_012.sv
197757891162e260d27945dc853aa1cf
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_012:id_router_012|application_selector_id_router_012_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_014
# storage
db|cycloneIII_3c120_niosII_application_selector.(543).cnf
db|cycloneIII_3c120_niosII_application_selector.(543).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_014.sv
2b5493bd16f8cf9db121d37950b45c
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_014:addr_router_014
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_014_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(544).cnf
db|cycloneIII_3c120_niosII_application_selector.(544).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_014.sv
2b5493bd16f8cf9db121d37950b45c
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_014:addr_router_014|application_selector_addr_router_014_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_013
# storage
db|cycloneIII_3c120_niosII_application_selector.(545).cnf
db|cycloneIII_3c120_niosII_application_selector.(545).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_013.sv
7a1be7abfc5f360db2993257b342e13
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_013:id_router_013
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_013_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(546).cnf
db|cycloneIII_3c120_niosII_application_selector.(546).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_013.sv
7a1be7abfc5f360db2993257b342e13
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_013:id_router_013|application_selector_id_router_013_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_015
# storage
db|cycloneIII_3c120_niosII_application_selector.(547).cnf
db|cycloneIII_3c120_niosII_application_selector.(547).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_015.sv
5c217d4a3d6a9f302e85156423cd2ac4
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_015:addr_router_015
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_015_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(548).cnf
db|cycloneIII_3c120_niosII_application_selector.(548).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_015.sv
5c217d4a3d6a9f302e85156423cd2ac4
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
1
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
2
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_015:addr_router_015|application_selector_addr_router_015_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_014
# storage
db|cycloneIII_3c120_niosII_application_selector.(549).cnf
db|cycloneIII_3c120_niosII_application_selector.(549).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_014.sv
6caa194faa8da8ce2deb47f2dd182852
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_014:id_router_014
application_selector:application_selector_instance|application_selector_id_router_014:id_router_015
application_selector:application_selector_instance|application_selector_id_router_014:id_router_016
application_selector:application_selector_instance|application_selector_id_router_014:id_router_017
application_selector:application_selector_instance|application_selector_id_router_014:id_router_018
application_selector:application_selector_instance|application_selector_id_router_014:id_router_019
application_selector:application_selector_instance|application_selector_id_router_014:id_router_020
application_selector:application_selector_instance|application_selector_id_router_014:id_router_021
application_selector:application_selector_instance|application_selector_id_router_014:id_router_022
application_selector:application_selector_instance|application_selector_id_router_014:id_router_023
application_selector:application_selector_instance|application_selector_id_router_014:id_router_024
application_selector:application_selector_instance|application_selector_id_router_014:id_router_025
application_selector:application_selector_instance|application_selector_id_router_014:id_router_026
application_selector:application_selector_instance|application_selector_id_router_014:id_router_027
application_selector:application_selector_instance|application_selector_id_router_014:id_router_028
application_selector:application_selector_instance|application_selector_id_router_014:id_router_029
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_014_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(550).cnf
db|cycloneIII_3c120_niosII_application_selector.(550).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_014.sv
6caa194faa8da8ce2deb47f2dd182852
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_014:id_router_014|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_015|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_016|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_017|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_018|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_019|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_020|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_021|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_022|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_023|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_024|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_025|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_026|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_027|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_028|application_selector_id_router_014_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_id_router_014:id_router_029|application_selector_id_router_014_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_016
# storage
db|cycloneIII_3c120_niosII_application_selector.(551).cnf
db|cycloneIII_3c120_niosII_application_selector.(551).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_016.sv
404eb748e4424add8b9fb6735e2871fb
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_016:addr_router_016
application_selector:application_selector_instance|application_selector_addr_router_016:addr_router_017
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_016_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(552).cnf
db|cycloneIII_3c120_niosII_application_selector.(552).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_016.sv
404eb748e4424add8b9fb6735e2871fb
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_016:addr_router_016|application_selector_addr_router_016_default_decode:the_default_decode
application_selector:application_selector_instance|application_selector_addr_router_016:addr_router_017|application_selector_addr_router_016_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_030
# storage
db|cycloneIII_3c120_niosII_application_selector.(553).cnf
db|cycloneIII_3c120_niosII_application_selector.(553).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_030.sv
cc50f56e30396890acfe1e391d1588b6
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_030:id_router_030
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_030_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(554).cnf
db|cycloneIII_3c120_niosII_application_selector.(554).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_030.sv
cc50f56e30396890acfe1e391d1588b6
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_030:id_router_030|application_selector_id_router_030_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_018
# storage
db|cycloneIII_3c120_niosII_application_selector.(555).cnf
db|cycloneIII_3c120_niosII_application_selector.(555).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_018.sv
c48094765b5d350c65291356841c781
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_018:addr_router_018
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_addr_router_018_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(556).cnf
db|cycloneIII_3c120_niosII_application_selector.(556).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_addr_router_018.sv
c48094765b5d350c65291356841c781
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_addr_router_018:addr_router_018|application_selector_addr_router_018_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_031
# storage
db|cycloneIII_3c120_niosII_application_selector.(557).cnf
db|cycloneIII_3c120_niosII_application_selector.(557).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_031.sv
a9ef96a07c3b111cc1947121c399f0
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_031:id_router_031
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_031_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(558).cnf
db|cycloneIII_3c120_niosII_application_selector.(558).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_031.sv
a9ef96a07c3b111cc1947121c399f0
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_031:id_router_031|application_selector_id_router_031_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_032
# storage
db|cycloneIII_3c120_niosII_application_selector.(559).cnf
db|cycloneIII_3c120_niosII_application_selector.(559).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_032.sv
61af4d811bb0ff4a1e55be51a9e181c1
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_032:id_router_032
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_id_router_032_default_decode
# storage
db|cycloneIII_3c120_niosII_application_selector.(560).cnf
db|cycloneIII_3c120_niosII_application_selector.(560).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_id_router_032.sv
61af4d811bb0ff4a1e55be51a9e181c1
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|application_selector_id_router_032:id_router_032|application_selector_id_router_032_default_decode:the_default_decode
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_traffic_limiter
# storage
db|cycloneIII_3c120_niosII_application_selector.(561).cnf
db|cycloneIII_3c120_niosII_application_selector.(561).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_traffic_limiter.sv
86c95effe03ae16debcddb688bdaf40
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
MAX_OUTSTANDING_RESPONSES
84
PARAMETER_SIGNED_DEC
USR
PIPELINED
0
PARAMETER_SIGNED_DEC
USR
ENFORCE_ORDER
1
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
VALID_WIDTH
10
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_traffic_limiter:limiter
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_traffic_limiter
# storage
db|cycloneIII_3c120_niosII_application_selector.(562).cnf
db|cycloneIII_3c120_niosII_application_selector.(562).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_traffic_limiter.sv
86c95effe03ae16debcddb688bdaf40
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
MAX_OUTSTANDING_RESPONSES
76
PARAMETER_SIGNED_DEC
USR
PIPELINED
0
PARAMETER_SIGNED_DEC
USR
ENFORCE_ORDER
1
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
VALID_WIDTH
10
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_traffic_limiter:limiter_001
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_traffic_limiter
# storage
db|cycloneIII_3c120_niosII_application_selector.(563).cnf
db|cycloneIII_3c120_niosII_application_selector.(563).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_traffic_limiter.sv
86c95effe03ae16debcddb688bdaf40
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
MAX_OUTSTANDING_RESPONSES
5
PARAMETER_SIGNED_DEC
USR
PIPELINED
0
PARAMETER_SIGNED_DEC
USR
ENFORCE_ORDER
1
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
VALID_WIDTH
10
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_traffic_limiter:limiter_002
application_selector:application_selector_instance|altera_merlin_traffic_limiter:limiter_004
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_traffic_limiter
# storage
db|cycloneIII_3c120_niosII_application_selector.(564).cnf
db|cycloneIII_3c120_niosII_application_selector.(564).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_traffic_limiter.sv
86c95effe03ae16debcddb688bdaf40
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
MAX_OUTSTANDING_RESPONSES
5
PARAMETER_SIGNED_DEC
USR
PIPELINED
0
PARAMETER_SIGNED_DEC
USR
ENFORCE_ORDER
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
75
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
VALID_WIDTH
10
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_traffic_limiter:limiter_003
application_selector:application_selector_instance|altera_merlin_traffic_limiter:limiter_005
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_traffic_limiter
# storage
db|cycloneIII_3c120_niosII_application_selector.(565).cnf
db|cycloneIII_3c120_niosII_application_selector.(565).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_traffic_limiter.sv
86c95effe03ae16debcddb688bdaf40
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
85
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
6
PARAMETER_SIGNED_DEC
USR
MAX_OUTSTANDING_RESPONSES
36
PARAMETER_SIGNED_DEC
USR
PIPELINED
0
PARAMETER_SIGNED_DEC
USR
ENFORCE_ORDER
1
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
VALID_WIDTH
6
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_traffic_limiter:limiter_006
application_selector:application_selector_instance|altera_merlin_traffic_limiter:limiter_010
application_selector:application_selector_instance|altera_merlin_traffic_limiter:limiter_011
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_traffic_limiter
# storage
db|cycloneIII_3c120_niosII_application_selector.(566).cnf
db|cycloneIII_3c120_niosII_application_selector.(566).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_traffic_limiter.sv
86c95effe03ae16debcddb688bdaf40
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_TRANS_POSTED
69
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
87
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
85
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
6
PARAMETER_SIGNED_DEC
USR
MAX_OUTSTANDING_RESPONSES
36
PARAMETER_SIGNED_DEC
USR
PIPELINED
0
PARAMETER_SIGNED_DEC
USR
ENFORCE_ORDER
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
76
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
VALID_WIDTH
6
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_traffic_limiter:limiter_007
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_traffic_limiter
# storage
db|cycloneIII_3c120_niosII_application_selector.(567).cnf
db|cycloneIII_3c120_niosII_application_selector.(567).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_traffic_limiter.sv
86c95effe03ae16debcddb688bdaf40
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_TRANS_POSTED
105
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
123
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
121
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
125
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
6
PARAMETER_SIGNED_DEC
USR
MAX_OUTSTANDING_RESPONSES
36
PARAMETER_SIGNED_DEC
USR
PIPELINED
0
PARAMETER_SIGNED_DEC
USR
ENFORCE_ORDER
1
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
112
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
109
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
71
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
64
PARAMETER_SIGNED_DEC
USR
VALID_WIDTH
6
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_traffic_limiter:limiter_008
application_selector:application_selector_instance|altera_merlin_traffic_limiter:limiter_009
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_traffic_limiter
# storage
db|cycloneIII_3c120_niosII_application_selector.(568).cnf
db|cycloneIII_3c120_niosII_application_selector.(568).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_traffic_limiter.sv
86c95effe03ae16debcddb688bdaf40
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_TRANS_POSTED
47
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
67
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
63
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
69
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
16
PARAMETER_SIGNED_DEC
USR
MAX_OUTSTANDING_RESPONSES
9
PARAMETER_SIGNED_DEC
USR
PIPELINED
0
PARAMETER_SIGNED_DEC
USR
ENFORCE_ORDER
1
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
53
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
51
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
VALID_WIDTH
16
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_traffic_limiter:limiter_012
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_traffic_limiter
# storage
db|cycloneIII_3c120_niosII_application_selector.(569).cnf
db|cycloneIII_3c120_niosII_application_selector.(569).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_traffic_limiter.sv
86c95effe03ae16debcddb688bdaf40
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_TRANS_POSTED
64
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
78
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
77
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
80
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
MAX_OUTSTANDING_RESPONSES
9
PARAMETER_SIGNED_DEC
USR
PIPELINED
0
PARAMETER_SIGNED_DEC
USR
ENFORCE_ORDER
1
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
70
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
68
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
VALID_WIDTH
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_traffic_limiter:limiter_013
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_burst_adapter
# storage
db|cycloneIII_3c120_niosII_application_selector.(570).cnf
db|cycloneIII_3c120_niosII_application_selector.(570).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_burst_adapter.sv
bd2f1d1555995ef6e3ef1d72dab34de
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
56
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
44
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
52
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
50
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
55
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
53
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
45
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
47
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
48
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
62
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_CONST_MASK
7
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_CONST_VALUE
7
PARAMETER_SIGNED_DEC
USR
OUT_BYTE_CNT_H
51
PARAMETER_SIGNED_DEC
USR
OUT_BURSTWRAP_H
55
PARAMETER_SIGNED_DEC
USR
COMPRESSED_READ_SUPPORT
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_burst_adapter:burst_adapter
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_burst_adapter_uncompressed_only
# storage
db|cycloneIII_3c120_niosII_application_selector.(571).cnf
db|cycloneIII_3c120_niosII_application_selector.(571).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_burst_adapter.sv
bd2f1d1555995ef6e3ef1d72dab34de
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BYTE_CNT_H
52
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
50
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
62
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_reset_controller
# storage
db|cycloneIII_3c120_niosII_application_selector.(572).cnf
db|cycloneIII_3c120_niosII_application_selector.(572).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_reset_controller.v
57b53a4f8858a8efcbf2e4ca0fd17b1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_RESET_INPUTS
6
PARAMETER_SIGNED_DEC
USR
OUTPUT_RESET_SYNC_EDGES
deassert
PARAMETER_STRING
USR
SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_reset_controller:rst_controller
application_selector:application_selector_instance|altera_reset_controller:rst_controller_001
application_selector:application_selector_instance|altera_reset_controller:rst_controller_002
application_selector:application_selector_instance|altera_reset_controller:rst_controller_003
application_selector:application_selector_instance|altera_reset_controller:rst_controller_004
application_selector:application_selector_instance|altera_reset_controller:rst_controller_005
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_reset_synchronizer
# storage
db|cycloneIII_3c120_niosII_application_selector.(573).cnf
db|cycloneIII_3c120_niosII_application_selector.(573).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_reset_synchronizer.v
7aa5ebee5e5334fa973530941e45813f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ASYNC_RESET
1
PARAMETER_UNSIGNED_BIN
USR
DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
application_selector:application_selector_instance|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
application_selector:application_selector_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
application_selector:application_selector_instance|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
application_selector:application_selector_instance|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1
application_selector:application_selector_instance|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_demux
# storage
db|cycloneIII_3c120_niosII_application_selector.(574).cnf
db|cycloneIII_3c120_niosII_application_selector.(574).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux.sv
306914f7f9fc9fdc19de82367464fe5a
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_demux:cmd_xbar_demux
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_demux_001
# storage
db|cycloneIII_3c120_niosII_application_selector.(575).cnf
db|cycloneIII_3c120_niosII_application_selector.(575).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_001.sv
c53cd3a181d9eeb009df3f8676169aa
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_001:cmd_xbar_demux_001
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_demux_002
# storage
db|cycloneIII_3c120_niosII_application_selector.(576).cnf
db|cycloneIII_3c120_niosII_application_selector.(576).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_002.sv
d0f06c5a582248bbd618f50446e7b0
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_002:cmd_xbar_demux_002
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_002:cmd_xbar_demux_003
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_002:cmd_xbar_demux_004
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_002:cmd_xbar_demux_005
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_mux
# storage
db|cycloneIII_3c120_niosII_application_selector.(577).cnf
db|cycloneIII_3c120_niosII_application_selector.(577).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_mux.sv
6329f5ba423cf976f2011f8f30dafb
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_mux:cmd_xbar_mux
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_arbitrator
# storage
db|cycloneIII_3c120_niosII_application_selector.(578).cnf
db|cycloneIII_3c120_niosII_application_selector.(578).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_arbitrator.sv
66052f04bd84d8791c6f695aa966257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
2
PARAMETER_SIGNED_DEC
USR
SCHEME
round-robin
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_006:cmd_xbar_mux_006|altera_merlin_arbitrator:arb
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_006:cmd_xbar_mux_008|altera_merlin_arbitrator:arb
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_012:cmd_xbar_mux_012|altera_merlin_arbitrator:arb
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_030:cmd_xbar_mux_030|altera_merlin_arbitrator:arb
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_arb_adder
# storage
db|cycloneIII_3c120_niosII_application_selector.(579).cnf
db|cycloneIII_3c120_niosII_application_selector.(579).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_arbitrator.sv
66052f04bd84d8791c6f695aa966257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_006:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_006:cmd_xbar_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
application_selector:application_selector_instance|application_selector_rsp_xbar_mux_010:rsp_xbar_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_012:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_030:cmd_xbar_mux_030|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
application_selector:application_selector_instance|application_selector_rsp_xbar_mux_018:rsp_xbar_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_mux_001
# storage
db|cycloneIII_3c120_niosII_application_selector.(580).cnf
db|cycloneIII_3c120_niosII_application_selector.(580).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_mux_001.sv
a947857ba94e8af48c80bb9411d965ef
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_001:cmd_xbar_mux_001
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_arbitrator
# storage
db|cycloneIII_3c120_niosII_application_selector.(581).cnf
db|cycloneIII_3c120_niosII_application_selector.(581).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_arbitrator.sv
66052f04bd84d8791c6f695aa966257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
5
PARAMETER_SIGNED_DEC
USR
SCHEME
round-robin
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_arb_adder
# storage
db|cycloneIII_3c120_niosII_application_selector.(582).cnf
db|cycloneIII_3c120_niosII_application_selector.(582).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_arbitrator.sv
66052f04bd84d8791c6f695aa966257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
10
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_mux_006
# storage
db|cycloneIII_3c120_niosII_application_selector.(583).cnf
db|cycloneIII_3c120_niosII_application_selector.(583).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_mux_006.sv
dbf3e787f127b8f8f0ae91941123b052
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_006:cmd_xbar_mux_006
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_006:cmd_xbar_mux_008
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_rsp_xbar_demux
# storage
db|cycloneIII_3c120_niosII_application_selector.(584).cnf
db|cycloneIII_3c120_niosII_application_selector.(584).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux.sv
7a2c36fc151aad5a96a5398c52f17c6d
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_demux:rsp_xbar_demux
application_selector:application_selector_instance|application_selector_rsp_xbar_demux:rsp_xbar_demux_006
application_selector:application_selector_instance|application_selector_rsp_xbar_demux:rsp_xbar_demux_008
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_rsp_xbar_demux_001
# storage
db|cycloneIII_3c120_niosII_application_selector.(585).cnf
db|cycloneIII_3c120_niosII_application_selector.(585).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_001.sv
9eea808760b5eec7593a74129bf85d
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_001:rsp_xbar_demux_001
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_rsp_xbar_demux_002
# storage
db|cycloneIII_3c120_niosII_application_selector.(586).cnf
db|cycloneIII_3c120_niosII_application_selector.(586).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_002.sv
bfb9ad902e46ea21e61c1dd5ed6f9aa3
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_002:rsp_xbar_demux_002
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_002:rsp_xbar_demux_003
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_002:rsp_xbar_demux_004
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_002:rsp_xbar_demux_005
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_002:rsp_xbar_demux_007
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_002:rsp_xbar_demux_009
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_rsp_xbar_mux
# storage
db|cycloneIII_3c120_niosII_application_selector.(587).cnf
db|cycloneIII_3c120_niosII_application_selector.(587).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_rsp_xbar_mux.sv
c84baed34f7879732d58c994bb2fb58
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_mux:rsp_xbar_mux
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_arbitrator
# storage
db|cycloneIII_3c120_niosII_application_selector.(588).cnf
db|cycloneIII_3c120_niosII_application_selector.(588).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_arbitrator.sv
66052f04bd84d8791c6f695aa966257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
10
PARAMETER_SIGNED_DEC
USR
SCHEME
no-arb
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_arb_adder
# storage
db|cycloneIII_3c120_niosII_application_selector.(589).cnf
db|cycloneIII_3c120_niosII_application_selector.(589).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_arbitrator.sv
66052f04bd84d8791c6f695aa966257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
20
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_rsp_xbar_mux_001
# storage
db|cycloneIII_3c120_niosII_application_selector.(590).cnf
db|cycloneIII_3c120_niosII_application_selector.(590).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_rsp_xbar_mux_001.sv
7e47359b5e236b6d220834138ea7469
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_mux_001:rsp_xbar_mux_001
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_arbitrator
# storage
db|cycloneIII_3c120_niosII_application_selector.(591).cnf
db|cycloneIII_3c120_niosII_application_selector.(591).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_arbitrator.sv
66052f04bd84d8791c6f695aa966257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
3
PARAMETER_SIGNED_DEC
USR
SCHEME
no-arb
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_arb_adder
# storage
db|cycloneIII_3c120_niosII_application_selector.(592).cnf
db|cycloneIII_3c120_niosII_application_selector.(592).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_arbitrator.sv
66052f04bd84d8791c6f695aa966257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
6
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_demux_006
# storage
db|cycloneIII_3c120_niosII_application_selector.(593).cnf
db|cycloneIII_3c120_niosII_application_selector.(593).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_006.sv
dcc453799279784c1db4ca9b8165c43
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_006:cmd_xbar_demux_006
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_006:cmd_xbar_demux_007
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_006:cmd_xbar_demux_011
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_demux_008
# storage
db|cycloneIII_3c120_niosII_application_selector.(594).cnf
db|cycloneIII_3c120_niosII_application_selector.(594).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_008.sv
61b8ba1e20c6439174c7e9b2956df
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_008:cmd_xbar_demux_008
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_008:cmd_xbar_demux_009
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_demux_010
# storage
db|cycloneIII_3c120_niosII_application_selector.(595).cnf
db|cycloneIII_3c120_niosII_application_selector.(595).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_010.sv
61efb9d599a6b0282ca8dc141cae3687
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_010:cmd_xbar_demux_010
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_mux_010
# storage
db|cycloneIII_3c120_niosII_application_selector.(596).cnf
db|cycloneIII_3c120_niosII_application_selector.(596).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_mux_010.sv
6b1b9b24b899b647d4ecebb3ad0ed84
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_010:cmd_xbar_mux_010
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_arbitrator
# storage
db|cycloneIII_3c120_niosII_application_selector.(597).cnf
db|cycloneIII_3c120_niosII_application_selector.(597).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_arbitrator.sv
66052f04bd84d8791c6f695aa966257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
6
PARAMETER_SIGNED_DEC
USR
SCHEME
round-robin
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_010:cmd_xbar_mux_010|altera_merlin_arbitrator:arb
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_arb_adder
# storage
db|cycloneIII_3c120_niosII_application_selector.(598).cnf
db|cycloneIII_3c120_niosII_application_selector.(598).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_arbitrator.sv
66052f04bd84d8791c6f695aa966257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
12
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_010:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_rsp_xbar_demux_010
# storage
db|cycloneIII_3c120_niosII_application_selector.(599).cnf
db|cycloneIII_3c120_niosII_application_selector.(599).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_010.sv
69902f3a2c943e514b7b8de1d18537
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_010:rsp_xbar_demux_010
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_rsp_xbar_demux_011
# storage
db|cycloneIII_3c120_niosII_application_selector.(600).cnf
db|cycloneIII_3c120_niosII_application_selector.(600).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_011.sv
cad8187a4c94a6b6afdb4a68ac65
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_011:rsp_xbar_demux_011
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_rsp_xbar_mux_010
# storage
db|cycloneIII_3c120_niosII_application_selector.(601).cnf
db|cycloneIII_3c120_niosII_application_selector.(601).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_rsp_xbar_mux_010.sv
ce3b65defb4bade7c65dc18884d6eb5
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_mux_010:rsp_xbar_mux_010
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_arbitrator
# storage
db|cycloneIII_3c120_niosII_application_selector.(602).cnf
db|cycloneIII_3c120_niosII_application_selector.(602).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_arbitrator.sv
66052f04bd84d8791c6f695aa966257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
2
PARAMETER_SIGNED_DEC
USR
SCHEME
no-arb
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_mux_010:rsp_xbar_mux_010|altera_merlin_arbitrator:arb
application_selector:application_selector_instance|application_selector_rsp_xbar_mux_018:rsp_xbar_mux_018|altera_merlin_arbitrator:arb
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_demux_012
# storage
db|cycloneIII_3c120_niosII_application_selector.(603).cnf
db|cycloneIII_3c120_niosII_application_selector.(603).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_012.sv
5191a91bd0742815c393514f732eb7
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_012:cmd_xbar_demux_012
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_012:cmd_xbar_demux_013
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_mux_012
# storage
db|cycloneIII_3c120_niosII_application_selector.(604).cnf
db|cycloneIII_3c120_niosII_application_selector.(604).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_mux_012.sv
59af33d82a2c7450fba0a02cd335484f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_012:cmd_xbar_mux_012
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_rsp_xbar_demux_012
# storage
db|cycloneIII_3c120_niosII_application_selector.(605).cnf
db|cycloneIII_3c120_niosII_application_selector.(605).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_012.sv
35cda9a62db85adbe236e4645e33c0cc
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_012:rsp_xbar_demux_012
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_demux_014
# storage
db|cycloneIII_3c120_niosII_application_selector.(606).cnf
db|cycloneIII_3c120_niosII_application_selector.(606).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_014.sv
7bbfbbe74364ecf3597b5e6fdb974924
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_014:cmd_xbar_demux_014
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_014:rsp_xbar_demux_013
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_demux_015
# storage
db|cycloneIII_3c120_niosII_application_selector.(607).cnf
db|cycloneIII_3c120_niosII_application_selector.(607).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_015.sv
44cea158ee6e0e0f3427d760f8c7ca
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_015:cmd_xbar_demux_015
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_rsp_xbar_demux_014
# storage
db|cycloneIII_3c120_niosII_application_selector.(608).cnf
db|cycloneIII_3c120_niosII_application_selector.(608).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_014.sv
50fd7065a6d32cd5dda4766b2ca28af0
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_014
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_015
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_016
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_017
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_018
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_019
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_020
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_021
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_022
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_023
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_024
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_025
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_026
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_027
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_028
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_014:rsp_xbar_demux_029
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_rsp_xbar_mux_015
# storage
db|cycloneIII_3c120_niosII_application_selector.(609).cnf
db|cycloneIII_3c120_niosII_application_selector.(609).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_rsp_xbar_mux_015.sv
b62ca6f44a5d9350256bf6c6265424f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_mux_015:rsp_xbar_mux_015
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_arbitrator
# storage
db|cycloneIII_3c120_niosII_application_selector.(610).cnf
db|cycloneIII_3c120_niosII_application_selector.(610).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_arbitrator.sv
66052f04bd84d8791c6f695aa966257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
16
PARAMETER_SIGNED_DEC
USR
SCHEME
no-arb
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_mux_015:rsp_xbar_mux_015|altera_merlin_arbitrator:arb
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_arb_adder
# storage
db|cycloneIII_3c120_niosII_application_selector.(611).cnf
db|cycloneIII_3c120_niosII_application_selector.(611).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_arbitrator.sv
66052f04bd84d8791c6f695aa966257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
32
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_mux_015:rsp_xbar_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_demux_016
# storage
db|cycloneIII_3c120_niosII_application_selector.(612).cnf
db|cycloneIII_3c120_niosII_application_selector.(612).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_016.sv
b6e9673378579357d9539a11b55aef5e
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_016:cmd_xbar_demux_016
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_016:cmd_xbar_demux_017
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_mux_030
# storage
db|cycloneIII_3c120_niosII_application_selector.(613).cnf
db|cycloneIII_3c120_niosII_application_selector.(613).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_mux_030.sv
8f79fa843fa3c0dddf48e4b33af6804c
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_mux_030:cmd_xbar_mux_030
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_rsp_xbar_demux_030
# storage
db|cycloneIII_3c120_niosII_application_selector.(614).cnf
db|cycloneIII_3c120_niosII_application_selector.(614).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_030.sv
a57964081d8a343d3a9f96c177f2134
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_030:rsp_xbar_demux_030
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_cmd_xbar_demux_018
# storage
db|cycloneIII_3c120_niosII_application_selector.(615).cnf
db|cycloneIII_3c120_niosII_application_selector.(615).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_cmd_xbar_demux_018.sv
9dbf672111d5264b2c37b31482d46de
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_cmd_xbar_demux_018:cmd_xbar_demux_018
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_rsp_xbar_demux_031
# storage
db|cycloneIII_3c120_niosII_application_selector.(616).cnf
db|cycloneIII_3c120_niosII_application_selector.(616).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_rsp_xbar_demux_031.sv
4e3395cd7e3634618e72eea8f34046
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_031:rsp_xbar_demux_031
application_selector:application_selector_instance|application_selector_rsp_xbar_demux_031:rsp_xbar_demux_032
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_rsp_xbar_mux_018
# storage
db|cycloneIII_3c120_niosII_application_selector.(617).cnf
db|cycloneIII_3c120_niosII_application_selector.(617).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_rsp_xbar_mux_018.sv
1f46a716a3e93698259cf3c665167b9
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_rsp_xbar_mux_018:rsp_xbar_mux_018
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_width_adapter
# storage
db|cycloneIII_3c120_niosII_application_selector.(618).cnf
db|cycloneIII_3c120_niosII_application_selector.(618).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_width_adapter.sv
d9bb5451a5a8cd97739b199ea97ee94f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
IN_PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
IN_PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_H
76
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_L
77
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_H
80
PARAMETER_SIGNED_DEC
USR
IN_ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_L
72
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_H
103
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_H
63
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_L
64
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_H
71
PARAMETER_SIGNED_DEC
USR
OUT_PKT_TRANS_COMPRESSED_READ
104
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_L
109
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_H
112
PARAMETER_SIGNED_DEC
USR
OUT_ST_DATA_W
125
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
6
PARAMETER_SIGNED_DEC
USR
OPTIMIZE_FOR_RSP
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_001
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_002
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_003
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_width_adapter
# storage
db|cycloneIII_3c120_niosII_application_selector.(619).cnf
db|cycloneIII_3c120_niosII_application_selector.(619).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_width_adapter.sv
d9bb5451a5a8cd97739b199ea97ee94f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_PKT_ADDR_L
72
PARAMETER_SIGNED_DEC
USR
IN_PKT_ADDR_H
103
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_H
63
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_L
64
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_H
71
PARAMETER_SIGNED_DEC
USR
IN_PKT_TRANS_COMPRESSED_READ
104
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_L
109
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_H
112
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_L
113
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_H
116
PARAMETER_SIGNED_DEC
USR
IN_ST_DATA_W
125
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
OUT_PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_H
76
PARAMETER_SIGNED_DEC
USR
OUT_ST_DATA_W
89
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
6
PARAMETER_SIGNED_DEC
USR
OPTIMIZE_FOR_RSP
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_004
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_005
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_006
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_007
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_width_adapter
# storage
db|cycloneIII_3c120_niosII_application_selector.(620).cnf
db|cycloneIII_3c120_niosII_application_selector.(620).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_width_adapter.sv
d9bb5451a5a8cd97739b199ea97ee94f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
IN_PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
IN_PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_H
76
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_L
77
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_H
80
PARAMETER_SIGNED_DEC
USR
IN_ST_DATA_W
87
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_L
72
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_H
103
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_H
63
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_L
64
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_H
71
PARAMETER_SIGNED_DEC
USR
OUT_PKT_TRANS_COMPRESSED_READ
104
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_L
109
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_H
112
PARAMETER_SIGNED_DEC
USR
OUT_ST_DATA_W
123
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
OPTIMIZE_FOR_RSP
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_008
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_width_adapter
# storage
db|cycloneIII_3c120_niosII_application_selector.(621).cnf
db|cycloneIII_3c120_niosII_application_selector.(621).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_width_adapter.sv
d9bb5451a5a8cd97739b199ea97ee94f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_PKT_ADDR_L
72
PARAMETER_SIGNED_DEC
USR
IN_PKT_ADDR_H
103
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_H
63
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_L
64
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_H
71
PARAMETER_SIGNED_DEC
USR
IN_PKT_TRANS_COMPRESSED_READ
104
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_L
109
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_H
112
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_L
113
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_H
116
PARAMETER_SIGNED_DEC
USR
IN_ST_DATA_W
123
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_H
67
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
OUT_PKT_TRANS_COMPRESSED_READ
68
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_L
73
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_H
76
PARAMETER_SIGNED_DEC
USR
OUT_ST_DATA_W
87
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
OPTIMIZE_FOR_RSP
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_009
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_width_adapter
# storage
db|cycloneIII_3c120_niosII_application_selector.(622).cnf
db|cycloneIII_3c120_niosII_application_selector.(622).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_width_adapter.sv
d9bb5451a5a8cd97739b199ea97ee94f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
IN_PKT_ADDR_H
62
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
IN_PKT_TRANS_COMPRESSED_READ
63
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_L
68
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_H
70
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_L
71
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_H
73
PARAMETER_SIGNED_DEC
USR
IN_ST_DATA_W
80
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_H
44
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_H
15
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
OUT_PKT_TRANS_COMPRESSED_READ
45
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_L
50
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_H
52
PARAMETER_SIGNED_DEC
USR
OUT_ST_DATA_W
62
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
OPTIMIZE_FOR_RSP
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_010
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_merlin_width_adapter
# storage
db|cycloneIII_3c120_niosII_application_selector.(623).cnf
db|cycloneIII_3c120_niosII_application_selector.(623).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_merlin_width_adapter.sv
d9bb5451a5a8cd97739b199ea97ee94f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
IN_PKT_ADDR_H
44
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_H
15
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
IN_PKT_TRANS_COMPRESSED_READ
45
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_L
50
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_H
52
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_L
53
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_H
55
PARAMETER_SIGNED_DEC
USR
IN_ST_DATA_W
62
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_H
62
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
OUT_PKT_TRANS_COMPRESSED_READ
63
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_L
68
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_H
70
PARAMETER_SIGNED_DEC
USR
OUT_ST_DATA_W
80
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
2
PARAMETER_SIGNED_DEC
USR
OPTIMIZE_FOR_RSP
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_merlin_width_adapter:width_adapter_011
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_st_handshake_clock_crosser
# storage
db|cycloneIII_3c120_niosII_application_selector.(624).cnf
db|cycloneIII_3c120_niosII_application_selector.(624).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_st_handshake_clock_crosser.v
e1b82d72d0fea4d37f8afd9fa3ee4277
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
89
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
89
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_CHANNEL
1
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
USE_ERROR
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
1
PARAMETER_SIGNED_DEC
USR
VALID_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
READY_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
USE_OUTPUT_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_001
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_st_clock_crosser
# storage
db|cycloneIII_3c120_niosII_application_selector.(625).cnf
db|cycloneIII_3c120_niosII_application_selector.(625).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_st_clock_crosser.v
63414ed51bb95e4227fcbd3ea3b159
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
101
PARAMETER_SIGNED_DEC
USR
FORWARD_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
BACKWARD_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
USE_OUTPUT_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_st_handshake_clock_crosser
# storage
db|cycloneIII_3c120_niosII_application_selector.(626).cnf
db|cycloneIII_3c120_niosII_application_selector.(626).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_st_handshake_clock_crosser.v
e1b82d72d0fea4d37f8afd9fa3ee4277
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
87
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
87
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_CHANNEL
1
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
2
PARAMETER_SIGNED_DEC
USR
USE_ERROR
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
1
PARAMETER_SIGNED_DEC
USR
VALID_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
READY_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
USE_OUTPUT_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_002
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_003
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_004
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_005
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_st_clock_crosser
# storage
db|cycloneIII_3c120_niosII_application_selector.(627).cnf
db|cycloneIII_3c120_niosII_application_selector.(627).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_st_clock_crosser.v
63414ed51bb95e4227fcbd3ea3b159
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
91
PARAMETER_SIGNED_DEC
USR
FORWARD_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
BACKWARD_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
USE_OUTPUT_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_st_handshake_clock_crosser
# storage
db|cycloneIII_3c120_niosII_application_selector.(628).cnf
db|cycloneIII_3c120_niosII_application_selector.(628).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_st_handshake_clock_crosser.v
e1b82d72d0fea4d37f8afd9fa3ee4277
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
69
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
69
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_CHANNEL
1
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
16
PARAMETER_SIGNED_DEC
USR
USE_ERROR
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
1
PARAMETER_SIGNED_DEC
USR
VALID_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
READY_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
USE_OUTPUT_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_006
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_007
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_avalon_st_clock_crosser
# storage
db|cycloneIII_3c120_niosII_application_selector.(629).cnf
db|cycloneIII_3c120_niosII_application_selector.(629).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_avalon_st_clock_crosser.v
63414ed51bb95e4227fcbd3ea3b159
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
87
PARAMETER_SIGNED_DEC
USR
FORWARD_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
BACKWARD_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
USE_OUTPUT_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
application_selector:application_selector_instance|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
application_selector_irq_mapper
# storage
db|cycloneIII_3c120_niosII_application_selector.(630).cnf
db|cycloneIII_3c120_niosII_application_selector.(630).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|application_selector_irq_mapper.sv
93a76cb6957a297c74b4d536a9d1c1d1
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
application_selector:application_selector_instance|application_selector_irq_mapper:irq_mapper
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_irq_clock_crosser
# storage
db|cycloneIII_3c120_niosII_application_selector.(631).cnf
db|cycloneIII_3c120_niosII_application_selector.(631).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
application_selector|synthesis|submodules|altera_irq_clock_crosser.sv
b4414381b2391f9d2e0a0f6b856794c
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IRQ_WIDTH
1
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_001
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_002
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_003
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_004
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_005
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_006
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_007
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_008
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altera_std_synchronizer_bundle
# storage
db|cycloneIII_3c120_niosII_application_selector.(632).cnf
db|cycloneIII_3c120_niosII_application_selector.(632).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
width
1
PARAMETER_SIGNED_DEC
USR
depth
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
}
# hierarchies {
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_007|altera_std_synchronizer_bundle:sync
application_selector:application_selector_instance|altera_irq_clock_crosser:irq_synchronizer_008|altera_std_synchronizer_bundle:sync
}
# macro_sequence

# end
# entity
gmii_mii_mux
# storage
db|cycloneIII_3c120_niosII_application_selector.(633).cnf
db|cycloneIII_3c120_niosII_application_selector.(633).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
gmii_mii_mux.v
4fc6d065cc014b50fca6889cedba1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
}
# hierarchies {
gmii_mii_mux:gmii_mii_mux_instance
}
# macro_sequence

# end
# entity
ddr_o
# storage
db|cycloneIII_3c120_niosII_application_selector.(634).cnf
db|cycloneIII_3c120_niosII_application_selector.(634).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr_o.v
d44141a3c0438683037d4bb49469bda
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
application_selector|synthesis|application_selector.v
981e23850f38ca0fd7d25f308fd868
}
# hierarchies {
gmii_mii_mux:gmii_mii_mux_instance|ddr_o:phy_ckgen
}
# macro_sequence

# end
# entity
altddio_out
# storage
db|cycloneIII_3c120_niosII_application_selector.(635).cnf
db|cycloneIII_3c120_niosII_application_selector.(635).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altddio_out.tdf
9595cd874178be951cc5d587f24f4cd
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_31f
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout
-1
3
datain_l
-1
3
datain_h
-1
3
sset
-1
1
sclr
-1
1
aset
-1
1
aclr
-1
1
outclocken
-1
2
oe
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_lcell.inc
351ee1cd010436ad5d86b5faf1fa39d
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
altddio_out.tdf
9595cd874178be951cc5d587f24f4cd
}
# hierarchies {
gmii_mii_mux:gmii_mii_mux_instance|ddr_o:phy_ckgen|altddio_out:altddio_out_component
}
# macro_sequence

# end
# entity
ddio_out_31f
# storage
db|cycloneIII_3c120_niosII_application_selector.(636).cnf
db|cycloneIII_3c120_niosII_application_selector.(636).cnf
# case_insensitive
# source_file
db|ddio_out_31f.tdf
1bb82edf2561111ae8dd63e6f7a52
7
# used_port {
outclock
-1
3
dataout0
-1
3
datain_l0
-1
3
datain_h0
-1
3
}
# hierarchies {
gmii_mii_mux:gmii_mii_mux_instance|ddr_o:phy_ckgen|altddio_out:altddio_out_component|ddio_out_31f:auto_generated
}
# macro_sequence

# end
# entity
sld_hub
# storage
db|cycloneIII_3c120_niosII_application_selector.(637).cnf
db|cycloneIII_3c120_niosII_application_selector.(637).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_hub.vhd
c788d113824f94d85789fc98ccb05494
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone III
PARAMETER_UNKNOWN
USR
n_nodes
2
PARAMETER_UNKNOWN
USR
n_sel_bits
2
PARAMETER_UNKNOWN
USR
n_node_ir_bits
5
PARAMETER_UNKNOWN
USR
node_info
0001100100010000010001100000000000001100000000000110111000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
sld_hub.vhd
c788d113824f94d85789fc98ccb05494
}
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|cycloneIII_3c120_niosII_application_selector.(638).cnf
db|cycloneIII_3c120_niosII_application_selector.(638).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_hub.vhd
c788d113824f94d85789fc98ccb05494
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_hub.vhd
c788d113824f94d85789fc98ccb05494
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|cycloneIII_3c120_niosII_application_selector.(639).cnf
db|cycloneIII_3c120_niosII_application_selector.(639).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|sld_rom_sr.vhd
fdb1f8013679df812f23bf0ce3476a1
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
96
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
95 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_rom_sr.vhd
fdb1f8013679df812f23bf0ce3476a1
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(640).cnf
db|cycloneIII_3c120_niosII_application_selector.(640).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
26
PARAMETER_UNKNOWN
USR
WIDTHAD_A
4
PARAMETER_UNKNOWN
USR
NUMWORDS_A
16
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
26
PARAMETER_UNKNOWN
USR
WIDTHAD_B
4
PARAMETER_UNKNOWN
USR
NUMWORDS_B
16
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_juc1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# macro_sequence

# end
# entity
altsyncram_juc1
# storage
db|cycloneIII_3c120_niosII_application_selector.(641).cnf
db|cycloneIII_3c120_niosII_application_selector.(641).cnf
# case_insensitive
# source_file
db|altsyncram_juc1.tdf
3e1af1e05b84eeb743f33f7237c97ab
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(642).cnf
db|cycloneIII_3c120_niosII_application_selector.(642).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
63
PARAMETER_UNKNOWN
USR
WIDTHAD_A
3
PARAMETER_UNKNOWN
USR
NUMWORDS_A
8
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
63
PARAMETER_UNKNOWN
USR
WIDTHAD_B
3
PARAMETER_UNKNOWN
USR
NUMWORDS_B
8
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_lrc1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# macro_sequence

# end
# entity
altsyncram_lrc1
# storage
db|cycloneIII_3c120_niosII_application_selector.(643).cnf
db|cycloneIII_3c120_niosII_application_selector.(643).cnf
# case_insensitive
# source_file
db|altsyncram_lrc1.tdf
588021b67c9b5dd29a42ad2370d0f282
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(644).cnf
db|cycloneIII_3c120_niosII_application_selector.(644).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
64
PARAMETER_UNKNOWN
USR
WIDTHAD_A
3
PARAMETER_UNKNOWN
USR
NUMWORDS_A
8
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
64
PARAMETER_UNKNOWN
USR
WIDTHAD_B
3
PARAMETER_UNKNOWN
USR
NUMWORDS_B
8
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_nrc1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
data_a38
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# macro_sequence

# end
# entity
altsyncram_nrc1
# storage
db|cycloneIII_3c120_niosII_application_selector.(645).cnf
db|cycloneIII_3c120_niosII_application_selector.(645).cnf
# case_insensitive
# source_file
db|altsyncram_nrc1.tdf
2381c86af7ba1ff362cf40da3f9c23
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(646).cnf
db|cycloneIII_3c120_niosII_application_selector.(646).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
98
PARAMETER_UNKNOWN
USR
WIDTHAD_A
3
PARAMETER_UNKNOWN
USR
NUMWORDS_A
8
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
98
PARAMETER_UNKNOWN
USR
WIDTHAD_B
3
PARAMETER_UNKNOWN
USR
NUMWORDS_B
8
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_5sc1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# macro_sequence

# end
# entity
altsyncram_5sc1
# storage
db|cycloneIII_3c120_niosII_application_selector.(647).cnf
db|cycloneIII_3c120_niosII_application_selector.(647).cnf
# case_insensitive
# source_file
db|altsyncram_5sc1.tdf
ade7ea5891db3786e66f6c561d37b4b
7
# used_port {
wren_a
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(648).cnf
db|cycloneIII_3c120_niosII_application_selector.(648).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_UNKNOWN
USR
WIDTHAD_A
6
PARAMETER_UNKNOWN
USR
NUMWORDS_A
64
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_UNKNOWN
USR
WIDTHAD_B
6
PARAMETER_UNKNOWN
USR
NUMWORDS_B
64
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_nuc1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# macro_sequence

# end
# entity
altsyncram_nuc1
# storage
db|cycloneIII_3c120_niosII_application_selector.(649).cnf
db|cycloneIII_3c120_niosII_application_selector.(649).cnf
# case_insensitive
# source_file
db|altsyncram_nuc1.tdf
8a64ef2ab8e9f3bf239eceb662245e58
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(650).cnf
db|cycloneIII_3c120_niosII_application_selector.(650).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
64
PARAMETER_UNKNOWN
USR
WIDTHAD_A
7
PARAMETER_UNKNOWN
USR
NUMWORDS_A
128
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
64
PARAMETER_UNKNOWN
USR
WIDTHAD_B
7
PARAMETER_UNKNOWN
USR
NUMWORDS_B
128
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_vug1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# macro_sequence

# end
# entity
altsyncram_vug1
# storage
db|cycloneIII_3c120_niosII_application_selector.(651).cnf
db|cycloneIII_3c120_niosII_application_selector.(651).cnf
# case_insensitive
# source_file
db|altsyncram_vug1.tdf
b5b58246c1bcfe9d3e2cd3d67f62350
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|cycloneIII_3c120_niosII_application_selector.(652).cnf
db|cycloneIII_3c120_niosII_application_selector.(652).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
64
PARAMETER_UNKNOWN
USR
WIDTHAD_A
6
PARAMETER_UNKNOWN
USR
NUMWORDS_A
64
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
64
PARAMETER_UNKNOWN
USR
WIDTHAD_B
6
PARAMETER_UNKNOWN
USR
NUMWORDS_B
64
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_1vc1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.tdf
736cf06d2afc9e5e1a8bf0561a916c82
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altrom.inc
192b74eafa8debf2248ea73881e77f91
}
# macro_sequence

# end
# entity
altsyncram_1vc1
# storage
db|cycloneIII_3c120_niosII_application_selector.(653).cnf
db|cycloneIII_3c120_niosII_application_selector.(653).cnf
# case_insensitive
# source_file
db|altsyncram_1vc1.tdf
4a4d7ea447d889a6c6a65a8a58a08238
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|cycloneIII_3c120_niosII_application_selector.(654).cnf
db|cycloneIII_3c120_niosII_application_selector.(654).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
14
PARAMETER_UNKNOWN
USR
WIDTH
8
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_jmm
PARAMETER_UNKNOWN
USR
}
# used_port {
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altshift_taps.tdf
67686a4610e4a7f46e1ec34e5d7b1441
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
shift_taps_jmm
# storage
db|cycloneIII_3c120_niosII_application_selector.(655).cnf
db|cycloneIII_3c120_niosII_application_selector.(655).cnf
# case_insensitive
# source_file
db|shift_taps_jmm.tdf
7f1942b2a78a9156fe4da13f8747386
7
# used_port {
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps1
-1
3
taps0
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
}
# macro_sequence

# end
# entity
altsyncram_vc81
# storage
db|cycloneIII_3c120_niosII_application_selector.(656).cnf
db|cycloneIII_3c120_niosII_application_selector.(656).cnf
# case_insensitive
# source_file
db|altsyncram_vc81.tdf
4410b5145fe655aee1fdcfdada61a9
7
# used_port {
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
}
# macro_sequence

# end
# entity
cntr_fpf
# storage
db|cycloneIII_3c120_niosII_application_selector.(657).cnf
db|cycloneIII_3c120_niosII_application_selector.(657).cnf
# case_insensitive
# source_file
db|cntr_fpf.tdf
42b2662737b8492440fb2ada2d819
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_hfc
# storage
db|cycloneIII_3c120_niosII_application_selector.(658).cnf
db|cycloneIII_3c120_niosII_application_selector.(658).cnf
# case_insensitive
# source_file
db|cmpr_hfc.tdf
d220341432c8f7e7302a577bcbbdf33e
7
# used_port {
datab2
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab3
-1
2
datab1
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|cycloneIII_3c120_niosII_application_selector.(659).cnf
db|cycloneIII_3c120_niosII_application_selector.(659).cnf
# case_insensitive
# source_file
c:|altera|11.0|quartus|libraries|megafunctions|lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
7
# user_parameter {
LPM_WIDTH
33
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_hui
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
datab32
-1
1
dataa32
-1
1
}
# include_file {
lpm_add_sub.tdf
21fac4014af92a431e599d80e9741
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
addcore.inc
e15993f131a5367862d6283fbb5a133
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
}
# macro_sequence

# end
# entity
add_sub_hui
# storage
db|cycloneIII_3c120_niosII_application_selector.(660).cnf
db|cycloneIII_3c120_niosII_application_selector.(660).cnf
# case_insensitive
# source_file
db|add_sub_hui.tdf
c51f72356cf86d854e430e272c33b25
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab32
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa32
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
}
# macro_sequence

# end
# complete
