{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740847787776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740847787776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 01 23:49:47 2025 " "Processing started: Sat Mar 01 23:49:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740847787776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740847787776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OP -c OP " "Command: quartus_map --read_settings_files=on --write_settings_files=off OP -c OP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740847787776 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1740847787963 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "xor3 OP.v " "Entity \"xor3\" obtained from \"OP.v\" instead of from Quartus II megafunction library" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 16 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1740847787991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op.v 14 14 " "Found 14 design units, including 14 entities, in source file op.v" { { "Info" "ISGN_ENTITY_NAME" "1 OP " "Found entity 1: OP" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithemetic_operators " "Found entity 2: arithemetic_operators" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""} { "Info" "ISGN_ENTITY_NAME" "3 xor3 " "Found entity 3: xor3" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_1bit " "Found entity 4: add_1bit" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""} { "Info" "ISGN_ENTITY_NAME" "5 quad_mux2_1 " "Found entity 5: quad_mux2_1" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""} { "Info" "ISGN_ENTITY_NAME" "6 comp_4bit " "Found entity 6: comp_4bit" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""} { "Info" "ISGN_ENTITY_NAME" "7 add_4bit " "Found entity 7: add_4bit" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux4_1 " "Found entity 8: mux4_1" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""} { "Info" "ISGN_ENTITY_NAME" "9 fa " "Found entity 9: fa" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""} { "Info" "ISGN_ENTITY_NAME" "10 adder " "Found entity 10: adder" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""} { "Info" "ISGN_ENTITY_NAME" "11 comparator " "Found entity 11: comparator" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""} { "Info" "ISGN_ENTITY_NAME" "12 edge_dff " "Found entity 12: edge_dff" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""} { "Info" "ISGN_ENTITY_NAME" "13 T_FF " "Found entity 13: T_FF" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""} { "Info" "ISGN_ENTITY_NAME" "14 counter " "Found entity 14: counter" {  } { { "OP.v" "" { Text "C:/Hung/Year3/CE213/Verilog_HDL/Practice/OP/OP.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740847787991 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OP " "Elaborating entity \"OP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1740847788010 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1740847788286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740847788286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1740847788306 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1740847788306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1740847788306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1740847788306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740847788319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 01 23:49:48 2025 " "Processing ended: Sat Mar 01 23:49:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740847788319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740847788319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740847788319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740847788319 ""}
