// Seed: 2381122751
module module_0 (
    input wor id_0,
    input wor id_1
);
  wire id_3;
  ;
  wire id_4;
  ;
  assign id_4 = -1;
  assign module_2.id_1 = 0;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6,
    input wor id_7,
    input tri1 id_8
);
  assign id_5 = id_6;
  or primCall (id_5, id_6, id_7, id_4);
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    input uwire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
