
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001808  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20400000  00401808  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000002c4  2040043c  00401c44  0002043c  2**2
                  ALLOC
  3 .stack        00002000  20400700  00401f08  0002043c  2**0
                  ALLOC
  4 .heap         00000200  20402700  00403f08  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002046a  2**0
                  CONTENTS, READONLY
  7 .debug_info   00015b69  00000000  00000000  000204c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000314e  00000000  00000000  0003602c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000052cd  00000000  00000000  0003917a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000950  00000000  00000000  0003e447  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000009f0  00000000  00000000  0003ed97  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00020190  00000000  00000000  0003f787  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000d07f  00000000  00000000  0005f917  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008fa02  00000000  00000000  0006c996  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001618  00000000  00000000  000fc398  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	00 27 40 20 fd 0f 40 00 f9 0f 40 00 f9 0f 40 00     .'@ ..@...@...@.
  400010:	f9 0f 40 00 f9 0f 40 00 f9 0f 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	f9 0f 40 00 f9 0f 40 00 00 00 00 00 f9 0f 40 00     ..@...@.......@.
  40003c:	f9 0f 40 00 f9 0f 40 00 f9 0f 40 00 a5 12 40 00     ..@...@...@...@.
  40004c:	91 12 40 00 f9 0f 40 00 f9 0f 40 00 f9 0f 40 00     ..@...@...@...@.
  40005c:	f9 0f 40 00 f9 0f 40 00 00 00 00 00 5d 0b 40 00     ..@...@.....].@.
  40006c:	71 0b 40 00 85 0b 40 00 f9 0f 40 00 f9 0f 40 00     q.@...@...@...@.
  40007c:	f9 0f 40 00 99 0b 40 00 ad 0b 40 00 f9 0f 40 00     ..@...@...@...@.
  40008c:	f9 0f 40 00 f9 0f 40 00 f9 0f 40 00 f9 0f 40 00     ..@...@...@...@.
  40009c:	69 12 40 00 01 14 40 00 2d 14 40 00 f9 0f 40 00     i.@...@.-.@...@.
  4000ac:	f9 0f 40 00 f9 0f 40 00 f9 0f 40 00 f9 0f 40 00     ..@...@...@...@.
  4000bc:	f9 0f 40 00 f9 0f 40 00 f9 0f 40 00 f9 0f 40 00     ..@...@...@...@.
  4000cc:	f9 0f 40 00 00 00 00 00 f9 0f 40 00 00 00 00 00     ..@.......@.....
  4000dc:	f9 0f 40 00 f9 0f 40 00 f9 0f 40 00 f9 0f 40 00     ..@...@...@...@.
  4000ec:	f9 0f 40 00 f9 0f 40 00 f9 0f 40 00 f9 0f 40 00     ..@...@...@...@.
  4000fc:	f9 0f 40 00 f9 0f 40 00 f9 0f 40 00 f9 0f 40 00     ..@...@...@...@.
  40010c:	f9 0f 40 00 f9 0f 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 f9 0f 40 00 f9 0f 40 00 f9 0f 40 00     ......@...@...@.
  40012c:	f9 0f 40 00 f9 0f 40 00 00 00 00 00 f9 0f 40 00     ..@...@.......@.
  40013c:	f9 0f 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040043c 	.word	0x2040043c
  40015c:	00000000 	.word	0x00000000
  400160:	00401808 	.word	0x00401808

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00401808 	.word	0x00401808
  4001a0:	20400440 	.word	0x20400440
  4001a4:	00401808 	.word	0x00401808
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4001ac:	b921      	cbnz	r1, 4001b8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001ae:	6843      	ldr	r3, [r0, #4]
  4001b0:	f023 0301 	bic.w	r3, r3, #1
  4001b4:	6043      	str	r3, [r0, #4]
  4001b6:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001b8:	6843      	ldr	r3, [r0, #4]
  4001ba:	f043 0301 	orr.w	r3, r3, #1
  4001be:	6043      	str	r3, [r0, #4]
  4001c0:	4770      	bx	lr

004001c2 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  4001c2:	6201      	str	r1, [r0, #32]
  4001c4:	4770      	bx	lr
	...

004001c8 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4001c8:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4001ca:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  4001cc:	f014 0f01 	tst.w	r4, #1
  4001d0:	d005      	beq.n	4001de <rtc_set_time+0x16>
  4001d2:	290c      	cmp	r1, #12
  4001d4:	d903      	bls.n	4001de <rtc_set_time+0x16>
			ul_hour -= 12;
  4001d6:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  4001d8:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  4001dc:	e000      	b.n	4001e0 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  4001de:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4001e0:	4c1c      	ldr	r4, [pc, #112]	; (400254 <rtc_set_time+0x8c>)
  4001e2:	fba4 5603 	umull	r5, r6, r4, r3
  4001e6:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4001e8:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  4001ec:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  4001f0:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4001f4:	fba4 6502 	umull	r6, r5, r4, r2
  4001f8:	08ed      	lsrs	r5, r5, #3
  4001fa:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4001fe:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  400202:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  400206:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  40020a:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40020c:	fba4 4201 	umull	r4, r2, r4, r1
  400210:	08d2      	lsrs	r2, r2, #3
  400212:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400216:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40021a:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40021e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400222:	6983      	ldr	r3, [r0, #24]
  400224:	f013 0f04 	tst.w	r3, #4
  400228:	d0fb      	beq.n	400222 <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  40022a:	6803      	ldr	r3, [r0, #0]
  40022c:	f043 0301 	orr.w	r3, r3, #1
  400230:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400232:	6983      	ldr	r3, [r0, #24]
  400234:	f013 0f01 	tst.w	r3, #1
  400238:	d0fb      	beq.n	400232 <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40023a:	2301      	movs	r3, #1
  40023c:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  40023e:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400240:	6803      	ldr	r3, [r0, #0]
  400242:	f023 0301 	bic.w	r3, r3, #1
  400246:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400248:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  40024a:	f000 0001 	and.w	r0, r0, #1
  40024e:	bcf0      	pop	{r4, r5, r6, r7}
  400250:	4770      	bx	lr
  400252:	bf00      	nop
  400254:	cccccccd 	.word	0xcccccccd

00400258 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  400258:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40025a:	4d2a      	ldr	r5, [pc, #168]	; (400304 <rtc_set_date+0xac>)
  40025c:	fba5 4603 	umull	r4, r6, r5, r3
  400260:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  400262:	9c03      	ldr	r4, [sp, #12]
  400264:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400266:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  40026a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40026e:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400272:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400276:	fba5 6402 	umull	r6, r4, r5, r2
  40027a:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40027c:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400280:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400284:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400288:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  40028c:	4b1e      	ldr	r3, [pc, #120]	; (400308 <rtc_set_date+0xb0>)
  40028e:	fba3 4301 	umull	r4, r3, r3, r1
  400292:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400294:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  400298:	4b1c      	ldr	r3, [pc, #112]	; (40030c <rtc_set_date+0xb4>)
  40029a:	fba3 4301 	umull	r4, r3, r3, r1
  40029e:	095b      	lsrs	r3, r3, #5
  4002a0:	fba5 6403 	umull	r6, r4, r5, r3
  4002a4:	08e4      	lsrs	r4, r4, #3
  4002a6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4002aa:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002ae:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  4002b0:	fba5 4301 	umull	r4, r3, r5, r1
  4002b4:	08db      	lsrs	r3, r3, #3
  4002b6:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  4002ba:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002be:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  4002c2:	fba5 1503 	umull	r1, r5, r5, r3
  4002c6:	08ed      	lsrs	r5, r5, #3
  4002c8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4002cc:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002d0:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  4002d4:	6983      	ldr	r3, [r0, #24]
  4002d6:	f013 0f04 	tst.w	r3, #4
  4002da:	d0fb      	beq.n	4002d4 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4002dc:	6803      	ldr	r3, [r0, #0]
  4002de:	f043 0302 	orr.w	r3, r3, #2
  4002e2:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4002e4:	6983      	ldr	r3, [r0, #24]
  4002e6:	f013 0f01 	tst.w	r3, #1
  4002ea:	d0fb      	beq.n	4002e4 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4002ec:	2301      	movs	r3, #1
  4002ee:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  4002f0:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4002f2:	6803      	ldr	r3, [r0, #0]
  4002f4:	f023 0302 	bic.w	r3, r3, #2
  4002f8:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4002fa:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4002fc:	f000 0002 	and.w	r0, r0, #2
  400300:	bc70      	pop	{r4, r5, r6}
  400302:	4770      	bx	lr
  400304:	cccccccd 	.word	0xcccccccd
  400308:	10624dd3 	.word	0x10624dd3
  40030c:	51eb851f 	.word	0x51eb851f

00400310 <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  400310:	6980      	ldr	r0, [r0, #24]
}
  400312:	4770      	bx	lr

00400314 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  400314:	61c1      	str	r1, [r0, #28]
  400316:	4770      	bx	lr

00400318 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400318:	68c0      	ldr	r0, [r0, #12]
}
  40031a:	4770      	bx	lr

0040031c <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  40031c:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40031e:	4b07      	ldr	r3, [pc, #28]	; (40033c <spi_enable_clock+0x20>)
  400320:	4298      	cmp	r0, r3
  400322:	d003      	beq.n	40032c <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400324:	4b06      	ldr	r3, [pc, #24]	; (400340 <spi_enable_clock+0x24>)
  400326:	4298      	cmp	r0, r3
  400328:	d004      	beq.n	400334 <spi_enable_clock+0x18>
  40032a:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40032c:	2015      	movs	r0, #21
  40032e:	4b05      	ldr	r3, [pc, #20]	; (400344 <spi_enable_clock+0x28>)
  400330:	4798      	blx	r3
  400332:	bd08      	pop	{r3, pc}
  400334:	202a      	movs	r0, #42	; 0x2a
  400336:	4b03      	ldr	r3, [pc, #12]	; (400344 <spi_enable_clock+0x28>)
  400338:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40033a:	e7f6      	b.n	40032a <spi_enable_clock+0xe>
  40033c:	40008000 	.word	0x40008000
  400340:	40058000 	.word	0x40058000
  400344:	00400ce1 	.word	0x00400ce1

00400348 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400348:	6843      	ldr	r3, [r0, #4]
  40034a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40034e:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400350:	6843      	ldr	r3, [r0, #4]
  400352:	0409      	lsls	r1, r1, #16
  400354:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400358:	4319      	orrs	r1, r3
  40035a:	6041      	str	r1, [r0, #4]
  40035c:	4770      	bx	lr

0040035e <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40035e:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400360:	f643 2499 	movw	r4, #15001	; 0x3a99
  400364:	6905      	ldr	r5, [r0, #16]
  400366:	f015 0f02 	tst.w	r5, #2
  40036a:	d103      	bne.n	400374 <spi_write+0x16>
		if (!timeout--) {
  40036c:	3c01      	subs	r4, #1
  40036e:	d1f9      	bne.n	400364 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400370:	2001      	movs	r0, #1
  400372:	e00c      	b.n	40038e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400374:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400376:	f014 0f02 	tst.w	r4, #2
  40037a:	d006      	beq.n	40038a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40037c:	0412      	lsls	r2, r2, #16
  40037e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400382:	4311      	orrs	r1, r2
		if (uc_last) {
  400384:	b10b      	cbz	r3, 40038a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400386:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40038a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40038c:	2000      	movs	r0, #0
}
  40038e:	bc30      	pop	{r4, r5}
  400390:	4770      	bx	lr

00400392 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400392:	b932      	cbnz	r2, 4003a2 <spi_set_clock_polarity+0x10>
  400394:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400398:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40039a:	f023 0301 	bic.w	r3, r3, #1
  40039e:	6303      	str	r3, [r0, #48]	; 0x30
  4003a0:	4770      	bx	lr
  4003a2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4003a6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003a8:	f043 0301 	orr.w	r3, r3, #1
  4003ac:	6303      	str	r3, [r0, #48]	; 0x30
  4003ae:	4770      	bx	lr

004003b0 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4003b0:	b932      	cbnz	r2, 4003c0 <spi_set_clock_phase+0x10>
  4003b2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4003b6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003b8:	f023 0302 	bic.w	r3, r3, #2
  4003bc:	6303      	str	r3, [r0, #48]	; 0x30
  4003be:	4770      	bx	lr
  4003c0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4003c4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003c6:	f043 0302 	orr.w	r3, r3, #2
  4003ca:	6303      	str	r3, [r0, #48]	; 0x30
  4003cc:	4770      	bx	lr

004003ce <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4003ce:	2a04      	cmp	r2, #4
  4003d0:	d003      	beq.n	4003da <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4003d2:	b16a      	cbz	r2, 4003f0 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4003d4:	2a08      	cmp	r2, #8
  4003d6:	d016      	beq.n	400406 <spi_configure_cs_behavior+0x38>
  4003d8:	4770      	bx	lr
  4003da:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4003de:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003e0:	f023 0308 	bic.w	r3, r3, #8
  4003e4:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4003e6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003e8:	f043 0304 	orr.w	r3, r3, #4
  4003ec:	6303      	str	r3, [r0, #48]	; 0x30
  4003ee:	4770      	bx	lr
  4003f0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4003f4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003f6:	f023 0308 	bic.w	r3, r3, #8
  4003fa:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4003fc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003fe:	f023 0304 	bic.w	r3, r3, #4
  400402:	6303      	str	r3, [r0, #48]	; 0x30
  400404:	4770      	bx	lr
  400406:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40040a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40040c:	f043 0308 	orr.w	r3, r3, #8
  400410:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400412:	e7e1      	b.n	4003d8 <spi_configure_cs_behavior+0xa>

00400414 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400414:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400418:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40041a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40041e:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400420:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400422:	431a      	orrs	r2, r3
  400424:	630a      	str	r2, [r1, #48]	; 0x30
  400426:	4770      	bx	lr

00400428 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400428:	1e43      	subs	r3, r0, #1
  40042a:	4419      	add	r1, r3
  40042c:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400430:	1e43      	subs	r3, r0, #1
  400432:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400434:	bf94      	ite	ls
  400436:	b200      	sxthls	r0, r0
		return -1;
  400438:	f04f 30ff 	movhi.w	r0, #4294967295
}
  40043c:	4770      	bx	lr

0040043e <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  40043e:	b17a      	cbz	r2, 400460 <spi_set_baudrate_div+0x22>
{
  400440:	b410      	push	{r4}
  400442:	4614      	mov	r4, r2
  400444:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400448:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40044a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40044e:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400450:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  400452:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  400456:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400458:	2000      	movs	r0, #0
}
  40045a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40045e:	4770      	bx	lr
        return -1;
  400460:	f04f 30ff 	mov.w	r0, #4294967295
  400464:	4770      	bx	lr

00400466 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400466:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400468:	0189      	lsls	r1, r1, #6
  40046a:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40046c:	2402      	movs	r4, #2
  40046e:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400470:	f04f 31ff 	mov.w	r1, #4294967295
  400474:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400476:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400478:	605a      	str	r2, [r3, #4]
}
  40047a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40047e:	4770      	bx	lr

00400480 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400480:	0189      	lsls	r1, r1, #6
  400482:	2305      	movs	r3, #5
  400484:	5043      	str	r3, [r0, r1]
  400486:	4770      	bx	lr

00400488 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400488:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40048c:	61ca      	str	r2, [r1, #28]
  40048e:	4770      	bx	lr

00400490 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400490:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400494:	624a      	str	r2, [r1, #36]	; 0x24
  400496:	4770      	bx	lr

00400498 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400498:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  40049c:	6a08      	ldr	r0, [r1, #32]
}
  40049e:	4770      	bx	lr

004004a0 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4004a0:	b4f0      	push	{r4, r5, r6, r7}
  4004a2:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4004a4:	2402      	movs	r4, #2
  4004a6:	9401      	str	r4, [sp, #4]
  4004a8:	2408      	movs	r4, #8
  4004aa:	9402      	str	r4, [sp, #8]
  4004ac:	2420      	movs	r4, #32
  4004ae:	9403      	str	r4, [sp, #12]
  4004b0:	2480      	movs	r4, #128	; 0x80
  4004b2:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4004b4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4004b6:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4004b8:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4004ba:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4004be:	d814      	bhi.n	4004ea <tc_find_mck_divisor+0x4a>
  4004c0:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4004c2:	42a0      	cmp	r0, r4
  4004c4:	d217      	bcs.n	4004f6 <tc_find_mck_divisor+0x56>
  4004c6:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4004c8:	af01      	add	r7, sp, #4
  4004ca:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4004ce:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4004d2:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4004d4:	4284      	cmp	r4, r0
  4004d6:	d30a      	bcc.n	4004ee <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4004d8:	4286      	cmp	r6, r0
  4004da:	d90d      	bls.n	4004f8 <tc_find_mck_divisor+0x58>
			ul_index++) {
  4004dc:	3501      	adds	r5, #1
	for (ul_index = 0;
  4004de:	2d05      	cmp	r5, #5
  4004e0:	d1f3      	bne.n	4004ca <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4004e2:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4004e4:	b006      	add	sp, #24
  4004e6:	bcf0      	pop	{r4, r5, r6, r7}
  4004e8:	4770      	bx	lr
			return 0;
  4004ea:	2000      	movs	r0, #0
  4004ec:	e7fa      	b.n	4004e4 <tc_find_mck_divisor+0x44>
  4004ee:	2000      	movs	r0, #0
  4004f0:	e7f8      	b.n	4004e4 <tc_find_mck_divisor+0x44>
	return 1;
  4004f2:	2001      	movs	r0, #1
  4004f4:	e7f6      	b.n	4004e4 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4004f6:	2500      	movs	r5, #0
	if (p_uldiv) {
  4004f8:	b12a      	cbz	r2, 400506 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4004fa:	a906      	add	r1, sp, #24
  4004fc:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400500:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400504:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400506:	2b00      	cmp	r3, #0
  400508:	d0f3      	beq.n	4004f2 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40050a:	601d      	str	r5, [r3, #0]
	return 1;
  40050c:	2001      	movs	r0, #1
  40050e:	e7e9      	b.n	4004e4 <tc_find_mck_divisor+0x44>

00400510 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400510:	4b01      	ldr	r3, [pc, #4]	; (400518 <gfx_mono_set_framebuffer+0x8>)
  400512:	6018      	str	r0, [r3, #0]
  400514:	4770      	bx	lr
  400516:	bf00      	nop
  400518:	20400458 	.word	0x20400458

0040051c <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  40051c:	4b02      	ldr	r3, [pc, #8]	; (400528 <gfx_mono_framebuffer_put_byte+0xc>)
  40051e:	681b      	ldr	r3, [r3, #0]
  400520:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400524:	5442      	strb	r2, [r0, r1]
  400526:	4770      	bx	lr
  400528:	20400458 	.word	0x20400458

0040052c <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  40052c:	4b02      	ldr	r3, [pc, #8]	; (400538 <gfx_mono_framebuffer_get_byte+0xc>)
  40052e:	681b      	ldr	r3, [r3, #0]
  400530:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400534:	5c40      	ldrb	r0, [r0, r1]
  400536:	4770      	bx	lr
  400538:	20400458 	.word	0x20400458

0040053c <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  40053c:	b570      	push	{r4, r5, r6, lr}
  40053e:	4604      	mov	r4, r0
  400540:	460d      	mov	r5, r1
  400542:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400544:	b91b      	cbnz	r3, 40054e <gfx_mono_ssd1306_put_byte+0x12>
  400546:	4b0d      	ldr	r3, [pc, #52]	; (40057c <gfx_mono_ssd1306_put_byte+0x40>)
  400548:	4798      	blx	r3
  40054a:	42b0      	cmp	r0, r6
  40054c:	d015      	beq.n	40057a <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  40054e:	4632      	mov	r2, r6
  400550:	4629      	mov	r1, r5
  400552:	4620      	mov	r0, r4
  400554:	4b0a      	ldr	r3, [pc, #40]	; (400580 <gfx_mono_ssd1306_put_byte+0x44>)
  400556:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400558:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  40055c:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400560:	4c08      	ldr	r4, [pc, #32]	; (400584 <gfx_mono_ssd1306_put_byte+0x48>)
  400562:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400564:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400568:	f040 0010 	orr.w	r0, r0, #16
  40056c:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  40056e:	f005 000f 	and.w	r0, r5, #15
  400572:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400574:	4630      	mov	r0, r6
  400576:	4b04      	ldr	r3, [pc, #16]	; (400588 <gfx_mono_ssd1306_put_byte+0x4c>)
  400578:	4798      	blx	r3
  40057a:	bd70      	pop	{r4, r5, r6, pc}
  40057c:	0040052d 	.word	0x0040052d
  400580:	0040051d 	.word	0x0040051d
  400584:	004005dd 	.word	0x004005dd
  400588:	004007fd 	.word	0x004007fd

0040058c <gfx_mono_ssd1306_init>:
{
  40058c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400590:	480d      	ldr	r0, [pc, #52]	; (4005c8 <gfx_mono_ssd1306_init+0x3c>)
  400592:	4b0e      	ldr	r3, [pc, #56]	; (4005cc <gfx_mono_ssd1306_init+0x40>)
  400594:	4798      	blx	r3
	ssd1306_init();
  400596:	4b0e      	ldr	r3, [pc, #56]	; (4005d0 <gfx_mono_ssd1306_init+0x44>)
  400598:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  40059a:	2040      	movs	r0, #64	; 0x40
  40059c:	4b0d      	ldr	r3, [pc, #52]	; (4005d4 <gfx_mono_ssd1306_init+0x48>)
  40059e:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4005a0:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4005a2:	f04f 0801 	mov.w	r8, #1
  4005a6:	462f      	mov	r7, r5
  4005a8:	4e0b      	ldr	r6, [pc, #44]	; (4005d8 <gfx_mono_ssd1306_init+0x4c>)
{
  4005aa:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4005ac:	4643      	mov	r3, r8
  4005ae:	463a      	mov	r2, r7
  4005b0:	b2e1      	uxtb	r1, r4
  4005b2:	4628      	mov	r0, r5
  4005b4:	47b0      	blx	r6
  4005b6:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4005b8:	2c80      	cmp	r4, #128	; 0x80
  4005ba:	d1f7      	bne.n	4005ac <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4005bc:	3501      	adds	r5, #1
  4005be:	b2ed      	uxtb	r5, r5
  4005c0:	2d04      	cmp	r5, #4
  4005c2:	d1f2      	bne.n	4005aa <gfx_mono_ssd1306_init+0x1e>
  4005c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4005c8:	2040045c 	.word	0x2040045c
  4005cc:	00400511 	.word	0x00400511
  4005d0:	0040061d 	.word	0x0040061d
  4005d4:	004005dd 	.word	0x004005dd
  4005d8:	0040053d 	.word	0x0040053d

004005dc <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4005dc:	b538      	push	{r3, r4, r5, lr}
  4005de:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4005e0:	2208      	movs	r2, #8
  4005e2:	4b09      	ldr	r3, [pc, #36]	; (400608 <ssd1306_write_command+0x2c>)
  4005e4:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4005e6:	4c09      	ldr	r4, [pc, #36]	; (40060c <ssd1306_write_command+0x30>)
  4005e8:	2101      	movs	r1, #1
  4005ea:	4620      	mov	r0, r4
  4005ec:	4b08      	ldr	r3, [pc, #32]	; (400610 <ssd1306_write_command+0x34>)
  4005ee:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4005f0:	2301      	movs	r3, #1
  4005f2:	461a      	mov	r2, r3
  4005f4:	4629      	mov	r1, r5
  4005f6:	4620      	mov	r0, r4
  4005f8:	4c06      	ldr	r4, [pc, #24]	; (400614 <ssd1306_write_command+0x38>)
  4005fa:	47a0      	blx	r4
	delay_us(10);
  4005fc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400600:	4b05      	ldr	r3, [pc, #20]	; (400618 <ssd1306_write_command+0x3c>)
  400602:	4798      	blx	r3
  400604:	bd38      	pop	{r3, r4, r5, pc}
  400606:	bf00      	nop
  400608:	400e1000 	.word	0x400e1000
  40060c:	40008000 	.word	0x40008000
  400610:	00400349 	.word	0x00400349
  400614:	0040035f 	.word	0x0040035f
  400618:	20400001 	.word	0x20400001

0040061c <ssd1306_init>:
{
  40061c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400620:	4d66      	ldr	r5, [pc, #408]	; (4007bc <ssd1306_init+0x1a0>)
  400622:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400626:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400628:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40062c:	4b64      	ldr	r3, [pc, #400]	; (4007c0 <ssd1306_init+0x1a4>)
  40062e:	2708      	movs	r7, #8
  400630:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400632:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400636:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400638:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  40063c:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  40063e:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400640:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400644:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400646:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40064a:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40064c:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40064e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400652:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400654:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400656:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40065a:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40065c:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40065e:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400662:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400664:	f022 0208 	bic.w	r2, r2, #8
  400668:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40066a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40066c:	f022 0208 	bic.w	r2, r2, #8
  400670:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400672:	601f      	str	r7, [r3, #0]
  400674:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400676:	631f      	str	r7, [r3, #48]	; 0x30
  400678:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40067a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 4007f8 <ssd1306_init+0x1dc>
  40067e:	2300      	movs	r3, #0
  400680:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400684:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400688:	4640      	mov	r0, r8
  40068a:	4c4e      	ldr	r4, [pc, #312]	; (4007c4 <ssd1306_init+0x1a8>)
  40068c:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40068e:	2300      	movs	r3, #0
  400690:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400694:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400698:	4640      	mov	r0, r8
  40069a:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40069c:	2300      	movs	r3, #0
  40069e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4006a2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4006a6:	4640      	mov	r0, r8
  4006a8:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4006aa:	2300      	movs	r3, #0
  4006ac:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4006b0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4006b4:	4640      	mov	r0, r8
  4006b6:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4006b8:	2300      	movs	r3, #0
  4006ba:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4006be:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4006c2:	4640      	mov	r0, r8
  4006c4:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4006c6:	2300      	movs	r3, #0
  4006c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4006cc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4006d0:	4640      	mov	r0, r8
  4006d2:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4006d4:	4c3c      	ldr	r4, [pc, #240]	; (4007c8 <ssd1306_init+0x1ac>)
  4006d6:	f04f 0902 	mov.w	r9, #2
  4006da:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4006de:	f04f 0880 	mov.w	r8, #128	; 0x80
  4006e2:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4006e6:	6863      	ldr	r3, [r4, #4]
  4006e8:	f043 0301 	orr.w	r3, r3, #1
  4006ec:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4006ee:	463a      	mov	r2, r7
  4006f0:	2101      	movs	r1, #1
  4006f2:	4620      	mov	r0, r4
  4006f4:	4b35      	ldr	r3, [pc, #212]	; (4007cc <ssd1306_init+0x1b0>)
  4006f6:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4006f8:	2200      	movs	r2, #0
  4006fa:	2101      	movs	r1, #1
  4006fc:	4620      	mov	r0, r4
  4006fe:	4b34      	ldr	r3, [pc, #208]	; (4007d0 <ssd1306_init+0x1b4>)
  400700:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400702:	2200      	movs	r2, #0
  400704:	2101      	movs	r1, #1
  400706:	4620      	mov	r0, r4
  400708:	4b32      	ldr	r3, [pc, #200]	; (4007d4 <ssd1306_init+0x1b8>)
  40070a:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  40070c:	6863      	ldr	r3, [r4, #4]
  40070e:	f023 0302 	bic.w	r3, r3, #2
  400712:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400714:	2200      	movs	r2, #0
  400716:	2101      	movs	r1, #1
  400718:	4620      	mov	r0, r4
  40071a:	4b2f      	ldr	r3, [pc, #188]	; (4007d8 <ssd1306_init+0x1bc>)
  40071c:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  40071e:	6863      	ldr	r3, [r4, #4]
  400720:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400724:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400726:	6863      	ldr	r3, [r4, #4]
  400728:	f043 0310 	orr.w	r3, r3, #16
  40072c:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  40072e:	492b      	ldr	r1, [pc, #172]	; (4007dc <ssd1306_init+0x1c0>)
  400730:	482b      	ldr	r0, [pc, #172]	; (4007e0 <ssd1306_init+0x1c4>)
  400732:	4b2c      	ldr	r3, [pc, #176]	; (4007e4 <ssd1306_init+0x1c8>)
  400734:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400736:	b2c2      	uxtb	r2, r0
  400738:	2101      	movs	r1, #1
  40073a:	4620      	mov	r0, r4
  40073c:	4b2a      	ldr	r3, [pc, #168]	; (4007e8 <ssd1306_init+0x1cc>)
  40073e:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400740:	4620      	mov	r0, r4
  400742:	4b2a      	ldr	r3, [pc, #168]	; (4007ec <ssd1306_init+0x1d0>)
  400744:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400746:	2301      	movs	r3, #1
  400748:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40074a:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  40074c:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400750:	4c27      	ldr	r4, [pc, #156]	; (4007f0 <ssd1306_init+0x1d4>)
  400752:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400754:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400756:	f640 30b8 	movw	r0, #3000	; 0xbb8
  40075a:	47a0      	blx	r4
  40075c:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40075e:	20a8      	movs	r0, #168	; 0xa8
  400760:	4c24      	ldr	r4, [pc, #144]	; (4007f4 <ssd1306_init+0x1d8>)
  400762:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400764:	201f      	movs	r0, #31
  400766:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400768:	20d3      	movs	r0, #211	; 0xd3
  40076a:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  40076c:	2000      	movs	r0, #0
  40076e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400770:	2040      	movs	r0, #64	; 0x40
  400772:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400774:	20a1      	movs	r0, #161	; 0xa1
  400776:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400778:	20c8      	movs	r0, #200	; 0xc8
  40077a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40077c:	20da      	movs	r0, #218	; 0xda
  40077e:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400780:	4648      	mov	r0, r9
  400782:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400784:	2081      	movs	r0, #129	; 0x81
  400786:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400788:	208f      	movs	r0, #143	; 0x8f
  40078a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40078c:	20a4      	movs	r0, #164	; 0xa4
  40078e:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400790:	20a6      	movs	r0, #166	; 0xa6
  400792:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400794:	20d5      	movs	r0, #213	; 0xd5
  400796:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400798:	4640      	mov	r0, r8
  40079a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  40079c:	208d      	movs	r0, #141	; 0x8d
  40079e:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4007a0:	2014      	movs	r0, #20
  4007a2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4007a4:	20db      	movs	r0, #219	; 0xdb
  4007a6:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4007a8:	2040      	movs	r0, #64	; 0x40
  4007aa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  4007ac:	20d9      	movs	r0, #217	; 0xd9
  4007ae:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  4007b0:	20f1      	movs	r0, #241	; 0xf1
  4007b2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4007b4:	20af      	movs	r0, #175	; 0xaf
  4007b6:	47a0      	blx	r4
  4007b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4007bc:	400e1200 	.word	0x400e1200
  4007c0:	400e1000 	.word	0x400e1000
  4007c4:	004009c1 	.word	0x004009c1
  4007c8:	40008000 	.word	0x40008000
  4007cc:	004003cf 	.word	0x004003cf
  4007d0:	00400393 	.word	0x00400393
  4007d4:	004003b1 	.word	0x004003b1
  4007d8:	00400415 	.word	0x00400415
  4007dc:	08f0d180 	.word	0x08f0d180
  4007e0:	001e8480 	.word	0x001e8480
  4007e4:	00400429 	.word	0x00400429
  4007e8:	0040043f 	.word	0x0040043f
  4007ec:	0040031d 	.word	0x0040031d
  4007f0:	20400001 	.word	0x20400001
  4007f4:	004005dd 	.word	0x004005dd
  4007f8:	400e1400 	.word	0x400e1400

004007fc <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4007fc:	b538      	push	{r3, r4, r5, lr}
  4007fe:	4605      	mov	r5, r0
  400800:	2208      	movs	r2, #8
  400802:	4b09      	ldr	r3, [pc, #36]	; (400828 <ssd1306_write_data+0x2c>)
  400804:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400806:	4c09      	ldr	r4, [pc, #36]	; (40082c <ssd1306_write_data+0x30>)
  400808:	2101      	movs	r1, #1
  40080a:	4620      	mov	r0, r4
  40080c:	4b08      	ldr	r3, [pc, #32]	; (400830 <ssd1306_write_data+0x34>)
  40080e:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400810:	2301      	movs	r3, #1
  400812:	461a      	mov	r2, r3
  400814:	4629      	mov	r1, r5
  400816:	4620      	mov	r0, r4
  400818:	4c06      	ldr	r4, [pc, #24]	; (400834 <ssd1306_write_data+0x38>)
  40081a:	47a0      	blx	r4
	delay_us(10);
  40081c:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400820:	4b05      	ldr	r3, [pc, #20]	; (400838 <ssd1306_write_data+0x3c>)
  400822:	4798      	blx	r3
  400824:	bd38      	pop	{r3, r4, r5, pc}
  400826:	bf00      	nop
  400828:	400e1000 	.word	0x400e1000
  40082c:	40008000 	.word	0x40008000
  400830:	00400349 	.word	0x00400349
  400834:	0040035f 	.word	0x0040035f
  400838:	20400001 	.word	0x20400001

0040083c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40083c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40083e:	4810      	ldr	r0, [pc, #64]	; (400880 <sysclk_init+0x44>)
  400840:	4b10      	ldr	r3, [pc, #64]	; (400884 <sysclk_init+0x48>)
  400842:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400844:	213e      	movs	r1, #62	; 0x3e
  400846:	2000      	movs	r0, #0
  400848:	4b0f      	ldr	r3, [pc, #60]	; (400888 <sysclk_init+0x4c>)
  40084a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40084c:	4c0f      	ldr	r4, [pc, #60]	; (40088c <sysclk_init+0x50>)
  40084e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400850:	2800      	cmp	r0, #0
  400852:	d0fc      	beq.n	40084e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400854:	4b0e      	ldr	r3, [pc, #56]	; (400890 <sysclk_init+0x54>)
  400856:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400858:	4a0e      	ldr	r2, [pc, #56]	; (400894 <sysclk_init+0x58>)
  40085a:	4b0f      	ldr	r3, [pc, #60]	; (400898 <sysclk_init+0x5c>)
  40085c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40085e:	4c0f      	ldr	r4, [pc, #60]	; (40089c <sysclk_init+0x60>)
  400860:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400862:	2800      	cmp	r0, #0
  400864:	d0fc      	beq.n	400860 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400866:	2002      	movs	r0, #2
  400868:	4b0d      	ldr	r3, [pc, #52]	; (4008a0 <sysclk_init+0x64>)
  40086a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40086c:	2000      	movs	r0, #0
  40086e:	4b0d      	ldr	r3, [pc, #52]	; (4008a4 <sysclk_init+0x68>)
  400870:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400872:	4b0d      	ldr	r3, [pc, #52]	; (4008a8 <sysclk_init+0x6c>)
  400874:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400876:	4802      	ldr	r0, [pc, #8]	; (400880 <sysclk_init+0x44>)
  400878:	4b02      	ldr	r3, [pc, #8]	; (400884 <sysclk_init+0x48>)
  40087a:	4798      	blx	r3
  40087c:	bd10      	pop	{r4, pc}
  40087e:	bf00      	nop
  400880:	11e1a300 	.word	0x11e1a300
  400884:	004011d1 	.word	0x004011d1
  400888:	00400c5d 	.word	0x00400c5d
  40088c:	00400cb1 	.word	0x00400cb1
  400890:	00400cc1 	.word	0x00400cc1
  400894:	20183f01 	.word	0x20183f01
  400898:	400e0600 	.word	0x400e0600
  40089c:	00400cd1 	.word	0x00400cd1
  4008a0:	00400bc1 	.word	0x00400bc1
  4008a4:	00400bf9 	.word	0x00400bf9
  4008a8:	004010c5 	.word	0x004010c5

004008ac <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4008ac:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4008b0:	0053      	lsls	r3, r2, #1
  4008b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4008b6:	fbb2 f2f3 	udiv	r2, r2, r3
  4008ba:	3a01      	subs	r2, #1
  4008bc:	f3c2 020d 	ubfx	r2, r2, #0, #14
  4008c0:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  4008c4:	4770      	bx	lr

004008c6 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  4008c6:	6301      	str	r1, [r0, #48]	; 0x30
  4008c8:	4770      	bx	lr

004008ca <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  4008ca:	6341      	str	r1, [r0, #52]	; 0x34
  4008cc:	4770      	bx	lr

004008ce <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4008ce:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4008d0:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4008d4:	d03a      	beq.n	40094c <pio_set_peripheral+0x7e>
  4008d6:	d813      	bhi.n	400900 <pio_set_peripheral+0x32>
  4008d8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4008dc:	d025      	beq.n	40092a <pio_set_peripheral+0x5c>
  4008de:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4008e2:	d10a      	bne.n	4008fa <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008e4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4008e6:	4313      	orrs	r3, r2
  4008e8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4008ea:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4008ec:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4008ee:	400b      	ands	r3, r1
  4008f0:	ea23 0302 	bic.w	r3, r3, r2
  4008f4:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4008f6:	6042      	str	r2, [r0, #4]
  4008f8:	4770      	bx	lr
	switch (ul_type) {
  4008fa:	2900      	cmp	r1, #0
  4008fc:	d1fb      	bne.n	4008f6 <pio_set_peripheral+0x28>
  4008fe:	4770      	bx	lr
  400900:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400904:	d021      	beq.n	40094a <pio_set_peripheral+0x7c>
  400906:	d809      	bhi.n	40091c <pio_set_peripheral+0x4e>
  400908:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40090c:	d1f3      	bne.n	4008f6 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40090e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400910:	4313      	orrs	r3, r2
  400912:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400914:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400916:	4313      	orrs	r3, r2
  400918:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40091a:	e7ec      	b.n	4008f6 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40091c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400920:	d013      	beq.n	40094a <pio_set_peripheral+0x7c>
  400922:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400926:	d010      	beq.n	40094a <pio_set_peripheral+0x7c>
  400928:	e7e5      	b.n	4008f6 <pio_set_peripheral+0x28>
{
  40092a:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40092c:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40092e:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400930:	43d3      	mvns	r3, r2
  400932:	4021      	ands	r1, r4
  400934:	461c      	mov	r4, r3
  400936:	4019      	ands	r1, r3
  400938:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40093a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40093c:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40093e:	400b      	ands	r3, r1
  400940:	4023      	ands	r3, r4
  400942:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400944:	6042      	str	r2, [r0, #4]
}
  400946:	f85d 4b04 	ldr.w	r4, [sp], #4
  40094a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40094c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40094e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400950:	400b      	ands	r3, r1
  400952:	ea23 0302 	bic.w	r3, r3, r2
  400956:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400958:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40095a:	4313      	orrs	r3, r2
  40095c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40095e:	e7ca      	b.n	4008f6 <pio_set_peripheral+0x28>

00400960 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400960:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400962:	f012 0f01 	tst.w	r2, #1
  400966:	d10d      	bne.n	400984 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400968:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40096a:	f012 0f0a 	tst.w	r2, #10
  40096e:	d00b      	beq.n	400988 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400970:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400972:	f012 0f02 	tst.w	r2, #2
  400976:	d109      	bne.n	40098c <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400978:	f012 0f08 	tst.w	r2, #8
  40097c:	d008      	beq.n	400990 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  40097e:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400982:	e005      	b.n	400990 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400984:	6641      	str	r1, [r0, #100]	; 0x64
  400986:	e7f0      	b.n	40096a <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400988:	6241      	str	r1, [r0, #36]	; 0x24
  40098a:	e7f2      	b.n	400972 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  40098c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400990:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400992:	6001      	str	r1, [r0, #0]
  400994:	4770      	bx	lr

00400996 <pio_set_output>:
{
  400996:	b410      	push	{r4}
  400998:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  40099a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40099c:	b94c      	cbnz	r4, 4009b2 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  40099e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4009a0:	b14b      	cbz	r3, 4009b6 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  4009a2:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4009a4:	b94a      	cbnz	r2, 4009ba <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  4009a6:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4009a8:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4009aa:	6001      	str	r1, [r0, #0]
}
  4009ac:	f85d 4b04 	ldr.w	r4, [sp], #4
  4009b0:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4009b2:	6641      	str	r1, [r0, #100]	; 0x64
  4009b4:	e7f4      	b.n	4009a0 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4009b6:	6541      	str	r1, [r0, #84]	; 0x54
  4009b8:	e7f4      	b.n	4009a4 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4009ba:	6301      	str	r1, [r0, #48]	; 0x30
  4009bc:	e7f4      	b.n	4009a8 <pio_set_output+0x12>
	...

004009c0 <pio_configure>:
{
  4009c0:	b570      	push	{r4, r5, r6, lr}
  4009c2:	b082      	sub	sp, #8
  4009c4:	4605      	mov	r5, r0
  4009c6:	4616      	mov	r6, r2
  4009c8:	461c      	mov	r4, r3
	switch (ul_type) {
  4009ca:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4009ce:	d014      	beq.n	4009fa <pio_configure+0x3a>
  4009d0:	d90a      	bls.n	4009e8 <pio_configure+0x28>
  4009d2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4009d6:	d024      	beq.n	400a22 <pio_configure+0x62>
  4009d8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4009dc:	d021      	beq.n	400a22 <pio_configure+0x62>
  4009de:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4009e2:	d017      	beq.n	400a14 <pio_configure+0x54>
		return 0;
  4009e4:	2000      	movs	r0, #0
  4009e6:	e01a      	b.n	400a1e <pio_configure+0x5e>
	switch (ul_type) {
  4009e8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4009ec:	d005      	beq.n	4009fa <pio_configure+0x3a>
  4009ee:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4009f2:	d002      	beq.n	4009fa <pio_configure+0x3a>
  4009f4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4009f8:	d1f4      	bne.n	4009e4 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4009fa:	4632      	mov	r2, r6
  4009fc:	4628      	mov	r0, r5
  4009fe:	4b11      	ldr	r3, [pc, #68]	; (400a44 <pio_configure+0x84>)
  400a00:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400a02:	f014 0f01 	tst.w	r4, #1
  400a06:	d102      	bne.n	400a0e <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400a08:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400a0a:	2001      	movs	r0, #1
  400a0c:	e007      	b.n	400a1e <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400a0e:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400a10:	2001      	movs	r0, #1
  400a12:	e004      	b.n	400a1e <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400a14:	461a      	mov	r2, r3
  400a16:	4631      	mov	r1, r6
  400a18:	4b0b      	ldr	r3, [pc, #44]	; (400a48 <pio_configure+0x88>)
  400a1a:	4798      	blx	r3
	return 1;
  400a1c:	2001      	movs	r0, #1
}
  400a1e:	b002      	add	sp, #8
  400a20:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400a22:	f004 0301 	and.w	r3, r4, #1
  400a26:	9300      	str	r3, [sp, #0]
  400a28:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400a2c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400a30:	bf14      	ite	ne
  400a32:	2200      	movne	r2, #0
  400a34:	2201      	moveq	r2, #1
  400a36:	4631      	mov	r1, r6
  400a38:	4628      	mov	r0, r5
  400a3a:	4c04      	ldr	r4, [pc, #16]	; (400a4c <pio_configure+0x8c>)
  400a3c:	47a0      	blx	r4
	return 1;
  400a3e:	2001      	movs	r0, #1
		break;
  400a40:	e7ed      	b.n	400a1e <pio_configure+0x5e>
  400a42:	bf00      	nop
  400a44:	004008cf 	.word	0x004008cf
  400a48:	00400961 	.word	0x00400961
  400a4c:	00400997 	.word	0x00400997

00400a50 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400a50:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400a52:	420b      	tst	r3, r1
}
  400a54:	bf14      	ite	ne
  400a56:	2001      	movne	r0, #1
  400a58:	2000      	moveq	r0, #0
  400a5a:	4770      	bx	lr

00400a5c <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400a5c:	f012 0f10 	tst.w	r2, #16
  400a60:	d012      	beq.n	400a88 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400a62:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400a66:	f012 0f20 	tst.w	r2, #32
  400a6a:	d007      	beq.n	400a7c <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400a6c:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400a70:	f012 0f40 	tst.w	r2, #64	; 0x40
  400a74:	d005      	beq.n	400a82 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400a76:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400a7a:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400a7c:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400a80:	e7f6      	b.n	400a70 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400a82:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400a86:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400a88:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400a8c:	4770      	bx	lr

00400a8e <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400a8e:	6401      	str	r1, [r0, #64]	; 0x40
  400a90:	4770      	bx	lr

00400a92 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400a92:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400a94:	4770      	bx	lr

00400a96 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400a96:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400a98:	4770      	bx	lr
	...

00400a9c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400a9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400aa0:	4604      	mov	r4, r0
  400aa2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400aa4:	4b0e      	ldr	r3, [pc, #56]	; (400ae0 <pio_handler_process+0x44>)
  400aa6:	4798      	blx	r3
  400aa8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400aaa:	4620      	mov	r0, r4
  400aac:	4b0d      	ldr	r3, [pc, #52]	; (400ae4 <pio_handler_process+0x48>)
  400aae:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400ab0:	4005      	ands	r5, r0
  400ab2:	d013      	beq.n	400adc <pio_handler_process+0x40>
  400ab4:	4c0c      	ldr	r4, [pc, #48]	; (400ae8 <pio_handler_process+0x4c>)
  400ab6:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400aba:	e003      	b.n	400ac4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400abc:	42b4      	cmp	r4, r6
  400abe:	d00d      	beq.n	400adc <pio_handler_process+0x40>
  400ac0:	3410      	adds	r4, #16
		while (status != 0) {
  400ac2:	b15d      	cbz	r5, 400adc <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400ac4:	6820      	ldr	r0, [r4, #0]
  400ac6:	4540      	cmp	r0, r8
  400ac8:	d1f8      	bne.n	400abc <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400aca:	6861      	ldr	r1, [r4, #4]
  400acc:	4229      	tst	r1, r5
  400ace:	d0f5      	beq.n	400abc <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ad0:	68e3      	ldr	r3, [r4, #12]
  400ad2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400ad4:	6863      	ldr	r3, [r4, #4]
  400ad6:	ea25 0503 	bic.w	r5, r5, r3
  400ada:	e7ef      	b.n	400abc <pio_handler_process+0x20>
  400adc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ae0:	00400a93 	.word	0x00400a93
  400ae4:	00400a97 	.word	0x00400a97
  400ae8:	2040065c 	.word	0x2040065c

00400aec <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400aee:	4c18      	ldr	r4, [pc, #96]	; (400b50 <pio_handler_set+0x64>)
  400af0:	6826      	ldr	r6, [r4, #0]
  400af2:	2e06      	cmp	r6, #6
  400af4:	d82a      	bhi.n	400b4c <pio_handler_set+0x60>
  400af6:	f04f 0c00 	mov.w	ip, #0
  400afa:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400afc:	4f15      	ldr	r7, [pc, #84]	; (400b54 <pio_handler_set+0x68>)
  400afe:	e004      	b.n	400b0a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400b00:	3401      	adds	r4, #1
  400b02:	b2e4      	uxtb	r4, r4
  400b04:	46a4      	mov	ip, r4
  400b06:	42a6      	cmp	r6, r4
  400b08:	d309      	bcc.n	400b1e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400b0a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400b0c:	0125      	lsls	r5, r4, #4
  400b0e:	597d      	ldr	r5, [r7, r5]
  400b10:	428d      	cmp	r5, r1
  400b12:	d1f5      	bne.n	400b00 <pio_handler_set+0x14>
  400b14:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400b18:	686d      	ldr	r5, [r5, #4]
  400b1a:	4295      	cmp	r5, r2
  400b1c:	d1f0      	bne.n	400b00 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400b1e:	4d0d      	ldr	r5, [pc, #52]	; (400b54 <pio_handler_set+0x68>)
  400b20:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400b24:	eb05 040e 	add.w	r4, r5, lr
  400b28:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400b2c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400b2e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400b30:	9906      	ldr	r1, [sp, #24]
  400b32:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400b34:	3601      	adds	r6, #1
  400b36:	4566      	cmp	r6, ip
  400b38:	d005      	beq.n	400b46 <pio_handler_set+0x5a>
  400b3a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400b3c:	461a      	mov	r2, r3
  400b3e:	4b06      	ldr	r3, [pc, #24]	; (400b58 <pio_handler_set+0x6c>)
  400b40:	4798      	blx	r3

	return 0;
  400b42:	2000      	movs	r0, #0
  400b44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400b46:	4902      	ldr	r1, [pc, #8]	; (400b50 <pio_handler_set+0x64>)
  400b48:	600e      	str	r6, [r1, #0]
  400b4a:	e7f6      	b.n	400b3a <pio_handler_set+0x4e>
		return 1;
  400b4c:	2001      	movs	r0, #1
}
  400b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b50:	204006cc 	.word	0x204006cc
  400b54:	2040065c 	.word	0x2040065c
  400b58:	00400a5d 	.word	0x00400a5d

00400b5c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400b5c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400b5e:	210a      	movs	r1, #10
  400b60:	4801      	ldr	r0, [pc, #4]	; (400b68 <PIOA_Handler+0xc>)
  400b62:	4b02      	ldr	r3, [pc, #8]	; (400b6c <PIOA_Handler+0x10>)
  400b64:	4798      	blx	r3
  400b66:	bd08      	pop	{r3, pc}
  400b68:	400e0e00 	.word	0x400e0e00
  400b6c:	00400a9d 	.word	0x00400a9d

00400b70 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400b70:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400b72:	210b      	movs	r1, #11
  400b74:	4801      	ldr	r0, [pc, #4]	; (400b7c <PIOB_Handler+0xc>)
  400b76:	4b02      	ldr	r3, [pc, #8]	; (400b80 <PIOB_Handler+0x10>)
  400b78:	4798      	blx	r3
  400b7a:	bd08      	pop	{r3, pc}
  400b7c:	400e1000 	.word	0x400e1000
  400b80:	00400a9d 	.word	0x00400a9d

00400b84 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400b84:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400b86:	210c      	movs	r1, #12
  400b88:	4801      	ldr	r0, [pc, #4]	; (400b90 <PIOC_Handler+0xc>)
  400b8a:	4b02      	ldr	r3, [pc, #8]	; (400b94 <PIOC_Handler+0x10>)
  400b8c:	4798      	blx	r3
  400b8e:	bd08      	pop	{r3, pc}
  400b90:	400e1200 	.word	0x400e1200
  400b94:	00400a9d 	.word	0x00400a9d

00400b98 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400b98:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400b9a:	2110      	movs	r1, #16
  400b9c:	4801      	ldr	r0, [pc, #4]	; (400ba4 <PIOD_Handler+0xc>)
  400b9e:	4b02      	ldr	r3, [pc, #8]	; (400ba8 <PIOD_Handler+0x10>)
  400ba0:	4798      	blx	r3
  400ba2:	bd08      	pop	{r3, pc}
  400ba4:	400e1400 	.word	0x400e1400
  400ba8:	00400a9d 	.word	0x00400a9d

00400bac <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400bac:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400bae:	2111      	movs	r1, #17
  400bb0:	4801      	ldr	r0, [pc, #4]	; (400bb8 <PIOE_Handler+0xc>)
  400bb2:	4b02      	ldr	r3, [pc, #8]	; (400bbc <PIOE_Handler+0x10>)
  400bb4:	4798      	blx	r3
  400bb6:	bd08      	pop	{r3, pc}
  400bb8:	400e1600 	.word	0x400e1600
  400bbc:	00400a9d 	.word	0x00400a9d

00400bc0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400bc0:	2803      	cmp	r0, #3
  400bc2:	d011      	beq.n	400be8 <pmc_mck_set_division+0x28>
  400bc4:	2804      	cmp	r0, #4
  400bc6:	d012      	beq.n	400bee <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400bc8:	2802      	cmp	r0, #2
  400bca:	bf0c      	ite	eq
  400bcc:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400bd0:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400bd2:	4a08      	ldr	r2, [pc, #32]	; (400bf4 <pmc_mck_set_division+0x34>)
  400bd4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400bd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400bda:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400bdc:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400bde:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400be0:	f013 0f08 	tst.w	r3, #8
  400be4:	d0fb      	beq.n	400bde <pmc_mck_set_division+0x1e>
}
  400be6:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400be8:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400bec:	e7f1      	b.n	400bd2 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400bee:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400bf2:	e7ee      	b.n	400bd2 <pmc_mck_set_division+0x12>
  400bf4:	400e0600 	.word	0x400e0600

00400bf8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400bf8:	4a17      	ldr	r2, [pc, #92]	; (400c58 <pmc_switch_mck_to_pllack+0x60>)
  400bfa:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400bfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400c00:	4318      	orrs	r0, r3
  400c02:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c04:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400c06:	f013 0f08 	tst.w	r3, #8
  400c0a:	d10a      	bne.n	400c22 <pmc_switch_mck_to_pllack+0x2a>
  400c0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400c10:	4911      	ldr	r1, [pc, #68]	; (400c58 <pmc_switch_mck_to_pllack+0x60>)
  400c12:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400c14:	f012 0f08 	tst.w	r2, #8
  400c18:	d103      	bne.n	400c22 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400c1a:	3b01      	subs	r3, #1
  400c1c:	d1f9      	bne.n	400c12 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400c1e:	2001      	movs	r0, #1
  400c20:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400c22:	4a0d      	ldr	r2, [pc, #52]	; (400c58 <pmc_switch_mck_to_pllack+0x60>)
  400c24:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400c26:	f023 0303 	bic.w	r3, r3, #3
  400c2a:	f043 0302 	orr.w	r3, r3, #2
  400c2e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c30:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400c32:	f013 0f08 	tst.w	r3, #8
  400c36:	d10a      	bne.n	400c4e <pmc_switch_mck_to_pllack+0x56>
  400c38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400c3c:	4906      	ldr	r1, [pc, #24]	; (400c58 <pmc_switch_mck_to_pllack+0x60>)
  400c3e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400c40:	f012 0f08 	tst.w	r2, #8
  400c44:	d105      	bne.n	400c52 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400c46:	3b01      	subs	r3, #1
  400c48:	d1f9      	bne.n	400c3e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400c4a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400c4c:	4770      	bx	lr
	return 0;
  400c4e:	2000      	movs	r0, #0
  400c50:	4770      	bx	lr
  400c52:	2000      	movs	r0, #0
  400c54:	4770      	bx	lr
  400c56:	bf00      	nop
  400c58:	400e0600 	.word	0x400e0600

00400c5c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400c5c:	b9a0      	cbnz	r0, 400c88 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c5e:	480e      	ldr	r0, [pc, #56]	; (400c98 <pmc_switch_mainck_to_xtal+0x3c>)
  400c60:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400c62:	0209      	lsls	r1, r1, #8
  400c64:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c66:	4a0d      	ldr	r2, [pc, #52]	; (400c9c <pmc_switch_mainck_to_xtal+0x40>)
  400c68:	401a      	ands	r2, r3
  400c6a:	4b0d      	ldr	r3, [pc, #52]	; (400ca0 <pmc_switch_mainck_to_xtal+0x44>)
  400c6c:	4313      	orrs	r3, r2
  400c6e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c70:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400c72:	4602      	mov	r2, r0
  400c74:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400c76:	f013 0f01 	tst.w	r3, #1
  400c7a:	d0fb      	beq.n	400c74 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400c7c:	4a06      	ldr	r2, [pc, #24]	; (400c98 <pmc_switch_mainck_to_xtal+0x3c>)
  400c7e:	6a11      	ldr	r1, [r2, #32]
  400c80:	4b08      	ldr	r3, [pc, #32]	; (400ca4 <pmc_switch_mainck_to_xtal+0x48>)
  400c82:	430b      	orrs	r3, r1
  400c84:	6213      	str	r3, [r2, #32]
  400c86:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c88:	4903      	ldr	r1, [pc, #12]	; (400c98 <pmc_switch_mainck_to_xtal+0x3c>)
  400c8a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400c8c:	4a06      	ldr	r2, [pc, #24]	; (400ca8 <pmc_switch_mainck_to_xtal+0x4c>)
  400c8e:	401a      	ands	r2, r3
  400c90:	4b06      	ldr	r3, [pc, #24]	; (400cac <pmc_switch_mainck_to_xtal+0x50>)
  400c92:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c94:	620b      	str	r3, [r1, #32]
  400c96:	4770      	bx	lr
  400c98:	400e0600 	.word	0x400e0600
  400c9c:	ffc8fffc 	.word	0xffc8fffc
  400ca0:	00370001 	.word	0x00370001
  400ca4:	01370000 	.word	0x01370000
  400ca8:	fec8fffc 	.word	0xfec8fffc
  400cac:	01370002 	.word	0x01370002

00400cb0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400cb0:	4b02      	ldr	r3, [pc, #8]	; (400cbc <pmc_osc_is_ready_mainck+0xc>)
  400cb2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400cb4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400cb8:	4770      	bx	lr
  400cba:	bf00      	nop
  400cbc:	400e0600 	.word	0x400e0600

00400cc0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400cc0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400cc4:	4b01      	ldr	r3, [pc, #4]	; (400ccc <pmc_disable_pllack+0xc>)
  400cc6:	629a      	str	r2, [r3, #40]	; 0x28
  400cc8:	4770      	bx	lr
  400cca:	bf00      	nop
  400ccc:	400e0600 	.word	0x400e0600

00400cd0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400cd0:	4b02      	ldr	r3, [pc, #8]	; (400cdc <pmc_is_locked_pllack+0xc>)
  400cd2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400cd4:	f000 0002 	and.w	r0, r0, #2
  400cd8:	4770      	bx	lr
  400cda:	bf00      	nop
  400cdc:	400e0600 	.word	0x400e0600

00400ce0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400ce0:	283f      	cmp	r0, #63	; 0x3f
  400ce2:	d81e      	bhi.n	400d22 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400ce4:	281f      	cmp	r0, #31
  400ce6:	d80c      	bhi.n	400d02 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400ce8:	4b11      	ldr	r3, [pc, #68]	; (400d30 <pmc_enable_periph_clk+0x50>)
  400cea:	699a      	ldr	r2, [r3, #24]
  400cec:	2301      	movs	r3, #1
  400cee:	4083      	lsls	r3, r0
  400cf0:	4393      	bics	r3, r2
  400cf2:	d018      	beq.n	400d26 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400cf4:	2301      	movs	r3, #1
  400cf6:	fa03 f000 	lsl.w	r0, r3, r0
  400cfa:	4b0d      	ldr	r3, [pc, #52]	; (400d30 <pmc_enable_periph_clk+0x50>)
  400cfc:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400cfe:	2000      	movs	r0, #0
  400d00:	4770      	bx	lr
		ul_id -= 32;
  400d02:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400d04:	4b0a      	ldr	r3, [pc, #40]	; (400d30 <pmc_enable_periph_clk+0x50>)
  400d06:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400d0a:	2301      	movs	r3, #1
  400d0c:	4083      	lsls	r3, r0
  400d0e:	4393      	bics	r3, r2
  400d10:	d00b      	beq.n	400d2a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400d12:	2301      	movs	r3, #1
  400d14:	fa03 f000 	lsl.w	r0, r3, r0
  400d18:	4b05      	ldr	r3, [pc, #20]	; (400d30 <pmc_enable_periph_clk+0x50>)
  400d1a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400d1e:	2000      	movs	r0, #0
  400d20:	4770      	bx	lr
		return 1;
  400d22:	2001      	movs	r0, #1
  400d24:	4770      	bx	lr
	return 0;
  400d26:	2000      	movs	r0, #0
  400d28:	4770      	bx	lr
  400d2a:	2000      	movs	r0, #0
}
  400d2c:	4770      	bx	lr
  400d2e:	bf00      	nop
  400d30:	400e0600 	.word	0x400e0600

00400d34 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400d34:	4770      	bx	lr
	...

00400d38 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400d38:	4a10      	ldr	r2, [pc, #64]	; (400d7c <pmc_enable_waitmode+0x44>)
  400d3a:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400d3c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400d40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  400d44:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400d46:	6a11      	ldr	r1, [r2, #32]
  400d48:	4b0d      	ldr	r3, [pc, #52]	; (400d80 <pmc_enable_waitmode+0x48>)
  400d4a:	430b      	orrs	r3, r1
  400d4c:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400d4e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d50:	f013 0f08 	tst.w	r3, #8
  400d54:	d0fb      	beq.n	400d4e <pmc_enable_waitmode+0x16>
  400d56:	f44f 73fa 	mov.w	r3, #500	; 0x1f4

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400d5a:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  400d5c:	3b01      	subs	r3, #1
  400d5e:	d1fc      	bne.n	400d5a <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400d60:	4a06      	ldr	r2, [pc, #24]	; (400d7c <pmc_enable_waitmode+0x44>)
  400d62:	6a13      	ldr	r3, [r2, #32]
  400d64:	f013 0f08 	tst.w	r3, #8
  400d68:	d0fb      	beq.n	400d62 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400d6a:	4a04      	ldr	r2, [pc, #16]	; (400d7c <pmc_enable_waitmode+0x44>)
  400d6c:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400d6e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400d72:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  400d76:	6713      	str	r3, [r2, #112]	; 0x70
  400d78:	4770      	bx	lr
  400d7a:	bf00      	nop
  400d7c:	400e0600 	.word	0x400e0600
  400d80:	00370004 	.word	0x00370004

00400d84 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  400d84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  400d88:	1e43      	subs	r3, r0, #1
  400d8a:	2b04      	cmp	r3, #4
  400d8c:	f200 8107 	bhi.w	400f9e <pmc_sleep+0x21a>
  400d90:	e8df f013 	tbh	[pc, r3, lsl #1]
  400d94:	00050005 	.word	0x00050005
  400d98:	00150015 	.word	0x00150015
  400d9c:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  400d9e:	4a81      	ldr	r2, [pc, #516]	; (400fa4 <pmc_sleep+0x220>)
  400da0:	6913      	ldr	r3, [r2, #16]
  400da2:	f023 0304 	bic.w	r3, r3, #4
  400da6:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  400da8:	2201      	movs	r2, #1
  400daa:	4b7f      	ldr	r3, [pc, #508]	; (400fa8 <pmc_sleep+0x224>)
  400dac:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400dae:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400db2:	b662      	cpsie	i
  __ASM volatile ("dsb");
  400db4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  400db8:	bf30      	wfi
  400dba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400dbe:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  400dc0:	2803      	cmp	r0, #3
  400dc2:	bf0c      	ite	eq
  400dc4:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  400dc6:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  400dca:	4b78      	ldr	r3, [pc, #480]	; (400fac <pmc_sleep+0x228>)
  400dcc:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400dce:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400dd0:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400dd4:	2200      	movs	r2, #0
  400dd6:	4b74      	ldr	r3, [pc, #464]	; (400fa8 <pmc_sleep+0x224>)
  400dd8:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  400dda:	2201      	movs	r2, #1
  400ddc:	4b74      	ldr	r3, [pc, #464]	; (400fb0 <pmc_sleep+0x22c>)
  400dde:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  400de0:	4b74      	ldr	r3, [pc, #464]	; (400fb4 <pmc_sleep+0x230>)
  400de2:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  400de4:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  400de6:	4a74      	ldr	r2, [pc, #464]	; (400fb8 <pmc_sleep+0x234>)
  400de8:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  400dec:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  400dee:	4a73      	ldr	r2, [pc, #460]	; (400fbc <pmc_sleep+0x238>)
  400df0:	433a      	orrs	r2, r7
  400df2:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  400df4:	f005 0903 	and.w	r9, r5, #3
  400df8:	f1b9 0f01 	cmp.w	r9, #1
  400dfc:	f240 8089 	bls.w	400f12 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  400e00:	f025 0103 	bic.w	r1, r5, #3
  400e04:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  400e08:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e0a:	461a      	mov	r2, r3
  400e0c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e0e:	f013 0f08 	tst.w	r3, #8
  400e12:	d0fb      	beq.n	400e0c <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  400e14:	f011 0f70 	tst.w	r1, #112	; 0x70
  400e18:	d008      	beq.n	400e2c <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  400e1a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  400e1e:	4b65      	ldr	r3, [pc, #404]	; (400fb4 <pmc_sleep+0x230>)
  400e20:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e22:	461a      	mov	r2, r3
  400e24:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e26:	f013 0f08 	tst.w	r3, #8
  400e2a:	d0fb      	beq.n	400e24 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  400e2c:	4b64      	ldr	r3, [pc, #400]	; (400fc0 <pmc_sleep+0x23c>)
  400e2e:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400e30:	4a60      	ldr	r2, [pc, #384]	; (400fb4 <pmc_sleep+0x230>)
  400e32:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e34:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  400e38:	d0fb      	beq.n	400e32 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400e3a:	4a5e      	ldr	r2, [pc, #376]	; (400fb4 <pmc_sleep+0x230>)
  400e3c:	6a11      	ldr	r1, [r2, #32]
  400e3e:	4b61      	ldr	r3, [pc, #388]	; (400fc4 <pmc_sleep+0x240>)
  400e40:	400b      	ands	r3, r1
  400e42:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400e46:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400e48:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e4a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400e4e:	d0fb      	beq.n	400e48 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  400e50:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  400e54:	4a58      	ldr	r2, [pc, #352]	; (400fb8 <pmc_sleep+0x234>)
  400e56:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  400e58:	2c04      	cmp	r4, #4
  400e5a:	d05c      	beq.n	400f16 <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  400e5c:	4c52      	ldr	r4, [pc, #328]	; (400fa8 <pmc_sleep+0x224>)
  400e5e:	2301      	movs	r3, #1
  400e60:	7023      	strb	r3, [r4, #0]
  400e62:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400e66:	b662      	cpsie	i

		pmc_enable_waitmode();
  400e68:	4b57      	ldr	r3, [pc, #348]	; (400fc8 <pmc_sleep+0x244>)
  400e6a:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  400e6c:	b672      	cpsid	i
  400e6e:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  400e72:	2300      	movs	r3, #0
  400e74:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  400e76:	f017 0f02 	tst.w	r7, #2
  400e7a:	d055      	beq.n	400f28 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e7c:	4a4d      	ldr	r2, [pc, #308]	; (400fb4 <pmc_sleep+0x230>)
  400e7e:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400e80:	4952      	ldr	r1, [pc, #328]	; (400fcc <pmc_sleep+0x248>)
  400e82:	4019      	ands	r1, r3
  400e84:	4b52      	ldr	r3, [pc, #328]	; (400fd0 <pmc_sleep+0x24c>)
  400e86:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e88:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400e8a:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  400e8c:	4b51      	ldr	r3, [pc, #324]	; (400fd4 <pmc_sleep+0x250>)
  400e8e:	400b      	ands	r3, r1
  400e90:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400e94:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  400e96:	4b50      	ldr	r3, [pc, #320]	; (400fd8 <pmc_sleep+0x254>)
  400e98:	4033      	ands	r3, r6
  400e9a:	2b00      	cmp	r3, #0
  400e9c:	d06e      	beq.n	400f7c <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  400e9e:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  400ea2:	4b44      	ldr	r3, [pc, #272]	; (400fb4 <pmc_sleep+0x230>)
  400ea4:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  400ea6:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  400ea8:	f1b9 0f02 	cmp.w	r9, #2
  400eac:	d104      	bne.n	400eb8 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  400eae:	4a41      	ldr	r2, [pc, #260]	; (400fb4 <pmc_sleep+0x230>)
  400eb0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eb2:	f013 0f02 	tst.w	r3, #2
  400eb6:	d0fb      	beq.n	400eb0 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  400eb8:	4a3e      	ldr	r2, [pc, #248]	; (400fb4 <pmc_sleep+0x230>)
  400eba:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  400ebc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  400ec0:	f005 0070 	and.w	r0, r5, #112	; 0x70
  400ec4:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  400ec6:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ec8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eca:	f013 0f08 	tst.w	r3, #8
  400ece:	d0fb      	beq.n	400ec8 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  400ed0:	4b39      	ldr	r3, [pc, #228]	; (400fb8 <pmc_sleep+0x234>)
  400ed2:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  400ed6:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400eda:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400edc:	461a      	mov	r2, r3
  400ede:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ee0:	f013 0f08 	tst.w	r3, #8
  400ee4:	d0fb      	beq.n	400ede <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  400ee6:	4a33      	ldr	r2, [pc, #204]	; (400fb4 <pmc_sleep+0x230>)
  400ee8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eea:	420b      	tst	r3, r1
  400eec:	d0fc      	beq.n	400ee8 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  400eee:	2200      	movs	r2, #0
  400ef0:	4b2f      	ldr	r3, [pc, #188]	; (400fb0 <pmc_sleep+0x22c>)
  400ef2:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  400ef4:	4b39      	ldr	r3, [pc, #228]	; (400fdc <pmc_sleep+0x258>)
  400ef6:	681b      	ldr	r3, [r3, #0]
  400ef8:	b11b      	cbz	r3, 400f02 <pmc_sleep+0x17e>
			callback_clocks_restored();
  400efa:	4798      	blx	r3
			callback_clocks_restored = NULL;
  400efc:	2200      	movs	r2, #0
  400efe:	4b37      	ldr	r3, [pc, #220]	; (400fdc <pmc_sleep+0x258>)
  400f00:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  400f02:	2201      	movs	r2, #1
  400f04:	4b28      	ldr	r3, [pc, #160]	; (400fa8 <pmc_sleep+0x224>)
  400f06:	701a      	strb	r2, [r3, #0]
  400f08:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400f0c:	b662      	cpsie	i
  400f0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  400f12:	4629      	mov	r1, r5
  400f14:	e77e      	b.n	400e14 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f16:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  400f1a:	6a11      	ldr	r1, [r2, #32]
  400f1c:	4b30      	ldr	r3, [pc, #192]	; (400fe0 <pmc_sleep+0x25c>)
  400f1e:	400b      	ands	r3, r1
  400f20:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400f24:	6213      	str	r3, [r2, #32]
  400f26:	e799      	b.n	400e5c <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  400f28:	f017 0f01 	tst.w	r7, #1
  400f2c:	d0b3      	beq.n	400e96 <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  400f2e:	4b21      	ldr	r3, [pc, #132]	; (400fb4 <pmc_sleep+0x230>)
  400f30:	6a1b      	ldr	r3, [r3, #32]
  400f32:	f013 0f01 	tst.w	r3, #1
  400f36:	d10b      	bne.n	400f50 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f38:	491e      	ldr	r1, [pc, #120]	; (400fb4 <pmc_sleep+0x230>)
  400f3a:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  400f3c:	4a29      	ldr	r2, [pc, #164]	; (400fe4 <pmc_sleep+0x260>)
  400f3e:	401a      	ands	r2, r3
  400f40:	4b29      	ldr	r3, [pc, #164]	; (400fe8 <pmc_sleep+0x264>)
  400f42:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f44:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f46:	460a      	mov	r2, r1
  400f48:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f4a:	f013 0f01 	tst.w	r3, #1
  400f4e:	d0fb      	beq.n	400f48 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  400f50:	4b18      	ldr	r3, [pc, #96]	; (400fb4 <pmc_sleep+0x230>)
  400f52:	6a1b      	ldr	r3, [r3, #32]
  400f54:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400f58:	d108      	bne.n	400f6c <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f5a:	4a16      	ldr	r2, [pc, #88]	; (400fb4 <pmc_sleep+0x230>)
  400f5c:	6a11      	ldr	r1, [r2, #32]
  400f5e:	4b23      	ldr	r3, [pc, #140]	; (400fec <pmc_sleep+0x268>)
  400f60:	430b      	orrs	r3, r1
  400f62:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400f64:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f66:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400f6a:	d0fb      	beq.n	400f64 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400f6c:	4a11      	ldr	r2, [pc, #68]	; (400fb4 <pmc_sleep+0x230>)
  400f6e:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  400f70:	4b18      	ldr	r3, [pc, #96]	; (400fd4 <pmc_sleep+0x250>)
  400f72:	400b      	ands	r3, r1
  400f74:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400f78:	6213      	str	r3, [r2, #32]
  400f7a:	e78c      	b.n	400e96 <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  400f7c:	2100      	movs	r1, #0
  400f7e:	e793      	b.n	400ea8 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  400f80:	4a08      	ldr	r2, [pc, #32]	; (400fa4 <pmc_sleep+0x220>)
  400f82:	6913      	ldr	r3, [r2, #16]
  400f84:	f043 0304 	orr.w	r3, r3, #4
  400f88:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  400f8a:	4a19      	ldr	r2, [pc, #100]	; (400ff0 <pmc_sleep+0x26c>)
  400f8c:	4b19      	ldr	r3, [pc, #100]	; (400ff4 <pmc_sleep+0x270>)
  400f8e:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  400f90:	2201      	movs	r2, #1
  400f92:	4b05      	ldr	r3, [pc, #20]	; (400fa8 <pmc_sleep+0x224>)
  400f94:	701a      	strb	r2, [r3, #0]
  400f96:	f3bf 8f5f 	dmb	sy
  400f9a:	b662      	cpsie	i
  __ASM volatile ("wfi");
  400f9c:	bf30      	wfi
  400f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400fa2:	bf00      	nop
  400fa4:	e000ed00 	.word	0xe000ed00
  400fa8:	2040000a 	.word	0x2040000a
  400fac:	00400d35 	.word	0x00400d35
  400fb0:	204006d0 	.word	0x204006d0
  400fb4:	400e0600 	.word	0x400e0600
  400fb8:	400e0c00 	.word	0x400e0c00
  400fbc:	00370008 	.word	0x00370008
  400fc0:	00400cc1 	.word	0x00400cc1
  400fc4:	fec8ffff 	.word	0xfec8ffff
  400fc8:	00400d39 	.word	0x00400d39
  400fcc:	fec8fffc 	.word	0xfec8fffc
  400fd0:	01370002 	.word	0x01370002
  400fd4:	ffc8ff87 	.word	0xffc8ff87
  400fd8:	07ff0000 	.word	0x07ff0000
  400fdc:	204006d4 	.word	0x204006d4
  400fe0:	ffc8fffe 	.word	0xffc8fffe
  400fe4:	ffc8fffc 	.word	0xffc8fffc
  400fe8:	00370001 	.word	0x00370001
  400fec:	01370000 	.word	0x01370000
  400ff0:	a5000004 	.word	0xa5000004
  400ff4:	400e1810 	.word	0x400e1810

00400ff8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400ff8:	e7fe      	b.n	400ff8 <Dummy_Handler>
	...

00400ffc <Reset_Handler>:
{
  400ffc:	b500      	push	{lr}
  400ffe:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401000:	4b25      	ldr	r3, [pc, #148]	; (401098 <Reset_Handler+0x9c>)
  401002:	4a26      	ldr	r2, [pc, #152]	; (40109c <Reset_Handler+0xa0>)
  401004:	429a      	cmp	r2, r3
  401006:	d010      	beq.n	40102a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401008:	4b25      	ldr	r3, [pc, #148]	; (4010a0 <Reset_Handler+0xa4>)
  40100a:	4a23      	ldr	r2, [pc, #140]	; (401098 <Reset_Handler+0x9c>)
  40100c:	429a      	cmp	r2, r3
  40100e:	d20c      	bcs.n	40102a <Reset_Handler+0x2e>
  401010:	3b01      	subs	r3, #1
  401012:	1a9b      	subs	r3, r3, r2
  401014:	f023 0303 	bic.w	r3, r3, #3
  401018:	3304      	adds	r3, #4
  40101a:	4413      	add	r3, r2
  40101c:	491f      	ldr	r1, [pc, #124]	; (40109c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40101e:	f851 0b04 	ldr.w	r0, [r1], #4
  401022:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401026:	429a      	cmp	r2, r3
  401028:	d1f9      	bne.n	40101e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40102a:	4b1e      	ldr	r3, [pc, #120]	; (4010a4 <Reset_Handler+0xa8>)
  40102c:	4a1e      	ldr	r2, [pc, #120]	; (4010a8 <Reset_Handler+0xac>)
  40102e:	429a      	cmp	r2, r3
  401030:	d20a      	bcs.n	401048 <Reset_Handler+0x4c>
  401032:	3b01      	subs	r3, #1
  401034:	1a9b      	subs	r3, r3, r2
  401036:	f023 0303 	bic.w	r3, r3, #3
  40103a:	3304      	adds	r3, #4
  40103c:	4413      	add	r3, r2
                *pDest++ = 0;
  40103e:	2100      	movs	r1, #0
  401040:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401044:	4293      	cmp	r3, r2
  401046:	d1fb      	bne.n	401040 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401048:	4a18      	ldr	r2, [pc, #96]	; (4010ac <Reset_Handler+0xb0>)
  40104a:	4b19      	ldr	r3, [pc, #100]	; (4010b0 <Reset_Handler+0xb4>)
  40104c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401050:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401052:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401056:	fab3 f383 	clz	r3, r3
  40105a:	095b      	lsrs	r3, r3, #5
  40105c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40105e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401060:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401064:	2200      	movs	r2, #0
  401066:	4b13      	ldr	r3, [pc, #76]	; (4010b4 <Reset_Handler+0xb8>)
  401068:	701a      	strb	r2, [r3, #0]
	return flags;
  40106a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40106c:	4a12      	ldr	r2, [pc, #72]	; (4010b8 <Reset_Handler+0xbc>)
  40106e:	6813      	ldr	r3, [r2, #0]
  401070:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401074:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401076:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40107a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40107e:	b129      	cbz	r1, 40108c <Reset_Handler+0x90>
		cpu_irq_enable();
  401080:	2201      	movs	r2, #1
  401082:	4b0c      	ldr	r3, [pc, #48]	; (4010b4 <Reset_Handler+0xb8>)
  401084:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401086:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40108a:	b662      	cpsie	i
        __libc_init_array();
  40108c:	4b0b      	ldr	r3, [pc, #44]	; (4010bc <Reset_Handler+0xc0>)
  40108e:	4798      	blx	r3
        main();
  401090:	4b0b      	ldr	r3, [pc, #44]	; (4010c0 <Reset_Handler+0xc4>)
  401092:	4798      	blx	r3
  401094:	e7fe      	b.n	401094 <Reset_Handler+0x98>
  401096:	bf00      	nop
  401098:	20400000 	.word	0x20400000
  40109c:	00401808 	.word	0x00401808
  4010a0:	2040043c 	.word	0x2040043c
  4010a4:	20400700 	.word	0x20400700
  4010a8:	2040043c 	.word	0x2040043c
  4010ac:	e000ed00 	.word	0xe000ed00
  4010b0:	00400000 	.word	0x00400000
  4010b4:	2040000a 	.word	0x2040000a
  4010b8:	e000ed88 	.word	0xe000ed88
  4010bc:	00401655 	.word	0x00401655
  4010c0:	004015a9 	.word	0x004015a9

004010c4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4010c4:	4b3b      	ldr	r3, [pc, #236]	; (4011b4 <SystemCoreClockUpdate+0xf0>)
  4010c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010c8:	f003 0303 	and.w	r3, r3, #3
  4010cc:	2b01      	cmp	r3, #1
  4010ce:	d01d      	beq.n	40110c <SystemCoreClockUpdate+0x48>
  4010d0:	b183      	cbz	r3, 4010f4 <SystemCoreClockUpdate+0x30>
  4010d2:	2b02      	cmp	r3, #2
  4010d4:	d036      	beq.n	401144 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4010d6:	4b37      	ldr	r3, [pc, #220]	; (4011b4 <SystemCoreClockUpdate+0xf0>)
  4010d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010da:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010de:	2b70      	cmp	r3, #112	; 0x70
  4010e0:	d05f      	beq.n	4011a2 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4010e2:	4b34      	ldr	r3, [pc, #208]	; (4011b4 <SystemCoreClockUpdate+0xf0>)
  4010e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4010e6:	4934      	ldr	r1, [pc, #208]	; (4011b8 <SystemCoreClockUpdate+0xf4>)
  4010e8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4010ec:	680b      	ldr	r3, [r1, #0]
  4010ee:	40d3      	lsrs	r3, r2
  4010f0:	600b      	str	r3, [r1, #0]
  4010f2:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4010f4:	4b31      	ldr	r3, [pc, #196]	; (4011bc <SystemCoreClockUpdate+0xf8>)
  4010f6:	695b      	ldr	r3, [r3, #20]
  4010f8:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4010fc:	bf14      	ite	ne
  4010fe:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401102:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401106:	4b2c      	ldr	r3, [pc, #176]	; (4011b8 <SystemCoreClockUpdate+0xf4>)
  401108:	601a      	str	r2, [r3, #0]
  40110a:	e7e4      	b.n	4010d6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40110c:	4b29      	ldr	r3, [pc, #164]	; (4011b4 <SystemCoreClockUpdate+0xf0>)
  40110e:	6a1b      	ldr	r3, [r3, #32]
  401110:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401114:	d003      	beq.n	40111e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401116:	4a2a      	ldr	r2, [pc, #168]	; (4011c0 <SystemCoreClockUpdate+0xfc>)
  401118:	4b27      	ldr	r3, [pc, #156]	; (4011b8 <SystemCoreClockUpdate+0xf4>)
  40111a:	601a      	str	r2, [r3, #0]
  40111c:	e7db      	b.n	4010d6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40111e:	4a29      	ldr	r2, [pc, #164]	; (4011c4 <SystemCoreClockUpdate+0x100>)
  401120:	4b25      	ldr	r3, [pc, #148]	; (4011b8 <SystemCoreClockUpdate+0xf4>)
  401122:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401124:	4b23      	ldr	r3, [pc, #140]	; (4011b4 <SystemCoreClockUpdate+0xf0>)
  401126:	6a1b      	ldr	r3, [r3, #32]
  401128:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40112c:	2b10      	cmp	r3, #16
  40112e:	d005      	beq.n	40113c <SystemCoreClockUpdate+0x78>
  401130:	2b20      	cmp	r3, #32
  401132:	d1d0      	bne.n	4010d6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401134:	4a22      	ldr	r2, [pc, #136]	; (4011c0 <SystemCoreClockUpdate+0xfc>)
  401136:	4b20      	ldr	r3, [pc, #128]	; (4011b8 <SystemCoreClockUpdate+0xf4>)
  401138:	601a      	str	r2, [r3, #0]
          break;
  40113a:	e7cc      	b.n	4010d6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  40113c:	4a22      	ldr	r2, [pc, #136]	; (4011c8 <SystemCoreClockUpdate+0x104>)
  40113e:	4b1e      	ldr	r3, [pc, #120]	; (4011b8 <SystemCoreClockUpdate+0xf4>)
  401140:	601a      	str	r2, [r3, #0]
          break;
  401142:	e7c8      	b.n	4010d6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401144:	4b1b      	ldr	r3, [pc, #108]	; (4011b4 <SystemCoreClockUpdate+0xf0>)
  401146:	6a1b      	ldr	r3, [r3, #32]
  401148:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40114c:	d016      	beq.n	40117c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40114e:	4a1c      	ldr	r2, [pc, #112]	; (4011c0 <SystemCoreClockUpdate+0xfc>)
  401150:	4b19      	ldr	r3, [pc, #100]	; (4011b8 <SystemCoreClockUpdate+0xf4>)
  401152:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401154:	4b17      	ldr	r3, [pc, #92]	; (4011b4 <SystemCoreClockUpdate+0xf0>)
  401156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401158:	f003 0303 	and.w	r3, r3, #3
  40115c:	2b02      	cmp	r3, #2
  40115e:	d1ba      	bne.n	4010d6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401160:	4a14      	ldr	r2, [pc, #80]	; (4011b4 <SystemCoreClockUpdate+0xf0>)
  401162:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401164:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401166:	4814      	ldr	r0, [pc, #80]	; (4011b8 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401168:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40116c:	6803      	ldr	r3, [r0, #0]
  40116e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401172:	b2d2      	uxtb	r2, r2
  401174:	fbb3 f3f2 	udiv	r3, r3, r2
  401178:	6003      	str	r3, [r0, #0]
  40117a:	e7ac      	b.n	4010d6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40117c:	4a11      	ldr	r2, [pc, #68]	; (4011c4 <SystemCoreClockUpdate+0x100>)
  40117e:	4b0e      	ldr	r3, [pc, #56]	; (4011b8 <SystemCoreClockUpdate+0xf4>)
  401180:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401182:	4b0c      	ldr	r3, [pc, #48]	; (4011b4 <SystemCoreClockUpdate+0xf0>)
  401184:	6a1b      	ldr	r3, [r3, #32]
  401186:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40118a:	2b10      	cmp	r3, #16
  40118c:	d005      	beq.n	40119a <SystemCoreClockUpdate+0xd6>
  40118e:	2b20      	cmp	r3, #32
  401190:	d1e0      	bne.n	401154 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401192:	4a0b      	ldr	r2, [pc, #44]	; (4011c0 <SystemCoreClockUpdate+0xfc>)
  401194:	4b08      	ldr	r3, [pc, #32]	; (4011b8 <SystemCoreClockUpdate+0xf4>)
  401196:	601a      	str	r2, [r3, #0]
          break;
  401198:	e7dc      	b.n	401154 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40119a:	4a0b      	ldr	r2, [pc, #44]	; (4011c8 <SystemCoreClockUpdate+0x104>)
  40119c:	4b06      	ldr	r3, [pc, #24]	; (4011b8 <SystemCoreClockUpdate+0xf4>)
  40119e:	601a      	str	r2, [r3, #0]
          break;
  4011a0:	e7d8      	b.n	401154 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4011a2:	4a05      	ldr	r2, [pc, #20]	; (4011b8 <SystemCoreClockUpdate+0xf4>)
  4011a4:	6813      	ldr	r3, [r2, #0]
  4011a6:	4909      	ldr	r1, [pc, #36]	; (4011cc <SystemCoreClockUpdate+0x108>)
  4011a8:	fba1 1303 	umull	r1, r3, r1, r3
  4011ac:	085b      	lsrs	r3, r3, #1
  4011ae:	6013      	str	r3, [r2, #0]
  4011b0:	4770      	bx	lr
  4011b2:	bf00      	nop
  4011b4:	400e0600 	.word	0x400e0600
  4011b8:	2040000c 	.word	0x2040000c
  4011bc:	400e1810 	.word	0x400e1810
  4011c0:	00b71b00 	.word	0x00b71b00
  4011c4:	003d0900 	.word	0x003d0900
  4011c8:	007a1200 	.word	0x007a1200
  4011cc:	aaaaaaab 	.word	0xaaaaaaab

004011d0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4011d0:	4b16      	ldr	r3, [pc, #88]	; (40122c <system_init_flash+0x5c>)
  4011d2:	4298      	cmp	r0, r3
  4011d4:	d913      	bls.n	4011fe <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4011d6:	4b16      	ldr	r3, [pc, #88]	; (401230 <system_init_flash+0x60>)
  4011d8:	4298      	cmp	r0, r3
  4011da:	d915      	bls.n	401208 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4011dc:	4b15      	ldr	r3, [pc, #84]	; (401234 <system_init_flash+0x64>)
  4011de:	4298      	cmp	r0, r3
  4011e0:	d916      	bls.n	401210 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4011e2:	4b15      	ldr	r3, [pc, #84]	; (401238 <system_init_flash+0x68>)
  4011e4:	4298      	cmp	r0, r3
  4011e6:	d917      	bls.n	401218 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4011e8:	4b14      	ldr	r3, [pc, #80]	; (40123c <system_init_flash+0x6c>)
  4011ea:	4298      	cmp	r0, r3
  4011ec:	d918      	bls.n	401220 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4011ee:	4b14      	ldr	r3, [pc, #80]	; (401240 <system_init_flash+0x70>)
  4011f0:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4011f2:	bf94      	ite	ls
  4011f4:	4a13      	ldrls	r2, [pc, #76]	; (401244 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4011f6:	4a14      	ldrhi	r2, [pc, #80]	; (401248 <system_init_flash+0x78>)
  4011f8:	4b14      	ldr	r3, [pc, #80]	; (40124c <system_init_flash+0x7c>)
  4011fa:	601a      	str	r2, [r3, #0]
  4011fc:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4011fe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401202:	4b12      	ldr	r3, [pc, #72]	; (40124c <system_init_flash+0x7c>)
  401204:	601a      	str	r2, [r3, #0]
  401206:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401208:	4a11      	ldr	r2, [pc, #68]	; (401250 <system_init_flash+0x80>)
  40120a:	4b10      	ldr	r3, [pc, #64]	; (40124c <system_init_flash+0x7c>)
  40120c:	601a      	str	r2, [r3, #0]
  40120e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401210:	4a10      	ldr	r2, [pc, #64]	; (401254 <system_init_flash+0x84>)
  401212:	4b0e      	ldr	r3, [pc, #56]	; (40124c <system_init_flash+0x7c>)
  401214:	601a      	str	r2, [r3, #0]
  401216:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401218:	4a0f      	ldr	r2, [pc, #60]	; (401258 <system_init_flash+0x88>)
  40121a:	4b0c      	ldr	r3, [pc, #48]	; (40124c <system_init_flash+0x7c>)
  40121c:	601a      	str	r2, [r3, #0]
  40121e:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401220:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401224:	4b09      	ldr	r3, [pc, #36]	; (40124c <system_init_flash+0x7c>)
  401226:	601a      	str	r2, [r3, #0]
  401228:	4770      	bx	lr
  40122a:	bf00      	nop
  40122c:	015ef3bf 	.word	0x015ef3bf
  401230:	02bde77f 	.word	0x02bde77f
  401234:	041cdb3f 	.word	0x041cdb3f
  401238:	057bceff 	.word	0x057bceff
  40123c:	06dac2bf 	.word	0x06dac2bf
  401240:	0839b67f 	.word	0x0839b67f
  401244:	04000500 	.word	0x04000500
  401248:	04000600 	.word	0x04000600
  40124c:	400e0c00 	.word	0x400e0c00
  401250:	04000100 	.word	0x04000100
  401254:	04000200 	.word	0x04000200
  401258:	04000300 	.word	0x04000300

0040125c <BUT1_callback>:
	pio_set_output(LED3_PIO, LED3_PIO_IDX_MASK, estado, 0, 0); //estado hardcoded p/ 0

};

void BUT1_callback(void) {
	but1_flag = 1;
  40125c:	2201      	movs	r2, #1
  40125e:	4b01      	ldr	r3, [pc, #4]	; (401264 <BUT1_callback+0x8>)
  401260:	701a      	strb	r2, [r3, #0]
  401262:	4770      	bx	lr
  401264:	204006d8 	.word	0x204006d8

00401268 <TC0_Handler>:
void TC0_Handler(void) {
  401268:	b500      	push	{lr}
  40126a:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 0);
  40126c:	2100      	movs	r1, #0
  40126e:	4805      	ldr	r0, [pc, #20]	; (401284 <TC0_Handler+0x1c>)
  401270:	4b05      	ldr	r3, [pc, #20]	; (401288 <TC0_Handler+0x20>)
  401272:	4798      	blx	r3
  401274:	9001      	str	r0, [sp, #4]
	flag_led3_blink = 1;
  401276:	2201      	movs	r2, #1
  401278:	4b04      	ldr	r3, [pc, #16]	; (40128c <TC0_Handler+0x24>)
  40127a:	701a      	strb	r2, [r3, #0]
}
  40127c:	b003      	add	sp, #12
  40127e:	f85d fb04 	ldr.w	pc, [sp], #4
  401282:	bf00      	nop
  401284:	4000c000 	.word	0x4000c000
  401288:	00400499 	.word	0x00400499
  40128c:	204006d9 	.word	0x204006d9

00401290 <RTT_Handler>:
void RTT_Handler(void) {
  401290:	b508      	push	{r3, lr}
	ul_status = rtt_get_status(RTT);
  401292:	4802      	ldr	r0, [pc, #8]	; (40129c <RTT_Handler+0xc>)
  401294:	4b02      	ldr	r3, [pc, #8]	; (4012a0 <RTT_Handler+0x10>)
  401296:	4798      	blx	r3
  401298:	bd08      	pop	{r3, pc}
  40129a:	bf00      	nop
  40129c:	400e1830 	.word	0x400e1830
  4012a0:	00400319 	.word	0x00400319

004012a4 <RTC_Handler>:
void RTC_Handler(void) {
  4012a4:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  4012a6:	4c0c      	ldr	r4, [pc, #48]	; (4012d8 <RTC_Handler+0x34>)
  4012a8:	4620      	mov	r0, r4
  4012aa:	4b0c      	ldr	r3, [pc, #48]	; (4012dc <RTC_Handler+0x38>)
  4012ac:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  4012ae:	2104      	movs	r1, #4
  4012b0:	4620      	mov	r0, r4
  4012b2:	4d0b      	ldr	r5, [pc, #44]	; (4012e0 <RTC_Handler+0x3c>)
  4012b4:	47a8      	blx	r5
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  4012b6:	2102      	movs	r1, #2
  4012b8:	4620      	mov	r0, r4
  4012ba:	47a8      	blx	r5
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  4012bc:	2101      	movs	r1, #1
  4012be:	4620      	mov	r0, r4
  4012c0:	47a8      	blx	r5
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  4012c2:	2108      	movs	r1, #8
  4012c4:	4620      	mov	r0, r4
  4012c6:	47a8      	blx	r5
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  4012c8:	2110      	movs	r1, #16
  4012ca:	4620      	mov	r0, r4
  4012cc:	47a8      	blx	r5
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  4012ce:	2120      	movs	r1, #32
  4012d0:	4620      	mov	r0, r4
  4012d2:	47a8      	blx	r5
  4012d4:	bd38      	pop	{r3, r4, r5, pc}
  4012d6:	bf00      	nop
  4012d8:	400e1860 	.word	0x400e1860
  4012dc:	00400311 	.word	0x00400311
  4012e0:	00400315 	.word	0x00400315

004012e4 <LED_init>:
void LED_init(int estado) {
  4012e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4012e8:	b082      	sub	sp, #8
  4012ea:	4606      	mov	r6, r0
	pmc_enable_periph_clk(LED_PIO_ID);
  4012ec:	200c      	movs	r0, #12
  4012ee:	4f14      	ldr	r7, [pc, #80]	; (401340 <LED_init+0x5c>)
  4012f0:	47b8      	blx	r7
	pio_set_output(LED_PIO, LED_IDX_MASK, estado, 0, 0);
  4012f2:	f8df 805c 	ldr.w	r8, [pc, #92]	; 401350 <LED_init+0x6c>
  4012f6:	2400      	movs	r4, #0
  4012f8:	9400      	str	r4, [sp, #0]
  4012fa:	4623      	mov	r3, r4
  4012fc:	4632      	mov	r2, r6
  4012fe:	f44f 7180 	mov.w	r1, #256	; 0x100
  401302:	4640      	mov	r0, r8
  401304:	4d0f      	ldr	r5, [pc, #60]	; (401344 <LED_init+0x60>)
  401306:	47a8      	blx	r5
	pmc_enable_periph_clk(LED1_PIO_ID);
  401308:	200a      	movs	r0, #10
  40130a:	47b8      	blx	r7
	pio_set_output(LED1_PIO, LED1_PIO_IDX_MASK, estado, 0, 0);
  40130c:	9400      	str	r4, [sp, #0]
  40130e:	4623      	mov	r3, r4
  401310:	4632      	mov	r2, r6
  401312:	2101      	movs	r1, #1
  401314:	480c      	ldr	r0, [pc, #48]	; (401348 <LED_init+0x64>)
  401316:	47a8      	blx	r5
	pmc_enable_periph_clk(LED2_PIO_ID);
  401318:	200c      	movs	r0, #12
  40131a:	47b8      	blx	r7
	pio_set_output(LED2_PIO, LED2_PIO_IDX_MASK, estado, 0, 0);
  40131c:	9400      	str	r4, [sp, #0]
  40131e:	4623      	mov	r3, r4
  401320:	4632      	mov	r2, r6
  401322:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401326:	4640      	mov	r0, r8
  401328:	47a8      	blx	r5
	pmc_enable_periph_clk(LED3_PIO_ID);
  40132a:	200b      	movs	r0, #11
  40132c:	47b8      	blx	r7
	pio_set_output(LED3_PIO, LED3_PIO_IDX_MASK, estado, 0, 0); //estado hardcoded p/ 0
  40132e:	9400      	str	r4, [sp, #0]
  401330:	4623      	mov	r3, r4
  401332:	4632      	mov	r2, r6
  401334:	2104      	movs	r1, #4
  401336:	4805      	ldr	r0, [pc, #20]	; (40134c <LED_init+0x68>)
  401338:	47a8      	blx	r5
};
  40133a:	b002      	add	sp, #8
  40133c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401340:	00400ce1 	.word	0x00400ce1
  401344:	00400997 	.word	0x00400997
  401348:	400e0e00 	.word	0x400e0e00
  40134c:	400e1000 	.word	0x400e1000
  401350:	400e1200 	.word	0x400e1200

00401354 <button_init>:
}

void button_init(int estado) {
  401354:	b530      	push	{r4, r5, lr}
  401356:	b083      	sub	sp, #12
	pmc_enable_periph_clk(BUT1_PIO_ID);
  401358:	2010      	movs	r0, #16
  40135a:	4b15      	ldr	r3, [pc, #84]	; (4013b0 <button_init+0x5c>)
  40135c:	4798      	blx	r3
	
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  40135e:	4c15      	ldr	r4, [pc, #84]	; (4013b4 <button_init+0x60>)
  401360:	2309      	movs	r3, #9
  401362:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401366:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40136a:	4620      	mov	r0, r4
  40136c:	4d12      	ldr	r5, [pc, #72]	; (4013b8 <button_init+0x64>)
  40136e:	47a8      	blx	r5
	pio_set_debounce_filter(BUT1_PIO, BUT1_PIO_IDX_MASK, 60);
  401370:	223c      	movs	r2, #60	; 0x3c
  401372:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401376:	4620      	mov	r0, r4
  401378:	4b10      	ldr	r3, [pc, #64]	; (4013bc <button_init+0x68>)
  40137a:	4798      	blx	r3
	
	pio_handler_set(BUT1_PIO,
  40137c:	4b10      	ldr	r3, [pc, #64]	; (4013c0 <button_init+0x6c>)
  40137e:	9300      	str	r3, [sp, #0]
  401380:	2340      	movs	r3, #64	; 0x40
  401382:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401386:	2110      	movs	r1, #16
  401388:	4620      	mov	r0, r4
  40138a:	4d0e      	ldr	r5, [pc, #56]	; (4013c4 <button_init+0x70>)
  40138c:	47a8      	blx	r5
	BUT1_PIO_ID,
	BUT1_PIO_IDX_MASK,
	PIO_IT_EDGE,
	BUT1_callback);
	
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  40138e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401392:	4620      	mov	r0, r4
  401394:	4b0c      	ldr	r3, [pc, #48]	; (4013c8 <button_init+0x74>)
  401396:	4798      	blx	r3
	pio_get_interrupt_status(BUT1_PIO);
  401398:	4620      	mov	r0, r4
  40139a:	4b0c      	ldr	r3, [pc, #48]	; (4013cc <button_init+0x78>)
  40139c:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40139e:	4b0c      	ldr	r3, [pc, #48]	; (4013d0 <button_init+0x7c>)
  4013a0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4013a4:	601a      	str	r2, [r3, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4013a6:	2280      	movs	r2, #128	; 0x80
  4013a8:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	// Configura NVIC para receber interrupcoes do PIO do botao
	// com prioridade 4 (quanto mais prximo de 0 maior)
	NVIC_EnableIRQ(BUT1_PIO_ID);
	NVIC_SetPriority(BUT1_PIO_ID, 4); // Prioridade 4

};
  4013ac:	b003      	add	sp, #12
  4013ae:	bd30      	pop	{r4, r5, pc}
  4013b0:	00400ce1 	.word	0x00400ce1
  4013b4:	400e1400 	.word	0x400e1400
  4013b8:	004009c1 	.word	0x004009c1
  4013bc:	004008ad 	.word	0x004008ad
  4013c0:	0040125d 	.word	0x0040125d
  4013c4:	00400aed 	.word	0x00400aed
  4013c8:	00400a8f 	.word	0x00400a8f
  4013cc:	00400a93 	.word	0x00400a93
  4013d0:	e000e100 	.word	0xe000e100

004013d4 <pin_toggle>:

void pin_toggle(Pio *pio, uint32_t mask) {
  4013d4:	b538      	push	{r3, r4, r5, lr}
  4013d6:	4604      	mov	r4, r0
  4013d8:	460d      	mov	r5, r1
  if(pio_get_output_data_status(pio, mask))
  4013da:	4b06      	ldr	r3, [pc, #24]	; (4013f4 <pin_toggle+0x20>)
  4013dc:	4798      	blx	r3
  4013de:	b920      	cbnz	r0, 4013ea <pin_toggle+0x16>
    pio_clear(pio, mask);
  else
    pio_set(pio,mask);
  4013e0:	4629      	mov	r1, r5
  4013e2:	4620      	mov	r0, r4
  4013e4:	4b04      	ldr	r3, [pc, #16]	; (4013f8 <pin_toggle+0x24>)
  4013e6:	4798      	blx	r3
  4013e8:	bd38      	pop	{r3, r4, r5, pc}
    pio_clear(pio, mask);
  4013ea:	4629      	mov	r1, r5
  4013ec:	4620      	mov	r0, r4
  4013ee:	4b03      	ldr	r3, [pc, #12]	; (4013fc <pin_toggle+0x28>)
  4013f0:	4798      	blx	r3
  4013f2:	bd38      	pop	{r3, r4, r5, pc}
  4013f4:	00400a51 	.word	0x00400a51
  4013f8:	004008c7 	.word	0x004008c7
  4013fc:	004008cb 	.word	0x004008cb

00401400 <TC1_Handler>:
void TC1_Handler(void) {
  401400:	b500      	push	{lr}
  401402:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 1);
  401404:	2101      	movs	r1, #1
  401406:	4805      	ldr	r0, [pc, #20]	; (40141c <TC1_Handler+0x1c>)
  401408:	4b05      	ldr	r3, [pc, #20]	; (401420 <TC1_Handler+0x20>)
  40140a:	4798      	blx	r3
  40140c:	9001      	str	r0, [sp, #4]
	pin_toggle(LED1_PIO, LED1_PIO_IDX_MASK);  
  40140e:	2101      	movs	r1, #1
  401410:	4804      	ldr	r0, [pc, #16]	; (401424 <TC1_Handler+0x24>)
  401412:	4b05      	ldr	r3, [pc, #20]	; (401428 <TC1_Handler+0x28>)
  401414:	4798      	blx	r3
}
  401416:	b003      	add	sp, #12
  401418:	f85d fb04 	ldr.w	pc, [sp], #4
  40141c:	4000c000 	.word	0x4000c000
  401420:	00400499 	.word	0x00400499
  401424:	400e0e00 	.word	0x400e0e00
  401428:	004013d5 	.word	0x004013d5

0040142c <TC2_Handler>:
void TC2_Handler(void) {
  40142c:	b500      	push	{lr}
  40142e:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 2);
  401430:	2102      	movs	r1, #2
  401432:	4806      	ldr	r0, [pc, #24]	; (40144c <TC2_Handler+0x20>)
  401434:	4b06      	ldr	r3, [pc, #24]	; (401450 <TC2_Handler+0x24>)
  401436:	4798      	blx	r3
  401438:	9001      	str	r0, [sp, #4]
	pin_toggle(LED_PIO, LED_IDX_MASK);  
  40143a:	f44f 7180 	mov.w	r1, #256	; 0x100
  40143e:	4805      	ldr	r0, [pc, #20]	; (401454 <TC2_Handler+0x28>)
  401440:	4b05      	ldr	r3, [pc, #20]	; (401458 <TC2_Handler+0x2c>)
  401442:	4798      	blx	r3
}
  401444:	b003      	add	sp, #12
  401446:	f85d fb04 	ldr.w	pc, [sp], #4
  40144a:	bf00      	nop
  40144c:	4000c000 	.word	0x4000c000
  401450:	00400499 	.word	0x00400499
  401454:	400e1200 	.word	0x400e1200
  401458:	004013d5 	.word	0x004013d5

0040145c <TC_init>:

static float get_time_rtt(){
	uint ul_previous_time = rtt_read_timer_value(RTT);
}

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  40145c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401460:	b085      	sub	sp, #20
  401462:	4606      	mov	r6, r0
  401464:	460c      	mov	r4, r1
  401466:	4617      	mov	r7, r2
  401468:	4698      	mov	r8, r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC);
  40146a:	4608      	mov	r0, r1
  40146c:	4b1c      	ldr	r3, [pc, #112]	; (4014e0 <TC_init+0x84>)
  40146e:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401470:	4d1c      	ldr	r5, [pc, #112]	; (4014e4 <TC_init+0x88>)
  401472:	9500      	str	r5, [sp, #0]
  401474:	ab02      	add	r3, sp, #8
  401476:	aa03      	add	r2, sp, #12
  401478:	4629      	mov	r1, r5
  40147a:	4640      	mov	r0, r8
  40147c:	f8df 9080 	ldr.w	r9, [pc, #128]	; 401500 <TC_init+0xa4>
  401480:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401482:	9a02      	ldr	r2, [sp, #8]
  401484:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401488:	4639      	mov	r1, r7
  40148a:	4630      	mov	r0, r6
  40148c:	4b16      	ldr	r3, [pc, #88]	; (4014e8 <TC_init+0x8c>)
  40148e:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  401490:	9a03      	ldr	r2, [sp, #12]
  401492:	fbb5 f2f2 	udiv	r2, r5, r2
  401496:	fbb2 f2f8 	udiv	r2, r2, r8
  40149a:	4639      	mov	r1, r7
  40149c:	4630      	mov	r0, r6
  40149e:	4b13      	ldr	r3, [pc, #76]	; (4014ec <TC_init+0x90>)
  4014a0:	4798      	blx	r3

	/* Configura NVIC*/
  	NVIC_SetPriority(ID_TC, 4);
  4014a2:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  4014a4:	2b00      	cmp	r3, #0
  4014a6:	db13      	blt.n	4014d0 <TC_init+0x74>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4014a8:	4a11      	ldr	r2, [pc, #68]	; (4014f0 <TC_init+0x94>)
  4014aa:	2180      	movs	r1, #128	; 0x80
  4014ac:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4014ae:	095b      	lsrs	r3, r3, #5
  4014b0:	f004 041f 	and.w	r4, r4, #31
  4014b4:	2201      	movs	r2, #1
  4014b6:	fa02 f404 	lsl.w	r4, r2, r4
  4014ba:	4a0e      	ldr	r2, [pc, #56]	; (4014f4 <TC_init+0x98>)
  4014bc:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4014c0:	2210      	movs	r2, #16
  4014c2:	4639      	mov	r1, r7
  4014c4:	4630      	mov	r0, r6
  4014c6:	4b0c      	ldr	r3, [pc, #48]	; (4014f8 <TC_init+0x9c>)
  4014c8:	4798      	blx	r3
}
  4014ca:	b005      	add	sp, #20
  4014cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4014d0:	f004 010f 	and.w	r1, r4, #15
  4014d4:	4a09      	ldr	r2, [pc, #36]	; (4014fc <TC_init+0xa0>)
  4014d6:	440a      	add	r2, r1
  4014d8:	2180      	movs	r1, #128	; 0x80
  4014da:	7611      	strb	r1, [r2, #24]
  4014dc:	e7e7      	b.n	4014ae <TC_init+0x52>
  4014de:	bf00      	nop
  4014e0:	00400ce1 	.word	0x00400ce1
  4014e4:	11e1a300 	.word	0x11e1a300
  4014e8:	00400467 	.word	0x00400467
  4014ec:	00400489 	.word	0x00400489
  4014f0:	e000e400 	.word	0xe000e400
  4014f4:	e000e100 	.word	0xe000e100
  4014f8:	00400491 	.word	0x00400491
  4014fc:	e000ecfc 	.word	0xe000ecfc
  401500:	004004a1 	.word	0x004004a1

00401504 <RTC_init>:
  else
		rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
		  
}

void RTC_init(Rtc *rtc, uint32_t id_rtc, calendar t, uint32_t irq_type) {
  401504:	b082      	sub	sp, #8
  401506:	b570      	push	{r4, r5, r6, lr}
  401508:	b082      	sub	sp, #8
  40150a:	4605      	mov	r5, r0
  40150c:	460c      	mov	r4, r1
  40150e:	a906      	add	r1, sp, #24
  401510:	e881 000c 	stmia.w	r1, {r2, r3}
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  401514:	2002      	movs	r0, #2
  401516:	4b1d      	ldr	r3, [pc, #116]	; (40158c <RTC_init+0x88>)
  401518:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(rtc, 0);
  40151a:	2100      	movs	r1, #0
  40151c:	4628      	mov	r0, r5
  40151e:	4b1c      	ldr	r3, [pc, #112]	; (401590 <RTC_init+0x8c>)
  401520:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(rtc, t.year, t.month, t.day, t.week);
  401522:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401524:	9300      	str	r3, [sp, #0]
  401526:	9b08      	ldr	r3, [sp, #32]
  401528:	9a07      	ldr	r2, [sp, #28]
  40152a:	9906      	ldr	r1, [sp, #24]
  40152c:	4628      	mov	r0, r5
  40152e:	4e19      	ldr	r6, [pc, #100]	; (401594 <RTC_init+0x90>)
  401530:	47b0      	blx	r6
	rtc_set_time(rtc, t.hour, t.minute, t.second);
  401532:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401534:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  401536:	990a      	ldr	r1, [sp, #40]	; 0x28
  401538:	4628      	mov	r0, r5
  40153a:	4e17      	ldr	r6, [pc, #92]	; (401598 <RTC_init+0x94>)
  40153c:	47b0      	blx	r6

	/* Configure RTC interrupts */
	NVIC_DisableIRQ(id_rtc);
  40153e:	b262      	sxtb	r2, r4
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401540:	b2e4      	uxtb	r4, r4
  401542:	f004 011f 	and.w	r1, r4, #31
  401546:	2301      	movs	r3, #1
  401548:	408b      	lsls	r3, r1
  40154a:	0956      	lsrs	r6, r2, #5
  40154c:	4813      	ldr	r0, [pc, #76]	; (40159c <RTC_init+0x98>)
  40154e:	eb00 0186 	add.w	r1, r0, r6, lsl #2
  401552:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401556:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  if(IRQn < 0) {
  40155a:	2a00      	cmp	r2, #0
  40155c:	db0f      	blt.n	40157e <RTC_init+0x7a>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40155e:	490f      	ldr	r1, [pc, #60]	; (40159c <RTC_init+0x98>)
  401560:	4411      	add	r1, r2
  401562:	2280      	movs	r2, #128	; 0x80
  401564:	f881 2300 	strb.w	r2, [r1, #768]	; 0x300
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401568:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
	NVIC_ClearPendingIRQ(id_rtc);
	NVIC_SetPriority(id_rtc, 4);
	NVIC_EnableIRQ(id_rtc);

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(rtc,  irq_type);
  40156c:	990d      	ldr	r1, [sp, #52]	; 0x34
  40156e:	4628      	mov	r0, r5
  401570:	4b0b      	ldr	r3, [pc, #44]	; (4015a0 <RTC_init+0x9c>)
  401572:	4798      	blx	r3
}
  401574:	b002      	add	sp, #8
  401576:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  40157a:	b002      	add	sp, #8
  40157c:	4770      	bx	lr
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40157e:	f004 040f 	and.w	r4, r4, #15
  401582:	4a08      	ldr	r2, [pc, #32]	; (4015a4 <RTC_init+0xa0>)
  401584:	2180      	movs	r1, #128	; 0x80
  401586:	5511      	strb	r1, [r2, r4]
  401588:	e7ee      	b.n	401568 <RTC_init+0x64>
  40158a:	bf00      	nop
  40158c:	00400ce1 	.word	0x00400ce1
  401590:	004001ad 	.word	0x004001ad
  401594:	00400259 	.word	0x00400259
  401598:	004001c9 	.word	0x004001c9
  40159c:	e000e100 	.word	0xe000e100
  4015a0:	004001c3 	.word	0x004001c3
  4015a4:	e000ed14 	.word	0xe000ed14

004015a8 <main>:
}

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  4015a8:	b500      	push	{lr}
  4015aa:	b08f      	sub	sp, #60	; 0x3c
	/* Initialize the SAM system */
	sysclk_init();
  4015ac:	4b1d      	ldr	r3, [pc, #116]	; (401624 <main+0x7c>)
  4015ae:	4798      	blx	r3

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4015b0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4015b4:	4b1c      	ldr	r3, [pc, #112]	; (401628 <main+0x80>)
  4015b6:	605a      	str	r2, [r3, #4]
	
	gfx_mono_ssd1306_init();
  4015b8:	4b1c      	ldr	r3, [pc, #112]	; (40162c <main+0x84>)
  4015ba:	4798      	blx	r3

	/* Configura Leds e botes */
	LED_init(1);
  4015bc:	2001      	movs	r0, #1
  4015be:	4b1c      	ldr	r3, [pc, #112]	; (401630 <main+0x88>)
  4015c0:	4798      	blx	r3
	button_init(1);
  4015c2:	2001      	movs	r0, #1
  4015c4:	4b1b      	ldr	r3, [pc, #108]	; (401634 <main+0x8c>)
  4015c6:	4798      	blx	r3

	//LED 1 piscar
	TC_init(TC0, ID_TC1, 1, 4);
  4015c8:	4c1b      	ldr	r4, [pc, #108]	; (401638 <main+0x90>)
  4015ca:	2304      	movs	r3, #4
  4015cc:	2201      	movs	r2, #1
  4015ce:	2118      	movs	r1, #24
  4015d0:	4620      	mov	r0, r4
  4015d2:	4e1a      	ldr	r6, [pc, #104]	; (40163c <main+0x94>)
  4015d4:	47b0      	blx	r6
	tc_start(TC0, 1);
  4015d6:	2101      	movs	r1, #1
  4015d8:	4620      	mov	r0, r4
  4015da:	4d19      	ldr	r5, [pc, #100]	; (401640 <main+0x98>)
  4015dc:	47a8      	blx	r5
	
	//LED PLACA piscar
	TC_init(TC0, ID_TC2, 2, 4);
  4015de:	2304      	movs	r3, #4
  4015e0:	2202      	movs	r2, #2
  4015e2:	2119      	movs	r1, #25
  4015e4:	4620      	mov	r0, r4
  4015e6:	47b0      	blx	r6
	tc_start(TC0, 2);
  4015e8:	2102      	movs	r1, #2
  4015ea:	4620      	mov	r0, r4
  4015ec:	47a8      	blx	r5
	
	
	
	/** Configura RTC */
	calendar rtc_initial = {2018, 3, 19, 12, 15, 45 ,1};
  4015ee:	ac07      	add	r4, sp, #28
  4015f0:	4d14      	ldr	r5, [pc, #80]	; (401644 <main+0x9c>)
  4015f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4015f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4015f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  4015fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	RTC_init(RTC, ID_RTC, rtc_initial, RTC_IER_ALREN);
  4015fe:	2602      	movs	r6, #2
  401600:	9605      	str	r6, [sp, #20]
  401602:	466c      	mov	r4, sp
  401604:	ad09      	add	r5, sp, #36	; 0x24
  401606:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401608:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40160a:	682b      	ldr	r3, [r5, #0]
  40160c:	6023      	str	r3, [r4, #0]
  40160e:	ab07      	add	r3, sp, #28
  401610:	cb0c      	ldmia	r3, {r2, r3}
  401612:	4631      	mov	r1, r6
  401614:	480c      	ldr	r0, [pc, #48]	; (401648 <main+0xa0>)
  401616:	4c0d      	ldr	r4, [pc, #52]	; (40164c <main+0xa4>)
  401618:	47a0      	blx	r4

	while (1) {
		
			
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  40161a:	4635      	mov	r5, r6
  40161c:	4c0c      	ldr	r4, [pc, #48]	; (401650 <main+0xa8>)
  40161e:	4628      	mov	r0, r5
  401620:	47a0      	blx	r4
  401622:	e7fc      	b.n	40161e <main+0x76>
  401624:	0040083d 	.word	0x0040083d
  401628:	400e1850 	.word	0x400e1850
  40162c:	0040058d 	.word	0x0040058d
  401630:	004012e5 	.word	0x004012e5
  401634:	00401355 	.word	0x00401355
  401638:	4000c000 	.word	0x4000c000
  40163c:	0040145d 	.word	0x0040145d
  401640:	00400481 	.word	0x00400481
  401644:	004017c4 	.word	0x004017c4
  401648:	400e1860 	.word	0x400e1860
  40164c:	00401505 	.word	0x00401505
  401650:	00400d85 	.word	0x00400d85

00401654 <__libc_init_array>:
  401654:	b570      	push	{r4, r5, r6, lr}
  401656:	4e0f      	ldr	r6, [pc, #60]	; (401694 <__libc_init_array+0x40>)
  401658:	4d0f      	ldr	r5, [pc, #60]	; (401698 <__libc_init_array+0x44>)
  40165a:	1b76      	subs	r6, r6, r5
  40165c:	10b6      	asrs	r6, r6, #2
  40165e:	bf18      	it	ne
  401660:	2400      	movne	r4, #0
  401662:	d005      	beq.n	401670 <__libc_init_array+0x1c>
  401664:	3401      	adds	r4, #1
  401666:	f855 3b04 	ldr.w	r3, [r5], #4
  40166a:	4798      	blx	r3
  40166c:	42a6      	cmp	r6, r4
  40166e:	d1f9      	bne.n	401664 <__libc_init_array+0x10>
  401670:	4e0a      	ldr	r6, [pc, #40]	; (40169c <__libc_init_array+0x48>)
  401672:	4d0b      	ldr	r5, [pc, #44]	; (4016a0 <__libc_init_array+0x4c>)
  401674:	1b76      	subs	r6, r6, r5
  401676:	f000 f8b5 	bl	4017e4 <_init>
  40167a:	10b6      	asrs	r6, r6, #2
  40167c:	bf18      	it	ne
  40167e:	2400      	movne	r4, #0
  401680:	d006      	beq.n	401690 <__libc_init_array+0x3c>
  401682:	3401      	adds	r4, #1
  401684:	f855 3b04 	ldr.w	r3, [r5], #4
  401688:	4798      	blx	r3
  40168a:	42a6      	cmp	r6, r4
  40168c:	d1f9      	bne.n	401682 <__libc_init_array+0x2e>
  40168e:	bd70      	pop	{r4, r5, r6, pc}
  401690:	bd70      	pop	{r4, r5, r6, pc}
  401692:	bf00      	nop
  401694:	004017f0 	.word	0x004017f0
  401698:	004017f0 	.word	0x004017f0
  40169c:	004017f8 	.word	0x004017f8
  4016a0:	004017f0 	.word	0x004017f0

004016a4 <register_fini>:
  4016a4:	4b02      	ldr	r3, [pc, #8]	; (4016b0 <register_fini+0xc>)
  4016a6:	b113      	cbz	r3, 4016ae <register_fini+0xa>
  4016a8:	4802      	ldr	r0, [pc, #8]	; (4016b4 <register_fini+0x10>)
  4016aa:	f000 b805 	b.w	4016b8 <atexit>
  4016ae:	4770      	bx	lr
  4016b0:	00000000 	.word	0x00000000
  4016b4:	004016c5 	.word	0x004016c5

004016b8 <atexit>:
  4016b8:	2300      	movs	r3, #0
  4016ba:	4601      	mov	r1, r0
  4016bc:	461a      	mov	r2, r3
  4016be:	4618      	mov	r0, r3
  4016c0:	f000 b81e 	b.w	401700 <__register_exitproc>

004016c4 <__libc_fini_array>:
  4016c4:	b538      	push	{r3, r4, r5, lr}
  4016c6:	4c0a      	ldr	r4, [pc, #40]	; (4016f0 <__libc_fini_array+0x2c>)
  4016c8:	4d0a      	ldr	r5, [pc, #40]	; (4016f4 <__libc_fini_array+0x30>)
  4016ca:	1b64      	subs	r4, r4, r5
  4016cc:	10a4      	asrs	r4, r4, #2
  4016ce:	d00a      	beq.n	4016e6 <__libc_fini_array+0x22>
  4016d0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4016d4:	3b01      	subs	r3, #1
  4016d6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4016da:	3c01      	subs	r4, #1
  4016dc:	f855 3904 	ldr.w	r3, [r5], #-4
  4016e0:	4798      	blx	r3
  4016e2:	2c00      	cmp	r4, #0
  4016e4:	d1f9      	bne.n	4016da <__libc_fini_array+0x16>
  4016e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4016ea:	f000 b885 	b.w	4017f8 <_fini>
  4016ee:	bf00      	nop
  4016f0:	00401808 	.word	0x00401808
  4016f4:	00401804 	.word	0x00401804

004016f8 <__retarget_lock_acquire_recursive>:
  4016f8:	4770      	bx	lr
  4016fa:	bf00      	nop

004016fc <__retarget_lock_release_recursive>:
  4016fc:	4770      	bx	lr
  4016fe:	bf00      	nop

00401700 <__register_exitproc>:
  401700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401704:	4d2c      	ldr	r5, [pc, #176]	; (4017b8 <__register_exitproc+0xb8>)
  401706:	4606      	mov	r6, r0
  401708:	6828      	ldr	r0, [r5, #0]
  40170a:	4698      	mov	r8, r3
  40170c:	460f      	mov	r7, r1
  40170e:	4691      	mov	r9, r2
  401710:	f7ff fff2 	bl	4016f8 <__retarget_lock_acquire_recursive>
  401714:	4b29      	ldr	r3, [pc, #164]	; (4017bc <__register_exitproc+0xbc>)
  401716:	681c      	ldr	r4, [r3, #0]
  401718:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40171c:	2b00      	cmp	r3, #0
  40171e:	d03e      	beq.n	40179e <__register_exitproc+0x9e>
  401720:	685a      	ldr	r2, [r3, #4]
  401722:	2a1f      	cmp	r2, #31
  401724:	dc1c      	bgt.n	401760 <__register_exitproc+0x60>
  401726:	f102 0e01 	add.w	lr, r2, #1
  40172a:	b176      	cbz	r6, 40174a <__register_exitproc+0x4a>
  40172c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401730:	2401      	movs	r4, #1
  401732:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401736:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40173a:	4094      	lsls	r4, r2
  40173c:	4320      	orrs	r0, r4
  40173e:	2e02      	cmp	r6, #2
  401740:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  401744:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401748:	d023      	beq.n	401792 <__register_exitproc+0x92>
  40174a:	3202      	adds	r2, #2
  40174c:	f8c3 e004 	str.w	lr, [r3, #4]
  401750:	6828      	ldr	r0, [r5, #0]
  401752:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  401756:	f7ff ffd1 	bl	4016fc <__retarget_lock_release_recursive>
  40175a:	2000      	movs	r0, #0
  40175c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401760:	4b17      	ldr	r3, [pc, #92]	; (4017c0 <__register_exitproc+0xc0>)
  401762:	b30b      	cbz	r3, 4017a8 <__register_exitproc+0xa8>
  401764:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401768:	f3af 8000 	nop.w
  40176c:	4603      	mov	r3, r0
  40176e:	b1d8      	cbz	r0, 4017a8 <__register_exitproc+0xa8>
  401770:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  401774:	6002      	str	r2, [r0, #0]
  401776:	2100      	movs	r1, #0
  401778:	6041      	str	r1, [r0, #4]
  40177a:	460a      	mov	r2, r1
  40177c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  401780:	f04f 0e01 	mov.w	lr, #1
  401784:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  401788:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40178c:	2e00      	cmp	r6, #0
  40178e:	d0dc      	beq.n	40174a <__register_exitproc+0x4a>
  401790:	e7cc      	b.n	40172c <__register_exitproc+0x2c>
  401792:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  401796:	430c      	orrs	r4, r1
  401798:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40179c:	e7d5      	b.n	40174a <__register_exitproc+0x4a>
  40179e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4017a2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4017a6:	e7bb      	b.n	401720 <__register_exitproc+0x20>
  4017a8:	6828      	ldr	r0, [r5, #0]
  4017aa:	f7ff ffa7 	bl	4016fc <__retarget_lock_release_recursive>
  4017ae:	f04f 30ff 	mov.w	r0, #4294967295
  4017b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4017b6:	bf00      	nop
  4017b8:	20400438 	.word	0x20400438
  4017bc:	004017e0 	.word	0x004017e0
  4017c0:	00000000 	.word	0x00000000
  4017c4:	000007e2 	.word	0x000007e2
  4017c8:	00000003 	.word	0x00000003
  4017cc:	00000013 	.word	0x00000013
  4017d0:	0000000c 	.word	0x0000000c
  4017d4:	0000000f 	.word	0x0000000f
  4017d8:	0000002d 	.word	0x0000002d
  4017dc:	00000001 	.word	0x00000001

004017e0 <_global_impure_ptr>:
  4017e0:	20400010                                ..@ 

004017e4 <_init>:
  4017e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4017e6:	bf00      	nop
  4017e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4017ea:	bc08      	pop	{r3}
  4017ec:	469e      	mov	lr, r3
  4017ee:	4770      	bx	lr

004017f0 <__init_array_start>:
  4017f0:	004016a5 	.word	0x004016a5

004017f4 <__frame_dummy_init_array_entry>:
  4017f4:	00400165                                e.@.

004017f8 <_fini>:
  4017f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4017fa:	bf00      	nop
  4017fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4017fe:	bc08      	pop	{r3}
  401800:	469e      	mov	lr, r3
  401802:	4770      	bx	lr

00401804 <__fini_array_start>:
  401804:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <impure_data>:
20400010:	0000 0000 02fc 2040 0364 2040 03cc 2040     ......@ d.@ ..@ 
	...
204000b8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000c8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400438 <__atexit_recursive_mutex>:
20400438:	06dc 2040                                   ..@ 
