#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Feb  8 11:25:55 2023
# Process ID: 12068
# Current directory: D:/Master/SoC_Lab/Xilinx/SoC_Lab
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11012 D:\Master\SoC_Lab\Xilinx\SoC_Lab\SoC_Lab.xpr
# Log file: D:/Master/SoC_Lab/Xilinx/SoC_Lab/vivado.log
# Journal file: D:/Master/SoC_Lab/Xilinx/SoC_Lab\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Master/SoC_Lab/Xilinx/SoC_Lab/SoC_Lab.xpr
open_bd_design {D:/Master/SoC_Lab/Xilinx/SoC_Lab/SoC_Lab.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
close_project
create_project SoC_Lab_fo_realzies D:/Master/SoC_Lab/Xilinx/SoC_Lab_fo_realzies -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
add_files -norecurse {D:/Master/SoC_Lab/Xilinx/Very_Logfiles/hardware/adders/zeroTruncAdder.v D:/Master/SoC_Lab/Xilinx/Very_Logfiles/hardware/adders/loaBits.v D:/Master/SoC_Lab/Xilinx/Very_Logfiles/hardware/adders/loaAdder.v D:/Master/SoC_Lab/Xilinx/Very_Logfiles/hardware/adders/zeroTruncBits.v D:/Master/SoC_Lab/Xilinx/Very_Logfiles/hardware/adders/accuAdd.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/Master/SoC_Lab/Xilinx/SoC_Lab_fo_realzies/SoC_Lab_fo_realzies.srcs/constrs_1
file mkdir D:/Master/SoC_Lab/Xilinx/SoC_Lab_fo_realzies/SoC_Lab_fo_realzies.srcs/constrs_1/new
close [ open D:/Master/SoC_Lab/Xilinx/SoC_Lab_fo_realzies/SoC_Lab_fo_realzies.srcs/constrs_1/new/constraints_fo_realzies.xdc w ]
add_files -fileset constrs_1 D:/Master/SoC_Lab/Xilinx/SoC_Lab_fo_realzies/SoC_Lab_fo_realzies.srcs/constrs_1/new/constraints_fo_realzies.xdc
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 564 -524} [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
create_bd_cell -type module -reference loaAdder loaAdder_0
set_property location {3 1028 -268} [get_bd_cells loaAdder_0]
create_bd_cell -type module -reference zeroTruncAdder zeroTruncAdder_0
set_property location {2 716 -241} [get_bd_cells zeroTruncAdder_0]
set_property location {3.5 1295 -448} [get_bd_cells axi_gpio_0]
set_property location {4.5 1417 -166} [get_bd_cells loaAdder_0]
set_property location {5 1360 -67} [get_bd_cells zeroTruncAdder_0]
set_property location {5 1448 -263} [get_bd_cells loaAdder_0]
set_property location {5 1439 -143} [get_bd_cells zeroTruncAdder_0]
set_property location {4 1191 -418} [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {16} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
set_property name axi_gpio_A [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_A/gpio_io_o] [get_bd_pins loaAdder_0/i_A]
connect_bd_net [get_bd_pins axi_gpio_A/gpio_io_o] [get_bd_pins zeroTruncAdder_0/i_A]
copy_bd_objs /  [get_bd_cells {axi_gpio_A}]
set_property location {4 1219 -540} [get_bd_cells axi_gpio_A1]
set_property name axi_gpio_B [get_bd_cells axi_gpio_A1]
connect_bd_net [get_bd_pins axi_gpio_B/gpio_io_o] [get_bd_pins loaAdder_0/i_B]
connect_bd_net [get_bd_pins axi_gpio_B/gpio_io_o] [get_bd_pins zeroTruncAdder_0/i_B]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {3 924 -171} [get_bd_cells axi_gpio_0]
set_property location {3 880 -189} [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {16} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins loaAdder_0/o_Sum] [get_bd_pins axi_gpio_0/gpio_io_i]
set_property name axi_gpio_LOA [get_bd_cells axi_gpio_0]
copy_bd_objs /  [get_bd_cells {axi_gpio_LOA}]
set_property name axi_gpio_TRUNC [get_bd_cells axi_gpio_LOA1]
connect_bd_net [get_bd_pins zeroTruncAdder_0/o_Sum] [get_bd_pins axi_gpio_TRUNC/gpio_io_i]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_B/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_B/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_LOA/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_LOA/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_TRUNC/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_TRUNC/S_AXI]
endgroup
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files D:/Master/SoC_Lab/Xilinx/SoC_Lab_fo_realzies/SoC_Lab_fo_realzies.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/Master/SoC_Lab/Xilinx/SoC_Lab_fo_realzies/SoC_Lab_fo_realzies.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
update_module_reference design_1_loaAdder_0_0
update_module_reference design_1_zeroTruncAdder_0_0
make_wrapper -files [get_files D:/Master/SoC_Lab/Xilinx/SoC_Lab_fo_realzies/SoC_Lab_fo_realzies.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {D:/Master/SoC_Lab/Xilinx/SoC_Lab_fo_realzies/SoC_Lab_fo_realzies.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
make_wrapper -files [get_files D:/Master/SoC_Lab/Xilinx/SoC_Lab_fo_realzies/SoC_Lab_fo_realzies.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
update_module_reference design_1_loaAdder_0_0
update_module_reference design_1_zeroTruncAdder_0_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {4 1150 777} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_CARRY_TRUNC [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_CARRY_TRUNC]
copy_bd_objs /  [get_bd_cells {axi_gpio_CARRY_TRUNC}]
set_property name axi_gpio_CARRY_LOA [get_bd_cells axi_gpio_CARRY_TRUNC1]
connect_bd_net [get_bd_pins loaAdder_0/o_Cout] [get_bd_pins axi_gpio_CARRY_LOA/gpio_io_i]
connect_bd_net [get_bd_pins zeroTruncAdder_0/o_Cout] [get_bd_pins axi_gpio_CARRY_TRUNC/gpio_io_i]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_CARRY_LOA/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_CARRY_LOA/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_CARRY_TRUNC/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_CARRY_TRUNC/S_AXI]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files D:/Master/SoC_Lab/Xilinx/SoC_Lab_fo_realzies/SoC_Lab_fo_realzies.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
update_module_reference design_1_loaAdder_0_0
update_module_reference design_1_zeroTruncAdder_0_0
