ğŸ–¥ï¸ Small SystemVerilog Projects

This folder includes several compact SystemVerilog projects developed during my university studies.
Each one explores a specific concept in digital designâ€”from FSM control to Hamming coding, 
arbitration logic, sorting networks, and hardware security.

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

ğŸ–¥ï¸ FSM Server Resource Controller

A finite state machine that controls access to a shared server by students.

ğŸ“Œ Function:
- At most 3 users can be connected at once.
- FSM has 4 states (S0 to S3) corresponding to 0â€“3 active users.
- Input: `in[0] = connect`, `in[1] = disconnect`
- Output: `out = 1` means connection allowed

ğŸ§  Learned:
- FSM modeling
- Handling multiple inputs
- Reset handling and state transitions

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

ğŸ§® Hamming Code (15,11) Encoder

Implements a serial Hamming (15,11) encoder in SystemVerilog.

ğŸ“Œ Overview:
- Reads 11 input bits serially
- Calculates 4 Hamming parity bits
- Outputs a 15-bit codeword serially

ğŸ“ Files:
- `hamming_core.sv`: Hamming encoder module
- `hamming_tb.sv`: Testbench with validation logic

ğŸ§  Learned:
- Serial I/O handling
- Bitwise parity logic
- Automated self-checking testbenches

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

ğŸ›°ï¸ Network Switch with Request Arbitration

A combinational module that simulates a 4-port data switch.

ğŸ“¦ Behavior:
- 4 data inputs (D[0]â€“D[3]) + 4 request signals (R[0]â€“R[3])
- If one request is active â forward data
- Else â output is zero

ğŸ§  Learned:
- Data routing and arbitration
- Index-based decision logic
- Simple corner case handling in testbenches

ğŸ“ Files:
- `network_switch.sv`
- `testbench.sv`

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

ğŸ“Š Odd-Even Merge Sorter

Implements a sorting network using `sorter` modules and pipelining.

ğŸ“Œ Architecture:
- Compares and sorts four 8-bit values
- Uses 5 interconnected comparator modules
- Final output: max, second_max, second_min, min
- Input/output register wrapper avoids combinational path

ğŸ“ Files:
- `sorter.sv`: Comparator
- `even_odd_merge_sorter.sv`: Sorter network
- `even_odd_merge_sorter_wrapper.sv`: Register wrapper
- `even_odd_merge_sorter_tb.sv`: Testbench

ğŸ§  Learned:
- Sorting networks
- Static timing optimization
- Modular and pipelined design

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

ğŸ›¡ï¸ Trojan-Based Hardware Design

Explores hardware Trojans and secure communication simulation.

ğŸ“Œ Objective:
- Insert a Trojan between two elastic registers
- Trojan blocks data when `flush = 1`
- Otherwise allows valid/ready transmission

ğŸ“ Files:
- `left_register.sv`, `right_register.sv`
- `trojan.sv`: Top-level with Trojan logic
- `trojan_tb.sv`: Testbench for validation

ğŸ§  Learned:
- Valid/Ready protocol
- Security-aware design and testing
- Modular data path verification

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

These projects provided a foundation in combinational/sequential logic, 
testbench design, basic security, and real-world digital circuit constraints â€” all using SystemVerilog.
