digraph test {
    Unot15 [style=filled, color=pink];
    Ulnot5 [style=filled, color=pink];
    Constant3 [style=filled, color=grey];
    state_PTR1 [style=filled, color=lightblue];
    Mux4 [style=filled, color=pink];
    Unot14 [style=filled, color=pink];
    state_PTR0 [style=filled, color=lightblue];
    Constant0 [style=filled, color=grey];
    Constant1 [style=filled, color=grey];
    And7 [style=filled, color=pink];
    Ulnot1 [style=filled, color=pink];
    aresetn [style=filled, color=red];
    state_PTR2 [style=filled, color=lightblue];
    And10 [style=filled, color=pink];
    Constant6 [style=filled, color=grey];
    And8 [style=filled, color=pink];
    Mux0 [style=filled, color=pink];
    Mux2 [style=filled, color=pink];
    x [style=filled, color=red];
    Constant5 [style=filled, color=grey];
    Unot16 [style=filled, color=pink];
    Constant2 [style=filled, color=grey];
    Ulnot3 [style=filled, color=pink];
    Or11 [style=filled, color=pink];
    Constant4 [style=filled, color=grey];
    And9 [style=filled, color=pink];
    Unot13 [style=filled, color=pink];
    Cond12 [style=filled, color=pink];
    state [style=filled, color=lightblue];
    z [style=filled, color=lightblue];
    Mux4 -> Constant4;
    state -> state_PTR1;
    Mux0 -> Constant0;
    Ulnot1 -> aresetn;
    Or11 -> state_PTR0;
    Mux4 -> Ulnot5;
    Mux2 -> Ulnot3;
    state_PTR2 -> Mux4;
    Unot14 -> state_PTR1;
    state -> state_PTR0;
    state_PTR1 -> And7;
    And10 -> Unot14;
    state_PTR1 -> Mux2;
    state_PTR2 -> x;
    Unot13 -> x;
    state -> state_PTR2;
    Ulnot3 -> aresetn;
    Cond12 -> state_PTR1;
    z -> Cond12;
    state_PTR2 -> Constant5;
    state_PTR0 -> Constant1;
    And10 -> Unot15;
    And7 -> Unot13;
    And8 -> Or11;
    Mux0 -> And8;
    Mux2 -> And7;
    Mux2 -> Constant2;
    Mux0 -> Ulnot1;
    And9 -> Unot16;
    state_PTR0 -> And8;
    And9 -> And10;
    And7 -> state_PTR2;
    Unot16 -> state_PTR0;
    And8 -> Unot13;
    Or11 -> state_PTR1;
    Cond12 -> Constant6;
    state_PTR0 -> Mux0;
    state_PTR1 -> Constant3;
    Unot15 -> state_PTR2;
    Mux4 -> x;
    Ulnot5 -> aresetn;
    Cond12 -> x;
}
