# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 589.5 0.000512 2048 0.39 4800 29952 6.10099 4.66106 299.199 130.922 440.989 441.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 589.5 0.000512 2048 0.39 4800 29952 6.12202 4.66912 354.227 131.084 496.212 496.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 589.5 0.000512 2048 0.39 4800 29760 6.11059 4.6592 367.575 130.953 509.408 509.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 589.5 0.000512 2048 0.39 4800 29568 6.07437 4.62541 338.918 130.206 479.933 480.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 589.5 0.000512 2048 0.39 4800 29600 6.1145 4.63139 345.07 130.359 486.283 486.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 589.5 0.000512 2048 0.39 4800 29568 6.08051 4.62621 353.945 130.259 495.025 495.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 589.5 0.000512 2048 0.39 4800 29760 6.11155 4.64205 359.019 130.622 500.503 500.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 589.5 0.000512 2048 0.39 4800 29696 6.11216 4.65629 345.893 130.992 487.764 487.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 589.5 0.000512 2048 0.39 4800 29184 6.11389 4.63274 345.068 130.446 486.373 486.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 589.5 0.000512 2048 0.39 4800 28800 6.08448 4.59165 363.912 129.541 504.238 504.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 589.5 0.000512 2048 0.39 4800 28672 6.09846 4.60246 421.704 129.941 562.46 562.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 589.5 0.000512 2048 0.39 4800 30080 6.10835 4.66074 305.047 131.055 446.979 447.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 589.5 0.000512 2048 0.39 4800 29920 6.12333 4.65718 306.789 130.757 448.433 448.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 589.5 0.000512 2048 0.39 4800 30144 6.12147 4.66125 306.672 131.073 448.645 448.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 589.5 0.000512 2048 0.39 4800 29792 6.11952 4.64694 309.719 130.814 451.411 451.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 589.5 0.000512 2048 0.39 4800 29952 6.11181 4.6551 308.736 130.948 450.57 450.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 589.5 0.000512 2048 0.39 4800 29952 6.12138 4.66534 363.493 131.013 505.405 505.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 589.5 0.000512 2048 0.39 4800 29760 6.11133 4.65274 350.165 130.861 491.899 491.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 589.5 0.000512 2048 0.39 4800 29568 6.06144 4.61968 372.71 130.218 513.723 513.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 589.5 0.000512 2048 0.39 4800 29600 6.10928 4.63837 370.151 130.272 511.281 511.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 589.5 0.000512 2048 0.39 4800 29568 6.08502 4.62086 371.628 130.259 512.706 512.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 589.5 0.000512 2048 0.39 4800 29760 6.10717 4.64077 367.286 130.498 508.644 508.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 589.5 0.000512 2048 0.39 4800 29696 6.10944 4.6592 352.96 130.974 494.81 494.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 589.5 0.000512 2048 0.39 4800 29184 6.09997 4.62419 403.976 130.577 545.388 545.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 589.5 0.000512 2048 0.39 4800 28800 6.08611 4.5937 402.425 129.466 542.687 542.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 589.5 0.000512 2048 0.39 4800 28672 6.09306 4.61005 364.502 129.919 505.235 505.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 589.5 0.000512 2048 0.39 4800 29952 6.10787 4.6551 289.52 131.054 431.449 431.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 589.5 0.000512 2048 0.39 4800 29760 6.11894 4.65165 321.28 130.756 462.924 463.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 589.5 0.000512 2048 0.39 4800 29952 6.11331 4.66118 302.009 131.199 444.087 444.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 589.5 0.000512 2048 0.39 4800 29792 6.11261 4.64874 306.444 130.783 448.095 448.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 589.5 0.000512 2048 0.39 4800 29696 6.12266 4.65542 294.644 130.924 436.46 436.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 589.5 0.000512 2048 0.39 4800 29664 6.13155 4.66634 378.91 130.906 520.722 520.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 589.5 0.000512 2048 0.39 4800 29376 6.09725 4.6329 263.062 130.347 404.252 404.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 589.5 0.000512 2048 0.39 4800 29760 6.10061 4.66102 362.164 130.937 503.97 504.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 589.5 0.000512 2048 0.39 4800 29440 6.11382 4.66122 255.138 131.076 397.101 397.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 589.5 0.000512 2048 0.39 4800 29568 6.07933 4.62653 338.659 130.29 479.765 479.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 589.5 0.000512 2048 0.39 4800 29184 6.11395 4.63667 242.465 130.552 383.88 383.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 589.5 0.000512 2048 0.39 4800 29600 6.11114 4.63037 356.48 130.274 497.608 497.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 589.5 0.000512 2048 0.39 4800 28800 6.08234 4.59546 246.556 129.471 386.814 386.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 589.5 0.000512 2048 0.39 4800 29568 6.08614 4.62643 452.778 130.228 593.831 593.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 589.5 0.000512 2048 0.39 4800 29568 6.09766 4.63014 294.389 130.562 435.789 435.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 589.5 0.000512 2048 0.39 4800 29280 6.12714 4.63955 429.37 130.628 570.875 570.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 589.5 0.000512 2048 0.39 4800 28800 6.08582 4.60061 288.677 129.556 429.026 429.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 589.5 0.000512 2048 0.39 4800 29696 6.11021 4.6551 421.804 131.093 563.77 563.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 589.5 0.000512 2048 0.39 4800 28672 6.08272 4.61005 277.868 130.047 418.716 418.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 589.5 0.000512 2048 0.39 4800 29184 6.11066 4.63674 364.646 130.455 505.961 506.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 589.5 0.000512 2048 0.39 4800 27648 6.07514 4.56106 245.548 129.006 385.3 385.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 589.5 0.000512 2048 0.39 4800 28800 6.08832 4.59488 374.133 129.473 514.394 514.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 589.5 0.000512 2048 0.39 4800 28800 6.09482 4.61408 269.796 130 410.619 410.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 589.5 0.000512 2048 0.39 4800 29824 6.12458 4.66022 284.184 131.07 426.144 426.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 589.5 0.000512 2048 0.39 4800 29760 6.13014 4.65619 298.511 131.99 441.403 441.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 589.5 0.000512 2048 0.39 4800 29760 6.11936 4.6592 295.524 131.207 437.615 437.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 589.5 0.000512 2048 0.39 4800 29184 6.09027 4.62029 191.351 130.179 332.348 332.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 589.5 0.000512 2048 0.39 4800 29568 6.13267 4.64742 337.877 130.697 479.463 479.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 589.5 0.000512 2048 0.39 4800 29120 6.1048 4.62714 214.255 130.335 355.431 355.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 589.5 0.000512 2048 0.39 4800 29696 6.10317 4.65715 314.739 130.803 456.406 456.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 589.5 0.000512 2048 0.39 4800 29696 6.10509 4.65856 207.844 131.08 349.796 349.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 589.5 0.000512 2048 0.39 4800 29664 6.13613 4.66749 363.032 130.91 504.859 504.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 589.5 0.000512 2048 0.39 4800 29376 6.09242 4.63258 253.767 131.599 396.205 396.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 589.5 0.000512 2048 0.39 4800 29760 6.10714 4.6551 342.494 130.86 484.224 484.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 589.5 0.000512 2048 0.39 4800 29440 6.11933 4.6592 245.828 131.171 387.889 387.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 589.5 0.000512 2048 0.39 4800 29184 6.08406 4.62442 432.909 130.296 574.024 574.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 589.5 0.000512 2048 0.39 4800 29184 6.11194 4.62874 277.975 130.459 419.281 419.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 589.5 0.000512 2048 0.39 4800 29200 6.1279 4.63981 426.496 130.373 567.75 567.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 589.5 0.000512 2048 0.39 4800 28800 6.08454 4.59222 288.402 129.466 428.654 428.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 589.5 0.000512 2048 0.39 4800 29120 6.09456 4.62349 416.31 130.324 557.459 557.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 589.5 0.000512 2048 0.39 4800 28672 6.12758 4.63283 273.862 130.664 415.395 415.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 589.5 0.000512 2048 0.39 4800 29280 6.12573 4.64483 405.833 130.623 547.333 547.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 589.5 0.000512 2048 0.39 4800 28800 6.07667 4.60314 262.686 129.57 403.049 403.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 589.5 0.000512 2048 0.39 4800 29696 6.11126 4.65584 394.279 131.062 536.221 536.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 589.5 0.000512 2048 0.39 4800 28672 6.09594 4.608 258.479 130.063 399.356 399.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 589.5 0.000512 2048 0.39 4800 30080 6.09232 4.6592 321.613 131.055 463.526 463.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 589.5 0.000512 2048 0.39 4800 29920 6.12045 4.65395 289.991 130.739 431.616 431.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 589.5 0.000512 2048 0.39 4800 29760 6.10598 4.66067 188.556 130.863 330.295 330.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 589.5 0.000512 2048 0.39 4800 29952 6.12733 4.66115 306.597 131.198 448.698 448.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 589.5 0.000512 2048 0.39 4800 29568 6.068 4.62621 199.295 130.204 340.301 340.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 589.5 0.000512 2048 0.39 4800 29792 6.11504 4.64691 328.631 130.817 470.324 470.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 589.5 0.000512 2048 0.39 4800 29568 6.08288 4.62339 209.633 130.208 350.657 350.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 589.5 0.000512 2048 0.39 4800 29952 6.10112 4.66125 330.002 130.905 471.784 471.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 589.5 0.000512 2048 0.39 4800 29696 6.10781 4.65786 215.998 131.094 357.964 358.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 589.5 0.000512 2048 0.39 4800 29952 6.12003 4.66413 364.434 131.034 506.363 506.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 589.5 0.000512 2048 0.39 4800 29376 6.08771 4.62989 259.598 130.329 400.753 400.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 589.5 0.000512 2048 0.39 4800 29760 6.10912 4.65731 352.152 130.839 493.867 493.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 589.5 0.000512 2048 0.39 4800 29440 6.12112 4.65792 247.614 131.06 389.56 389.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 589.5 0.000512 2048 0.39 4800 29568 6.06774 4.62406 426.129 130.293 567.227 567.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 589.5 0.000512 2048 0.39 4800 29184 6.1088 4.63059 281.777 130.475 423.1 423.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 589.5 0.000512 2048 0.39 4800 29600 6.11562 4.63526 425.442 130.248 566.553 566.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 589.5 0.000512 2048 0.39 4800 28800 6.0903 4.5959 283.586 129.567 423.95 424.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 589.5 0.000512 2048 0.39 4800 29568 6.08077 4.62285 412.95 130.348 554.11 554.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 589.5 0.000512 2048 0.39 4800 29568 6.09037 4.63702 274.507 130.652 415.998 416.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 589.5 0.000512 2048 0.39 4800 29760 6.11088 4.6439 401.491 130.641 542.996 543.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 589.5 0.000512 2048 0.39 4800 28800 6.07562 4.59363 259.534 129.676 399.984 400.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 589.5 0.000512 2048 0.39 4800 29696 6.10602 4.6592 386.566 131.08 528.519 528.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 589.5 0.000512 2048 0.39 4800 28672 6.10227 4.60803 263.656 130.06 404.533 404.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 589.5 0.000512 2048 0.39 4800 29824 6.1128 4.6592 279.42 131.154 421.452 421.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 589.5 0.000512 2048 0.39 4800 29696 6.10576 4.65549 183.365 130.923 325.159 325.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 589.5 0.000512 2048 0.39 4800 29760 6.12259 4.65264 287.573 130.755 429.211 429.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 589.5 0.000512 2048 0.39 4800 29760 6.11411 4.6592 186.613 130.842 328.342 328.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 589.5 0.000512 2048 0.39 4800 29760 6.11942 4.66378 311.662 131.196 453.757 453.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 589.5 0.000512 2048 0.39 4800 29184 6.08675 4.62029 199.528 130.324 340.67 340.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 589.5 0.000512 2048 0.39 4800 29568 6.12538 4.6488 304.551 130.714 446.147 446.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 589.5 0.000512 2048 0.39 4800 29120 6.10266 4.624 196.276 130.261 337.372 337.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 589.5 0.000512 2048 0.39 4800 28896 6.13754 4.63962 160.192 130.485 301.56 301.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 589.5 0.000512 2048 0.39 4800 29696 6.10742 4.65363 298.471 130.893 440.235 440.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 589.5 0.000512 2048 0.39 4800 29696 6.10819 4.65789 197.447 130.969 339.292 339.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 589.5 0.000512 2048 0.39 4800 29184 6.11395 4.63462 163.309 130.589 304.755 304.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 589.5 0.000512 2048 0.39 4800 29664 6.12784 4.67158 441.088 131.004 583.005 583.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 589.5 0.000512 2048 0.39 4800 29376 6.09453 4.63347 277.11 130.436 418.385 418.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 589.5 0.000512 2048 0.39 4800 29376 6.11942 4.6407 230.134 130.61 371.612 371.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 589.5 0.000512 2048 0.39 4800 29760 6.10554 4.65251 413.136 130.839 554.844 554.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 589.5 0.000512 2048 0.39 4800 29440 6.11696 4.66125 280.23 131.163 422.282 422.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 589.5 0.000512 2048 0.39 4800 28800 6.06589 4.59373 226.961 129.574 367.302 367.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 589.5 0.000512 2048 0.39 4800 29184 6.08506 4.62438 384.039 130.175 525.036 525.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 589.5 0.000512 2048 0.39 4800 29184 6.10394 4.62963 252.721 130.473 394.037 394.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 589.5 0.000512 2048 0.39 4800 28800 6.12198 4.64666 220.352 130.699 361.929 362.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 589.5 0.000512 2048 0.39 4800 29200 6.12966 4.63584 381.405 130.251 522.53 522.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 589.5 0.000512 2048 0.39 4800 28800 6.08384 4.59779 260.69 129.448 400.928 401.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 589.5 0.000512 2048 0.39 4800 28800 6.11245 4.61046 221.008 129.704 361.544 361.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 589.5 0.000512 2048 0.39 4800 29120 6.09616 4.62304 366.282 130.331 507.44 507.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 589.5 0.000512 2048 0.39 4800 28672 6.13014 4.63373 252.47 130.633 393.981 394.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 589.5 0.000512 2048 0.39 4800 28224 6.14976 4.65101 208.26 130.953 350.128 350.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 589.5 0.000512 2048 0.39 4800 29280 6.12781 4.6391 361.239 130.52 502.638 502.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 589.5 0.000512 2048 0.39 4800 28800 6.06778 4.5999 257.357 129.553 397.688 397.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 589.5 0.000512 2048 0.39 4800 27360 6.08387 4.56954 206.383 128.566 345.71 345.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 589.5 0.000512 2048 0.39 4800 29696 6.10534 4.65114 369.243 131.066 511.177 511.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 589.5 0.000512 2048 0.39 4800 28672 6.09142 4.60707 247.175 130.036 388.02 388.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 589.5 0.000512 2048 0.39 4800 27648 6.07254 4.56499 212.985 129.034 352.766 352.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 589.5 0.000512 2048 0.39 4800 29952 6.1097 4.65616 287.006 131.155 429.033 429.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 589.5 0.000512 2048 0.39 4800 29696 6.10259 4.66358 185.572 130.783 327.23 327.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 589.5 0.000512 2048 0.39 4800 29760 6.11734 4.6497 320.483 130.834 462.197 462.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 589.5 0.000512 2048 0.39 4800 29760 6.10829 4.66534 209.522 130.861 351.266 351.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 589.5 0.000512 2048 0.39 4800 29280 6.12931 4.64451 170.464 130.63 311.975 312.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 589.5 0.000512 2048 0.39 4800 29952 6.11766 4.6616 300.289 131.206 442.386 442.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 589.5 0.000512 2048 0.39 4800 29568 6.07386 4.61936 198.655 130.174 339.633 339.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 589.5 0.000512 2048 0.39 4800 29376 6.0896 4.63005 163.272 130.435 304.534 304.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 589.5 0.000512 2048 0.39 4800 29792 6.11085 4.64291 425.765 130.799 567.429 567.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 589.5 0.000512 2048 0.39 4800 29568 6.08957 4.62848 268.011 130.365 409.201 409.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 589.5 0.000512 2048 0.39 4800 29568 6.09885 4.64122 220.53 130.516 361.898 361.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 589.5 0.000512 2048 0.39 4800 29696 6.10099 4.6551 394.231 130.923 536.018 536.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 589.5 0.000512 2048 0.39 4800 29696 6.11533 4.65306 245.912 130.988 387.785 387.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 589.5 0.000512 2048 0.39 4800 29184 6.11494 4.63258 199.531 130.549 340.939 341.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 589.5 0.000512 2048 0.39 4800 29664 6.12966 4.66534 406.715 130.906 548.529 548.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 589.5 0.000512 2048 0.39 4800 29376 6.09907 4.63184 266.319 130.426 407.583 407.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 589.5 0.000512 2048 0.39 4800 29376 6.12464 4.64621 233.962 130.648 375.487 375.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 589.5 0.000512 2048 0.39 4800 28800 6.12806 4.64576 204.729 130.736 346.348 346.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 589.5 0.000512 2048 0.39 4800 29760 6.10371 4.65907 385.891 130.81 527.569 527.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 589.5 0.000512 2048 0.39 4800 29440 6.11869 4.65731 260.499 131.18 402.561 402.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 589.5 0.000512 2048 0.39 4800 28800 6.06928 4.5975 216.068 129.653 356.497 356.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 589.5 0.000512 2048 0.39 4800 28160 6.00589 4.54454 206.897 128.146 345.698 345.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 589.5 0.000512 2048 0.39 4800 29568 6.06243 4.62163 360.415 130.215 501.427 501.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 589.5 0.000512 2048 0.39 4800 29184 6.10317 4.63821 252.799 130.453 394.111 394.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 589.5 0.000512 2048 0.39 4800 28800 6.11789 4.64582 209.312 130.841 351.027 351.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 589.5 0.000512 2048 0.39 4800 27648 6.07459 4.56755 191.831 129.038 331.617 331.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 589.5 0.000512 2048 0.39 4800 29600 6.1097 4.63808 373.437 130.359 514.654 514.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 589.5 0.000512 2048 0.39 4800 28800 6.07984 4.59923 252.801 129.57 393.159 393.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 589.5 0.000512 2048 0.39 4800 28800 6.11421 4.6159 218.396 129.725 358.961 359.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 589.5 0.000512 2048 0.39 4800 28800 6.09146 4.60755 202.637 130.088 343.536 343.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 589.5 0.000512 2048 0.39 4800 29696 6.11389 4.66054 310.575 131.057 452.518 452.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 589.5 0.000512 2048 0.39 4800 29440 6.10992 4.6592 199.466 130.899 341.246 341.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 589.5 0.000512 2048 0.39 4800 29184 6.09235 4.62112 165.804 130.197 306.825 306.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 589.5 0.000512 2048 0.39 4800 29600 6.12986 4.65494 296.341 130.843 438.077 438.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 589.5 0.000512 2048 0.39 4800 29440 6.11062 4.66125 198.08 130.841 339.809 339.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 589.5 0.000512 2048 0.39 4800 29280 6.13827 4.64221 161.922 130.541 303.35 303.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 589.5 0.000512 2048 0.39 4800 29760 6.1151 4.66022 415.533 131.195 557.612 557.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 589.5 0.000512 2048 0.39 4800 29184 6.0887 4.63018 259.43 130.307 400.566 400.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 589.5 0.000512 2048 0.39 4800 29376 6.0969 4.62918 211.944 130.435 353.215 353.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 589.5 0.000512 2048 0.39 4800 29184 6.10752 4.63488 179.864 130.457 321.175 321.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 589.5 0.000512 2048 0.39 4800 29568 6.1193 4.64486 383.631 130.679 525.183 525.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 589.5 0.000512 2048 0.39 4800 29120 6.10698 4.62438 240.507 130.241 381.593 381.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 589.5 0.000512 2048 0.39 4800 28896 6.12832 4.63734 197.573 130.387 338.837 338.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 589.5 0.000512 2048 0.39 4800 28672 6.12762 4.6345 177.857 130.531 319.258 319.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 589.5 0.000512 2048 0.39 4800 29440 6.11168 4.6561 358.966 130.919 500.766 500.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 589.5 0.000512 2048 0.39 4800 29184 6.1279 4.65507 231.095 131.095 373.077 373.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 589.5 0.000512 2048 0.39 4800 29184 6.10368 4.63498 191.724 130.566 333.136 333.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 589.5 0.000512 2048 0.39 4800 28672 6.10202 4.60045 168.076 130.039 308.923 309.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 589.5 0.000512 2048 0.39 4800 29664 6.12253 4.66592 364.79 130.929 506.618 506.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 589.5 0.000512 2048 0.39 4800 29376 6.09622 4.6327 255.569 130.424 396.83 396.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 589.5 0.000512 2048 0.39 4800 29376 6.11859 4.64374 217.155 130.525 358.551 358.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 589.5 0.000512 2048 0.39 4800 28800 6.1225 4.64691 212.927 130.809 354.614 354.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 589.5 0.000512 2048 0.39 4800 29440 6.10995 4.65667 360.083 130.968 501.93 502.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 589.5 0.000512 2048 0.39 4800 29440 6.11744 4.66528 258.533 131.165 400.59 400.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 589.5 0.000512 2048 0.39 4800 28800 6.07085 4.59584 212.409 129.676 352.862 352.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 589.5 0.000512 2048 0.39 4800 28160 6.00474 4.54861 196.086 128.179 334.933 335.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 589.5 0.000512 2048 0.39 4800 29824 6.10733 4.65773 317.83 131.166 459.873 459.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 589.5 0.000512 2048 0.39 4800 29696 6.09606 4.6583 208.093 130.908 349.863 349.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 589.5 0.000512 2048 0.39 4800 29184 6.07926 4.62467 169.246 130.313 310.372 310.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 589.5 0.000512 2048 0.39 4800 29760 6.10576 4.6551 300.266 130.734 441.872 441.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 589.5 0.000512 2048 0.39 4800 29760 6.10822 4.65981 197.031 131.058 338.97 339.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 589.5 0.000512 2048 0.39 4800 29280 6.12509 4.6367 162.646 130.513 304.031 304.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 589.5 0.000512 2048 0.39 4800 29440 6.124 4.65725 141.607 131.073 283.575 283.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 589.5 0.000512 2048 0.39 4800 29760 6.11715 4.66182 408.2 131.095 550.186 550.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 589.5 0.000512 2048 0.39 4800 29184 6.08749 4.62838 253.713 130.167 394.704 394.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 589.5 0.000512 2048 0.39 4800 29376 6.08909 4.63258 209.516 130.453 350.796 350.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 589.5 0.000512 2048 0.39 4800 29184 6.10317 4.6337 177.041 130.425 318.312 318.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 589.5 0.000512 2048 0.39 4800 29568 6.128 4.64458 371.506 130.813 513.202 513.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 589.5 0.000512 2048 0.39 4800 29120 6.09651 4.62528 236.198 130.242 377.273 377.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 589.5 0.000512 2048 0.39 4800 28896 6.12304 4.64275 195.078 130.411 336.361 336.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 589.5 0.000512 2048 0.39 4800 28672 6.136 4.63667 173.857 130.543 315.283 315.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 589.5 0.000512 2048 0.39 4800 29696 6.10682 4.65357 361.722 130.908 503.496 503.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 589.5 0.000512 2048 0.39 4800 29696 6.10675 4.65456 238.269 130.951 380.088 380.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 589.5 0.000512 2048 0.39 4800 29184 6.104 4.63667 197.266 130.478 338.595 338.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 589.5 0.000512 2048 0.39 4800 28672 6.08678 4.60208 170.096 129.96 310.855 310.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 589.5 0.000512 2048 0.39 4800 29664 6.1313 4.6657 382.267 130.906 524.08 524.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 589.5 0.000512 2048 0.39 4800 29376 6.09846 4.63053 271.772 130.328 412.938 413.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 589.5 0.000512 2048 0.39 4800 29376 6.12246 4.64016 225.468 130.499 366.838 366.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 589.5 0.000512 2048 0.39 4800 28800 6.12067 4.64714 211.302 130.824 353.003 353.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 589.5 0.000512 2048 0.39 4800 27360 6.08778 4.56192 185.687 128.557 324.999 325.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 589.5 0.000512 2048 0.39 4800 29760 6.10208 4.65715 368.698 132.125 511.694 511.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 589.5 0.000512 2048 0.39 4800 29440 6.11117 4.6592 255.491 131.176 397.552 397.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 589.5 0.000512 2048 0.39 4800 28800 6.07027 4.59978 214.577 129.677 355.031 355.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 589.5 0.000512 2048 0.39 4800 28160 6.00995 4.54656 194.261 128.048 332.971 333.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 589.5 0.000512 2048 0.39 4800 28800 6.0871 4.60595 191.831 129.982 332.616 332.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 589.5 0.000512 2048 0.39 4800 29824 6.11389 4.65856 297.731 131.161 439.773 439.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 589.5 0.000512 2048 0.39 4800 29696 6.10106 4.65546 197.972 130.795 339.634 339.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 589.5 0.000512 2048 0.39 4800 29184 6.09053 4.62083 159.516 130.322 300.662 300.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 589.5 0.000512 2048 0.39 4800 29696 6.11117 4.6591 141.836 130.972 283.688 283.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 589.5 0.000512 2048 0.39 4800 29600 6.12563 4.65114 406.146 130.833 547.864 547.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 589.5 0.000512 2048 0.39 4800 29440 6.11766 4.65853 255.895 130.934 397.713 397.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 589.5 0.000512 2048 0.39 4800 29280 6.11955 4.64515 208.458 130.629 349.962 350.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 589.5 0.000512 2048 0.39 4800 29440 6.11507 4.65366 179.452 131.062 321.391 321.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 589.5 0.000512 2048 0.39 4800 29760 6.1153 4.66512 373.059 131.1 515.049 515.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 589.5 0.000512 2048 0.39 4800 29184 6.08138 4.62237 234.364 130.169 375.344 375.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 589.5 0.000512 2048 0.39 4800 29376 6.09421 4.6329 195.271 130.326 336.437 336.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 589.5 0.000512 2048 0.39 4800 29184 6.10966 4.63302 175.318 130.581 316.754 316.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 589.5 0.000512 2048 0.39 4800 28800 6.07469 4.59389 152.251 129.552 292.586 292.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 589.5 0.000512 2048 0.39 4800 29568 6.12022 4.64698 357.067 130.71 498.656 498.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 589.5 0.000512 2048 0.39 4800 29120 6.10448 4.62989 228.279 130.243 369.366 369.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 589.5 0.000512 2048 0.39 4800 28896 6.1343 4.6407 189.455 130.487 330.833 330.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 589.5 0.000512 2048 0.39 4800 28672 6.13533 4.63453 165.846 130.561 307.285 307.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 589.5 0.000512 2048 0.39 4800 29120 6.11222 4.61891 150.666 130.203 291.712 291.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 589.5 0.000512 2048 0.39 4800 29696 6.11027 4.65738 328.438 130.803 470.117 470.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 589.5 0.000512 2048 0.39 4800 29696 6.1 4.6551 222.601 131.067 364.539 364.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 589.5 0.000512 2048 0.39 4800 29184 6.10899 4.62979 183.497 130.55 324.897 324.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 589.5 0.000512 2048 0.39 4800 28672 6.09994 4.60109 163.134 129.958 303.901 303.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 589.5 0.000512 2048 0.39 4800 28160 6.00726 4.54074 147.714 128.056 286.43 286.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 589.5 0.000512 2048 0.39 4800 29440 6.12182 4.6568 290.138 131.055 432.081 432.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 589.5 0.000512 2048 0.39 4800 29184 6.12026 4.65197 189.337 130.819 331.036 331.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 589.5 0.000512 2048 0.39 4800 28800 6.09178 4.62438 155.09 130.318 296.233 296.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 589.5 0.000512 2048 0.39 4800 29184 6.13194 4.65453 137.333 131.093 279.319 279.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 589.5 0.000512 2048 0.39 4800 29280 6.13386 4.65491 390.164 130.842 531.906 531.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 589.5 0.000512 2048 0.39 4800 29120 6.12397 4.66022 240.825 130.959 382.676 382.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 589.5 0.000512 2048 0.39 4800 28800 6.1464 4.64195 198.058 130.625 339.583 339.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 589.5 0.000512 2048 0.39 4800 28800 6.13882 4.66512 171.374 131.06 313.348 313.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 589.5 0.000512 2048 0.39 4800 28000 6.11552 4.59686 151.354 129.569 291.747 291.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 589.5 0.000512 2048 0.39 4800 29376 6.13126 4.6624 358.436 131.101 500.441 500.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 589.5 0.000512 2048 0.39 4800 28800 6.09315 4.62291 223.892 130.331 365.045 365.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 589.5 0.000512 2048 0.39 4800 28800 6.10918 4.63597 186.375 130.452 327.679 327.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 589.5 0.000512 2048 0.39 4800 28416 6.13613 4.63766 165.502 130.476 306.859 306.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 589.5 0.000512 2048 0.39 4800 27840 6.10698 4.59238 141.962 129.665 282.432 282.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 589.5 0.000512 2048 0.39 4800 29120 6.14566 4.64701 337.54 130.788 479.231 479.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 589.5 0.000512 2048 0.39 4800 28672 6.11226 4.63258 213.884 130.362 355.104 355.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 589.5 0.000512 2048 0.39 4800 28896 6.13011 4.64253 182.962 130.501 324.344 324.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 589.5 0.000512 2048 0.39 4800 28672 6.1271 4.63462 161.056 130.663 302.591 302.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 589.5 0.000512 2048 0.39 4800 28000 6.14189 4.61981 140.321 130.197 281.395 281.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 589.5 0.000512 2048 0.39 4800 29184 6.11661 4.6569 323.305 130.907 465.096 465.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 589.5 0.000512 2048 0.39 4800 29184 6.13645 4.65898 215.149 130.97 357.025 357.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 589.5 0.000512 2048 0.39 4800 28416 6.12477 4.63258 175.262 130.426 316.552 316.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 589.5 0.000512 2048 0.39 4800 28672 6.08726 4.60083 160.314 129.968 301.08 301.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 589.5 0.000512 2048 0.39 4800 26880 6.06525 4.54246 140.032 128.072 278.821 278.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 589.5 0.000512 2048 0.39 4800 27648 6.06922 4.56294 134.256 128.912 273.905 273.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 589.5 0.000512 2048 0.39 4864 29376 6.13072 4.65805 293.099 131.125 435.119 435.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 589.5 0.000512 2048 0.39 4864 29312 6.13149 4.65965 326.14 131.059 468.099 468.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 589.5 0.000512 2048 0.39 4864 29184 6.12422 4.6592 213.433 130.921 355.249 355.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 589.5 0.000512 2048 0.39 4864 28800 6.09485 4.62083 174.38 130.196 315.4 315.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 589.5 0.000512 2048 0.39 4864 29184 6.13194 4.65715 158.465 131.061 300.421 300.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 589.5 0.000512 2048 0.39 4864 28800 6.1399 4.65472 144.415 131.164 286.481 286.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 589.5 0.000512 2048 0.39 4864 28416 6.13424 4.62643 131.688 130.546 273.105 273.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 589.5 0.000512 2048 0.39 4864 28672 6.12262 4.62874 126.951 130.56 268.373 268.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 589.5 0.000512 2048 0.39 4864 28672 6.09539 4.60454 120.871 130.048 261.724 261.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 589.5 0.000512 2048 0.39 4800 28672 6.13261 4.63251 115.585 130.541 256.997 257.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 589.5 0.000512 2048 0.39 4800 28672 6.13315 4.63158 113.338 130.635 254.849 254.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 589.5 0.000512 2048 0.39 4800 29120 6.11197 4.62099 118.25 130.199 259.298 259.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 589.5 0.000512 2048 0.39 4800 29120 6.10509 4.61971 117.352 130.075 258.266 258.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 589.5 0.000512 2048 0.39 4800 29696 6.1104 4.65101 133.479 131.082 275.428 275.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 589.5 0.000512 2048 0.39 4800 28800 6.09859 4.6249 196.453 130.199 337.489 337.582
