Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinix/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ca271e848cb4b4881bc4ca6d22d1241 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 60 differs from formal bit length 10 for port 'Din' [D:/Windows/Downloads/lab7/lab7.srcs/sources_1/new/top_lab7.v:60]
WARNING: [VRFC 10-3091] actual bit length 60 differs from formal bit length 10 for port 'Din' [D:/Windows/Downloads/lab7/lab7.srcs/sources_1/new/top_lab7.v:61]
WARNING: [VRFC 10-3091] actual bit length 60 differs from formal bit length 10 for port 'Din' [D:/Windows/Downloads/lab7/lab7.srcs/sources_1/new/top_lab7.v:62]
WARNING: [VRFC 10-3091] actual bit length 60 differs from formal bit length 10 for port 'Din' [D:/Windows/Downloads/lab7/lab7.srcs/sources_1/new/top_lab7.v:63]
WARNING: [VRFC 10-3091] actual bit length 60 differs from formal bit length 10 for port 'Din' [D:/Windows/Downloads/lab7/lab7.srcs/sources_1/new/top_lab7.v:64]
WARNING: [VRFC 10-3091] actual bit length 60 differs from formal bit length 10 for port 'Din' [D:/Windows/Downloads/lab7/lab7.srcs/sources_1/new/top_lab7.v:65]
WARNING: [VRFC 10-3091] actual bit length 60 differs from formal bit length 10 for port 'Din' [D:/Windows/Downloads/lab7/lab7.srcs/sources_1/new/top_lab7.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count2UDL
Compiling module xil_defaultlib.counter10UDL
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.randomNum
Compiling module xil_defaultlib.storeNum
Compiling module xil_defaultlib.blockSize
Compiling module xil_defaultlib.top_lab7
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
