of_clk_add_provider	,	F_19
VF610_CLK_VADC	,	V_184
"fxosc"	,	L_6
VF610_CLK_DSPI0	,	V_102
VF610_CLK_ESDHC0_EN	,	V_110
"dcu0_sel"	,	L_99
VF610_CLK_NFC_PRE_DIV	,	V_171
VF610_CLK_DSPI1	,	V_103
VF610_CLK_DSPI2	,	V_104
VF610_CLK_DSPI3	,	V_106
"qspi1_en"	,	L_50
"esdhc0_en"	,	L_76
"sai3"	,	L_126
"pll3_pfd3"	,	L_26
"ftm2_ext_fix_en"	,	L_91
"ftm3_ext_fix_en"	,	L_94
"ftm0_ext_fix_en"	,	L_85
"ftm1_ext_fix_en"	,	L_88
"gpu"	,	L_134
rmii_sels	,	V_84
VF610_CLK_PLL6_MAIN_DIV	,	V_58
"ftm3_ext_sel"	,	L_92
VF610_CLK_DCU1_SEL	,	V_142
VF610_CLK_NFC_EN	,	V_170
imx_clk_fixed_factor	,	F_4
"pll4_main"	,	L_28
"qspi1_x2"	,	L_52
ARRAY_SIZE	,	F_9
VF610_CLK_ENET_TS	,	V_89
vadc_sels	,	V_180
VF610_CLK_PIT	,	V_93
"enet_25m"	,	L_56
VF610_CLK_SIRC_32K	,	V_7
VF610_CLK_DUMMY	,	V_5
VF610_CLK_VADC_DIV	,	V_182
"sxosc"	,	L_5
"pll3_main_div"	,	L_38
"asrc"	,	L_144
VF610_CLK_FLEXCAN0	,	V_190
VF610_CLK_ESDHC1_SEL	,	V_114
VF610_CLK_FLEXCAN1	,	V_191
clk_set_parent	,	F_16
"dcu1"	,	L_106
VF610_CLK_NFC	,	V_173
"sai1_en"	,	L_116
imx_clk_divider	,	F_11
"vadc_sel"	,	L_135
"pll3_pfd2"	,	L_25
dcu_sels	,	V_137
"esdhc1_sel"	,	L_79
"adc0"	,	L_140
CCM_CCGRx_CGn	,	F_14
imx_clk_pfd	,	F_10
"qspi1_x1"	,	L_53
"audio_ext"	,	L_7
"sys_bus"	,	L_35
"sai1_sel"	,	L_115
"adc1"	,	L_141
VF610_CLK_SAI1_EN	,	V_157
"sai3_div"	,	L_125
VF610_CLK_ENET_TS_SEL	,	V_85
"pll2_pfd4"	,	L_22
VF610_CLK_PLL4_MAIN_DIV	,	V_55
device_node	,	V_1
"esdhc0_div"	,	L_77
CCM_CCGR10	,	V_174
"ftm1_ext_sel"	,	L_86
VF610_CLK_QSPI0_X2_DIV	,	V_69
VF610_CLK_DCU1_DIV	,	V_144
"enet_sel"	,	L_57
PFD_PLL2_BASE	,	V_29
ddr_sels	,	V_49
"dspi2"	,	L_72
"sirc_128k"	,	L_2
"gpu_sel"	,	L_132
"firc"	,	L_4
"gpu_en"	,	L_133
VF610_CLK_ENET0	,	V_90
VF610_CLK_DCU1_EN	,	V_143
VF610_CLK_ENET1	,	V_92
gpu_sels	,	V_176
VF610_CLK_PLL1_MAIN	,	V_21
CCM_CCGR0	,	V_95
"pll3_pfd4"	,	L_27
"platform_bus"	,	L_36
esdhc_sels	,	V_109
CCM_CCGR4	,	V_100
VF610_CLK_SAI3_SEL	,	V_164
VF610_CLK_FIRC	,	V_8
CCM_CCGR3	,	V_141
CCM_CCGR2	,	V_72
CCM_CCGR1	,	V_60
VF610_CLK_ESDHC1_DIV	,	V_116
"nfc_pre_div"	,	L_129
of_iomap	,	F_6
CCM_CCGR8	,	V_79
"dspi3"	,	L_73
CCM_CCGR7	,	V_62
CCM_CCGR6	,	V_105
"vadc_div_half"	,	L_138
of_clk_src_onecell_get	,	V_199
VF610_CLK_QSPI1_SEL	,	V_73
"qspi1"	,	L_54
ccm_node	,	V_2
CCM_CCGR9	,	V_91
"pll6_main_div"	,	L_40
"ftm0_ext_sel"	,	L_83
"dac1"	,	L_143
"enet0"	,	L_61
"sai0_div"	,	L_113
VF610_CLK_PLL3_MAIN_DIV	,	V_54
"enet_ts_sel"	,	L_58
"pll2_pfd2"	,	L_20
"usbc0"	,	L_41
"slow_clk_sel"	,	L_11
VF610_CLK_QSPI0_EN	,	V_66
VF610_CLK_FTM2	,	V_134
VF610_CLK_FTM3	,	V_135
VF610_CLK_FTM0	,	V_132
VF610_CLK_FTM1	,	V_133
"flexcan1"	,	L_146
"dmamux3"	,	L_150
"dcu0_en"	,	L_100
"dspi0"	,	L_70
VF610_CLK_AUDIO_EXT	,	V_11
"qspi0"	,	L_48
"dcu1_div"	,	L_105
VF610_CLK_DDR_SEL	,	V_48
VF610_CLK_SAI2_EN	,	V_161
"dac0"	,	L_142
"pll1_pfd4"	,	L_17
"sai2_en"	,	L_120
"vadc"	,	L_139
"pll3_main"	,	L_23
VF610_CLK_QSPI1_X2_DIV	,	V_76
"sai2_sel"	,	L_119
"sai2_div"	,	L_121
"i2c1"	,	L_69
"sai0"	,	L_114
"esai_sel"	,	L_107
"sirc_32k"	,	L_3
"pll2_pfd3"	,	L_21
clk_get_rate	,	F_18
"enet_ext"	,	L_8
VF610_CLK_DMAMUX3	,	V_195
VF610_CLK_DMAMUX1	,	V_193
VF610_CLK_DMAMUX2	,	V_194
VF610_CLK_DMAMUX0	,	V_192
"flexcan0"	,	L_145
"dspi1"	,	L_71
"dummy"	,	L_1
VF610_CLK_FXOSC	,	V_10
imx_clk_gate2	,	F_13
BUG_ON	,	F_7
VF610_CLK_DCU0_EN	,	V_138
slow_sels	,	V_18
"uart1"	,	L_65
"pll1_pfd3"	,	L_16
"dcu0_div"	,	L_101
"pll6_main"	,	L_30
"wdt"	,	L_74
"sai1"	,	L_118
VF610_CLK_ENET_EXT	,	V_12
"nfc_sel"	,	L_127
VF610_CLK_PLATFORM_BUS	,	V_52
qspi_sels	,	V_65
"i2c0"	,	L_68
VF610_CLK_FTM1_FIX_SEL	,	V_124
VF610_CLK_QSPI1	,	V_78
"ftm3_fix_sel"	,	L_93
CCM_CACRR	,	V_51
VF610_CLK_QSPI0	,	V_71
"ftm0_fix_sel"	,	L_84
VF610_CLK_FTM3_EXT_FIX_EN	,	V_131
"dcu0"	,	L_102
imx_clk_mux	,	F_8
"ftm3"	,	L_98
VF610_CLK_SAI0_SEL	,	V_151
"pll3_pfd1"	,	L_24
VF610_CLK_WDT	,	V_107
"esdhc1_div"	,	L_81
"ipg_bus"	,	L_37
"qspi1_sel"	,	L_49
"dmamux1"	,	L_148
VF610_CLK_ESDHC1	,	V_117
VF610_CLK_QSPI0_X1_DIV	,	V_70
VF610_CLK_ESDHC0	,	V_113
"enet1"	,	L_62
"sys_sel"	,	L_33
"pll5_main"	,	L_29
"pll1_pfd2"	,	L_15
VF610_CLK_NFC_FRAC_DIV	,	V_172
VF610_CLK_VADC_SEL	,	V_179
"uart2"	,	L_66
"pll2_pfd1"	,	L_19
VF610_CLK_PLL3_MAIN	,	V_33
"nfc"	,	L_131
PFD_PLL1_BASE	,	V_23
VF610_CLK_SAI0_DIV	,	V_154
"usbc1"	,	L_42
"enet"	,	L_59
"sai2"	,	L_122
VF610_CLK_FTM2_EXT_SEL	,	V_126
VF610_CLK_FTM1_EXT_FIX_EN	,	V_125
"uart3"	,	L_67
VF610_CLK_IPG_BUS	,	V_53
"dmamux2"	,	L_149
"sai3_sel"	,	L_123
"sai1_div"	,	L_117
VF610_CLK_ESAI_EN	,	V_148
"vadc_en"	,	L_136
"pll1_pfd1"	,	L_14
VF610_CLK_SAI3_EN	,	V_165
VF610_CLK_FTM0_FIX_SEL	,	V_120
"dcu1_en"	,	L_104
"eshc0"	,	L_78
CCM_CSCDR2	,	V_111
CCM_CSCDR1	,	V_88
VF610_CLK_ESAI	,	V_150
CCM_CSCDR3	,	V_67
enet_ts_sels	,	V_86
VF610_CLK_ENET_SEL	,	V_82
"ftm1"	,	L_96
"sai3_en"	,	L_124
"pll1_main"	,	L_13
VF610_CLK_GPU_SEL	,	V_175
"pit"	,	L_63
imx_clk_fixed	,	F_2
"dcu1_sel"	,	L_103
"fxosc_half"	,	L_9
"nfc_en"	,	L_128
VF610_CLK_ENET_25M	,	V_81
clk	,	V_4
"uart0"	,	L_64
"pll1_pfd_sel"	,	L_31
sys_sels	,	V_47
VF610_CLK_SAI2_DIV	,	V_162
VF610_CLK_PLL3_PFD1	,	V_34
VF610_CLK_FTM3_EXT_SEL	,	V_129
VF610_CLK_PLL3_PFD2	,	V_36
VF610_CLK_PLL3_PFD3	,	V_37
VF610_CLK_SLOW_CLK_SEL	,	V_16
VF610_CLK_PLL3_PFD4	,	V_38
"ftm2"	,	L_97
VF610_CLK_QSPI1_EN	,	V_74
"fast_clk_sel"	,	L_12
fast_sels	,	V_20
"dmamux0"	,	L_147
VF610_CLK_PLL2_MAIN	,	V_27
"enet_ts"	,	L_60
sai_sels	,	V_152
CCM_CCSR	,	V_17
PFD_PLL3_BASE	,	V_35
VF610_CLK_PLL1_PFD4	,	V_26
VF610_CLK_FTM3_FIX_SEL	,	V_130
VF610_CLK_PLL1_PFD3	,	V_25
VF610_CLK_PLL1_PFD2	,	V_24
ccm_base	,	V_15
VF610_CLK_PLL1_PFD1	,	V_22
VF610_CLK_GPU2D	,	V_178
"sai0_en"	,	L_112
VF610_CLK_UART0	,	V_94
VF610_CLK_UART1	,	V_96
ftm_fix_sels	,	V_121
VF610_CLK_UART2	,	V_97
"pll2_main"	,	L_18
VF610_CLK_UART3	,	V_98
VF610_CLK_FXOSC_HALF	,	V_13
VF610_CLK_PLL4_MAIN	,	V_39
VF610_CLK_ENET	,	V_87
VF610_CLK_I2C1	,	V_101
VF610_CLK_I2C0	,	V_99
VF610_CLK_ESAI_DIV	,	V_149
CCM_CSCMR1	,	V_64
VF610_CLK_QSPI1_X1_DIV	,	V_77
CCM_CSCMR2	,	V_83
VF610_CLK_SAI1_DIV	,	V_158
VF610_CLK_PLL1_PFD_SEL	,	V_42
"vadc_div"	,	L_137
"esai"	,	L_110
vf610_clocks_init	,	F_1
VF610_CLK_ESAI_SEL	,	V_146
"qspi0_sel"	,	L_43
VF610_CLK_SAI1_SEL	,	V_156
VF610_CLK_DCU0	,	V_140
VF610_CLK_SXOSC	,	V_9
VF610_CLK_FTM0_EXT_SEL	,	V_118
"qspi0_x4"	,	L_45
VF610_CLK_DCU1	,	V_145
VF610_CLK_QSPI0_X4_DIV	,	V_68
"ftm0"	,	L_95
__init	,	T_1
VF610_CLK_FTM2_FIX_SEL	,	V_127
clk_register_divider_table	,	F_12
VF610_CLK_DCU0_SEL	,	V_136
VF610_CLK_FTM2_EXT_FIX_EN	,	V_128
"esai_en"	,	L_108
VF610_CLK_ASRC	,	V_189
"qspi0_x1"	,	L_47
"enet_50m"	,	L_55
pll1_sels	,	V_43
clk_num	,	V_198
clk_data	,	V_196
imx_obtain_fixed_clock	,	F_3
VF610_CLK_FASK_CLK_SEL	,	V_19
imx_clk_gate	,	F_15
VF610_CLK_ESDHC0_SEL	,	V_108
esai_sels	,	V_147
"ddr_sel"	,	L_34
"esai_div"	,	L_109
"ftm1_fix_sel"	,	L_87
VF610_CLK_SAI0	,	V_155
"qspi0_x2"	,	L_46
VF610_CLK_SAI1	,	V_159
VF610_CLK_VADC_DIV_HALF	,	V_183
VF610_CLK_SAI2	,	V_163
VF610_CLK_SAI3	,	V_167
"fsl,vf610-anatop"	,	L_10
ftm_ext_sels	,	V_119
nfc_sels	,	V_169
"pll2_pfd_sel"	,	L_32
imx_ccm_lock	,	V_57
VF610_CLK_QSPI1_X4_DIV	,	V_75
VF610_CLK_FTM1_EXT_SEL	,	V_123
"nfc_frac_div"	,	L_130
"qspi0_en"	,	L_44
VF610_CLK_SAI3_DIV	,	V_166
VF610_CLK_PLL5_MAIN	,	V_40
"ftm2_fix_sel"	,	L_90
clk_set_rate	,	F_17
"esdhc1_en"	,	L_80
clks	,	V_197
VF610_CLK_QSPI0_SEL	,	V_63
VF610_CLK_GPU_EN	,	V_177
np	,	V_3
"pll4_main_div"	,	L_39
VF610_CLK_SYS_BUS	,	V_50
anatop_base	,	V_14
VF610_CLK_NFC_SEL	,	V_168
VF610_CLK_DCU0_DIV	,	V_139
pll4_main_div_table	,	V_56
VF610_CLK_VADC_EN	,	V_181
of_find_compatible_node	,	F_5
VF610_CLK_FTM0_EXT_FIX_EN	,	V_122
"qspi1_x4"	,	L_51
VF610_CLK_USBC1	,	V_61
VF610_CLK_DAC0	,	V_187
VF610_CLK_USBC0	,	V_59
VF610_CLK_DAC1	,	V_188
"esdhc0_sel"	,	L_75
VF610_CLK_SAI0_EN	,	V_153
VF610_CLK_PLL2_PFD_SEL	,	V_44
VF610_CLK_SYS_SEL	,	V_46
pll2_sels	,	V_45
VF610_CLK_PLL2_PFD3	,	V_31
"sai0_sel"	,	L_111
VF610_CLK_PLL2_PFD2	,	V_30
VF610_CLK_PLL2_PFD1	,	V_28
VF610_CLK_ESDHC1_EN	,	V_115
VF610_CLK_PLL6_MAIN	,	V_41
"eshc1"	,	L_82
VF610_CLK_PLL2_PFD4	,	V_32
VF610_CLK_SIRC_128K	,	V_6
VF610_CLK_ADC1	,	V_186
VF610_CLK_ESDHC0_DIV	,	V_112
VF610_CLK_ENET_50M	,	V_80
VF610_CLK_SAI2_SEL	,	V_160
"ftm2_ext_sel"	,	L_89
VF610_CLK_ADC0	,	V_185
