#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jun 11 15:03:37 2024
# Process ID: 57488
# Current directory: E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44940 E:\github\fpga_project\Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA\4.Vivado_Project\haze_removal.xpr
# Log file: E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/vivado.log
# Journal file: E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project\vivado.jou
# Running On: y7000pr, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 42732 MB
#-----------------------------------------------------------
start_gui
open_project E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal.xpr
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/VIP_RGB888_YCbCr444.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/calculate_A.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/dark_channel.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/fifo_ram.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/haze_removal_cal.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/haze_removal_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/matrix_generate_3x3.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/one_column_ram.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/search_block_min.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/sort3.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/src_min.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/time_alignment.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/tx_get.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/ycbcr2rgb.v] -no_script -reset -force -quiet
remove_files  {E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/VIP_RGB888_YCbCr444.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/calculate_A.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/dark_channel.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/fifo_ram.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/haze_removal_cal.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/haze_removal_top.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/matrix_generate_3x3.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/one_column_ram.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/search_block_min.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/sort3.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/src_min.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/time_alignment.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/tx_get.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/ycbcr2rgb.v}
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/haze_removal_tb.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/sim_cmos_tb.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/video_to_pic.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/haze_removal_tb.sv E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/sim_cmos_tb.sv E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/video_to_pic.sv}
add_files {E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/VIP_RGB888_YCbCr444.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/search_block_min.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/src_min.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/time_alignment.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_top.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/dark_channel.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/ycbcr2rgb.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_cal.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/fifo_ram.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/tx_get.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/one_column_ram.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/matrix_generate_3x3.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/calculate_A.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/haze_removal_tb.sv E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/video_to_pic.sv E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/sim_cmos_tb.sv}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top haze_removal_tb [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal_tb_behav.wcfg
source haze_removal_tb.tcl
run all
close_sim
launch_simulation
open_wave_config E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal_tb_behav.wcfg
source haze_removal_tb.tcl
run all
