// Seed: 1862908586
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  genvar id_22;
  assign id_5  = 1'd0;
  assign id_16 = 1'b0;
  assign id_16 = id_19;
  id_23(
      id_2
  );
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri0 id_4,
    output wand id_5,
    input tri id_6,
    input uwire id_7,
    output tri1 id_8,
    input supply0 id_9,
    output wire id_10,
    input wand id_11,
    output supply0 id_12,
    output supply1 id_13,
    output uwire id_14,
    output wand id_15,
    output wor id_16,
    input tri0 id_17,
    input wire id_18
    , id_36,
    input supply0 id_19,
    input uwire id_20,
    output wand id_21,
    input supply0 id_22,
    output tri1 id_23,
    input tri id_24,
    input wor id_25,
    input tri1 id_26,
    input supply1 id_27,
    input tri1 id_28,
    input uwire id_29,
    inout supply1 id_30,
    output tri1 id_31,
    output tri1 id_32,
    input tri id_33,
    output supply0 id_34
);
  id_37(
      1, id_29
  ); module_0(
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36
  );
endmodule
