$date
	Tue Jun 25 13:22:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module blockings_tb $end
$var wire 1 ! q_non_block $end
$var wire 1 " q_block $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 256 % vcd_file [255:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' j [31:0] $end
$scope module u_block $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 ( n1 $end
$var reg 1 " q $end
$upscope $end
$scope module u_non_block $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 ) n1 $end
$var reg 1 ! q $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
b110 '
b0 &
b101110001011110111011001100011011001000010111101100010011011000110111101100011011010110110100101101110011001110111001100101110011101100110001101100100 %
0$
0#
x"
x!
$end
#5000
0)
0"
0(
1#
#6000
1$
#10000
b0 '
b1 &
0#
#15000
0!
1)
1"
1(
1#
#20000
0#
b101 '
b10 &
#25000
1!
1#
#30000
0#
b10 '
b11 &
#32000
0$
#35000
0)
0"
0(
1#
#40000
0#
b101 '
b100 &
#45000
0!
1)
1"
1(
1#
1$
#50000
0#
b1000 '
b101 &
#55000
1!
1#
#60000
b1010 '
b110 &
0#
#65000
1#
#70000
b111 &
0#
0$
#75000
0)
0"
0(
1#
#80000
b100 '
b1000 &
0#
#85000
0!
1#
#90000
0#
b1010 '
b1001 &
#95000
1#
#100000
b0 '
b1010 &
0#
1$
#105000
1)
1"
1(
1#
#110000
0#
b1010 '
b1011 &
#115000
1!
1#
#120000
b100 '
b1100 &
0#
0$
#124000
1$
#125000
1#
#130000
0#
b111 '
b1101 &
#135000
1#
#140000
b0 '
b1110 &
0#
#145000
1#
#150000
0#
b10 '
b1111 &
#152000
0$
#155000
0)
0"
0(
1#
#160000
0#
b10000 &
#165000
0!
1#
#170000
0#
b1001 '
b10001 &
#175000
1#
#179000
1$
#180000
b11 '
b10010 &
0#
#185000
1)
1"
1(
1#
#190000
0#
b0 '
b10011 &
#195000
1!
1#
#200000
0#
b111 '
b10100 &
#205000
1#
#210000
0$
b0 '
b10101 &
0#
#215000
0)
0"
0(
1#
#220000
0#
b110 '
b10110 &
#225000
0!
1#
#226000
1$
#230000
b10111 &
0#
#235000
1)
1"
1(
1#
#236000
0$
#240000
b100 '
b11000 &
0#
#245000
1!
0)
0"
0(
1#
#250000
0#
b1010 '
b11001 &
#255000
0!
1#
#260000
b110 '
b11010 &
0#
#265000
1#
#270000
b1000 '
b11011 &
0#
#275000
1#
#278000
1$
#280000
b1010 '
b11100 &
0#
#285000
1)
1"
1(
1#
#290000
b1001 '
b11101 &
0#
0$
#295000
1!
0)
0"
0(
1#
#300000
b100 '
b11110 &
0#
#305000
0!
1#
#310000
1$
0#
b0 '
b11111 &
#315000
1)
1"
1(
1#
#320000
0#
b1000 '
b100000 &
#325000
1!
1#
#330000
b1 '
b100001 &
0#
#331000
0$
#335000
0)
0"
0(
1#
#340000
0#
b10 '
b100010 &
#342000
1$
#345000
0!
1)
1"
1(
1#
#350000
0#
b1010 '
b100011 &
#355000
1!
1#
#360000
b111 '
b100100 &
0#
#365000
1#
#367000
0$
#370000
b1000 '
b100101 &
0#
#375000
0)
0"
0(
1#
#378000
1$
#380000
b1010 '
b100110 &
0#
#385000
0!
1)
1"
1(
1#
#390000
b11 '
b100111 &
0#
#393000
0$
#395000
1!
0)
0"
0(
1#
#400000
0#
b1 '
b101000 &
#401000
1$
#405000
0!
1)
1"
1(
1#
#410000
0#
b101001 &
#411000
0$
#415000
1!
0)
0"
0(
1#
#420000
0#
b100 '
b101010 &
#424000
1$
#425000
0!
1)
1"
1(
1#
#430000
0#
b1000 '
b101011 &
#435000
1!
1#
#438000
0$
#440000
b100 '
b101100 &
0#
#445000
0)
0"
0(
1#
#450000
0#
b10 '
b101101 &
#452000
1$
#455000
0!
1)
1"
1(
1#
#460000
0#
b101 '
b101110 &
#465000
1!
0)
0"
0(
1#
0$
#470000
0#
b111 '
b101111 &
#475000
0!
1#
#477000
1$
#480000
b110 '
b110000 &
0#
#485000
1)
1"
1(
1#
#490000
b1000 '
b110001 &
0#
#495000
1!
1#
#498000
0$
#500000
b110010 &
0#
