Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat May 28 14:45:35 2016
| Host         : francis-Aspire-E1-570 running 64-bit Ubuntu 15.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPU_Multiplication_Function_timing_summary_routed.rpt -rpx FPU_Multiplication_Function_timing_summary_routed.rpx
| Design       : FPU_Multiplication_Function
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 133 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.839        0.000                      0                 1897        0.126        0.000                      0                 1897        4.500        0.000                       0                   598  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.839        0.000                      0                 1309        0.126        0.000                      0                 1309        4.500        0.000                       0                   598  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.068        0.000                      0                  588        0.434        0.000                      0                  588  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 Q_reg[52]_i_16/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            First_Normalization_RSignificand/SGF_RP_REG/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 2.556ns (35.907%)  route 4.562ns (64.093%))
  Logic Levels:           18  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 13.749 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.382     4.082    clk_IBUF_BUFG
    SLICE_X10Y165        FDCE                                         r  Q_reg[52]_i_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDCE (Prop_fdce_C_Q)         0.393     4.475 r  Q_reg[52]_i_16/Q
                         net (fo=165, routed)         1.957     6.432    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[52]_i_16
    SLICE_X13Y155        LUT4 (Prop_lut4_I3_O)        0.097     6.529 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q[4]_i_5/O
                         net (fo=2, routed)           0.520     7.049    Significands_Multiplication_Funct/P_Sgf_Mult/Q[4]_i_5_n_0
    SLICE_X12Y155        LUT5 (Prop_lut5_I0_O)        0.097     7.146 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q[4]_i_9/O
                         net (fo=1, routed)           0.000     7.146    Significands_Multiplication_Funct/P_Sgf_Mult/Q[4]_i_9_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.548 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[4]_i_2_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.640 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[8]_i_2_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.732 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.732    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[12]_i_2_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.824 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.824    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[16]_i_2_n_0
    SLICE_X12Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.916 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.916    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[20]_i_2_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.008 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.008    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[24]_i_2_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.100 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.100    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[28]_i_2_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.192 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.192    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[32]_i_2_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.284 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.284    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[36]_i_2_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.376 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.376    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[40]_i_2_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.468 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.468    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[44]_i_2_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.560 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.560    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[48]_i_2_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.652 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.652    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[52]_i_4_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.809 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[52]_i_5/O[0]
                         net (fo=2, routed)           0.559     9.368    Round_Significand_Function/Sgf_PRound_Reg/Q_reg__1[65]
    SLICE_X17Y163        LUT3 (Prop_lut3_I2_O)        0.209     9.577 r  Round_Significand_Function/Sgf_PRound_Reg/Q[0]_i_1__3/O
                         net (fo=53, routed)          1.526    11.104    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[0]_0
    SLICE_X15Y152        LUT6 (Prop_lut6_I2_O)        0.097    11.201 r  Round_Significand_Function/Sgf_PRound_Reg/Q[0]_i_1__2/O
                         net (fo=1, routed)           0.000    11.201    First_Normalization_RSignificand/SGF_RP_REG/D[0]
    SLICE_X15Y152        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.279    13.749    First_Normalization_RSignificand/SGF_RP_REG/clk_IBUF_BUFG
    SLICE_X15Y152        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[0]/C
                         clock pessimism              0.296    14.045    
                         clock uncertainty           -0.035    14.010    
    SLICE_X15Y152        FDCE (Setup_fdce_C_D)        0.030    14.040    First_Normalization_RSignificand/SGF_RP_REG/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 Q_reg[52]_i_16/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.925ns  (logic 2.708ns (39.107%)  route 4.217ns (60.893%))
  Logic Levels:           15  (CARRY4=10 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.748ns = ( 13.748 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.382     4.082    clk_IBUF_BUFG
    SLICE_X10Y165        FDCE                                         r  Q_reg[52]_i_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDCE (Prop_fdce_C_Q)         0.393     4.475 r  Q_reg[52]_i_16/Q
                         net (fo=165, routed)         1.698     6.173    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[52]_i_16
    SLICE_X12Y150        LUT3 (Prop_lut3_I1_O)        0.097     6.270 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29/O
                         net (fo=1, routed)           0.000     6.270    Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.672 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.672    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.764    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.921 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.610     7.531    Round_Significand_Function/Sgf_PRound_Reg/Q_reg__1[1]
    SLICE_X13Y152        LUT4 (Prop_lut4_I0_O)        0.209     7.740 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13/O
                         net (fo=1, routed)           0.543     8.283    Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13_n_0
    SLICE_X13Y153        LUT6 (Prop_lut6_I5_O)        0.097     8.380 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.306     8.686    Significands_Multiplication_Funct/P_Sgf_Register/Result__7
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.097     8.783 r  Significands_Multiplication_Funct/P_Sgf_Register/Q[3]_i_7/O
                         net (fo=2, routed)           0.353     9.136    Exponent_load_reg/YMRegister/round_ok
    SLICE_X15Y151        LUT5 (Prop_lut5_I0_O)        0.097     9.233 r  Exponent_load_reg/YMRegister/Q[3]_i_2/O
                         net (fo=1, routed)           0.337     9.570    Round_Significand_Function/Sgf_Add_Cout/p_0_in
    SLICE_X16Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     9.962 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1_n_0
    SLICE_X16Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.051 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1_n_0
    SLICE_X16Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.140 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1_n_0
    SLICE_X16Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.229 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1_n_0
    SLICE_X16Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.318 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1_n_0
    SLICE_X16Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.407 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1_n_0
    SLICE_X16Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.637 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.370    11.007    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[52]_0[25]
    SLICE_X16Y158        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.278    13.748    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y158        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[25]/C
                         clock pessimism              0.296    14.044    
                         clock uncertainty           -0.035    14.009    
    SLICE_X16Y158        FDCE (Setup_fdce_C_D)       -0.154    13.855    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 Q_reg[52]_i_16/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 3.260ns (45.872%)  route 3.847ns (54.128%))
  Logic Levels:           22  (CARRY4=17 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 13.744 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.382     4.082    clk_IBUF_BUFG
    SLICE_X10Y165        FDCE                                         r  Q_reg[52]_i_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDCE (Prop_fdce_C_Q)         0.393     4.475 r  Q_reg[52]_i_16/Q
                         net (fo=165, routed)         1.698     6.173    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[52]_i_16
    SLICE_X12Y150        LUT3 (Prop_lut3_I1_O)        0.097     6.270 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29/O
                         net (fo=1, routed)           0.000     6.270    Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.672 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.672    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.764    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.921 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.610     7.531    Round_Significand_Function/Sgf_PRound_Reg/Q_reg__1[1]
    SLICE_X13Y152        LUT4 (Prop_lut4_I0_O)        0.209     7.740 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13/O
                         net (fo=1, routed)           0.543     8.283    Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13_n_0
    SLICE_X13Y153        LUT6 (Prop_lut6_I5_O)        0.097     8.380 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.306     8.686    Significands_Multiplication_Funct/P_Sgf_Register/Result__7
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.097     8.783 r  Significands_Multiplication_Funct/P_Sgf_Register/Q[3]_i_7/O
                         net (fo=2, routed)           0.353     9.136    Exponent_load_reg/YMRegister/round_ok
    SLICE_X15Y151        LUT5 (Prop_lut5_I0_O)        0.097     9.233 r  Exponent_load_reg/YMRegister/Q[3]_i_2/O
                         net (fo=1, routed)           0.337     9.570    Round_Significand_Function/Sgf_Add_Cout/p_0_in
    SLICE_X16Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     9.962 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1_n_0
    SLICE_X16Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.051 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1_n_0
    SLICE_X16Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.140 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1_n_0
    SLICE_X16Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.229 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1_n_0
    SLICE_X16Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.318 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1_n_0
    SLICE_X16Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.407 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1_n_0
    SLICE_X16Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.496 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1_n_0
    SLICE_X16Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.585 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    Round_Significand_Function/Sgf_Add_Cout/Q_reg[31]_i_1_n_0
    SLICE_X16Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.674 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.674    Round_Significand_Function/Sgf_Add_Cout/Q_reg[35]_i_1_n_0
    SLICE_X16Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.763 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    Round_Significand_Function/Sgf_Add_Cout/Q_reg[39]_i_1_n_0
    SLICE_X16Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.852 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.852    Round_Significand_Function/Sgf_Add_Cout/Q_reg[43]_i_1_n_0
    SLICE_X16Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.941 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.941    Round_Significand_Function/Sgf_Add_Cout/Q_reg[47]_i_1_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.030 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.030    Round_Significand_Function/Sgf_Add_Cout/Q_reg[51]_i_1_n_0
    SLICE_X16Y164        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.189 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[53]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.189    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[52]_0[52]
    SLICE_X16Y164        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.274    13.744    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y164        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[52]/C
                         clock pessimism              0.296    14.040    
                         clock uncertainty           -0.035    14.005    
    SLICE_X16Y164        FDCE (Setup_fdce_C_D)        0.056    14.061    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[52]
  -------------------------------------------------------------------
                         required time                         14.061    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 Q_reg[52]_i_16/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 3.246ns (45.765%)  route 3.847ns (54.235%))
  Logic Levels:           21  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 13.745 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.382     4.082    clk_IBUF_BUFG
    SLICE_X10Y165        FDCE                                         r  Q_reg[52]_i_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDCE (Prop_fdce_C_Q)         0.393     4.475 r  Q_reg[52]_i_16/Q
                         net (fo=165, routed)         1.698     6.173    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[52]_i_16
    SLICE_X12Y150        LUT3 (Prop_lut3_I1_O)        0.097     6.270 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29/O
                         net (fo=1, routed)           0.000     6.270    Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.672 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.672    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.764    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.921 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.610     7.531    Round_Significand_Function/Sgf_PRound_Reg/Q_reg__1[1]
    SLICE_X13Y152        LUT4 (Prop_lut4_I0_O)        0.209     7.740 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13/O
                         net (fo=1, routed)           0.543     8.283    Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13_n_0
    SLICE_X13Y153        LUT6 (Prop_lut6_I5_O)        0.097     8.380 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.306     8.686    Significands_Multiplication_Funct/P_Sgf_Register/Result__7
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.097     8.783 r  Significands_Multiplication_Funct/P_Sgf_Register/Q[3]_i_7/O
                         net (fo=2, routed)           0.353     9.136    Exponent_load_reg/YMRegister/round_ok
    SLICE_X15Y151        LUT5 (Prop_lut5_I0_O)        0.097     9.233 r  Exponent_load_reg/YMRegister/Q[3]_i_2/O
                         net (fo=1, routed)           0.337     9.570    Round_Significand_Function/Sgf_Add_Cout/p_0_in
    SLICE_X16Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     9.962 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1_n_0
    SLICE_X16Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.051 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1_n_0
    SLICE_X16Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.140 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1_n_0
    SLICE_X16Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.229 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1_n_0
    SLICE_X16Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.318 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1_n_0
    SLICE_X16Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.407 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1_n_0
    SLICE_X16Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.496 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1_n_0
    SLICE_X16Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.585 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    Round_Significand_Function/Sgf_Add_Cout/Q_reg[31]_i_1_n_0
    SLICE_X16Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.674 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.674    Round_Significand_Function/Sgf_Add_Cout/Q_reg[35]_i_1_n_0
    SLICE_X16Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.763 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    Round_Significand_Function/Sgf_Add_Cout/Q_reg[39]_i_1_n_0
    SLICE_X16Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.852 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.852    Round_Significand_Function/Sgf_Add_Cout/Q_reg[43]_i_1_n_0
    SLICE_X16Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.941 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.941    Round_Significand_Function/Sgf_Add_Cout/Q_reg[47]_i_1_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.175 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[51]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.175    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[52]_0[51]
    SLICE_X16Y163        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.275    13.745    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y163        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[51]/C
                         clock pessimism              0.296    14.041    
                         clock uncertainty           -0.035    14.006    
    SLICE_X16Y163        FDCE (Setup_fdce_C_D)        0.056    14.062    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[51]
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 Q_reg[52]_i_16/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 3.242ns (45.735%)  route 3.847ns (54.265%))
  Logic Levels:           21  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 13.745 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.382     4.082    clk_IBUF_BUFG
    SLICE_X10Y165        FDCE                                         r  Q_reg[52]_i_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDCE (Prop_fdce_C_Q)         0.393     4.475 r  Q_reg[52]_i_16/Q
                         net (fo=165, routed)         1.698     6.173    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[52]_i_16
    SLICE_X12Y150        LUT3 (Prop_lut3_I1_O)        0.097     6.270 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29/O
                         net (fo=1, routed)           0.000     6.270    Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.672 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.672    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.764    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.921 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.610     7.531    Round_Significand_Function/Sgf_PRound_Reg/Q_reg__1[1]
    SLICE_X13Y152        LUT4 (Prop_lut4_I0_O)        0.209     7.740 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13/O
                         net (fo=1, routed)           0.543     8.283    Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13_n_0
    SLICE_X13Y153        LUT6 (Prop_lut6_I5_O)        0.097     8.380 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.306     8.686    Significands_Multiplication_Funct/P_Sgf_Register/Result__7
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.097     8.783 r  Significands_Multiplication_Funct/P_Sgf_Register/Q[3]_i_7/O
                         net (fo=2, routed)           0.353     9.136    Exponent_load_reg/YMRegister/round_ok
    SLICE_X15Y151        LUT5 (Prop_lut5_I0_O)        0.097     9.233 r  Exponent_load_reg/YMRegister/Q[3]_i_2/O
                         net (fo=1, routed)           0.337     9.570    Round_Significand_Function/Sgf_Add_Cout/p_0_in
    SLICE_X16Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     9.962 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1_n_0
    SLICE_X16Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.051 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1_n_0
    SLICE_X16Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.140 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1_n_0
    SLICE_X16Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.229 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1_n_0
    SLICE_X16Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.318 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1_n_0
    SLICE_X16Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.407 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1_n_0
    SLICE_X16Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.496 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1_n_0
    SLICE_X16Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.585 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    Round_Significand_Function/Sgf_Add_Cout/Q_reg[31]_i_1_n_0
    SLICE_X16Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.674 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.674    Round_Significand_Function/Sgf_Add_Cout/Q_reg[35]_i_1_n_0
    SLICE_X16Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.763 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    Round_Significand_Function/Sgf_Add_Cout/Q_reg[39]_i_1_n_0
    SLICE_X16Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.852 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.852    Round_Significand_Function/Sgf_Add_Cout/Q_reg[43]_i_1_n_0
    SLICE_X16Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.941 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.941    Round_Significand_Function/Sgf_Add_Cout/Q_reg[47]_i_1_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.171 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[51]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.171    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[52]_0[49]
    SLICE_X16Y163        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.275    13.745    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y163        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[49]/C
                         clock pessimism              0.296    14.041    
                         clock uncertainty           -0.035    14.006    
    SLICE_X16Y163        FDCE (Setup_fdce_C_D)        0.056    14.062    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[49]
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 Q_reg[52]_i_16/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 2.712ns (39.442%)  route 4.164ns (60.558%))
  Logic Levels:           15  (CARRY4=10 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.748ns = ( 13.748 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.382     4.082    clk_IBUF_BUFG
    SLICE_X10Y165        FDCE                                         r  Q_reg[52]_i_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDCE (Prop_fdce_C_Q)         0.393     4.475 r  Q_reg[52]_i_16/Q
                         net (fo=165, routed)         1.698     6.173    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[52]_i_16
    SLICE_X12Y150        LUT3 (Prop_lut3_I1_O)        0.097     6.270 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29/O
                         net (fo=1, routed)           0.000     6.270    Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.672 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.672    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.764    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.921 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.610     7.531    Round_Significand_Function/Sgf_PRound_Reg/Q_reg__1[1]
    SLICE_X13Y152        LUT4 (Prop_lut4_I0_O)        0.209     7.740 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13/O
                         net (fo=1, routed)           0.543     8.283    Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13_n_0
    SLICE_X13Y153        LUT6 (Prop_lut6_I5_O)        0.097     8.380 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.306     8.686    Significands_Multiplication_Funct/P_Sgf_Register/Result__7
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.097     8.783 r  Significands_Multiplication_Funct/P_Sgf_Register/Q[3]_i_7/O
                         net (fo=2, routed)           0.353     9.136    Exponent_load_reg/YMRegister/round_ok
    SLICE_X15Y151        LUT5 (Prop_lut5_I0_O)        0.097     9.233 r  Exponent_load_reg/YMRegister/Q[3]_i_2/O
                         net (fo=1, routed)           0.337     9.570    Round_Significand_Function/Sgf_Add_Cout/p_0_in
    SLICE_X16Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     9.962 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1_n_0
    SLICE_X16Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.051 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1_n_0
    SLICE_X16Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.140 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1_n_0
    SLICE_X16Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.229 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1_n_0
    SLICE_X16Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.318 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1_n_0
    SLICE_X16Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.407 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1_n_0
    SLICE_X16Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.641 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.317    10.958    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[52]_0[27]
    SLICE_X16Y158        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.278    13.748    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y158        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[27]/C
                         clock pessimism              0.296    14.044    
                         clock uncertainty           -0.035    14.009    
    SLICE_X16Y158        FDCE (Setup_fdce_C_D)       -0.158    13.851    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 Q_reg[52]_i_16/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 3.221ns (45.573%)  route 3.847ns (54.427%))
  Logic Levels:           22  (CARRY4=17 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 13.744 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.382     4.082    clk_IBUF_BUFG
    SLICE_X10Y165        FDCE                                         r  Q_reg[52]_i_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDCE (Prop_fdce_C_Q)         0.393     4.475 r  Q_reg[52]_i_16/Q
                         net (fo=165, routed)         1.698     6.173    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[52]_i_16
    SLICE_X12Y150        LUT3 (Prop_lut3_I1_O)        0.097     6.270 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29/O
                         net (fo=1, routed)           0.000     6.270    Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.672 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.672    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.764    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.921 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.610     7.531    Round_Significand_Function/Sgf_PRound_Reg/Q_reg__1[1]
    SLICE_X13Y152        LUT4 (Prop_lut4_I0_O)        0.209     7.740 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13/O
                         net (fo=1, routed)           0.543     8.283    Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13_n_0
    SLICE_X13Y153        LUT6 (Prop_lut6_I5_O)        0.097     8.380 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.306     8.686    Significands_Multiplication_Funct/P_Sgf_Register/Result__7
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.097     8.783 r  Significands_Multiplication_Funct/P_Sgf_Register/Q[3]_i_7/O
                         net (fo=2, routed)           0.353     9.136    Exponent_load_reg/YMRegister/round_ok
    SLICE_X15Y151        LUT5 (Prop_lut5_I0_O)        0.097     9.233 r  Exponent_load_reg/YMRegister/Q[3]_i_2/O
                         net (fo=1, routed)           0.337     9.570    Round_Significand_Function/Sgf_Add_Cout/p_0_in
    SLICE_X16Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     9.962 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1_n_0
    SLICE_X16Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.051 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1_n_0
    SLICE_X16Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.140 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1_n_0
    SLICE_X16Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.229 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1_n_0
    SLICE_X16Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.318 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1_n_0
    SLICE_X16Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.407 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1_n_0
    SLICE_X16Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.496 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1_n_0
    SLICE_X16Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.585 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    Round_Significand_Function/Sgf_Add_Cout/Q_reg[31]_i_1_n_0
    SLICE_X16Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.674 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.674    Round_Significand_Function/Sgf_Add_Cout/Q_reg[35]_i_1_n_0
    SLICE_X16Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.763 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    Round_Significand_Function/Sgf_Add_Cout/Q_reg[39]_i_1_n_0
    SLICE_X16Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.852 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.852    Round_Significand_Function/Sgf_Add_Cout/Q_reg[43]_i_1_n_0
    SLICE_X16Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.941 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.941    Round_Significand_Function/Sgf_Add_Cout/Q_reg[47]_i_1_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.030 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.030    Round_Significand_Function/Sgf_Add_Cout/Q_reg[51]_i_1_n_0
    SLICE_X16Y164        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.150 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[53]_i_2/CO[1]
                         net (fo=1, routed)           0.000    11.150    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[52]_0[53]
    SLICE_X16Y164        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.274    13.744    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y164        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[53]/C
                         clock pessimism              0.296    14.040    
                         clock uncertainty           -0.035    14.005    
    SLICE_X16Y164        FDCE (Setup_fdce_C_D)        0.044    14.049    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[53]
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 Q_reg[52]_i_16/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 2.659ns (38.951%)  route 4.167ns (61.049%))
  Logic Levels:           15  (CARRY4=10 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.748ns = ( 13.748 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.382     4.082    clk_IBUF_BUFG
    SLICE_X10Y165        FDCE                                         r  Q_reg[52]_i_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDCE (Prop_fdce_C_Q)         0.393     4.475 r  Q_reg[52]_i_16/Q
                         net (fo=165, routed)         1.698     6.173    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[52]_i_16
    SLICE_X12Y150        LUT3 (Prop_lut3_I1_O)        0.097     6.270 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29/O
                         net (fo=1, routed)           0.000     6.270    Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.672 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.672    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.764    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.921 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.610     7.531    Round_Significand_Function/Sgf_PRound_Reg/Q_reg__1[1]
    SLICE_X13Y152        LUT4 (Prop_lut4_I0_O)        0.209     7.740 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13/O
                         net (fo=1, routed)           0.543     8.283    Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13_n_0
    SLICE_X13Y153        LUT6 (Prop_lut6_I5_O)        0.097     8.380 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.306     8.686    Significands_Multiplication_Funct/P_Sgf_Register/Result__7
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.097     8.783 r  Significands_Multiplication_Funct/P_Sgf_Register/Q[3]_i_7/O
                         net (fo=2, routed)           0.353     9.136    Exponent_load_reg/YMRegister/round_ok
    SLICE_X15Y151        LUT5 (Prop_lut5_I0_O)        0.097     9.233 r  Exponent_load_reg/YMRegister/Q[3]_i_2/O
                         net (fo=1, routed)           0.337     9.570    Round_Significand_Function/Sgf_Add_Cout/p_0_in
    SLICE_X16Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     9.962 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1_n_0
    SLICE_X16Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.051 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1_n_0
    SLICE_X16Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.140 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1_n_0
    SLICE_X16Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.229 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1_n_0
    SLICE_X16Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.318 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1_n_0
    SLICE_X16Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.407 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1_n_0
    SLICE_X16Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.588 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.321    10.909    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[52]_0[26]
    SLICE_X16Y158        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.278    13.748    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y158        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[26]/C
                         clock pessimism              0.296    14.044    
                         clock uncertainty           -0.035    14.009    
    SLICE_X16Y158        FDCE (Setup_fdce_C_D)       -0.171    13.838    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 Q_reg[52]_i_16/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 3.193ns (45.357%)  route 3.847ns (54.643%))
  Logic Levels:           21  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 13.745 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.382     4.082    clk_IBUF_BUFG
    SLICE_X10Y165        FDCE                                         r  Q_reg[52]_i_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDCE (Prop_fdce_C_Q)         0.393     4.475 r  Q_reg[52]_i_16/Q
                         net (fo=165, routed)         1.698     6.173    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[52]_i_16
    SLICE_X12Y150        LUT3 (Prop_lut3_I1_O)        0.097     6.270 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29/O
                         net (fo=1, routed)           0.000     6.270    Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.672 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.672    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.764    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.921 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.610     7.531    Round_Significand_Function/Sgf_PRound_Reg/Q_reg__1[1]
    SLICE_X13Y152        LUT4 (Prop_lut4_I0_O)        0.209     7.740 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13/O
                         net (fo=1, routed)           0.543     8.283    Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13_n_0
    SLICE_X13Y153        LUT6 (Prop_lut6_I5_O)        0.097     8.380 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.306     8.686    Significands_Multiplication_Funct/P_Sgf_Register/Result__7
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.097     8.783 r  Significands_Multiplication_Funct/P_Sgf_Register/Q[3]_i_7/O
                         net (fo=2, routed)           0.353     9.136    Exponent_load_reg/YMRegister/round_ok
    SLICE_X15Y151        LUT5 (Prop_lut5_I0_O)        0.097     9.233 r  Exponent_load_reg/YMRegister/Q[3]_i_2/O
                         net (fo=1, routed)           0.337     9.570    Round_Significand_Function/Sgf_Add_Cout/p_0_in
    SLICE_X16Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     9.962 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1_n_0
    SLICE_X16Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.051 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1_n_0
    SLICE_X16Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.140 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1_n_0
    SLICE_X16Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.229 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1_n_0
    SLICE_X16Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.318 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1_n_0
    SLICE_X16Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.407 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1_n_0
    SLICE_X16Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.496 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1_n_0
    SLICE_X16Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.585 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    Round_Significand_Function/Sgf_Add_Cout/Q_reg[31]_i_1_n_0
    SLICE_X16Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.674 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.674    Round_Significand_Function/Sgf_Add_Cout/Q_reg[35]_i_1_n_0
    SLICE_X16Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.763 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    Round_Significand_Function/Sgf_Add_Cout/Q_reg[39]_i_1_n_0
    SLICE_X16Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.852 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.852    Round_Significand_Function/Sgf_Add_Cout/Q_reg[43]_i_1_n_0
    SLICE_X16Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.941 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.941    Round_Significand_Function/Sgf_Add_Cout/Q_reg[47]_i_1_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.122 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[51]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.122    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[52]_0[50]
    SLICE_X16Y163        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.275    13.745    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y163        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[50]/C
                         clock pessimism              0.296    14.041    
                         clock uncertainty           -0.035    14.006    
    SLICE_X16Y163        FDCE (Setup_fdce_C_D)        0.056    14.062    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[50]
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 Q_reg[52]_i_16/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 3.171ns (45.186%)  route 3.847ns (54.814%))
  Logic Levels:           21  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 13.745 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.382     4.082    clk_IBUF_BUFG
    SLICE_X10Y165        FDCE                                         r  Q_reg[52]_i_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDCE (Prop_fdce_C_Q)         0.393     4.475 r  Q_reg[52]_i_16/Q
                         net (fo=165, routed)         1.698     6.173    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[52]_i_16
    SLICE_X12Y150        LUT3 (Prop_lut3_I1_O)        0.097     6.270 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29/O
                         net (fo=1, routed)           0.000     6.270    Significands_Multiplication_Funct/P_Sgf_Mult/Q[3]_i_29_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.672 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.672    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[3]_i_15_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.764    Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_21_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.921 r  Significands_Multiplication_Funct/P_Sgf_Mult/Q_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.610     7.531    Round_Significand_Function/Sgf_PRound_Reg/Q_reg__1[1]
    SLICE_X13Y152        LUT4 (Prop_lut4_I0_O)        0.209     7.740 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13/O
                         net (fo=1, routed)           0.543     8.283    Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_13_n_0
    SLICE_X13Y153        LUT6 (Prop_lut6_I5_O)        0.097     8.380 f  Round_Significand_Function/Sgf_PRound_Reg/Q[3]_i_8/O
                         net (fo=1, routed)           0.306     8.686    Significands_Multiplication_Funct/P_Sgf_Register/Result__7
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.097     8.783 r  Significands_Multiplication_Funct/P_Sgf_Register/Q[3]_i_7/O
                         net (fo=2, routed)           0.353     9.136    Exponent_load_reg/YMRegister/round_ok
    SLICE_X15Y151        LUT5 (Prop_lut5_I0_O)        0.097     9.233 r  Exponent_load_reg/YMRegister/Q[3]_i_2/O
                         net (fo=1, routed)           0.337     9.570    Round_Significand_Function/Sgf_Add_Cout/p_0_in
    SLICE_X16Y151        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     9.962 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    Round_Significand_Function/Sgf_Add_Cout/Q_reg[3]_i_1_n_0
    SLICE_X16Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.051 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    Round_Significand_Function/Sgf_Add_Cout/Q_reg[7]_i_1_n_0
    SLICE_X16Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.140 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1_n_0
    SLICE_X16Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.229 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    Round_Significand_Function/Sgf_Add_Cout/Q_reg[15]_i_1_n_0
    SLICE_X16Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.318 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    Round_Significand_Function/Sgf_Add_Cout/Q_reg[19]_i_1_n_0
    SLICE_X16Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.407 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1_n_0
    SLICE_X16Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.496 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    Round_Significand_Function/Sgf_Add_Cout/Q_reg[27]_i_1_n_0
    SLICE_X16Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.585 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    Round_Significand_Function/Sgf_Add_Cout/Q_reg[31]_i_1_n_0
    SLICE_X16Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.674 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.674    Round_Significand_Function/Sgf_Add_Cout/Q_reg[35]_i_1_n_0
    SLICE_X16Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.763 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.763    Round_Significand_Function/Sgf_Add_Cout/Q_reg[39]_i_1_n_0
    SLICE_X16Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.852 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.852    Round_Significand_Function/Sgf_Add_Cout/Q_reg[43]_i_1_n_0
    SLICE_X16Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.941 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.941    Round_Significand_Function/Sgf_Add_Cout/Q_reg[47]_i_1_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.100 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[51]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.100    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[52]_0[48]
    SLICE_X16Y163        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.275    13.745    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y163        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[48]/C
                         clock pessimism              0.296    14.041    
                         clock uncertainty           -0.035    14.006    
    SLICE_X16Y163        FDCE (Setup_fdce_C_D)        0.056    14.062    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[48]
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  2.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 First_Normalization_RSignificand/EXNU_REG/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exp_Update_Function/Exp_NA_Register/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.372%)  route 0.197ns (60.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.652     1.718    First_Normalization_RSignificand/EXNU_REG/clk_IBUF_BUFG
    SLICE_X15Y152        FDCE                                         r  First_Normalization_RSignificand/EXNU_REG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y152        FDCE (Prop_fdce_C_Q)         0.128     1.846 r  First_Normalization_RSignificand/EXNU_REG/Q_reg[0]/Q
                         net (fo=1, routed)           0.197     2.043    Exp_Update_Function/Exp_NA_Register/Q_reg[0]_0
    SLICE_X15Y147        FDCE                                         r  Exp_Update_Function/Exp_NA_Register/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.841     2.161    Exp_Update_Function/Exp_NA_Register/clk_IBUF_BUFG
    SLICE_X15Y147        FDCE                                         r  Exp_Update_Function/Exp_NA_Register/Q_reg[0]/C
                         clock pessimism             -0.260     1.901    
    SLICE_X15Y147        FDCE (Hold_fdce_C_D)         0.016     1.917    Exp_Update_Function/Exp_NA_Register/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Round_Significand_Function/Sgf_PRound_Reg/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            First_Normalization_RSignificand/SGF_RP_REG/Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.095%)  route 0.062ns (24.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.650     1.716    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y155        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155        FDCE (Prop_fdce_C_Q)         0.141     1.857 r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[18]/Q
                         net (fo=2, routed)           0.062     1.918    Round_Significand_Function/Sgf_PRound_Reg/Q_reg_n_0_[18]
    SLICE_X17Y155        LUT6 (Prop_lut6_I0_O)        0.045     1.963 r  Round_Significand_Function/Sgf_PRound_Reg/Q[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.963    First_Normalization_RSignificand/SGF_RP_REG/D[17]
    SLICE_X17Y155        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.926     2.247    First_Normalization_RSignificand/SGF_RP_REG/clk_IBUF_BUFG
    SLICE_X17Y155        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[17]/C
                         clock pessimism             -0.518     1.729    
    SLICE_X17Y155        FDCE (Hold_fdce_C_D)         0.092     1.821    First_Normalization_RSignificand/SGF_RP_REG/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Round_Significand_Function/Sgf_PRound_Reg/Q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            First_Normalization_RSignificand/SGF_RP_REG/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.095%)  route 0.062ns (24.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.649     1.715    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y158        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y158        FDCE (Prop_fdce_C_Q)         0.141     1.856 r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[30]/Q
                         net (fo=2, routed)           0.062     1.917    Round_Significand_Function/Sgf_PRound_Reg/Q_reg_n_0_[30]
    SLICE_X17Y158        LUT6 (Prop_lut6_I0_O)        0.045     1.962 r  Round_Significand_Function/Sgf_PRound_Reg/Q[29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.962    First_Normalization_RSignificand/SGF_RP_REG/D[29]
    SLICE_X17Y158        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.925     2.246    First_Normalization_RSignificand/SGF_RP_REG/clk_IBUF_BUFG
    SLICE_X17Y158        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[29]/C
                         clock pessimism             -0.518     1.728    
    SLICE_X17Y158        FDCE (Hold_fdce_C_D)         0.092     1.820    First_Normalization_RSignificand/SGF_RP_REG/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Round_Significand_Function/Sgf_PRound_Reg/Q_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            First_Normalization_RSignificand/SGF_RP_REG/Q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.095%)  route 0.062ns (24.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.649     1.715    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y159        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y159        FDCE (Prop_fdce_C_Q)         0.141     1.856 r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[34]/Q
                         net (fo=2, routed)           0.062     1.917    Round_Significand_Function/Sgf_PRound_Reg/Q_reg_n_0_[34]
    SLICE_X17Y159        LUT6 (Prop_lut6_I3_O)        0.045     1.962 r  Round_Significand_Function/Sgf_PRound_Reg/Q[34]_i_1__0/O
                         net (fo=1, routed)           0.000     1.962    First_Normalization_RSignificand/SGF_RP_REG/D[34]
    SLICE_X17Y159        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.925     2.246    First_Normalization_RSignificand/SGF_RP_REG/clk_IBUF_BUFG
    SLICE_X17Y159        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[34]/C
                         clock pessimism             -0.518     1.728    
    SLICE_X17Y159        FDCE (Hold_fdce_C_D)         0.092     1.820    First_Normalization_RSignificand/SGF_RP_REG/Q_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Round_Significand_Function/Sgf_PRound_Reg/Q_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            First_Normalization_RSignificand/SGF_RP_REG/Q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.793%)  route 0.063ns (25.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.649     1.715    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y159        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y159        FDCE (Prop_fdce_C_Q)         0.141     1.856 r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[34]/Q
                         net (fo=2, routed)           0.063     1.918    Round_Significand_Function/Sgf_PRound_Reg/Q_reg_n_0_[34]
    SLICE_X17Y159        LUT6 (Prop_lut6_I0_O)        0.045     1.963 r  Round_Significand_Function/Sgf_PRound_Reg/Q[33]_i_1__0/O
                         net (fo=1, routed)           0.000     1.963    First_Normalization_RSignificand/SGF_RP_REG/D[33]
    SLICE_X17Y159        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.925     2.246    First_Normalization_RSignificand/SGF_RP_REG/clk_IBUF_BUFG
    SLICE_X17Y159        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[33]/C
                         clock pessimism             -0.518     1.728    
    SLICE_X17Y159        FDCE (Hold_fdce_C_D)         0.091     1.819    First_Normalization_RSignificand/SGF_RP_REG/Q_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Exponent_load_reg/XMRegister/Q_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.598     1.663    Exponent_load_reg/XMRegister/clk_IBUF_BUFG
    SLICE_X5Y147         FDCE                                         r  Exponent_load_reg/XMRegister/Q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.141     1.804 r  Exponent_load_reg/XMRegister/Q_reg[34]/Q
                         net (fo=2, routed)           0.108     1.912    Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[51]_1[34]
    SLICE_X6Y148         FDCE                                         r  Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.868     2.189    Significands_Multiplication_Funct/P_SgfX_Register/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[34]/C
                         clock pessimism             -0.510     1.679    
    SLICE_X6Y148         FDCE (Hold_fdce_C_D)         0.059     1.738    Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Round_Significand_Function/Sgf_PRound_Reg/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            First_Normalization_RSignificand/SGF_RP_REG/Q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.509%)  route 0.094ns (33.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.649     1.715    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y158        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y158        FDCE (Prop_fdce_C_Q)         0.141     1.856 r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[31]/Q
                         net (fo=2, routed)           0.094     1.949    Round_Significand_Function/Sgf_PRound_Reg/Q_reg_n_0_[31]
    SLICE_X17Y158        LUT6 (Prop_lut6_I0_O)        0.045     1.994 r  Round_Significand_Function/Sgf_PRound_Reg/Q[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    First_Normalization_RSignificand/SGF_RP_REG/D[30]
    SLICE_X17Y158        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.925     2.246    First_Normalization_RSignificand/SGF_RP_REG/clk_IBUF_BUFG
    SLICE_X17Y158        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[30]/C
                         clock pessimism             -0.518     1.728    
    SLICE_X17Y158        FDCE (Hold_fdce_C_D)         0.092     1.820    First_Normalization_RSignificand/SGF_RP_REG/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Round_Significand_Function/Sgf_PRound_Reg/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            First_Normalization_RSignificand/SGF_RP_REG/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.509%)  route 0.094ns (33.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.649     1.715    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y158        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y158        FDCE (Prop_fdce_C_Q)         0.141     1.856 r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[31]/Q
                         net (fo=2, routed)           0.094     1.949    Round_Significand_Function/Sgf_PRound_Reg/Q_reg_n_0_[31]
    SLICE_X17Y158        LUT6 (Prop_lut6_I3_O)        0.045     1.994 r  Round_Significand_Function/Sgf_PRound_Reg/Q[31]_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    First_Normalization_RSignificand/SGF_RP_REG/D[31]
    SLICE_X17Y158        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.925     2.246    First_Normalization_RSignificand/SGF_RP_REG/clk_IBUF_BUFG
    SLICE_X17Y158        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[31]/C
                         clock pessimism             -0.518     1.728    
    SLICE_X17Y158        FDCE (Hold_fdce_C_D)         0.092     1.820    First_Normalization_RSignificand/SGF_RP_REG/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Round_Significand_Function/Sgf_PRound_Reg/Q_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            First_Normalization_RSignificand/SGF_RP_REG/Q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.509%)  route 0.094ns (33.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.649     1.715    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y159        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y159        FDCE (Prop_fdce_C_Q)         0.141     1.856 r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[35]/Q
                         net (fo=2, routed)           0.094     1.949    Round_Significand_Function/Sgf_PRound_Reg/Q_reg_n_0_[35]
    SLICE_X17Y159        LUT6 (Prop_lut6_I3_O)        0.045     1.994 r  Round_Significand_Function/Sgf_PRound_Reg/Q[35]_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    First_Normalization_RSignificand/SGF_RP_REG/D[35]
    SLICE_X17Y159        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.925     2.246    First_Normalization_RSignificand/SGF_RP_REG/clk_IBUF_BUFG
    SLICE_X17Y159        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[35]/C
                         clock pessimism             -0.518     1.728    
    SLICE_X17Y159        FDCE (Hold_fdce_C_D)         0.092     1.820    First_Normalization_RSignificand/SGF_RP_REG/Q_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Round_Significand_Function/Sgf_PRound_Reg/Q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            First_Normalization_RSignificand/SGF_RP_REG/Q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.509%)  route 0.094ns (33.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.648     1.714    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X16Y160        FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDCE (Prop_fdce_C_Q)         0.141     1.855 r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[39]/Q
                         net (fo=2, routed)           0.094     1.948    Round_Significand_Function/Sgf_PRound_Reg/Q_reg_n_0_[39]
    SLICE_X17Y160        LUT6 (Prop_lut6_I0_O)        0.045     1.993 r  Round_Significand_Function/Sgf_PRound_Reg/Q[38]_i_1__0/O
                         net (fo=1, routed)           0.000     1.993    First_Normalization_RSignificand/SGF_RP_REG/D[38]
    SLICE_X17Y160        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.924     2.245    First_Normalization_RSignificand/SGF_RP_REG/clk_IBUF_BUFG
    SLICE_X17Y160        FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[38]/C
                         clock pessimism             -0.518     1.727    
    SLICE_X17Y160        FDCE (Hold_fdce_C_D)         0.092     1.819    First_Normalization_RSignificand/SGF_RP_REG/Q_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            1.590         10.000      8.410      DSP48_X0Y65     Significands_Multiplication_Funct/P_Sgf_Mult/Result__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.590         10.000      8.410      DSP48_X0Y61     Significands_Multiplication_Funct/P_Sgf_Mult/Result__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.590         10.000      8.410      DSP48_X0Y58     Significands_Multiplication_Funct/P_Sgf_Mult/Result__7/CLK
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X13Y144   AddSub_ExpBias_Funct/Result_Exp/Q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y146   AddSub_ExpBias_Funct/Result_Exp/Q_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y146   AddSub_ExpBias_Funct/Result_Exp/Q_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y144   AddSub_ExpBias_Funct/Result_Exp/Q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y144   AddSub_ExpBias_Funct/Result_Exp/Q_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y144   AddSub_ExpBias_Funct/Result_Exp/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X13Y144   AddSub_ExpBias_Funct/Result_Exp/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y146   AddSub_ExpBias_Funct/Result_Exp/Q_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y146   AddSub_ExpBias_Funct/Result_Exp/Q_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y144   AddSub_ExpBias_Funct/Result_Exp/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y144   AddSub_ExpBias_Funct/Result_Exp/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y144   AddSub_ExpBias_Funct/Result_Exp/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y144   AddSub_ExpBias_Funct/Result_Exp/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y145   AddSub_ExpBias_Funct/Result_Exp/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y146   AddSub_ExpBias_Funct/Result_Exp/Q_reg[6]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y146   AddSub_ExpBias_Funct/Result_Exp/Q_reg[7]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X13Y144   AddSub_ExpBias_Funct/Result_Exp/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y146   AddSub_ExpBias_Funct/Result_Exp/Q_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y146   AddSub_ExpBias_Funct/Result_Exp/Q_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y144   AddSub_ExpBias_Funct/Result_Exp/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y144   AddSub_ExpBias_Funct/Result_Exp/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y144   AddSub_ExpBias_Funct/Result_Exp/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y144   AddSub_ExpBias_Funct/Result_Exp/Q_reg[4]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y145   AddSub_ExpBias_Funct/Result_Exp/Q_reg[5]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y146   AddSub_ExpBias_Funct/Result_Exp/Q_reg[6]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y146   AddSub_ExpBias_Funct/Result_Exp/Q_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exponent_load_reg/YMRegister/Q_reg[39]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.438ns (10.057%)  route 3.917ns (89.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 13.606 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.390     4.090    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.341     4.431 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=40, routed)          1.622     6.054    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X11Y147        LUT6 (Prop_lut6_I4_O)        0.097     6.151 f  FSM_FPU_Multiplication/Q[44]_i_1/O
                         net (fo=116, routed)         2.295     8.445    Exponent_load_reg/YMRegister/AR[0]
    SLICE_X13Y143        FDCE                                         f  Exponent_load_reg/YMRegister/Q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.136    13.606    Exponent_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X13Y143        FDCE                                         r  Exponent_load_reg/YMRegister/Q_reg[39]/C
                         clock pessimism              0.235    13.841    
                         clock uncertainty           -0.035    13.806    
    SLICE_X13Y143        FDCE (Recov_fdce_C_CLR)     -0.293    13.513    Exponent_load_reg/YMRegister/Q_reg[39]
  -------------------------------------------------------------------
                         required time                         13.513    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exponent_load_reg/YMRegister/Q_reg[41]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.438ns (10.057%)  route 3.917ns (89.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 13.606 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.390     4.090    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.341     4.431 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=40, routed)          1.622     6.054    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X11Y147        LUT6 (Prop_lut6_I4_O)        0.097     6.151 f  FSM_FPU_Multiplication/Q[44]_i_1/O
                         net (fo=116, routed)         2.295     8.445    Exponent_load_reg/YMRegister/AR[0]
    SLICE_X13Y143        FDCE                                         f  Exponent_load_reg/YMRegister/Q_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.136    13.606    Exponent_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X13Y143        FDCE                                         r  Exponent_load_reg/YMRegister/Q_reg[41]/C
                         clock pessimism              0.235    13.841    
                         clock uncertainty           -0.035    13.806    
    SLICE_X13Y143        FDCE (Recov_fdce_C_CLR)     -0.293    13.513    Exponent_load_reg/YMRegister/Q_reg[41]
  -------------------------------------------------------------------
                         required time                         13.513    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exponent_load_reg/YMRegister/Q_reg[42]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.438ns (10.057%)  route 3.917ns (89.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 13.606 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.390     4.090    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.341     4.431 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=40, routed)          1.622     6.054    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X11Y147        LUT6 (Prop_lut6_I4_O)        0.097     6.151 f  FSM_FPU_Multiplication/Q[44]_i_1/O
                         net (fo=116, routed)         2.295     8.445    Exponent_load_reg/YMRegister/AR[0]
    SLICE_X13Y143        FDCE                                         f  Exponent_load_reg/YMRegister/Q_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.136    13.606    Exponent_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X13Y143        FDCE                                         r  Exponent_load_reg/YMRegister/Q_reg[42]/C
                         clock pessimism              0.235    13.841    
                         clock uncertainty           -0.035    13.806    
    SLICE_X13Y143        FDCE (Recov_fdce_C_CLR)     -0.293    13.513    Exponent_load_reg/YMRegister/Q_reg[42]
  -------------------------------------------------------------------
                         required time                         13.513    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exponent_load_reg/YMRegister/Q_reg[38]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.438ns (10.057%)  route 3.917ns (89.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 13.606 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.390     4.090    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.341     4.431 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=40, routed)          1.622     6.054    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X11Y147        LUT6 (Prop_lut6_I4_O)        0.097     6.151 f  FSM_FPU_Multiplication/Q[44]_i_1/O
                         net (fo=116, routed)         2.295     8.445    Exponent_load_reg/YMRegister/AR[0]
    SLICE_X12Y143        FDCE                                         f  Exponent_load_reg/YMRegister/Q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.136    13.606    Exponent_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X12Y143        FDCE                                         r  Exponent_load_reg/YMRegister/Q_reg[38]/C
                         clock pessimism              0.235    13.841    
                         clock uncertainty           -0.035    13.806    
    SLICE_X12Y143        FDCE (Recov_fdce_C_CLR)     -0.227    13.579    Exponent_load_reg/YMRegister/Q_reg[38]
  -------------------------------------------------------------------
                         required time                         13.579    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exponent_load_reg/YMRegister/Q_reg[40]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.438ns (10.551%)  route 3.713ns (89.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns = ( 13.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.390     4.090    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.341     4.431 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=40, routed)          1.622     6.054    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X11Y147        LUT6 (Prop_lut6_I4_O)        0.097     6.151 f  FSM_FPU_Multiplication/Q[44]_i_1/O
                         net (fo=116, routed)         2.091     8.242    Exponent_load_reg/YMRegister/AR[0]
    SLICE_X13Y141        FDCE                                         f  Exponent_load_reg/YMRegister/Q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.135    13.605    Exponent_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X13Y141        FDCE                                         r  Exponent_load_reg/YMRegister/Q_reg[40]/C
                         clock pessimism              0.235    13.840    
                         clock uncertainty           -0.035    13.805    
    SLICE_X13Y141        FDCE (Recov_fdce_C_CLR)     -0.293    13.512    Exponent_load_reg/YMRegister/Q_reg[40]
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exponent_load_reg/YMRegister/Q_reg[43]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.438ns (10.551%)  route 3.713ns (89.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns = ( 13.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.390     4.090    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.341     4.431 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=40, routed)          1.622     6.054    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X11Y147        LUT6 (Prop_lut6_I4_O)        0.097     6.151 f  FSM_FPU_Multiplication/Q[44]_i_1/O
                         net (fo=116, routed)         2.091     8.242    Exponent_load_reg/YMRegister/AR[0]
    SLICE_X13Y141        FDCE                                         f  Exponent_load_reg/YMRegister/Q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.135    13.605    Exponent_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X13Y141        FDCE                                         r  Exponent_load_reg/YMRegister/Q_reg[43]/C
                         clock pessimism              0.235    13.840    
                         clock uncertainty           -0.035    13.805    
    SLICE_X13Y141        FDCE (Recov_fdce_C_CLR)     -0.293    13.512    Exponent_load_reg/YMRegister/Q_reg[43]
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exponent_load_reg/YMRegister/Q_reg[44]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.438ns (10.551%)  route 3.713ns (89.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns = ( 13.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.390     4.090    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.341     4.431 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=40, routed)          1.622     6.054    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X11Y147        LUT6 (Prop_lut6_I4_O)        0.097     6.151 f  FSM_FPU_Multiplication/Q[44]_i_1/O
                         net (fo=116, routed)         2.091     8.242    Exponent_load_reg/YMRegister/AR[0]
    SLICE_X13Y141        FDCE                                         f  Exponent_load_reg/YMRegister/Q_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.135    13.605    Exponent_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X13Y141        FDCE                                         r  Exponent_load_reg/YMRegister/Q_reg[44]/C
                         clock pessimism              0.235    13.840    
                         clock uncertainty           -0.035    13.805    
    SLICE_X13Y141        FDCE (Recov_fdce_C_CLR)     -0.293    13.512    Exponent_load_reg/YMRegister/Q_reg[44]
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_Sgf_Register/Q_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.438ns (10.553%)  route 3.713ns (89.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 13.740 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.390     4.090    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.341     4.431 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=40, routed)          1.267     5.698    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X13Y150        LUT6 (Prop_lut6_I4_O)        0.097     5.795 f  FSM_FPU_Multiplication/Q[55]_i_1/O
                         net (fo=116, routed)         2.445     8.241    Significands_Multiplication_Funct/P_Sgf_Register/FSM_sequential_state_reg_reg[5][0]
    SLICE_X11Y170        FDCE                                         f  Significands_Multiplication_Funct/P_Sgf_Register/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.270    13.740    Significands_Multiplication_Funct/P_Sgf_Register/clk_IBUF_BUFG
    SLICE_X11Y170        FDCE                                         r  Significands_Multiplication_Funct/P_Sgf_Register/Q_reg[20]/C
                         clock pessimism              0.314    14.054    
                         clock uncertainty           -0.035    14.019    
    SLICE_X11Y170        FDCE (Recov_fdce_C_CLR)     -0.293    13.726    Significands_Multiplication_Funct/P_Sgf_Register/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         13.726    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exponent_load_reg/YMRegister/Q_reg[36]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.438ns (11.148%)  route 3.491ns (88.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 13.606 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.390     4.090    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.341     4.431 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=40, routed)          1.622     6.054    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X11Y147        LUT6 (Prop_lut6_I4_O)        0.097     6.151 f  FSM_FPU_Multiplication/Q[44]_i_1/O
                         net (fo=116, routed)         1.869     8.019    Exponent_load_reg/YMRegister/AR[0]
    SLICE_X11Y141        FDCE                                         f  Exponent_load_reg/YMRegister/Q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.136    13.606    Exponent_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X11Y141        FDCE                                         r  Exponent_load_reg/YMRegister/Q_reg[36]/C
                         clock pessimism              0.235    13.841    
                         clock uncertainty           -0.035    13.806    
    SLICE_X11Y141        FDCE (Recov_fdce_C_CLR)     -0.293    13.513    Exponent_load_reg/YMRegister/Q_reg[36]
  -------------------------------------------------------------------
                         required time                         13.513    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exponent_load_reg/YMRegister/Q_reg[37]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.438ns (11.148%)  route 3.491ns (88.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.606ns = ( 13.606 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.772     2.624    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.390     4.090    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.341     4.431 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=40, routed)          1.622     6.054    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X11Y147        LUT6 (Prop_lut6_I4_O)        0.097     6.151 f  FSM_FPU_Multiplication/Q[44]_i_1/O
                         net (fo=116, routed)         1.869     8.019    Exponent_load_reg/YMRegister/AR[0]
    SLICE_X11Y141        FDCE                                         f  Exponent_load_reg/YMRegister/Q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    C9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.721    10.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.677    12.398    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         1.136    13.606    Exponent_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X11Y141        FDCE                                         r  Exponent_load_reg/YMRegister/Q_reg[37]/C
                         clock pessimism              0.235    13.841    
                         clock uncertainty           -0.035    13.806    
    SLICE_X11Y141        FDCE (Recov_fdce_C_CLR)     -0.293    13.513    Exponent_load_reg/YMRegister/Q_reg[37]
  -------------------------------------------------------------------
                         required time                         13.513    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  5.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AddSub_ExpBias_Funct/Result_Exp/Q_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.881%)  route 0.363ns (66.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.652     1.718    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=42, routed)          0.191     2.049    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X13Y150        LUT6 (Prop_lut6_I5_O)        0.045     2.094 f  FSM_FPU_Multiplication/Q[63]_i_2/O
                         net (fo=116, routed)         0.172     2.267    AddSub_ExpBias_Funct/Result_Exp/AR[0]
    SLICE_X12Y144        FDCE                                         f  AddSub_ExpBias_Funct/Result_Exp/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.840     2.160    AddSub_ExpBias_Funct/Result_Exp/clk_IBUF_BUFG
    SLICE_X12Y144        FDCE                                         r  AddSub_ExpBias_Funct/Result_Exp/Q_reg[1]/C
                         clock pessimism             -0.260     1.900    
    SLICE_X12Y144        FDCE (Remov_fdce_C_CLR)     -0.067     1.833    AddSub_ExpBias_Funct/Result_Exp/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AddSub_ExpBias_Funct/Result_Exp/Q_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.881%)  route 0.363ns (66.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.652     1.718    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=42, routed)          0.191     2.049    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X13Y150        LUT6 (Prop_lut6_I5_O)        0.045     2.094 f  FSM_FPU_Multiplication/Q[63]_i_2/O
                         net (fo=116, routed)         0.172     2.267    AddSub_ExpBias_Funct/Result_Exp/AR[0]
    SLICE_X12Y144        FDCE                                         f  AddSub_ExpBias_Funct/Result_Exp/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.840     2.160    AddSub_ExpBias_Funct/Result_Exp/clk_IBUF_BUFG
    SLICE_X12Y144        FDCE                                         r  AddSub_ExpBias_Funct/Result_Exp/Q_reg[2]/C
                         clock pessimism             -0.260     1.900    
    SLICE_X12Y144        FDCE (Remov_fdce_C_CLR)     -0.067     1.833    AddSub_ExpBias_Funct/Result_Exp/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AddSub_ExpBias_Funct/Result_Exp/Q_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.881%)  route 0.363ns (66.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.652     1.718    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=42, routed)          0.191     2.049    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X13Y150        LUT6 (Prop_lut6_I5_O)        0.045     2.094 f  FSM_FPU_Multiplication/Q[63]_i_2/O
                         net (fo=116, routed)         0.172     2.267    AddSub_ExpBias_Funct/Result_Exp/AR[0]
    SLICE_X12Y144        FDCE                                         f  AddSub_ExpBias_Funct/Result_Exp/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.840     2.160    AddSub_ExpBias_Funct/Result_Exp/clk_IBUF_BUFG
    SLICE_X12Y144        FDCE                                         r  AddSub_ExpBias_Funct/Result_Exp/Q_reg[3]/C
                         clock pessimism             -0.260     1.900    
    SLICE_X12Y144        FDCE (Remov_fdce_C_CLR)     -0.067     1.833    AddSub_ExpBias_Funct/Result_Exp/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AddSub_ExpBias_Funct/Result_Exp/Q_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.881%)  route 0.363ns (66.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.652     1.718    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=42, routed)          0.191     2.049    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X13Y150        LUT6 (Prop_lut6_I5_O)        0.045     2.094 f  FSM_FPU_Multiplication/Q[63]_i_2/O
                         net (fo=116, routed)         0.172     2.267    AddSub_ExpBias_Funct/Result_Exp/AR[0]
    SLICE_X12Y144        FDCE                                         f  AddSub_ExpBias_Funct/Result_Exp/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.840     2.160    AddSub_ExpBias_Funct/Result_Exp/clk_IBUF_BUFG
    SLICE_X12Y144        FDCE                                         r  AddSub_ExpBias_Funct/Result_Exp/Q_reg[4]/C
                         clock pessimism             -0.260     1.900    
    SLICE_X12Y144        FDCE (Remov_fdce_C_CLR)     -0.067     1.833    AddSub_ExpBias_Funct/Result_Exp/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AddSub_ExpBias_Funct/Result_Exp/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.881%)  route 0.363ns (66.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.652     1.718    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=42, routed)          0.191     2.049    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X13Y150        LUT6 (Prop_lut6_I5_O)        0.045     2.094 f  FSM_FPU_Multiplication/Q[63]_i_2/O
                         net (fo=116, routed)         0.172     2.267    AddSub_ExpBias_Funct/Result_Exp/AR[0]
    SLICE_X13Y144        FDCE                                         f  AddSub_ExpBias_Funct/Result_Exp/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.840     2.160    AddSub_ExpBias_Funct/Result_Exp/clk_IBUF_BUFG
    SLICE_X13Y144        FDCE                                         r  AddSub_ExpBias_Funct/Result_Exp/Q_reg[0]/C
                         clock pessimism             -0.260     1.900    
    SLICE_X13Y144        FDCE (Remov_fdce_C_CLR)     -0.092     1.808    AddSub_ExpBias_Funct/Result_Exp/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.878%)  route 0.427ns (67.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.652     1.718    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X10Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDCE (Prop_fdce_C_Q)         0.164     1.882 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[5]/Q
                         net (fo=47, routed)          0.241     2.123    FSM_FPU_Multiplication/state_reg[5]
    SLICE_X13Y150        LUT6 (Prop_lut6_I0_O)        0.045     2.168 f  FSM_FPU_Multiplication/Q[59]_i_1/O
                         net (fo=116, routed)         0.186     2.353    Significands_Multiplication_Funct/P_SgfX_Register/AR[0]
    SLICE_X10Y146        FDCE                                         f  Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.840     2.160    Significands_Multiplication_Funct/P_SgfX_Register/clk_IBUF_BUFG
    SLICE_X10Y146        FDCE                                         r  Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[10]/C
                         clock pessimism             -0.260     1.900    
    SLICE_X10Y146        FDCE (Remov_fdce_C_CLR)     -0.067     1.833    Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.878%)  route 0.427ns (67.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.652     1.718    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X10Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDCE (Prop_fdce_C_Q)         0.164     1.882 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[5]/Q
                         net (fo=47, routed)          0.241     2.123    FSM_FPU_Multiplication/state_reg[5]
    SLICE_X13Y150        LUT6 (Prop_lut6_I0_O)        0.045     2.168 f  FSM_FPU_Multiplication/Q[59]_i_1/O
                         net (fo=116, routed)         0.186     2.353    Significands_Multiplication_Funct/P_SgfX_Register/AR[0]
    SLICE_X10Y146        FDCE                                         f  Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.840     2.160    Significands_Multiplication_Funct/P_SgfX_Register/clk_IBUF_BUFG
    SLICE_X10Y146        FDCE                                         r  Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[11]/C
                         clock pessimism             -0.260     1.900    
    SLICE_X10Y146        FDCE (Remov_fdce_C_CLR)     -0.067     1.833    Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.878%)  route 0.427ns (67.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.652     1.718    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X10Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDCE (Prop_fdce_C_Q)         0.164     1.882 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[5]/Q
                         net (fo=47, routed)          0.241     2.123    FSM_FPU_Multiplication/state_reg[5]
    SLICE_X13Y150        LUT6 (Prop_lut6_I0_O)        0.045     2.168 f  FSM_FPU_Multiplication/Q[59]_i_1/O
                         net (fo=116, routed)         0.186     2.353    Significands_Multiplication_Funct/P_SgfX_Register/AR[0]
    SLICE_X10Y146        FDCE                                         f  Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.840     2.160    Significands_Multiplication_Funct/P_SgfX_Register/clk_IBUF_BUFG
    SLICE_X10Y146        FDCE                                         r  Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[27]/C
                         clock pessimism             -0.260     1.900    
    SLICE_X10Y146        FDCE (Remov_fdce_C_CLR)     -0.067     1.833    Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.878%)  route 0.427ns (67.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.652     1.718    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X10Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDCE (Prop_fdce_C_Q)         0.164     1.882 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[5]/Q
                         net (fo=47, routed)          0.241     2.123    FSM_FPU_Multiplication/state_reg[5]
    SLICE_X13Y150        LUT6 (Prop_lut6_I0_O)        0.045     2.168 f  FSM_FPU_Multiplication/Q[59]_i_1/O
                         net (fo=116, routed)         0.186     2.353    Significands_Multiplication_Funct/P_SgfX_Register/AR[0]
    SLICE_X10Y146        FDCE                                         f  Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.840     2.160    Significands_Multiplication_Funct/P_SgfX_Register/clk_IBUF_BUFG
    SLICE_X10Y146        FDCE                                         r  Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[9]/C
                         clock pessimism             -0.260     1.900    
    SLICE_X10Y146        FDCE (Remov_fdce_C_CLR)     -0.067     1.833    Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exp_Update_Function/Exp_F_Register/Q_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.745%)  route 0.461ns (71.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.652     1.718    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X11Y150        FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=42, routed)          0.191     2.049    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X13Y150        LUT6 (Prop_lut6_I5_O)        0.045     2.094 f  FSM_FPU_Multiplication/Q[63]_i_2/O
                         net (fo=116, routed)         0.270     2.365    Exp_Update_Function/Exp_F_Register/AR[0]
    SLICE_X14Y147        FDCE                                         f  Exp_Update_Function/Exp_F_Register/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=597, routed)         0.841     2.161    Exp_Update_Function/Exp_F_Register/clk_IBUF_BUFG
    SLICE_X14Y147        FDCE                                         r  Exp_Update_Function/Exp_F_Register/Q_reg[4]/C
                         clock pessimism             -0.260     1.901    
    SLICE_X14Y147        FDCE (Remov_fdce_C_CLR)     -0.067     1.834    Exp_Update_Function/Exp_F_Register/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.531    





