Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Jun 06 20:10:53 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |                     Enable Signal                    |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                      | design_1_i/Hamming_weight_0/U0/temp[3] |                1 |              4 |
|  clk_IBUF_BUFG | design_1_i/Hamming_weight_0/U0/final_word[9]_i_1_n_0 |                                        |                1 |              4 |
|  clk_IBUF_BUFG | design_1_i/Hamming_weight_0/U0/s_hamming             |                                        |                1 |              4 |
|  clk_IBUF_BUFG | design_1_i/Hamming_weight_0/U0/v_hamming             |                                        |                1 |              4 |
|  clk_IBUF_BUFG |                                                      |                                        |                5 |             17 |
+----------------+------------------------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     4 |
| 16+    |                     1 |
+--------+-----------------------+


