{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 199 06/26/2003 SJ Full Version " "Info: Version 3.0 Build 199 06/26/2003 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 02 11:55:26 2004 " "Info: Processing started: Tue Mar 02 11:55:26 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --import_settings_files=off --export_settings_files=off dip_leds_test -c dip_leds_test " "Info: Command: quartus_eda --import_settings_files=off --export_settings_files=off dip_leds_test -c dip_leds_test" {  } {  } 0 }
{  "Info" "IBASEO_DONE_HDL_SDO_GENERATION" "dip_leds_test.vho dip_leds_test_vhd.sdo \\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\simulation\\modelsim\\ simulation " "Info: Generated files dip_leds_test.vho and dip_leds_test_vhd.sdo in directory \\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\simulation\\modelsim\\ for EDA simulation tool" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 02 11:55:27 2004 " "Info: Processing ended: Tue Mar 02 11:55:27 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "dip_leds_test.eda.rpt " "Info: Writing report file dip_leds_test.eda.rpt" {  } {  } 0 }
