module tb();
reg clk,rst;
reg[31:0]password;
wire[63:0] len;
wire[511:0]text;

wire [31:0] next_a,next_b,next_c,next_d;
wire [127:0]hash;
test dut(clk,rst,password,len,text,next_a,next_b,next_c,next_d,hash);

initial begin
clk=1;
forever #5 clk=~clk;
end
initial begin
rst=1;
password='b01110100011010000110100101110011; //"this" in hex ascii
#10 rst=0;
end
endmodule
