#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Dec 23 15:36:15 2016
# Process ID: 268
# Current directory: C:/Users/Administrator/Desktop/simulation_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6124 C:\Users\Administrator\Desktop\simulation_test\simulation_test.xpr
# Log file: C:/Users/Administrator/Desktop/simulation_test/vivado.log
# Journal file: C:/Users/Administrator/Desktop/simulation_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/simulation_test/simulation_test.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 689.219 ; gain = 71.266
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v:1]
[Fri Dec 23 15:39:11 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 722.383 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticpg236-1L
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1040.273 ; gain = 272.027
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v:1]
[Fri Dec 23 15:44:32 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1439.383 ; gain = 15.164
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v:1]
[Fri Dec 23 15:58:41 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1472.352 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/ignite.v w ]
add_files -fileset sim_1 C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/ignite.v
set_property top ignite [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ignite' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj ignite_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/ignite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ignite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1489.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 23a66ab716ba40bd8269e3d7b1d730d4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ignite_behav xil_defaultlib.ignite xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ignite
Compiling module xil_defaultlib.glbl
Built simulation snapshot ignite_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xsim.dir/ignite_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xsim.dir/ignite_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 23 16:48:45 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 51.297 ; gain = 0.574
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 23 16:48:46 2016...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1540.492 ; gain = 51.465
INFO: [USF-XSim-69] 'elaborate' step finished in '48' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ignite_behav -key {Behavioral:sim_1:Functional:ignite} -tclbatch {ignite.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source ignite.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.492 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ignite_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1540.492 ; gain = 51.465
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1540.492 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ignite' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj ignite_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module igniting_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/ignite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ignite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 23a66ab716ba40bd8269e3d7b1d730d4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ignite_behav xil_defaultlib.ignite xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net L0 is not permitted [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/ignite.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ignite' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj ignite_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module igniting_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/ignite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ignite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 23a66ab716ba40bd8269e3d7b1d730d4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ignite_behav xil_defaultlib.ignite xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net L0 is not permitted [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/ignite.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v:1]
[Fri Dec 23 17:03:59 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1540.492 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v:1]
[Fri Dec 23 17:16:25 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1558.621 ; gain = 6.086
write_schematic -format pdf -orientation portrait C:/Users/Administrator/Desktop/schematic.pdf
C:/Users/Administrator/Desktop/schematic.pdf
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v:1]
[Fri Dec 23 19:10:30 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.520 ; gain = 5.332
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v:1]
[Fri Dec 23 20:00:38 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1568.090 ; gain = 2.570
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v:1]
[Fri Dec 23 20:15:13 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1576.734 ; gain = 5.660
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v:1]
[Fri Dec 23 20:17:13 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1579.148 ; gain = 2.414
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v:1]
[Fri Dec 23 20:30:49 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1592.793 ; gain = 5.770
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v:1]
[Fri Dec 23 20:33:34 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v:1]
[Fri Dec 23 20:34:34 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1592.793 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v:1]
[Fri Dec 23 20:38:03 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1592.793 ; gain = 0.000
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 's[0]'; it is not accessible from the fabric routing.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ignite' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj ignite_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/ignite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ignite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 23a66ab716ba40bd8269e3d7b1d730d4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ignite_behav xil_defaultlib.ignite xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <igniting_system> not found while processing module instance <is> [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/ignite.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1592.793 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
remove_files  -fileset sim_1 C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/ignite.v
remove_files  -fileset sim_1 C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_dividor.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v w ]
add_files -fileset sim_1 C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v
set_property top test_194 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_194' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_194_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 23a66ab716ba40bd8269e3d7b1d730d4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_194_behav xil_defaultlib.test_194 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_194
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_194_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xsim.dir/test_194_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 50.367 ; gain = 0.336
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 23 20:44:33 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1592.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_194_behav -key {Behavioral:sim_1:Functional:test_194} -tclbatch {test_194.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source test_194.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1592.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_194_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1592.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1592.793 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_194' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_194_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 23a66ab716ba40bd8269e3d7b1d730d4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_194_behav xil_defaultlib.test_194 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_194
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_194_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xsim.dir/test_194_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xsim.dir/test_194_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 23 20:46:15 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 23 20:46:15 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_194_behav -key {Behavioral:sim_1:Functional:test_194} -tclbatch {test_194.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source test_194.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_194_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1592.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.031 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_194' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_194_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_194
ERROR: [VRFC 10-1412] syntax error near reg [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:33]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:41]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:42]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:43]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:44]
ERROR: [VRFC 10-1040] module test_194 ignored due to previous errors [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_194' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_194_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_194
ERROR: [VRFC 10-1412] syntax error near reg [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:33]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:41]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:42]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:43]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:44]
ERROR: [VRFC 10-1040] module test_194 ignored due to previous errors [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_194' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_194_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_194
ERROR: [VRFC 10-1412] syntax error near reg [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:33]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:41]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:42]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:43]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:44]
ERROR: [VRFC 10-1040] module test_194 ignored due to previous errors [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_194' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_194_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_194
ERROR: [VRFC 10-1412] syntax error near reg [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:33]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:41]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:42]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:43]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:44]
ERROR: [VRFC 10-1040] module test_194 ignored due to previous errors [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_194' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_194_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_194
ERROR: [VRFC 10-1412] syntax error near reg [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:33]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:41]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:42]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:43]
ERROR: [VRFC 10-91] clkdiv is not declared [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:44]
ERROR: [VRFC 10-1040] module test_194 ignored due to previous errors [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
remove_files  -fileset sim_1 C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test_194.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v w ]
add_files -fileset sim_1 C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v
set_property top test194 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test194' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj test194_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 23a66ab716ba40bd8269e3d7b1d730d4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test194_behav xil_defaultlib.test194 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test194
Compiling module xil_defaultlib.glbl
Built simulation snapshot test194_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xsim.dir/test194_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xsim.dir/test194_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 23 20:56:44 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 50.434 ; gain = 0.348
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 23 20:56:44 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1635.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test194_behav -key {Behavioral:sim_1:Functional:test194} -tclbatch {test194.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source test194.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test194_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1635.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.031 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test194' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj test194_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test194
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v:28]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v:28]
ERROR: [VRFC 10-1040] module test194 ignored due to previous errors [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test194' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj test194_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test194
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v:28]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v:28]
ERROR: [VRFC 10-1040] module test194 ignored due to previous errors [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test194' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj test194_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test194
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v:28]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v:28]
ERROR: [VRFC 10-1040] module test194 ignored due to previous errors [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 23 21:04:03 2016...
