INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week6/4bit_counter_7segment/4bit_counter_7segement/4bit_counter_7segement.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week6/4bit_counter_7segment/4bit_counter_7segement/4bit_counter_7segement.srcs/sources_1/new/oneshot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oneshot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week6/4bit_counter_7segment/4bit_counter_7segement/4bit_counter_7segement.srcs/sources_1/new/seg_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week6/4bit_counter_7segment/4bit_counter_7segement/4bit_counter_7segement.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week6/4bit_counter_7segment/4bit_counter_7segement/4bit_counter_7segement.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
