\doxysubsubsubsection{I2\+C1 Clock Source}
\hypertarget{group__RCCEx__I2C1__Clock__Source}{}\label{group__RCCEx__I2C1__Clock__Source}\index{I2C1 Clock Source@{I2C1 Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2C1__Clock__Source_ga2fc90800e3059c5e65977746386f651c}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1}}~LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2C1__Clock__Source_ga1a04c52a4f4665188e40cd7f4018ea3f}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK}}~LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK
\item 
\#define \mbox{\hyperlink{group__RCCEx__I2C1__Clock__Source_ga5645524b292048cfe127da02ba9b3df7}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+HSI
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCCEx__I2C1__Clock__Source_ga5645524b292048cfe127da02ba9b3df7}\label{group__RCCEx__I2C1__Clock__Source_ga5645524b292048cfe127da02ba9b3df7} 
\index{I2C1 Clock Source@{I2C1 Clock Source}!RCC\_I2C1CLKSOURCE\_HSI@{RCC\_I2C1CLKSOURCE\_HSI}}
\index{RCC\_I2C1CLKSOURCE\_HSI@{RCC\_I2C1CLKSOURCE\_HSI}!I2C1 Clock Source@{I2C1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_I2C1CLKSOURCE\_HSI}{RCC\_I2C1CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI~LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+HSI}

HSI clock selected as I2\+C1 clock 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00266}{266}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__I2C1__Clock__Source_ga2fc90800e3059c5e65977746386f651c}\label{group__RCCEx__I2C1__Clock__Source_ga2fc90800e3059c5e65977746386f651c} 
\index{I2C1 Clock Source@{I2C1 Clock Source}!RCC\_I2C1CLKSOURCE\_PCLK1@{RCC\_I2C1CLKSOURCE\_PCLK1}}
\index{RCC\_I2C1CLKSOURCE\_PCLK1@{RCC\_I2C1CLKSOURCE\_PCLK1}!I2C1 Clock Source@{I2C1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_I2C1CLKSOURCE\_PCLK1}{RCC\_I2C1CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1~LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}

APB1 clock selected as I2\+C1 clock 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00264}{264}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__I2C1__Clock__Source_ga1a04c52a4f4665188e40cd7f4018ea3f}\label{group__RCCEx__I2C1__Clock__Source_ga1a04c52a4f4665188e40cd7f4018ea3f} 
\index{I2C1 Clock Source@{I2C1 Clock Source}!RCC\_I2C1CLKSOURCE\_SYSCLK@{RCC\_I2C1CLKSOURCE\_SYSCLK}}
\index{RCC\_I2C1CLKSOURCE\_SYSCLK@{RCC\_I2C1CLKSOURCE\_SYSCLK}!I2C1 Clock Source@{I2C1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_I2C1CLKSOURCE\_SYSCLK}{RCC\_I2C1CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK~LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}

SYSCLK clock selected as I2\+C1 clock 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00265}{265}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

