// Seed: 882384639
module module_0 #(
    parameter id_8 = 32'd33,
    parameter id_9 = 32'd57
);
  wire id_2 = id_2;
  logic [7:0] id_3 = id_3[1];
  wire id_4;
  wire id_5;
  always disable id_6;
  wire id_7 = id_4;
  defparam id_8.id_9 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    input  uwire id_2,
    output logic id_3,
    input  wor   id_4,
    input  tri0  id_5,
    input  wor   id_6,
    input  uwire id_7,
    input  tri0  id_8,
    input  tri1  id_9,
    input  tri0  id_10,
    output uwire id_11,
    output logic id_12,
    input  wire  id_13,
    input  tri0  id_14,
    input  uwire id_15,
    input  tri0  id_16,
    input  logic id_17,
    input  logic id_18,
    output uwire id_19
);
  module_0();
  always @(negedge id_13 == id_6) begin
    id_3  <= id_17;
    id_12 <= 1;
    id_3  <= id_18;
  end
  assign id_3 = 1'd0;
endmodule
