{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717776886345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717776886345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 12:14:46 2024 " "Processing started: Fri Jun 07 12:14:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717776886345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717776886345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off radar -c radar " "Command: quartus_map --read_settings_files=on --write_settings_files=off radar -c radar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717776886345 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1717776886594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rlc_microservice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rlc_microservice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rlc_microservice-rlc_microservice_a " "Found design unit 1: rlc_microservice-rlc_microservice_a" {  } { { "rlc_microservice.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/rlc_microservice.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""} { "Info" "ISGN_ENTITY_NAME" "1 rlc_microservice " "Found entity 1: rlc_microservice" {  } { { "rlc_microservice.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/rlc_microservice.vhd" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_upcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsf_upcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_upcounter-upcounter_a " "Found design unit 1: dsf_upcounter-upcounter_a" {  } { { "dsf_upcounter.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_upcounter.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""} { "Info" "ISGN_ENTITY_NAME" "1 dsf_upcounter " "Found entity 1: dsf_upcounter" {  } { { "dsf_upcounter.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_upcounter.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_std.vhd 2 0 " "Found 2 design units, including 0 entities, in source file dsf_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_std " "Found design unit 1: dsf_std" {  } { { "dsf_std.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_std.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dsf_std-body " "Found design unit 2: dsf_std-body" {  } { { "dsf_std.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_std.vhd" 368 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_integer_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsf_integer_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_integer_constant-dsf_integer_constant_a " "Found design unit 1: dsf_integer_constant-dsf_integer_constant_a" {  } { { "dsf_integer_constant1.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_integer_constant1.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""} { "Info" "ISGN_ENTITY_NAME" "1 dsf_integer_constant1 " "Found entity 1: dsf_integer_constant1" {  } { { "dsf_integer_constant1.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_integer_constant1.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_integer_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsf_integer_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_integer_constant1-dsf_integer_constant_a " "Found design unit 1: dsf_integer_constant1-dsf_integer_constant_a" {  } { { "dsf_integer_constant.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_integer_constant.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""} { "Info" "ISGN_ENTITY_NAME" "1 dsf_integer_constant " "Found entity 1: dsf_integer_constant" {  } { { "dsf_integer_constant.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_integer_constant.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717776886891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_datareg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsf_datareg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_datareg-datareg_a " "Found design unit 1: dsf_datareg-datareg_a" {  } { { "dsf_datareg.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_datareg.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886907 ""} { "Info" "ISGN_ENTITY_NAME" "1 dsf_datareg " "Found entity 1: dsf_datareg" {  } { { "dsf_datareg.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_datareg.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717776886907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsf_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_compare-compare_a " "Found design unit 1: dsf_compare-compare_a" {  } { { "dsf_compare.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_compare.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886907 ""} { "Info" "ISGN_ENTITY_NAME" "1 dsf_compare " "Found entity 1: dsf_compare" {  } { { "dsf_compare.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_compare.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717776886907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file radar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 radar " "Found entity 1: radar" {  } { { "radar.bdf" "" { Schematic "C:/Users/Aluno/Desktop/radar/radar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717776886907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717776886907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "radar " "Elaborating entity \"radar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717776886923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rlc_microservice rlc_microservice:inst " "Elaborating entity \"rlc_microservice\" for hierarchy \"rlc_microservice:inst\"" {  } { { "radar.bdf" "inst" { Schematic "C:/Users/Aluno/Desktop/radar/radar.bdf" { { 248 344 512 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717776886923 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error rlc_microservice.vhd(234) " "Inferred latch for \"error\" at rlc_microservice.vhd(234)" {  } { { "rlc_microservice.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/rlc_microservice.vhd" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717776886938 "|radar|rlc_microservice:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store_o rlc_microservice.vhd(306) " "Inferred latch for \"store_o\" at rlc_microservice.vhd(306)" {  } { { "rlc_microservice.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/rlc_microservice.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717776886938 "|radar|rlc_microservice:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "window_o rlc_microservice.vhd(303) " "Inferred latch for \"window_o\" at rlc_microservice.vhd(303)" {  } { { "rlc_microservice.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/rlc_microservice.vhd" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717776886938 "|radar|rlc_microservice:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_o rlc_microservice.vhd(300) " "Inferred latch for \"reset_o\" at rlc_microservice.vhd(300)" {  } { { "rlc_microservice.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/rlc_microservice.vhd" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1717776886938 "|radar|rlc_microservice:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_compare dsf_compare:inst3 " "Elaborating entity \"dsf_compare\" for hierarchy \"dsf_compare:inst3\"" {  } { { "radar.bdf" "inst3" { Schematic "C:/Users/Aluno/Desktop/radar/radar.bdf" { { 112 1376 1544 256 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717776886938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_datareg dsf_datareg:inst2 " "Elaborating entity \"dsf_datareg\" for hierarchy \"dsf_datareg:inst2\"" {  } { { "radar.bdf" "inst2" { Schematic "C:/Users/Aluno/Desktop/radar/radar.bdf" { { 216 1104 1264 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717776886938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_upcounter dsf_upcounter:inst11 " "Elaborating entity \"dsf_upcounter\" for hierarchy \"dsf_upcounter:inst11\"" {  } { { "radar.bdf" "inst11" { Schematic "C:/Users/Aluno/Desktop/radar/radar.bdf" { { 280 800 960 392 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717776886938 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable dsf_upcounter.vhd(139) " "VHDL Process Statement warning at dsf_upcounter.vhd(139): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsf_upcounter.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_upcounter.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1717776886938 "|radar|dsf_upcounter:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_integer_constant dsf_integer_constant:inst6 " "Elaborating entity \"dsf_integer_constant\" for hierarchy \"dsf_integer_constant:inst6\"" {  } { { "radar.bdf" "inst6" { Schematic "C:/Users/Aluno/Desktop/radar/radar.bdf" { { -16 1104 1312 64 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717776886938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_integer_constant1 dsf_integer_constant1:inst5 " "Elaborating entity \"dsf_integer_constant1\" for hierarchy \"dsf_integer_constant1:inst5\"" {  } { { "radar.bdf" "inst5" { Schematic "C:/Users/Aluno/Desktop/radar/radar.bdf" { { 496 1072 1280 576 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717776886955 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsf_datareg:inst2\|q\[3\] dsf_datareg:inst2\|q\[3\]~_emulated dsf_datareg:inst2\|q\[3\]~1 " "Register \"dsf_datareg:inst2\|q\[3\]\" is converted into an equivalent circuit using register \"dsf_datareg:inst2\|q\[3\]~_emulated\" and latch \"dsf_datareg:inst2\|q\[3\]~1\"" {  } { { "dsf_datareg.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_datareg.vhd" 165 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1717776887282 "|radar|dsf_datareg:inst2|q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsf_datareg:inst2\|q\[2\] dsf_datareg:inst2\|q\[2\]~_emulated dsf_datareg:inst2\|q\[2\]~5 " "Register \"dsf_datareg:inst2\|q\[2\]\" is converted into an equivalent circuit using register \"dsf_datareg:inst2\|q\[2\]~_emulated\" and latch \"dsf_datareg:inst2\|q\[2\]~5\"" {  } { { "dsf_datareg.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_datareg.vhd" 165 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1717776887282 "|radar|dsf_datareg:inst2|q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsf_datareg:inst2\|q\[1\] dsf_datareg:inst2\|q\[1\]~_emulated dsf_datareg:inst2\|q\[1\]~9 " "Register \"dsf_datareg:inst2\|q\[1\]\" is converted into an equivalent circuit using register \"dsf_datareg:inst2\|q\[1\]~_emulated\" and latch \"dsf_datareg:inst2\|q\[1\]~9\"" {  } { { "dsf_datareg.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_datareg.vhd" 165 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1717776887282 "|radar|dsf_datareg:inst2|q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsf_datareg:inst2\|q\[0\] dsf_datareg:inst2\|q\[0\]~_emulated dsf_datareg:inst2\|q\[0\]~13 " "Register \"dsf_datareg:inst2\|q\[0\]\" is converted into an equivalent circuit using register \"dsf_datareg:inst2\|q\[0\]~_emulated\" and latch \"dsf_datareg:inst2\|q\[0\]~13\"" {  } { { "dsf_datareg.vhd" "" { Text "C:/Users/Aluno/Desktop/radar/dsf_datareg.vhd" 165 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1717776887282 "|radar|dsf_datareg:inst2|q[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1717776887282 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "error GND " "Pin \"error\" is stuck at GND" {  } { { "radar.bdf" "" { Schematic "C:/Users/Aluno/Desktop/radar/radar.bdf" { { 432 592 768 448 "error" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717776887298 "|radar|error"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1717776887298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717776887407 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717776888300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717776888300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717776888378 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717776888378 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717776888378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717776888378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717776888394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 12:14:48 2024 " "Processing ended: Fri Jun 07 12:14:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717776888394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717776888394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717776888394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717776888394 ""}
