-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity feedforward_feedforward_Pipeline_VITIS_LOOP_147_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    empty : IN STD_LOGIC_VECTOR (30 downto 0);
    layer2_activations_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    layer2_activations_ce0 : OUT STD_LOGIC;
    layer2_activations_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_activations_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    layer2_activations_4_ce0 : OUT STD_LOGIC;
    layer2_activations_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_activations_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    layer2_activations_5_ce0 : OUT STD_LOGIC;
    layer2_activations_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_activations_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    layer2_activations_6_ce0 : OUT STD_LOGIC;
    layer2_activations_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_127_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_127_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_126_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_126_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_125_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_125_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_124_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_124_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_123_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_123_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_122_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_122_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_121_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_121_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_120_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_120_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_119_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_119_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_118_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_118_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_117_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_117_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_116_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_116_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_115_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_115_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_114_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_114_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_113_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_113_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_112_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_112_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_111_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_111_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_110_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_110_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_109_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_109_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_108_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_108_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_107_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_107_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_106_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_106_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_105_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_105_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_104_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_104_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_103_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_103_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_102_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_102_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_101_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_101_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_100_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_100_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_99_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_99_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_98_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_98_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_97_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_97_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_96_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_96_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_95_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_95_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_94_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_94_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_93_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_93_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_92_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_92_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_91_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_91_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_90_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_90_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_89_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_89_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_88_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_88_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_87_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_87_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_86_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_86_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_85_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_85_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_84_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_84_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_83_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_83_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_82_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_82_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_81_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_81_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_80_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_80_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_79_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_79_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_78_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_78_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_77_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_77_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_76_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_76_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_75_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_75_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_74_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_74_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_73_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_73_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_72_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_72_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_71_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_71_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_70_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_70_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_69_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_69_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_68_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_68_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_67_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_67_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_66_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_66_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_65_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_65_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_64_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_64_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_63_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_63_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_62_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_62_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_61_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_61_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_60_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_60_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_59_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_59_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_58_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_58_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_57_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_57_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_56_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_56_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_55_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_55_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_54_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_54_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_53_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_53_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_52_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_52_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_51_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_51_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_50_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_50_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_49_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_49_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_48_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_48_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_47_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_47_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_46_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_46_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_45_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_45_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_44_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_44_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_43_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_43_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_42_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_42_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_41_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_41_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_40_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_40_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_39_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_39_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_38_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_38_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_37_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_37_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_36_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_36_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_35_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_35_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_34_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_34_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_33_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_33_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_32_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_32_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_31_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_31_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_30_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_30_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_29_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_29_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_28_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_28_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_27_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_27_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_26_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_26_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_25_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_25_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_24_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_24_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_23_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_23_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_22_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_22_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_21_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_21_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_20_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_20_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_19_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_19_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_18_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_18_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_17_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_17_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_16_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_16_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_15_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_15_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_14_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_14_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_13_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_13_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_12_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_12_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_11_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_10_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_9_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_8_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_7_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_6_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_5_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_4_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_3_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_2_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_1_out_ap_vld : OUT STD_LOGIC;
    layer3_quant_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_quant_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of feedforward_feedforward_Pipeline_VITIS_LOOP_147_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_9 : STD_LOGIC_VECTOR (6 downto 0) := "0001001";
    constant ap_const_lv7_A : STD_LOGIC_VECTOR (6 downto 0) := "0001010";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv7_E : STD_LOGIC_VECTOR (6 downto 0) := "0001110";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_11 : STD_LOGIC_VECTOR (6 downto 0) := "0010001";
    constant ap_const_lv7_12 : STD_LOGIC_VECTOR (6 downto 0) := "0010010";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_14 : STD_LOGIC_VECTOR (6 downto 0) := "0010100";
    constant ap_const_lv7_15 : STD_LOGIC_VECTOR (6 downto 0) := "0010101";
    constant ap_const_lv7_16 : STD_LOGIC_VECTOR (6 downto 0) := "0010110";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv7_19 : STD_LOGIC_VECTOR (6 downto 0) := "0011001";
    constant ap_const_lv7_1A : STD_LOGIC_VECTOR (6 downto 0) := "0011010";
    constant ap_const_lv7_1B : STD_LOGIC_VECTOR (6 downto 0) := "0011011";
    constant ap_const_lv7_1C : STD_LOGIC_VECTOR (6 downto 0) := "0011100";
    constant ap_const_lv7_1D : STD_LOGIC_VECTOR (6 downto 0) := "0011101";
    constant ap_const_lv7_1E : STD_LOGIC_VECTOR (6 downto 0) := "0011110";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv7_21 : STD_LOGIC_VECTOR (6 downto 0) := "0100001";
    constant ap_const_lv7_22 : STD_LOGIC_VECTOR (6 downto 0) := "0100010";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv7_25 : STD_LOGIC_VECTOR (6 downto 0) := "0100101";
    constant ap_const_lv7_26 : STD_LOGIC_VECTOR (6 downto 0) := "0100110";
    constant ap_const_lv7_27 : STD_LOGIC_VECTOR (6 downto 0) := "0100111";
    constant ap_const_lv7_28 : STD_LOGIC_VECTOR (6 downto 0) := "0101000";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";
    constant ap_const_lv7_2A : STD_LOGIC_VECTOR (6 downto 0) := "0101010";
    constant ap_const_lv7_2B : STD_LOGIC_VECTOR (6 downto 0) := "0101011";
    constant ap_const_lv7_2C : STD_LOGIC_VECTOR (6 downto 0) := "0101100";
    constant ap_const_lv7_2D : STD_LOGIC_VECTOR (6 downto 0) := "0101101";
    constant ap_const_lv7_2E : STD_LOGIC_VECTOR (6 downto 0) := "0101110";
    constant ap_const_lv7_2F : STD_LOGIC_VECTOR (6 downto 0) := "0101111";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv7_31 : STD_LOGIC_VECTOR (6 downto 0) := "0110001";
    constant ap_const_lv7_32 : STD_LOGIC_VECTOR (6 downto 0) := "0110010";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv7_34 : STD_LOGIC_VECTOR (6 downto 0) := "0110100";
    constant ap_const_lv7_35 : STD_LOGIC_VECTOR (6 downto 0) := "0110101";
    constant ap_const_lv7_36 : STD_LOGIC_VECTOR (6 downto 0) := "0110110";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_38 : STD_LOGIC_VECTOR (6 downto 0) := "0111000";
    constant ap_const_lv7_39 : STD_LOGIC_VECTOR (6 downto 0) := "0111001";
    constant ap_const_lv7_3A : STD_LOGIC_VECTOR (6 downto 0) := "0111010";
    constant ap_const_lv7_3B : STD_LOGIC_VECTOR (6 downto 0) := "0111011";
    constant ap_const_lv7_3C : STD_LOGIC_VECTOR (6 downto 0) := "0111100";
    constant ap_const_lv7_3D : STD_LOGIC_VECTOR (6 downto 0) := "0111101";
    constant ap_const_lv7_3E : STD_LOGIC_VECTOR (6 downto 0) := "0111110";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv7_43 : STD_LOGIC_VECTOR (6 downto 0) := "1000011";
    constant ap_const_lv7_44 : STD_LOGIC_VECTOR (6 downto 0) := "1000100";
    constant ap_const_lv7_45 : STD_LOGIC_VECTOR (6 downto 0) := "1000101";
    constant ap_const_lv7_46 : STD_LOGIC_VECTOR (6 downto 0) := "1000110";
    constant ap_const_lv7_47 : STD_LOGIC_VECTOR (6 downto 0) := "1000111";
    constant ap_const_lv7_48 : STD_LOGIC_VECTOR (6 downto 0) := "1001000";
    constant ap_const_lv7_49 : STD_LOGIC_VECTOR (6 downto 0) := "1001001";
    constant ap_const_lv7_4A : STD_LOGIC_VECTOR (6 downto 0) := "1001010";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_4D : STD_LOGIC_VECTOR (6 downto 0) := "1001101";
    constant ap_const_lv7_4E : STD_LOGIC_VECTOR (6 downto 0) := "1001110";
    constant ap_const_lv7_4F : STD_LOGIC_VECTOR (6 downto 0) := "1001111";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv7_52 : STD_LOGIC_VECTOR (6 downto 0) := "1010010";
    constant ap_const_lv7_53 : STD_LOGIC_VECTOR (6 downto 0) := "1010011";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv7_55 : STD_LOGIC_VECTOR (6 downto 0) := "1010101";
    constant ap_const_lv7_56 : STD_LOGIC_VECTOR (6 downto 0) := "1010110";
    constant ap_const_lv7_57 : STD_LOGIC_VECTOR (6 downto 0) := "1010111";
    constant ap_const_lv7_58 : STD_LOGIC_VECTOR (6 downto 0) := "1011000";
    constant ap_const_lv7_59 : STD_LOGIC_VECTOR (6 downto 0) := "1011001";
    constant ap_const_lv7_5A : STD_LOGIC_VECTOR (6 downto 0) := "1011010";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv7_5C : STD_LOGIC_VECTOR (6 downto 0) := "1011100";
    constant ap_const_lv7_5D : STD_LOGIC_VECTOR (6 downto 0) := "1011101";
    constant ap_const_lv7_5E : STD_LOGIC_VECTOR (6 downto 0) := "1011110";
    constant ap_const_lv7_5F : STD_LOGIC_VECTOR (6 downto 0) := "1011111";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_61 : STD_LOGIC_VECTOR (6 downto 0) := "1100001";
    constant ap_const_lv7_62 : STD_LOGIC_VECTOR (6 downto 0) := "1100010";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_65 : STD_LOGIC_VECTOR (6 downto 0) := "1100101";
    constant ap_const_lv7_66 : STD_LOGIC_VECTOR (6 downto 0) := "1100110";
    constant ap_const_lv7_67 : STD_LOGIC_VECTOR (6 downto 0) := "1100111";
    constant ap_const_lv7_68 : STD_LOGIC_VECTOR (6 downto 0) := "1101000";
    constant ap_const_lv7_69 : STD_LOGIC_VECTOR (6 downto 0) := "1101001";
    constant ap_const_lv7_6A : STD_LOGIC_VECTOR (6 downto 0) := "1101010";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv7_6C : STD_LOGIC_VECTOR (6 downto 0) := "1101100";
    constant ap_const_lv7_6D : STD_LOGIC_VECTOR (6 downto 0) := "1101101";
    constant ap_const_lv7_6E : STD_LOGIC_VECTOR (6 downto 0) := "1101110";
    constant ap_const_lv7_6F : STD_LOGIC_VECTOR (6 downto 0) := "1101111";
    constant ap_const_lv7_70 : STD_LOGIC_VECTOR (6 downto 0) := "1110000";
    constant ap_const_lv7_71 : STD_LOGIC_VECTOR (6 downto 0) := "1110001";
    constant ap_const_lv7_72 : STD_LOGIC_VECTOR (6 downto 0) := "1110010";
    constant ap_const_lv7_73 : STD_LOGIC_VECTOR (6 downto 0) := "1110011";
    constant ap_const_lv7_74 : STD_LOGIC_VECTOR (6 downto 0) := "1110100";
    constant ap_const_lv7_75 : STD_LOGIC_VECTOR (6 downto 0) := "1110101";
    constant ap_const_lv7_76 : STD_LOGIC_VECTOR (6 downto 0) := "1110110";
    constant ap_const_lv7_77 : STD_LOGIC_VECTOR (6 downto 0) := "1110111";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv7_79 : STD_LOGIC_VECTOR (6 downto 0) := "1111001";
    constant ap_const_lv7_7A : STD_LOGIC_VECTOR (6 downto 0) := "1111010";
    constant ap_const_lv7_7B : STD_LOGIC_VECTOR (6 downto 0) := "1111011";
    constant ap_const_lv7_7C : STD_LOGIC_VECTOR (6 downto 0) := "1111100";
    constant ap_const_lv7_7D : STD_LOGIC_VECTOR (6 downto 0) := "1111101";
    constant ap_const_lv7_7E : STD_LOGIC_VECTOR (6 downto 0) := "1111110";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln147_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln147_reg_4052 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln147_fu_2062_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln147_reg_4056 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln147_1_fu_2066_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln147_1_reg_4061 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_assign_2_fu_2093_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_reg_4085 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln121_fu_2080_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_568 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal add_ln147_fu_2056_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer3_quant_fu_572 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal zext_ln150_fu_2121_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_pred760_state3 : BOOLEAN;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal layer3_quant_1_fu_576 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred775_state3 : BOOLEAN;
    signal layer3_quant_2_fu_580 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred784_state3 : BOOLEAN;
    signal layer3_quant_3_fu_584 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred793_state3 : BOOLEAN;
    signal layer3_quant_4_fu_588 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred802_state3 : BOOLEAN;
    signal layer3_quant_5_fu_592 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred811_state3 : BOOLEAN;
    signal layer3_quant_6_fu_596 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred820_state3 : BOOLEAN;
    signal layer3_quant_7_fu_600 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred829_state3 : BOOLEAN;
    signal layer3_quant_8_fu_604 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred838_state3 : BOOLEAN;
    signal layer3_quant_9_fu_608 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred847_state3 : BOOLEAN;
    signal layer3_quant_10_fu_612 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred856_state3 : BOOLEAN;
    signal layer3_quant_11_fu_616 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred865_state3 : BOOLEAN;
    signal layer3_quant_12_fu_620 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred874_state3 : BOOLEAN;
    signal layer3_quant_13_fu_624 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred883_state3 : BOOLEAN;
    signal layer3_quant_14_fu_628 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred892_state3 : BOOLEAN;
    signal layer3_quant_15_fu_632 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred901_state3 : BOOLEAN;
    signal layer3_quant_16_fu_636 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred910_state3 : BOOLEAN;
    signal layer3_quant_17_fu_640 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred919_state3 : BOOLEAN;
    signal layer3_quant_18_fu_644 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred928_state3 : BOOLEAN;
    signal layer3_quant_19_fu_648 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred937_state3 : BOOLEAN;
    signal layer3_quant_20_fu_652 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred946_state3 : BOOLEAN;
    signal layer3_quant_21_fu_656 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred955_state3 : BOOLEAN;
    signal layer3_quant_22_fu_660 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred964_state3 : BOOLEAN;
    signal layer3_quant_23_fu_664 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred973_state3 : BOOLEAN;
    signal layer3_quant_24_fu_668 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred982_state3 : BOOLEAN;
    signal layer3_quant_25_fu_672 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred991_state3 : BOOLEAN;
    signal layer3_quant_26_fu_676 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1000_state3 : BOOLEAN;
    signal layer3_quant_27_fu_680 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1009_state3 : BOOLEAN;
    signal layer3_quant_28_fu_684 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1018_state3 : BOOLEAN;
    signal layer3_quant_29_fu_688 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1027_state3 : BOOLEAN;
    signal layer3_quant_30_fu_692 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1036_state3 : BOOLEAN;
    signal layer3_quant_31_fu_696 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1045_state3 : BOOLEAN;
    signal layer3_quant_32_fu_700 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1054_state3 : BOOLEAN;
    signal layer3_quant_33_fu_704 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1063_state3 : BOOLEAN;
    signal layer3_quant_34_fu_708 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1072_state3 : BOOLEAN;
    signal layer3_quant_35_fu_712 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1081_state3 : BOOLEAN;
    signal layer3_quant_36_fu_716 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1090_state3 : BOOLEAN;
    signal layer3_quant_37_fu_720 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1099_state3 : BOOLEAN;
    signal layer3_quant_38_fu_724 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1108_state3 : BOOLEAN;
    signal layer3_quant_39_fu_728 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1117_state3 : BOOLEAN;
    signal layer3_quant_40_fu_732 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1126_state3 : BOOLEAN;
    signal layer3_quant_41_fu_736 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1135_state3 : BOOLEAN;
    signal layer3_quant_42_fu_740 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1144_state3 : BOOLEAN;
    signal layer3_quant_43_fu_744 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1153_state3 : BOOLEAN;
    signal layer3_quant_44_fu_748 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1162_state3 : BOOLEAN;
    signal layer3_quant_45_fu_752 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1171_state3 : BOOLEAN;
    signal layer3_quant_46_fu_756 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1180_state3 : BOOLEAN;
    signal layer3_quant_47_fu_760 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1189_state3 : BOOLEAN;
    signal layer3_quant_48_fu_764 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1198_state3 : BOOLEAN;
    signal layer3_quant_49_fu_768 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1207_state3 : BOOLEAN;
    signal layer3_quant_50_fu_772 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1216_state3 : BOOLEAN;
    signal layer3_quant_51_fu_776 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1225_state3 : BOOLEAN;
    signal layer3_quant_52_fu_780 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1234_state3 : BOOLEAN;
    signal layer3_quant_53_fu_784 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1243_state3 : BOOLEAN;
    signal layer3_quant_54_fu_788 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1252_state3 : BOOLEAN;
    signal layer3_quant_55_fu_792 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1261_state3 : BOOLEAN;
    signal layer3_quant_56_fu_796 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1270_state3 : BOOLEAN;
    signal layer3_quant_57_fu_800 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1279_state3 : BOOLEAN;
    signal layer3_quant_58_fu_804 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1288_state3 : BOOLEAN;
    signal layer3_quant_59_fu_808 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1297_state3 : BOOLEAN;
    signal layer3_quant_60_fu_812 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1306_state3 : BOOLEAN;
    signal layer3_quant_61_fu_816 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1315_state3 : BOOLEAN;
    signal layer3_quant_62_fu_820 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1324_state3 : BOOLEAN;
    signal layer3_quant_63_fu_824 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1333_state3 : BOOLEAN;
    signal layer3_quant_64_fu_828 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1342_state3 : BOOLEAN;
    signal layer3_quant_65_fu_832 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1351_state3 : BOOLEAN;
    signal layer3_quant_66_fu_836 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1360_state3 : BOOLEAN;
    signal layer3_quant_67_fu_840 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1369_state3 : BOOLEAN;
    signal layer3_quant_68_fu_844 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1378_state3 : BOOLEAN;
    signal layer3_quant_69_fu_848 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1387_state3 : BOOLEAN;
    signal layer3_quant_70_fu_852 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1396_state3 : BOOLEAN;
    signal layer3_quant_71_fu_856 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1405_state3 : BOOLEAN;
    signal layer3_quant_72_fu_860 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1414_state3 : BOOLEAN;
    signal layer3_quant_73_fu_864 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1423_state3 : BOOLEAN;
    signal layer3_quant_74_fu_868 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1432_state3 : BOOLEAN;
    signal layer3_quant_75_fu_872 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1441_state3 : BOOLEAN;
    signal layer3_quant_76_fu_876 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1450_state3 : BOOLEAN;
    signal layer3_quant_77_fu_880 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1459_state3 : BOOLEAN;
    signal layer3_quant_78_fu_884 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1468_state3 : BOOLEAN;
    signal layer3_quant_79_fu_888 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1477_state3 : BOOLEAN;
    signal layer3_quant_80_fu_892 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1486_state3 : BOOLEAN;
    signal layer3_quant_81_fu_896 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1495_state3 : BOOLEAN;
    signal layer3_quant_82_fu_900 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1504_state3 : BOOLEAN;
    signal layer3_quant_83_fu_904 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1513_state3 : BOOLEAN;
    signal layer3_quant_84_fu_908 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1522_state3 : BOOLEAN;
    signal layer3_quant_85_fu_912 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1531_state3 : BOOLEAN;
    signal layer3_quant_86_fu_916 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1540_state3 : BOOLEAN;
    signal layer3_quant_87_fu_920 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1549_state3 : BOOLEAN;
    signal layer3_quant_88_fu_924 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1558_state3 : BOOLEAN;
    signal layer3_quant_89_fu_928 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1567_state3 : BOOLEAN;
    signal layer3_quant_90_fu_932 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1576_state3 : BOOLEAN;
    signal layer3_quant_91_fu_936 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1585_state3 : BOOLEAN;
    signal layer3_quant_92_fu_940 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1594_state3 : BOOLEAN;
    signal layer3_quant_93_fu_944 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1603_state3 : BOOLEAN;
    signal layer3_quant_94_fu_948 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1612_state3 : BOOLEAN;
    signal layer3_quant_95_fu_952 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1621_state3 : BOOLEAN;
    signal layer3_quant_96_fu_956 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1630_state3 : BOOLEAN;
    signal layer3_quant_97_fu_960 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1639_state3 : BOOLEAN;
    signal layer3_quant_98_fu_964 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1648_state3 : BOOLEAN;
    signal layer3_quant_99_fu_968 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1657_state3 : BOOLEAN;
    signal layer3_quant_100_fu_972 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1666_state3 : BOOLEAN;
    signal layer3_quant_101_fu_976 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1675_state3 : BOOLEAN;
    signal layer3_quant_102_fu_980 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1684_state3 : BOOLEAN;
    signal layer3_quant_103_fu_984 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1693_state3 : BOOLEAN;
    signal layer3_quant_104_fu_988 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1702_state3 : BOOLEAN;
    signal layer3_quant_105_fu_992 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1711_state3 : BOOLEAN;
    signal layer3_quant_106_fu_996 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1720_state3 : BOOLEAN;
    signal layer3_quant_107_fu_1000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1729_state3 : BOOLEAN;
    signal layer3_quant_108_fu_1004 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1738_state3 : BOOLEAN;
    signal layer3_quant_109_fu_1008 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1747_state3 : BOOLEAN;
    signal layer3_quant_110_fu_1012 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1756_state3 : BOOLEAN;
    signal layer3_quant_111_fu_1016 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1765_state3 : BOOLEAN;
    signal layer3_quant_112_fu_1020 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1774_state3 : BOOLEAN;
    signal layer3_quant_113_fu_1024 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1783_state3 : BOOLEAN;
    signal layer3_quant_114_fu_1028 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1792_state3 : BOOLEAN;
    signal layer3_quant_115_fu_1032 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1801_state3 : BOOLEAN;
    signal layer3_quant_116_fu_1036 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1810_state3 : BOOLEAN;
    signal layer3_quant_117_fu_1040 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1819_state3 : BOOLEAN;
    signal layer3_quant_118_fu_1044 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1828_state3 : BOOLEAN;
    signal layer3_quant_119_fu_1048 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1837_state3 : BOOLEAN;
    signal layer3_quant_120_fu_1052 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1846_state3 : BOOLEAN;
    signal layer3_quant_121_fu_1056 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1855_state3 : BOOLEAN;
    signal layer3_quant_122_fu_1060 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1864_state3 : BOOLEAN;
    signal layer3_quant_123_fu_1064 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1873_state3 : BOOLEAN;
    signal layer3_quant_124_fu_1068 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1882_state3 : BOOLEAN;
    signal layer3_quant_125_fu_1072 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1891_state3 : BOOLEAN;
    signal layer3_quant_126_fu_1076 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1900_state3 : BOOLEAN;
    signal layer3_quant_127_fu_1080 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_predicate_pred1909_state3 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal layer2_activations_ce0_local : STD_LOGIC;
    signal layer2_activations_4_ce0_local : STD_LOGIC;
    signal layer2_activations_5_ce0_local : STD_LOGIC;
    signal layer2_activations_6_ce0_local : STD_LOGIC;
    signal zext_ln147_fu_2046_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal lshr_ln4_fu_2070_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_assign_2_fu_2093_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer3_quant_128_fu_2116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal x_assign_2_fu_2093_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_assign_2_fu_2093_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_assign_2_fu_2093_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_assign_2_fu_2093_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component feedforward_sparsemux_9_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component feedforward_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_9_2_32_1_1_U403 : component feedforward_sparsemux_9_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "10",
        din2_WIDTH => 32,
        CASE3 => "11",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => layer2_activations_q0,
        din1 => layer2_activations_4_q0,
        din2 => layer2_activations_5_q0,
        din3 => layer2_activations_6_q0,
        def => x_assign_2_fu_2093_p9,
        sel => trunc_ln147_reg_4056,
        dout => x_assign_2_fu_2093_p11);

    flow_control_loop_pipe_sequential_init_U : component feedforward_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_568_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln147_fu_2050_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_568 <= add_ln147_fu_2056_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_568 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                    ap_predicate_pred1000_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_1A);
                    ap_predicate_pred1009_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_1B);
                    ap_predicate_pred1018_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_1C);
                    ap_predicate_pred1027_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_1D);
                    ap_predicate_pred1036_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_1E);
                    ap_predicate_pred1045_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_1F);
                    ap_predicate_pred1054_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_20);
                    ap_predicate_pred1063_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_21);
                    ap_predicate_pred1072_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_22);
                    ap_predicate_pred1081_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_23);
                    ap_predicate_pred1090_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_24);
                    ap_predicate_pred1099_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_25);
                    ap_predicate_pred1108_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_26);
                    ap_predicate_pred1117_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_27);
                    ap_predicate_pred1126_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_28);
                    ap_predicate_pred1135_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_29);
                    ap_predicate_pred1144_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_2A);
                    ap_predicate_pred1153_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_2B);
                    ap_predicate_pred1162_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_2C);
                    ap_predicate_pred1171_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_2D);
                    ap_predicate_pred1180_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_2E);
                    ap_predicate_pred1189_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_2F);
                    ap_predicate_pred1198_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_30);
                    ap_predicate_pred1207_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_31);
                    ap_predicate_pred1216_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_32);
                    ap_predicate_pred1225_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_33);
                    ap_predicate_pred1234_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_34);
                    ap_predicate_pred1243_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_35);
                    ap_predicate_pred1252_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_36);
                    ap_predicate_pred1261_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_37);
                    ap_predicate_pred1270_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_38);
                    ap_predicate_pred1279_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_39);
                    ap_predicate_pred1288_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_3A);
                    ap_predicate_pred1297_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_3B);
                    ap_predicate_pred1306_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_3C);
                    ap_predicate_pred1315_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_3D);
                    ap_predicate_pred1324_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_3E);
                    ap_predicate_pred1333_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_3F);
                    ap_predicate_pred1342_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_40);
                    ap_predicate_pred1351_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_41);
                    ap_predicate_pred1360_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_42);
                    ap_predicate_pred1369_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_43);
                    ap_predicate_pred1378_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_44);
                    ap_predicate_pred1387_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_45);
                    ap_predicate_pred1396_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_46);
                    ap_predicate_pred1405_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_47);
                    ap_predicate_pred1414_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_48);
                    ap_predicate_pred1423_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_49);
                    ap_predicate_pred1432_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_4A);
                    ap_predicate_pred1441_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_4B);
                    ap_predicate_pred1450_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_4C);
                    ap_predicate_pred1459_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_4D);
                    ap_predicate_pred1468_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_4E);
                    ap_predicate_pred1477_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_4F);
                    ap_predicate_pred1486_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_50);
                    ap_predicate_pred1495_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_51);
                    ap_predicate_pred1504_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_52);
                    ap_predicate_pred1513_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_53);
                    ap_predicate_pred1522_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_54);
                    ap_predicate_pred1531_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_55);
                    ap_predicate_pred1540_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_56);
                    ap_predicate_pred1549_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_57);
                    ap_predicate_pred1558_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_58);
                    ap_predicate_pred1567_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_59);
                    ap_predicate_pred1576_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_5A);
                    ap_predicate_pred1585_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_5B);
                    ap_predicate_pred1594_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_5C);
                    ap_predicate_pred1603_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_5D);
                    ap_predicate_pred1612_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_5E);
                    ap_predicate_pred1621_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_5F);
                    ap_predicate_pred1630_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_60);
                    ap_predicate_pred1639_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_61);
                    ap_predicate_pred1648_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_62);
                    ap_predicate_pred1657_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_63);
                    ap_predicate_pred1666_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_64);
                    ap_predicate_pred1675_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_65);
                    ap_predicate_pred1684_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_66);
                    ap_predicate_pred1693_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_67);
                    ap_predicate_pred1702_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_68);
                    ap_predicate_pred1711_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_69);
                    ap_predicate_pred1720_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_6A);
                    ap_predicate_pred1729_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_6B);
                    ap_predicate_pred1738_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_6C);
                    ap_predicate_pred1747_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_6D);
                    ap_predicate_pred1756_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_6E);
                    ap_predicate_pred1765_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_6F);
                    ap_predicate_pred1774_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_70);
                    ap_predicate_pred1783_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_71);
                    ap_predicate_pred1792_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_72);
                    ap_predicate_pred1801_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_73);
                    ap_predicate_pred1810_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_74);
                    ap_predicate_pred1819_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_75);
                    ap_predicate_pred1828_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_76);
                    ap_predicate_pred1837_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_77);
                    ap_predicate_pred1846_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_78);
                    ap_predicate_pred1855_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_79);
                    ap_predicate_pred1864_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_7A);
                    ap_predicate_pred1873_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_7B);
                    ap_predicate_pred1882_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_7C);
                    ap_predicate_pred1891_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_7D);
                    ap_predicate_pred1900_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_7E);
                    ap_predicate_pred1909_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_7F);
                    ap_predicate_pred760_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_0);
                    ap_predicate_pred775_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_1);
                    ap_predicate_pred784_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_2);
                    ap_predicate_pred793_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_3);
                    ap_predicate_pred802_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_4);
                    ap_predicate_pred811_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_5);
                    ap_predicate_pred820_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_6);
                    ap_predicate_pred829_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_7);
                    ap_predicate_pred838_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_8);
                    ap_predicate_pred847_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_9);
                    ap_predicate_pred856_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_A);
                    ap_predicate_pred865_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_B);
                    ap_predicate_pred874_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_C);
                    ap_predicate_pred883_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_D);
                    ap_predicate_pred892_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_E);
                    ap_predicate_pred901_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_F);
                    ap_predicate_pred910_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_10);
                    ap_predicate_pred919_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_11);
                    ap_predicate_pred928_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_12);
                    ap_predicate_pred937_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_13);
                    ap_predicate_pred946_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_14);
                    ap_predicate_pred955_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_15);
                    ap_predicate_pred964_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_16);
                    ap_predicate_pred973_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_17);
                    ap_predicate_pred982_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_18);
                    ap_predicate_pred991_state3 <= (trunc_ln147_1_reg_4061 = ap_const_lv7_19);
                icmp_ln147_reg_4052 <= icmp_ln147_fu_2050_p2;
                trunc_ln147_1_reg_4061 <= trunc_ln147_1_fu_2066_p1;
                trunc_ln147_reg_4056 <= trunc_ln147_fu_2062_p1;
                x_assign_2_reg_4085 <= x_assign_2_fu_2093_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1666_state3 = ap_const_boolean_1))) then
                    layer3_quant_100_fu_972(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1675_state3 = ap_const_boolean_1))) then
                    layer3_quant_101_fu_976(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1684_state3 = ap_const_boolean_1))) then
                    layer3_quant_102_fu_980(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1693_state3 = ap_const_boolean_1))) then
                    layer3_quant_103_fu_984(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1702_state3 = ap_const_boolean_1))) then
                    layer3_quant_104_fu_988(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1711_state3 = ap_const_boolean_1))) then
                    layer3_quant_105_fu_992(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1720_state3 = ap_const_boolean_1))) then
                    layer3_quant_106_fu_996(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1729_state3 = ap_const_boolean_1))) then
                    layer3_quant_107_fu_1000(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1738_state3 = ap_const_boolean_1))) then
                    layer3_quant_108_fu_1004(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1747_state3 = ap_const_boolean_1))) then
                    layer3_quant_109_fu_1008(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred856_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_10_fu_612(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1756_state3 = ap_const_boolean_1))) then
                    layer3_quant_110_fu_1012(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1765_state3 = ap_const_boolean_1))) then
                    layer3_quant_111_fu_1016(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1774_state3 = ap_const_boolean_1))) then
                    layer3_quant_112_fu_1020(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1783_state3 = ap_const_boolean_1))) then
                    layer3_quant_113_fu_1024(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1792_state3 = ap_const_boolean_1))) then
                    layer3_quant_114_fu_1028(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1801_state3 = ap_const_boolean_1))) then
                    layer3_quant_115_fu_1032(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1810_state3 = ap_const_boolean_1))) then
                    layer3_quant_116_fu_1036(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1819_state3 = ap_const_boolean_1))) then
                    layer3_quant_117_fu_1040(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1828_state3 = ap_const_boolean_1))) then
                    layer3_quant_118_fu_1044(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1837_state3 = ap_const_boolean_1))) then
                    layer3_quant_119_fu_1048(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred865_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_11_fu_616(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1846_state3 = ap_const_boolean_1))) then
                    layer3_quant_120_fu_1052(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1855_state3 = ap_const_boolean_1))) then
                    layer3_quant_121_fu_1056(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1864_state3 = ap_const_boolean_1))) then
                    layer3_quant_122_fu_1060(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1873_state3 = ap_const_boolean_1))) then
                    layer3_quant_123_fu_1064(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1882_state3 = ap_const_boolean_1))) then
                    layer3_quant_124_fu_1068(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1891_state3 = ap_const_boolean_1))) then
                    layer3_quant_125_fu_1072(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1900_state3 = ap_const_boolean_1))) then
                    layer3_quant_126_fu_1076(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1909_state3 = ap_const_boolean_1))) then
                    layer3_quant_127_fu_1080(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred874_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_12_fu_620(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred883_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_13_fu_624(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred892_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_14_fu_628(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred901_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_15_fu_632(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred910_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_16_fu_636(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred919_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_17_fu_640(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred928_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_18_fu_644(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred937_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_19_fu_648(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred775_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_1_fu_576(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred946_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_20_fu_652(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred955_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_21_fu_656(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred964_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_22_fu_660(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred973_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_23_fu_664(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred982_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_24_fu_668(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred991_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_25_fu_672(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1000_state3 = ap_const_boolean_1))) then
                    layer3_quant_26_fu_676(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1009_state3 = ap_const_boolean_1))) then
                    layer3_quant_27_fu_680(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1018_state3 = ap_const_boolean_1))) then
                    layer3_quant_28_fu_684(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1027_state3 = ap_const_boolean_1))) then
                    layer3_quant_29_fu_688(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred784_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_2_fu_580(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1036_state3 = ap_const_boolean_1))) then
                    layer3_quant_30_fu_692(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1045_state3 = ap_const_boolean_1))) then
                    layer3_quant_31_fu_696(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1054_state3 = ap_const_boolean_1))) then
                    layer3_quant_32_fu_700(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1063_state3 = ap_const_boolean_1))) then
                    layer3_quant_33_fu_704(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1072_state3 = ap_const_boolean_1))) then
                    layer3_quant_34_fu_708(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1081_state3 = ap_const_boolean_1))) then
                    layer3_quant_35_fu_712(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1090_state3 = ap_const_boolean_1))) then
                    layer3_quant_36_fu_716(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1099_state3 = ap_const_boolean_1))) then
                    layer3_quant_37_fu_720(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1108_state3 = ap_const_boolean_1))) then
                    layer3_quant_38_fu_724(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1117_state3 = ap_const_boolean_1))) then
                    layer3_quant_39_fu_728(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred793_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_3_fu_584(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1126_state3 = ap_const_boolean_1))) then
                    layer3_quant_40_fu_732(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1135_state3 = ap_const_boolean_1))) then
                    layer3_quant_41_fu_736(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1144_state3 = ap_const_boolean_1))) then
                    layer3_quant_42_fu_740(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1153_state3 = ap_const_boolean_1))) then
                    layer3_quant_43_fu_744(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1162_state3 = ap_const_boolean_1))) then
                    layer3_quant_44_fu_748(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1171_state3 = ap_const_boolean_1))) then
                    layer3_quant_45_fu_752(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1180_state3 = ap_const_boolean_1))) then
                    layer3_quant_46_fu_756(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1189_state3 = ap_const_boolean_1))) then
                    layer3_quant_47_fu_760(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1198_state3 = ap_const_boolean_1))) then
                    layer3_quant_48_fu_764(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1207_state3 = ap_const_boolean_1))) then
                    layer3_quant_49_fu_768(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred802_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_4_fu_588(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1216_state3 = ap_const_boolean_1))) then
                    layer3_quant_50_fu_772(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1225_state3 = ap_const_boolean_1))) then
                    layer3_quant_51_fu_776(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1234_state3 = ap_const_boolean_1))) then
                    layer3_quant_52_fu_780(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1243_state3 = ap_const_boolean_1))) then
                    layer3_quant_53_fu_784(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1252_state3 = ap_const_boolean_1))) then
                    layer3_quant_54_fu_788(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1261_state3 = ap_const_boolean_1))) then
                    layer3_quant_55_fu_792(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1270_state3 = ap_const_boolean_1))) then
                    layer3_quant_56_fu_796(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1279_state3 = ap_const_boolean_1))) then
                    layer3_quant_57_fu_800(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1288_state3 = ap_const_boolean_1))) then
                    layer3_quant_58_fu_804(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1297_state3 = ap_const_boolean_1))) then
                    layer3_quant_59_fu_808(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred811_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_5_fu_592(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1306_state3 = ap_const_boolean_1))) then
                    layer3_quant_60_fu_812(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1315_state3 = ap_const_boolean_1))) then
                    layer3_quant_61_fu_816(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1324_state3 = ap_const_boolean_1))) then
                    layer3_quant_62_fu_820(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1333_state3 = ap_const_boolean_1))) then
                    layer3_quant_63_fu_824(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1342_state3 = ap_const_boolean_1))) then
                    layer3_quant_64_fu_828(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1351_state3 = ap_const_boolean_1))) then
                    layer3_quant_65_fu_832(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1360_state3 = ap_const_boolean_1))) then
                    layer3_quant_66_fu_836(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1369_state3 = ap_const_boolean_1))) then
                    layer3_quant_67_fu_840(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1378_state3 = ap_const_boolean_1))) then
                    layer3_quant_68_fu_844(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1387_state3 = ap_const_boolean_1))) then
                    layer3_quant_69_fu_848(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred820_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_6_fu_596(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1396_state3 = ap_const_boolean_1))) then
                    layer3_quant_70_fu_852(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1405_state3 = ap_const_boolean_1))) then
                    layer3_quant_71_fu_856(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1414_state3 = ap_const_boolean_1))) then
                    layer3_quant_72_fu_860(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1423_state3 = ap_const_boolean_1))) then
                    layer3_quant_73_fu_864(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1432_state3 = ap_const_boolean_1))) then
                    layer3_quant_74_fu_868(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1441_state3 = ap_const_boolean_1))) then
                    layer3_quant_75_fu_872(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1450_state3 = ap_const_boolean_1))) then
                    layer3_quant_76_fu_876(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1459_state3 = ap_const_boolean_1))) then
                    layer3_quant_77_fu_880(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1468_state3 = ap_const_boolean_1))) then
                    layer3_quant_78_fu_884(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1477_state3 = ap_const_boolean_1))) then
                    layer3_quant_79_fu_888(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred829_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_7_fu_600(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1486_state3 = ap_const_boolean_1))) then
                    layer3_quant_80_fu_892(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1495_state3 = ap_const_boolean_1))) then
                    layer3_quant_81_fu_896(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1504_state3 = ap_const_boolean_1))) then
                    layer3_quant_82_fu_900(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1513_state3 = ap_const_boolean_1))) then
                    layer3_quant_83_fu_904(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1522_state3 = ap_const_boolean_1))) then
                    layer3_quant_84_fu_908(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1531_state3 = ap_const_boolean_1))) then
                    layer3_quant_85_fu_912(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1540_state3 = ap_const_boolean_1))) then
                    layer3_quant_86_fu_916(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1549_state3 = ap_const_boolean_1))) then
                    layer3_quant_87_fu_920(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1558_state3 = ap_const_boolean_1))) then
                    layer3_quant_88_fu_924(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1567_state3 = ap_const_boolean_1))) then
                    layer3_quant_89_fu_928(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred838_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_8_fu_604(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1576_state3 = ap_const_boolean_1))) then
                    layer3_quant_90_fu_932(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1585_state3 = ap_const_boolean_1))) then
                    layer3_quant_91_fu_936(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1594_state3 = ap_const_boolean_1))) then
                    layer3_quant_92_fu_940(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1603_state3 = ap_const_boolean_1))) then
                    layer3_quant_93_fu_944(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1612_state3 = ap_const_boolean_1))) then
                    layer3_quant_94_fu_948(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1621_state3 = ap_const_boolean_1))) then
                    layer3_quant_95_fu_952(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1630_state3 = ap_const_boolean_1))) then
                    layer3_quant_96_fu_956(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1639_state3 = ap_const_boolean_1))) then
                    layer3_quant_97_fu_960(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1648_state3 = ap_const_boolean_1))) then
                    layer3_quant_98_fu_964(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1657_state3 = ap_const_boolean_1))) then
                    layer3_quant_99_fu_968(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred847_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_9_fu_608(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_pred760_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                    layer3_quant_fu_572(0) <= zext_ln150_fu_2121_p1(0);
            end if;
        end if;
    end process;
    layer3_quant_fu_572(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_1_fu_576(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_2_fu_580(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_3_fu_584(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_4_fu_588(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_5_fu_592(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_6_fu_596(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_7_fu_600(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_8_fu_604(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_9_fu_608(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_10_fu_612(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_11_fu_616(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_12_fu_620(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_13_fu_624(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_14_fu_628(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_15_fu_632(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_16_fu_636(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_17_fu_640(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_18_fu_644(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_19_fu_648(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_20_fu_652(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_21_fu_656(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_22_fu_660(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_23_fu_664(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_24_fu_668(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_25_fu_672(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_26_fu_676(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_27_fu_680(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_28_fu_684(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_29_fu_688(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_30_fu_692(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_31_fu_696(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_32_fu_700(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_33_fu_704(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_34_fu_708(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_35_fu_712(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_36_fu_716(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_37_fu_720(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_38_fu_724(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_39_fu_728(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_40_fu_732(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_41_fu_736(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_42_fu_740(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_43_fu_744(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_44_fu_748(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_45_fu_752(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_46_fu_756(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_47_fu_760(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_48_fu_764(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_49_fu_768(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_50_fu_772(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_51_fu_776(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_52_fu_780(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_53_fu_784(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_54_fu_788(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_55_fu_792(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_56_fu_796(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_57_fu_800(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_58_fu_804(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_59_fu_808(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_60_fu_812(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_61_fu_816(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_62_fu_820(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_63_fu_824(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_64_fu_828(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_65_fu_832(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_66_fu_836(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_67_fu_840(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_68_fu_844(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_69_fu_848(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_70_fu_852(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_71_fu_856(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_72_fu_860(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_73_fu_864(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_74_fu_868(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_75_fu_872(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_76_fu_876(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_77_fu_880(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_78_fu_884(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_79_fu_888(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_80_fu_892(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_81_fu_896(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_82_fu_900(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_83_fu_904(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_84_fu_908(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_85_fu_912(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_86_fu_916(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_87_fu_920(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_88_fu_924(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_89_fu_928(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_90_fu_932(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_91_fu_936(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_92_fu_940(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_93_fu_944(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_94_fu_948(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_95_fu_952(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_96_fu_956(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_97_fu_960(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_98_fu_964(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_99_fu_968(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_100_fu_972(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_101_fu_976(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_102_fu_980(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_103_fu_984(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_104_fu_988(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_105_fu_992(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_106_fu_996(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_107_fu_1000(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_108_fu_1004(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_109_fu_1008(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_110_fu_1012(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_111_fu_1016(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_112_fu_1020(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_113_fu_1024(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_114_fu_1028(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_115_fu_1032(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_116_fu_1036(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_117_fu_1040(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_118_fu_1044(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_119_fu_1048(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_120_fu_1052(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_121_fu_1056(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_122_fu_1060(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_123_fu_1064(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_124_fu_1068(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_125_fu_1072(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_126_fu_1076(31 downto 1) <= "0000000000000000000000000000000";
    layer3_quant_127_fu_1080(31 downto 1) <= "0000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln147_fu_2056_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_3) + unsigned(ap_const_lv8_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln147_fu_2050_p2)
    begin
        if (((icmp_ln147_fu_2050_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg, ap_done_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_568, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_3 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_i_3 <= i_fu_568;
        end if; 
    end process;

    icmp_ln147_fu_2050_p2 <= "1" when (zext_ln147_fu_2046_p1 = empty) else "0";
    layer2_activations_4_address0 <= zext_ln121_fu_2080_p1(5 - 1 downto 0);
    layer2_activations_4_ce0 <= layer2_activations_4_ce0_local;

    layer2_activations_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_activations_4_ce0_local <= ap_const_logic_1;
        else 
            layer2_activations_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer2_activations_5_address0 <= zext_ln121_fu_2080_p1(5 - 1 downto 0);
    layer2_activations_5_ce0 <= layer2_activations_5_ce0_local;

    layer2_activations_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_activations_5_ce0_local <= ap_const_logic_1;
        else 
            layer2_activations_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer2_activations_6_address0 <= zext_ln121_fu_2080_p1(5 - 1 downto 0);
    layer2_activations_6_ce0 <= layer2_activations_6_ce0_local;

    layer2_activations_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_activations_6_ce0_local <= ap_const_logic_1;
        else 
            layer2_activations_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer2_activations_address0 <= zext_ln121_fu_2080_p1(5 - 1 downto 0);
    layer2_activations_ce0 <= layer2_activations_ce0_local;

    layer2_activations_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_activations_ce0_local <= ap_const_logic_1;
        else 
            layer2_activations_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_100_out <= layer3_quant_100_fu_972;

    layer3_quant_100_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_100_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_100_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_101_out <= layer3_quant_101_fu_976;

    layer3_quant_101_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_101_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_101_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_102_out <= layer3_quant_102_fu_980;

    layer3_quant_102_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_102_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_102_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_103_out <= layer3_quant_103_fu_984;

    layer3_quant_103_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_103_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_103_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_104_out <= layer3_quant_104_fu_988;

    layer3_quant_104_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_104_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_104_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_105_out <= layer3_quant_105_fu_992;

    layer3_quant_105_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_105_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_105_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_106_out <= layer3_quant_106_fu_996;

    layer3_quant_106_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_106_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_106_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_107_out <= layer3_quant_107_fu_1000;

    layer3_quant_107_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_107_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_107_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_108_out <= layer3_quant_108_fu_1004;

    layer3_quant_108_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_108_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_108_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_109_out <= layer3_quant_109_fu_1008;

    layer3_quant_109_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_109_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_109_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_10_out <= layer3_quant_10_fu_612;

    layer3_quant_10_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_10_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_110_out <= layer3_quant_110_fu_1012;

    layer3_quant_110_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_110_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_110_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_111_out <= layer3_quant_111_fu_1016;

    layer3_quant_111_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_111_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_111_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_112_out <= layer3_quant_112_fu_1020;

    layer3_quant_112_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_112_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_112_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_113_out <= layer3_quant_113_fu_1024;

    layer3_quant_113_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_113_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_113_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_114_out <= layer3_quant_114_fu_1028;

    layer3_quant_114_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_114_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_114_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_115_out <= layer3_quant_115_fu_1032;

    layer3_quant_115_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_115_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_115_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_116_out <= layer3_quant_116_fu_1036;

    layer3_quant_116_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_116_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_116_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_117_out <= layer3_quant_117_fu_1040;

    layer3_quant_117_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_117_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_117_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_118_out <= layer3_quant_118_fu_1044;

    layer3_quant_118_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_118_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_118_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_119_out <= layer3_quant_119_fu_1048;

    layer3_quant_119_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_119_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_119_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_11_out <= layer3_quant_11_fu_616;

    layer3_quant_11_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_11_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_120_out <= layer3_quant_120_fu_1052;

    layer3_quant_120_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_120_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_120_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_121_out <= layer3_quant_121_fu_1056;

    layer3_quant_121_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_121_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_121_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_122_out <= layer3_quant_122_fu_1060;

    layer3_quant_122_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_122_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_122_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_123_out <= layer3_quant_123_fu_1064;

    layer3_quant_123_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_123_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_123_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_124_out <= layer3_quant_124_fu_1068;

    layer3_quant_124_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_124_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_124_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_125_out <= layer3_quant_125_fu_1072;

    layer3_quant_125_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_125_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_125_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_126_out <= layer3_quant_126_fu_1076;

    layer3_quant_126_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_126_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_126_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_127_out <= layer3_quant_127_fu_1080;

    layer3_quant_127_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_127_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_127_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_128_fu_2116_p2 <= "1" when (signed(x_assign_2_reg_4085) < signed(ap_const_lv32_1)) else "0";
    layer3_quant_12_out <= layer3_quant_12_fu_620;

    layer3_quant_12_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_12_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_13_out <= layer3_quant_13_fu_624;

    layer3_quant_13_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_13_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_14_out <= layer3_quant_14_fu_628;

    layer3_quant_14_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_14_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_15_out <= layer3_quant_15_fu_632;

    layer3_quant_15_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_15_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_16_out <= layer3_quant_16_fu_636;

    layer3_quant_16_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_16_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_17_out <= layer3_quant_17_fu_640;

    layer3_quant_17_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_17_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_17_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_18_out <= layer3_quant_18_fu_644;

    layer3_quant_18_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_18_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_18_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_19_out <= layer3_quant_19_fu_648;

    layer3_quant_19_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_19_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_19_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_1_out <= layer3_quant_1_fu_576;

    layer3_quant_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_1_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_20_out <= layer3_quant_20_fu_652;

    layer3_quant_20_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_20_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_21_out <= layer3_quant_21_fu_656;

    layer3_quant_21_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_21_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_22_out <= layer3_quant_22_fu_660;

    layer3_quant_22_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_22_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_23_out <= layer3_quant_23_fu_664;

    layer3_quant_23_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_23_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_24_out <= layer3_quant_24_fu_668;

    layer3_quant_24_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_24_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_25_out <= layer3_quant_25_fu_672;

    layer3_quant_25_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_25_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_25_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_26_out <= layer3_quant_26_fu_676;

    layer3_quant_26_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_26_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_27_out <= layer3_quant_27_fu_680;

    layer3_quant_27_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_27_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_27_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_28_out <= layer3_quant_28_fu_684;

    layer3_quant_28_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_28_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_28_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_29_out <= layer3_quant_29_fu_688;

    layer3_quant_29_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_29_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_29_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_2_out <= layer3_quant_2_fu_580;

    layer3_quant_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_2_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_30_out <= layer3_quant_30_fu_692;

    layer3_quant_30_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_30_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_31_out <= layer3_quant_31_fu_696;

    layer3_quant_31_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_31_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_31_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_32_out <= layer3_quant_32_fu_700;

    layer3_quant_32_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_32_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_32_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_33_out <= layer3_quant_33_fu_704;

    layer3_quant_33_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_33_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_33_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_34_out <= layer3_quant_34_fu_708;

    layer3_quant_34_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_34_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_34_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_35_out <= layer3_quant_35_fu_712;

    layer3_quant_35_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_35_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_35_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_36_out <= layer3_quant_36_fu_716;

    layer3_quant_36_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_36_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_36_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_37_out <= layer3_quant_37_fu_720;

    layer3_quant_37_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_37_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_37_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_38_out <= layer3_quant_38_fu_724;

    layer3_quant_38_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_38_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_38_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_39_out <= layer3_quant_39_fu_728;

    layer3_quant_39_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_39_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_39_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_3_out <= layer3_quant_3_fu_584;

    layer3_quant_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_3_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_40_out <= layer3_quant_40_fu_732;

    layer3_quant_40_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_40_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_40_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_41_out <= layer3_quant_41_fu_736;

    layer3_quant_41_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_41_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_41_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_42_out <= layer3_quant_42_fu_740;

    layer3_quant_42_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_42_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_42_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_43_out <= layer3_quant_43_fu_744;

    layer3_quant_43_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_43_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_43_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_44_out <= layer3_quant_44_fu_748;

    layer3_quant_44_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_44_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_44_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_45_out <= layer3_quant_45_fu_752;

    layer3_quant_45_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_45_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_45_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_46_out <= layer3_quant_46_fu_756;

    layer3_quant_46_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_46_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_46_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_47_out <= layer3_quant_47_fu_760;

    layer3_quant_47_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_47_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_47_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_48_out <= layer3_quant_48_fu_764;

    layer3_quant_48_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_48_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_48_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_49_out <= layer3_quant_49_fu_768;

    layer3_quant_49_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_49_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_49_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_4_out <= layer3_quant_4_fu_588;

    layer3_quant_4_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_4_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_50_out <= layer3_quant_50_fu_772;

    layer3_quant_50_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_50_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_50_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_51_out <= layer3_quant_51_fu_776;

    layer3_quant_51_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_51_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_51_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_52_out <= layer3_quant_52_fu_780;

    layer3_quant_52_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_52_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_52_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_53_out <= layer3_quant_53_fu_784;

    layer3_quant_53_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_53_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_53_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_54_out <= layer3_quant_54_fu_788;

    layer3_quant_54_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_54_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_54_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_55_out <= layer3_quant_55_fu_792;

    layer3_quant_55_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_55_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_55_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_56_out <= layer3_quant_56_fu_796;

    layer3_quant_56_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_56_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_56_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_57_out <= layer3_quant_57_fu_800;

    layer3_quant_57_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_57_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_57_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_58_out <= layer3_quant_58_fu_804;

    layer3_quant_58_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_58_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_58_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_59_out <= layer3_quant_59_fu_808;

    layer3_quant_59_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_59_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_59_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_5_out <= layer3_quant_5_fu_592;

    layer3_quant_5_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_5_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_60_out <= layer3_quant_60_fu_812;

    layer3_quant_60_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_60_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_60_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_61_out <= layer3_quant_61_fu_816;

    layer3_quant_61_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_61_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_61_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_62_out <= layer3_quant_62_fu_820;

    layer3_quant_62_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_62_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_62_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_63_out <= layer3_quant_63_fu_824;

    layer3_quant_63_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_63_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_63_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_64_out <= layer3_quant_64_fu_828;

    layer3_quant_64_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_64_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_64_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_65_out <= layer3_quant_65_fu_832;

    layer3_quant_65_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_65_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_65_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_66_out <= layer3_quant_66_fu_836;

    layer3_quant_66_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_66_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_66_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_67_out <= layer3_quant_67_fu_840;

    layer3_quant_67_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_67_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_67_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_68_out <= layer3_quant_68_fu_844;

    layer3_quant_68_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_68_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_68_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_69_out <= layer3_quant_69_fu_848;

    layer3_quant_69_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_69_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_69_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_6_out <= layer3_quant_6_fu_596;

    layer3_quant_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_6_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_70_out <= layer3_quant_70_fu_852;

    layer3_quant_70_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_70_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_70_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_71_out <= layer3_quant_71_fu_856;

    layer3_quant_71_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_71_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_71_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_72_out <= layer3_quant_72_fu_860;

    layer3_quant_72_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_72_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_72_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_73_out <= layer3_quant_73_fu_864;

    layer3_quant_73_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_73_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_73_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_74_out <= layer3_quant_74_fu_868;

    layer3_quant_74_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_74_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_74_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_75_out <= layer3_quant_75_fu_872;

    layer3_quant_75_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_75_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_75_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_76_out <= layer3_quant_76_fu_876;

    layer3_quant_76_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_76_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_76_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_77_out <= layer3_quant_77_fu_880;

    layer3_quant_77_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_77_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_77_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_78_out <= layer3_quant_78_fu_884;

    layer3_quant_78_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_78_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_78_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_79_out <= layer3_quant_79_fu_888;

    layer3_quant_79_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_79_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_79_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_7_out <= layer3_quant_7_fu_600;

    layer3_quant_7_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_7_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_80_out <= layer3_quant_80_fu_892;

    layer3_quant_80_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_80_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_80_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_81_out <= layer3_quant_81_fu_896;

    layer3_quant_81_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_81_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_81_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_82_out <= layer3_quant_82_fu_900;

    layer3_quant_82_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_82_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_82_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_83_out <= layer3_quant_83_fu_904;

    layer3_quant_83_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_83_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_83_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_84_out <= layer3_quant_84_fu_908;

    layer3_quant_84_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_84_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_84_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_85_out <= layer3_quant_85_fu_912;

    layer3_quant_85_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_85_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_85_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_86_out <= layer3_quant_86_fu_916;

    layer3_quant_86_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_86_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_86_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_87_out <= layer3_quant_87_fu_920;

    layer3_quant_87_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_87_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_87_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_88_out <= layer3_quant_88_fu_924;

    layer3_quant_88_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_88_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_88_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_89_out <= layer3_quant_89_fu_928;

    layer3_quant_89_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_89_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_89_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_8_out <= layer3_quant_8_fu_604;

    layer3_quant_8_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_8_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_90_out <= layer3_quant_90_fu_932;

    layer3_quant_90_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_90_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_90_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_91_out <= layer3_quant_91_fu_936;

    layer3_quant_91_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_91_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_91_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_92_out <= layer3_quant_92_fu_940;

    layer3_quant_92_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_92_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_92_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_93_out <= layer3_quant_93_fu_944;

    layer3_quant_93_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_93_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_93_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_94_out <= layer3_quant_94_fu_948;

    layer3_quant_94_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_94_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_94_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_95_out <= layer3_quant_95_fu_952;

    layer3_quant_95_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_95_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_95_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_96_out <= layer3_quant_96_fu_956;

    layer3_quant_96_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_96_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_96_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_97_out <= layer3_quant_97_fu_960;

    layer3_quant_97_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_97_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_97_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_98_out <= layer3_quant_98_fu_964;

    layer3_quant_98_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_98_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_98_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_99_out <= layer3_quant_99_fu_968;

    layer3_quant_99_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_99_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_99_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_9_out <= layer3_quant_9_fu_608;

    layer3_quant_9_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_9_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer3_quant_out <= layer3_quant_fu_572;

    layer3_quant_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln147_reg_4052, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln147_reg_4052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer3_quant_out_ap_vld <= ap_const_logic_1;
        else 
            layer3_quant_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln4_fu_2070_p4 <= ap_sig_allocacmp_i_3(6 downto 2);
    trunc_ln147_1_fu_2066_p1 <= ap_sig_allocacmp_i_3(7 - 1 downto 0);
    trunc_ln147_fu_2062_p1 <= ap_sig_allocacmp_i_3(2 - 1 downto 0);
    x_assign_2_fu_2093_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    zext_ln121_fu_2080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln4_fu_2070_p4),64));
    zext_ln147_fu_2046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_3),31));
    zext_ln150_fu_2121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(layer3_quant_128_fu_2116_p2),32));
end behav;
