<stg><name>subconv_1x1_8p_p</name>


<trans_list>

<trans id="5272" from="1" to="2">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5402" from="2" to="14">
<condition id="643">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5403" from="2" to="3">
<condition id="655">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5391" from="3" to="4">
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5392" from="4" to="5">
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5393" from="5" to="6">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5394" from="6" to="7">
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5395" from="7" to="8">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5396" from="8" to="9">
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5397" from="9" to="10">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5398" from="10" to="11">
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5399" from="11" to="12">
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5400" from="12" to="13">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5401" from="13" to="2">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5289" from="14" to="15">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5290" from="15" to="16">
<condition id="518">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5310" from="15" to="32">
<condition id="543">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5291" from="16" to="17">
<condition id="520">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5309" from="16" to="15">
<condition id="541">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5292" from="17" to="18">
<condition id="521">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5308" from="17" to="16">
<condition id="539">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5294" from="18" to="19">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5295" from="19" to="20">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5296" from="20" to="21">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5297" from="21" to="22">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5298" from="22" to="23">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5299" from="23" to="24">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5300" from="24" to="25">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5301" from="25" to="26">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5302" from="26" to="27">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5303" from="27" to="28">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5304" from="28" to="29">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5305" from="29" to="30">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5306" from="30" to="31">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5307" from="31" to="17">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5311" from="32" to="33">
<condition id="545">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5331" from="32" to="49">
<condition id="570">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5312" from="33" to="34">
<condition id="547">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5330" from="33" to="32">
<condition id="568">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5313" from="34" to="35">
<condition id="548">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5329" from="34" to="33">
<condition id="566">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5315" from="35" to="36">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5316" from="36" to="37">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5317" from="37" to="38">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5318" from="38" to="39">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5319" from="39" to="40">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5320" from="40" to="41">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5321" from="41" to="42">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5322" from="42" to="43">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5323" from="43" to="44">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5324" from="44" to="45">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5325" from="45" to="46">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5326" from="46" to="47">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5327" from="47" to="48">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5328" from="48" to="34">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5332" from="49" to="50">
<condition id="572">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5352" from="49" to="66">
<condition id="597">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5333" from="50" to="51">
<condition id="574">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5351" from="50" to="49">
<condition id="595">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5334" from="51" to="52">
<condition id="575">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5350" from="51" to="50">
<condition id="593">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5336" from="52" to="53">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5337" from="53" to="54">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5338" from="54" to="55">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5339" from="55" to="56">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5340" from="56" to="57">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5341" from="57" to="58">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5342" from="58" to="59">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5343" from="59" to="60">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5344" from="60" to="61">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5345" from="61" to="62">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5346" from="62" to="63">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5347" from="63" to="64">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5348" from="64" to="65">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5349" from="65" to="51">
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5353" from="66" to="67">
<condition id="599">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5373" from="66" to="83">
<condition id="624">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5354" from="67" to="68">
<condition id="601">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5372" from="67" to="66">
<condition id="622">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5355" from="68" to="69">
<condition id="602">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5371" from="68" to="67">
<condition id="620">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5357" from="69" to="70">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5358" from="70" to="71">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5359" from="71" to="72">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5360" from="72" to="73">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5361" from="73" to="74">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5362" from="74" to="75">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5363" from="75" to="76">
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5364" from="76" to="77">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5365" from="77" to="78">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5366" from="78" to="79">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5367" from="79" to="80">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5368" from="80" to="81">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5369" from="81" to="82">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5370" from="82" to="68">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5416" from="83" to="95">
<condition id="656">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5417" from="83" to="84">
<condition id="668">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5405" from="84" to="85">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5406" from="85" to="86">
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5407" from="86" to="87">
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5408" from="87" to="88">
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5409" from="88" to="89">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5410" from="89" to="90">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5411" from="90" to="91">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5412" from="91" to="92">
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5413" from="92" to="93">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5414" from="93" to="94">
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5415" from="94" to="83">
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader156:0  %indvar_flatten1 = phi i13 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader156:1  %co = phi i7 [ 0, %0 ], [ %co_cast_mid2_v, %1 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader156:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader156:3  %h = phi i4 [ 1, %0 ], [ %h_cast_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader156:4  %w = phi i4 [ 1, %0 ], [ %w_7, %1 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader156:5  %exitcond_flatten1 = icmp eq i13 %indvar_flatten1, -2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader156:6  %indvar_flatten_next1 = add i13 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader156:7  br i1 %exitcond_flatten1, label %.preheader155.preheader, label %.preheader157.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader157.preheader:0  %co_7 = add i7 1, %co

]]></Node>
<StgValue><ssdm name="co_7"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader157.preheader:2  %exitcond_flatten = icmp eq i8 %indvar_flatten, 64

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader157.preheader:4  %co_cast_mid2_v = select i1 %exitcond_flatten, i7 %co_7, i7 %co

]]></Node>
<StgValue><ssdm name="co_cast_mid2_v"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %indvar_flatten_op = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="110" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader157.preheader:3  %h_mid = select i1 %exitcond_flatten, i4 1, i4 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="11" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader157.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader157.preheader:18  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader157.preheader:19  %exitcond = icmp eq i4 %w, -7

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader157.preheader:20  %exitcond5_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond5_mid"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader157.preheader:21  %h_8 = add i4 1, %h_mid

]]></Node>
<StgValue><ssdm name="h_8"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader157.preheader:22  %tmp_184 = or i1 %exitcond5_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader157.preheader:23  %w_mid2 = select i1 %tmp_184, i4 1, i4 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader157.preheader:24  %h_cast_mid2 = select i1 %exitcond5_mid, i4 %h_8, i4 %h_mid

]]></Node>
<StgValue><ssdm name="h_cast_mid2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="119" st_id="4" stage="10" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader157.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader157.preheader:59  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %w_7 = add i4 %w_mid2, 1

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="124" st_id="5" stage="9" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader157.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="125" st_id="6" stage="8" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader157.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="126" st_id="7" stage="7" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader157.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="127" st_id="8" stage="6" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader157.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="128" st_id="9" stage="5" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader157.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="129" st_id="10" stage="4" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader157.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="130" st_id="11" stage="3" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader157.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="7">
<![CDATA[
.preheader157.preheader:8  %zext_cast = zext i7 %co_cast_mid2_v to i16

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader157.preheader:9  %mul = mul i16 171, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader157.preheader:10  %tmp_187 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %mul, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="7">
<![CDATA[
.preheader157.preheader:5  %co_cast_mid2 = zext i7 %co_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="co_cast_mid2"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="2" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader157.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader157.preheader:11  %tmp_188 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_187, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="7">
<![CDATA[
.preheader157.preheader:12  %tmp_181 = sext i7 %tmp_188 to i10

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="10">
<![CDATA[
.preheader157.preheader:13  %p_shl2_cast = zext i10 %tmp_181 to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader157.preheader:14  %tmp_189 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_187, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="5">
<![CDATA[
.preheader157.preheader:15  %tmp_182 = sext i5 %tmp_189 to i8

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="8">
<![CDATA[
.preheader157.preheader:16  %p_shl3_cast = zext i8 %tmp_182 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader157.preheader:17  %tmp_183 = add i11 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="4">
<![CDATA[
.preheader157.preheader:25  %h_cast_mid2_cast = zext i4 %h_cast_mid2 to i11

]]></Node>
<StgValue><ssdm name="h_cast_mid2_cast"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader157.preheader:26  %tmp_185 = add i11 %h_cast_mid2_cast, %tmp_183

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="11">
<![CDATA[
.preheader157.preheader:27  %tmp_190 = trunc i11 %tmp_185 to i7

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader157.preheader:28  %p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_190, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="11">
<![CDATA[
.preheader157.preheader:29  %tmp_191 = trunc i11 %tmp_185 to i9

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader157.preheader:30  %p_shl1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_191, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader157.preheader:31  %tmp_192 = add i10 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="4">
<![CDATA[
.preheader157.preheader:32  %w_cast_cast = zext i4 %w_mid2 to i10

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader157.preheader:33  %tmp_193 = add i10 %w_cast_cast, %tmp_192

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:61  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="7">
<![CDATA[
.preheader157.preheader:62  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader157.preheader:1  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader157.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6">
<![CDATA[
.preheader157.preheader:7  %tmp_186 = trunc i7 %arrayNo1_cast_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="10">
<![CDATA[
.preheader157.preheader:34  %tmp_204_cast = zext i10 %tmp_193 to i32

]]></Node>
<StgValue><ssdm name="tmp_204_cast"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:35  %ShuffleConvs_2_Downs = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:36  %ShuffleConvs_2_Downs_72 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_72"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:37  %ShuffleConvs_2_Downs_73 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_73"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:38  %ShuffleConvs_2_Downs_74 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_74"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:39  %ShuffleConvs_2_Downs_75 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_75"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:40  %ShuffleConvs_2_Downs_76 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_76"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:41  %ShuffleConvs_2_Downs_77 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_77"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:42  %ShuffleConvs_2_Downs_78 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_78"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:43  %ShuffleConvs_2_Downs_79 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_79"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:44  %ShuffleConvs_2_Downs_80 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_80"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:45  %ShuffleConvs_2_Downs_81 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_81"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:46  %ShuffleConvs_2_Downs_82 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_82"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:47  %ShuffleConvs_2_Downs_83 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_83"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:48  %ShuffleConvs_2_Downs_84 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_84"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:49  %ShuffleConvs_2_Downs_85 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_85"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:50  %ShuffleConvs_2_Downs_86 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_86"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:51  %ShuffleConvs_2_Downs_87 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_87"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:52  %ShuffleConvs_2_Downs_88 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_88"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:53  %ShuffleConvs_2_Downs_89 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_89"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:54  %ShuffleConvs_2_Downs_90 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_90"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:55  %ShuffleConvs_2_Downs_91 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_91"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:56  %ShuffleConvs_2_Downs_92 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_92"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:57  %ShuffleConvs_2_Downs_93 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_93"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader157.preheader:58  %ShuffleConvs_2_Downs_94 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_94"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader157.preheader:60  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="7">
<![CDATA[
.preheader157.preheader:62  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0">
<![CDATA[
.preheader157.preheader:63  switch i6 %tmp_186, label %branch47 [
    i6 0, label %branch24
    i6 1, label %branch25
    i6 2, label %branch26
    i6 3, label %branch27
    i6 4, label %branch28
    i6 5, label %branch29
    i6 6, label %branch30
    i6 7, label %branch31
    i6 8, label %branch32
    i6 9, label %branch33
    i6 10, label %branch34
    i6 11, label %branch35
    i6 12, label %branch36
    i6 13, label %branch37
    i6 14, label %branch38
    i6 15, label %branch39
    i6 16, label %branch40
    i6 17, label %branch41
    i6 18, label %branch42
    i6 19, label %branch43
    i6 20, label %branch44
    i6 21, label %branch45
    i6 22, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_186" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch46:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_186" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_186" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch45:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_83, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_186" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_186" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch44:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_77, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_186" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_186" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch43:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_82, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_186" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_186" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch42:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_74, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_186" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_186" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch41:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_86, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_186" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_186" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch40:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_89, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_186" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_186" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch39:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_80, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_186" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_186" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch38:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_93, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_186" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_186" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch37:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_87, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_186" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_186" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch36:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_72, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_186" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_186" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch35:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_76, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_186" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_186" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch34:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_186" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_186" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch33:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_73, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_186" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_186" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch32:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_91, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_186" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_186" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch31:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_94, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_186" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_186" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch30:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_81, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_186" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_186" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch29:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_78, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_186" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_186" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch28:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_85, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_186" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_186" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch27:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_90, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_186" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_186" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch26:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_79, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_186" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch25:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_92, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch24:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_84, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_186" val="!0"/>
<literal name="tmp_186" val="!1"/>
<literal name="tmp_186" val="!2"/>
<literal name="tmp_186" val="!3"/>
<literal name="tmp_186" val="!4"/>
<literal name="tmp_186" val="!5"/>
<literal name="tmp_186" val="!6"/>
<literal name="tmp_186" val="!7"/>
<literal name="tmp_186" val="!8"/>
<literal name="tmp_186" val="!9"/>
<literal name="tmp_186" val="!10"/>
<literal name="tmp_186" val="!11"/>
<literal name="tmp_186" val="!12"/>
<literal name="tmp_186" val="!13"/>
<literal name="tmp_186" val="!14"/>
<literal name="tmp_186" val="!15"/>
<literal name="tmp_186" val="!16"/>
<literal name="tmp_186" val="!17"/>
<literal name="tmp_186" val="!18"/>
<literal name="tmp_186" val="!19"/>
<literal name="tmp_186" val="!20"/>
<literal name="tmp_186" val="!21"/>
<literal name="tmp_186" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch47:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_88, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_186" val="!0"/>
<literal name="tmp_186" val="!1"/>
<literal name="tmp_186" val="!2"/>
<literal name="tmp_186" val="!3"/>
<literal name="tmp_186" val="!4"/>
<literal name="tmp_186" val="!5"/>
<literal name="tmp_186" val="!6"/>
<literal name="tmp_186" val="!7"/>
<literal name="tmp_186" val="!8"/>
<literal name="tmp_186" val="!9"/>
<literal name="tmp_186" val="!10"/>
<literal name="tmp_186" val="!11"/>
<literal name="tmp_186" val="!12"/>
<literal name="tmp_186" val="!13"/>
<literal name="tmp_186" val="!14"/>
<literal name="tmp_186" val="!15"/>
<literal name="tmp_186" val="!16"/>
<literal name="tmp_186" val="!17"/>
<literal name="tmp_186" val="!18"/>
<literal name="tmp_186" val="!19"/>
<literal name="tmp_186" val="!20"/>
<literal name="tmp_186" val="!21"/>
<literal name="tmp_186" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.preheader155.preheader:0  br label %.preheader155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader155:0  %h1 = phi i4 [ %h_7, %3 ], [ 1, %.preheader155.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="4">
<![CDATA[
.preheader155:1  %h1_cast_cast1 = zext i4 %h1 to i7

]]></Node>
<StgValue><ssdm name="h1_cast_cast1"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="4">
<![CDATA[
.preheader155:2  %h1_cast_cast = zext i4 %h1 to i11

]]></Node>
<StgValue><ssdm name="h1_cast_cast"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader155:3  %tmp_194 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="7">
<![CDATA[
.preheader155:4  %p_shl4_cast = zext i7 %tmp_194 to i8

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader155:5  %tmp_195 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="5">
<![CDATA[
.preheader155:6  %p_shl5_cast = zext i5 %tmp_195 to i8

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader155:7  %tmp_196 = add i8 %p_shl5_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="8">
<![CDATA[
.preheader155:8  %tmp_207_cast = zext i8 %tmp_196 to i9

]]></Node>
<StgValue><ssdm name="tmp_207_cast"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader155:9  %tmp_197 = add i9 %tmp_207_cast, 200

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader155:10  %exitcond1 = icmp eq i4 %h1, -7

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader155:11  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader155:12  br i1 %exitcond1, label %.preheader151.preheader, label %.preheader154.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
.preheader154.preheader:0  br label %.preheader154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0">
<![CDATA[
.preheader151.preheader:0  br label %.preheader151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader154:0  %w2 = phi i4 [ %w_8, %2 ], [ 1, %.preheader154.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="4">
<![CDATA[
.preheader154:1  %w2_cast_cast1 = zext i4 %w2 to i7

]]></Node>
<StgValue><ssdm name="w2_cast_cast1"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="15" op_0_bw="4">
<![CDATA[
.preheader154:2  %w2_cast_cast2 = zext i4 %w2 to i15

]]></Node>
<StgValue><ssdm name="w2_cast_cast2"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="4">
<![CDATA[
.preheader154:3  %w2_cast_cast3 = zext i4 %w2 to i9

]]></Node>
<StgValue><ssdm name="w2_cast_cast3"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="4">
<![CDATA[
.preheader154:4  %w2_cast_cast = zext i4 %w2 to i8

]]></Node>
<StgValue><ssdm name="w2_cast_cast"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader154:5  %tmp_202 = add i8 %tmp_196, %w2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="8">
<![CDATA[
.preheader154:6  %tmp_213_cast = zext i8 %tmp_202 to i32

]]></Node>
<StgValue><ssdm name="tmp_213_cast"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:7  %ShuffleConvs_2_Downs_95 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_95"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader154:8  %tmp_203 = add i9 %tmp_197, %w2_cast_cast3

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="9">
<![CDATA[
.preheader154:9  %tmp_214_cast = zext i9 %tmp_203 to i32

]]></Node>
<StgValue><ssdm name="tmp_214_cast"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:10  %ShuffleConvs_2_Downs_96 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_96"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:11  %ShuffleConvs_2_Downs_97 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_97"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:12  %ShuffleConvs_2_Downs_98 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_98"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:13  %ShuffleConvs_2_Downs_99 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_99"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:14  %ShuffleConvs_2_Downs_100 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_100"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:15  %ShuffleConvs_2_Downs_101 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_101"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:16  %ShuffleConvs_2_Downs_102 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_102"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:17  %ShuffleConvs_2_Downs_103 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_103"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:18  %ShuffleConvs_2_Downs_104 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_104"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:19  %ShuffleConvs_2_Downs_105 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_105"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:20  %ShuffleConvs_2_Downs_106 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_106"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:21  %ShuffleConvs_2_Downs_107 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_107"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:22  %ShuffleConvs_2_Downs_108 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_108"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:23  %ShuffleConvs_2_Downs_109 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_109"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:24  %ShuffleConvs_2_Downs_110 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_110"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:25  %ShuffleConvs_2_Downs_111 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_111"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:26  %ShuffleConvs_2_Downs_112 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_112"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:27  %ShuffleConvs_2_Downs_113 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_113"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:28  %ShuffleConvs_2_Downs_114 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_114"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:29  %ShuffleConvs_2_Downs_115 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_115"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:30  %ShuffleConvs_2_Downs_116 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_116"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:31  %ShuffleConvs_2_Downs_117 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_117"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader154:32  %ShuffleConvs_2_Downs_118 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_118"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader154:33  %exitcond4 = icmp eq i4 %w2, -7

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader154:34  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader154:35  br i1 %exitcond4, label %3, label %.preheader153.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.preheader153.preheader:0  br label %.preheader153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_7 = add i4 %h1, 1

]]></Node>
<StgValue><ssdm name="h_7"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader153:0  %ci = phi i7 [ %ci_1, %.preheader152.preheader_ifconv ], [ 0, %.preheader153.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="7">
<![CDATA[
.preheader153:1  %ci_cast_cast = zext i7 %ci to i9

]]></Node>
<StgValue><ssdm name="ci_cast_cast"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader153:2  %tmp_211 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="10">
<![CDATA[
.preheader153:3  %p_shl8_cast = zext i10 %tmp_211 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader153:4  %tmp_212 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="8">
<![CDATA[
.preheader153:5  %p_shl9_cast = zext i8 %tmp_212 to i11

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader153:6  %tmp_213 = add i11 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader153:7  %tmp_214 = add i11 %h1_cast_cast, %tmp_213

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader153:8  %tmp_215 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_214, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="15" op_0_bw="14">
<![CDATA[
.preheader153:9  %p_shl6_cast = zext i14 %tmp_215 to i15

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader153:10  %tmp_216 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_214, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="15" op_0_bw="12">
<![CDATA[
.preheader153:11  %p_shl7_cast = zext i12 %tmp_216 to i15

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader153:12  %tmp_217 = add i15 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader153:13  %tmp_218 = add i15 %w2_cast_cast2, %tmp_217

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="15">
<![CDATA[
.preheader153:14  %tmp_229_cast = zext i15 %tmp_218 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_cast"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:15  %input_V_addr = getelementptr [9600 x i8]* %input_V, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader153:16  %tmp_219 = add i7 %h1_cast_cast1, %ci

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader153:17  %tmp_220 = add i7 %w2_cast_cast1, %tmp_219

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="7">
<![CDATA[
.preheader153:18  %tmp_231_cast = zext i7 %tmp_220 to i32

]]></Node>
<StgValue><ssdm name="tmp_231_cast"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:19  %weight_0_V_addr = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader153:20  %tmp_221 = add i9 %ci_cast_cast, 192

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="9">
<![CDATA[
.preheader153:21  %tmp_232_cast = zext i9 %tmp_221 to i32

]]></Node>
<StgValue><ssdm name="tmp_232_cast"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:22  %weight_0_V_addr_1 = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_1"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:23  %weight_1_V_addr = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:24  %weight_1_V_addr_1 = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_1"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:25  %weight_2_V_addr = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:26  %weight_2_V_addr_1 = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_1"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:27  %weight_3_V_addr = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:28  %weight_3_V_addr_1 = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_1"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:29  %weight_4_V_addr = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:30  %weight_4_V_addr_1 = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_1"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:31  %weight_5_V_addr = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:32  %weight_5_V_addr_1 = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_1"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:33  %weight_6_V_addr = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:34  %weight_6_V_addr_1 = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_1"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:35  %weight_7_V_addr = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:36  %weight_7_V_addr_1 = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_1"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:37  %weight_8_V_addr = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:38  %weight_8_V_addr_1 = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_1"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:39  %weight_9_V_addr = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:40  %weight_9_V_addr_1 = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_1"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:41  %weight_10_V_addr = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:42  %weight_10_V_addr_1 = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:43  %weight_11_V_addr = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader153:44  %weight_11_V_addr_1 = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_1"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader153:45  %exitcond8 = icmp eq i7 %ci, -32

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader153:46  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader153:47  %ci_1 = add i7 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_1"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader153:48  br i1 %exitcond8, label %2, label %.preheader152.preheader_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:1  %weight_0_V_load_1 = load i8* %weight_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_1"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:86  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:87  %weight_1_V_load_1 = load i8* %weight_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_1"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:171  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:172  %weight_2_V_load_1 = load i8* %weight_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_1"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:256  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:257  %weight_3_V_load_1 = load i8* %weight_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_1"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:341  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:342  %weight_4_V_load_1 = load i8* %weight_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_1"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:426  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:427  %weight_5_V_load_1 = load i8* %weight_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_1"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:511  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:512  %weight_6_V_load_1 = load i8* %weight_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_1"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:596  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:597  %weight_7_V_load_1 = load i8* %weight_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_1"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:681  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:682  %weight_8_V_load_1 = load i8* %weight_8_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_1"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:766  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:767  %weight_9_V_load_1 = load i8* %weight_9_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_1"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:851  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:852  %weight_10_V_load_1 = load i8* %weight_10_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_1"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:936  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:937  %weight_11_V_load_1 = load i8* %weight_11_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_1"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %w_8 = add i4 %w2, 1

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="363" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:1  %weight_0_V_load_1 = load i8* %weight_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_1"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:86  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:87  %weight_1_V_load_1 = load i8* %weight_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_1"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:171  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:172  %weight_2_V_load_1 = load i8* %weight_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_1"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:256  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:257  %weight_3_V_load_1 = load i8* %weight_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_1"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:341  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:342  %weight_4_V_load_1 = load i8* %weight_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_1"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:426  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:427  %weight_5_V_load_1 = load i8* %weight_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_1"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:511  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:512  %weight_6_V_load_1 = load i8* %weight_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_1"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:596  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:597  %weight_7_V_load_1 = load i8* %weight_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_1"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:681  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:682  %weight_8_V_load_1 = load i8* %weight_8_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_1"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:766  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:767  %weight_9_V_load_1 = load i8* %weight_9_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_1"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:851  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:852  %weight_10_V_load_1 = load i8* %weight_10_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_1"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:936  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:937  %weight_11_V_load_1 = load i8* %weight_11_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="388" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="389" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:3  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:88  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:173  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:258  %MUL_DP_ret13 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret13"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:343  %MUL_DP_ret17 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret17"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:428  %MUL_DP_ret21 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret21"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:513  %MUL_DP_ret25 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret25"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:598  %MUL_DP_ret29 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret29"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:683  %MUL_DP_ret33 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret33"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:768  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:853  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:938  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="401" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:3  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:88  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:173  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:258  %MUL_DP_ret13 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret13"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:343  %MUL_DP_ret17 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret17"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:428  %MUL_DP_ret21 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret21"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:513  %MUL_DP_ret25 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret25"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:598  %MUL_DP_ret29 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret29"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:683  %MUL_DP_ret33 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret33"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:768  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:853  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:938  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="413" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:3  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:6  %ShuffleConvs_2_Downs_119 = load i8* %ShuffleConvs_2_Downs_107, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_119"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:88  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:91  %ShuffleConvs_2_Downs_121 = load i8* %ShuffleConvs_2_Downs_115, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_121"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:173  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:176  %ShuffleConvs_2_Downs_123 = load i8* %ShuffleConvs_2_Downs_103, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_123"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:258  %MUL_DP_ret13 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret13"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:261  %ShuffleConvs_2_Downs_125 = load i8* %ShuffleConvs_2_Downs_111, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_125"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:343  %MUL_DP_ret17 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret17"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:346  %ShuffleConvs_2_Downs_127 = load i8* %ShuffleConvs_2_Downs_109, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_127"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:428  %MUL_DP_ret21 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret21"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:431  %ShuffleConvs_2_Downs_129 = load i8* %ShuffleConvs_2_Downs_101, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_129"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:513  %MUL_DP_ret25 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret25"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:516  %ShuffleConvs_2_Downs_131 = load i8* %ShuffleConvs_2_Downs_105, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_131"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:598  %MUL_DP_ret29 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret29"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:601  %ShuffleConvs_2_Downs_133 = load i8* %ShuffleConvs_2_Downs_117, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_133"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:683  %MUL_DP_ret33 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret33"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:686  %ShuffleConvs_2_Downs_135 = load i8* %ShuffleConvs_2_Downs_113, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_135"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:768  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:771  %ShuffleConvs_2_Downs_137 = load i8* %ShuffleConvs_2_Downs_97, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_137"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:853  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:856  %ShuffleConvs_2_Downs_139 = load i8* %ShuffleConvs_2_Downs_95, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_139"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:938  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>

<operation id="436" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:941  %ShuffleConvs_2_Downs_141 = load i8* %ShuffleConvs_2_Downs_99, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_141"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="437" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:3  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:4  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret1, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:5  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret1, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:6  %ShuffleConvs_2_Downs_119 = load i8* %ShuffleConvs_2_Downs_107, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_119"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:13  %tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:53  %tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:88  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:89  %rr_0_V_4 = extractvalue { i16, i16 } %MUL_DP_ret5, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_4"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:90  %rr_1_V_4 = extractvalue { i16, i16 } %MUL_DP_ret5, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_4"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:91  %ShuffleConvs_2_Downs_121 = load i8* %ShuffleConvs_2_Downs_115, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_121"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:98  %tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:138  %tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:173  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:174  %rr_0_V_8 = extractvalue { i16, i16 } %MUL_DP_ret9, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_8"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:175  %rr_1_V_8 = extractvalue { i16, i16 } %MUL_DP_ret9, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_8"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:176  %ShuffleConvs_2_Downs_123 = load i8* %ShuffleConvs_2_Downs_103, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_123"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:183  %tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_8, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:223  %tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_8, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:258  %MUL_DP_ret13 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret13"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:259  %rr_0_V_10 = extractvalue { i16, i16 } %MUL_DP_ret13, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_10"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:260  %rr_1_V_10 = extractvalue { i16, i16 } %MUL_DP_ret13, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_10"/></StgValue>
</operation>

<operation id="458" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:261  %ShuffleConvs_2_Downs_125 = load i8* %ShuffleConvs_2_Downs_111, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_125"/></StgValue>
</operation>

<operation id="459" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:268  %tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_10, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="460" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:308  %tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_10, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:343  %MUL_DP_ret17 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret17"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:344  %rr_0_V_11 = extractvalue { i16, i16 } %MUL_DP_ret17, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_11"/></StgValue>
</operation>

<operation id="463" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:345  %rr_1_V_11 = extractvalue { i16, i16 } %MUL_DP_ret17, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_11"/></StgValue>
</operation>

<operation id="464" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:346  %ShuffleConvs_2_Downs_127 = load i8* %ShuffleConvs_2_Downs_109, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_127"/></StgValue>
</operation>

<operation id="465" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:353  %tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_11, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="466" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:393  %tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_11, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="467" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:428  %MUL_DP_ret21 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret21"/></StgValue>
</operation>

<operation id="468" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:429  %rr_0_V_12 = extractvalue { i16, i16 } %MUL_DP_ret21, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_12"/></StgValue>
</operation>

<operation id="469" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:430  %rr_1_V_12 = extractvalue { i16, i16 } %MUL_DP_ret21, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_12"/></StgValue>
</operation>

<operation id="470" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:431  %ShuffleConvs_2_Downs_129 = load i8* %ShuffleConvs_2_Downs_101, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_129"/></StgValue>
</operation>

<operation id="471" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:438  %tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_12, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="472" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:478  %tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_12, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="473" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:513  %MUL_DP_ret25 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret25"/></StgValue>
</operation>

<operation id="474" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:514  %rr_0_V_13 = extractvalue { i16, i16 } %MUL_DP_ret25, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_13"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:515  %rr_1_V_13 = extractvalue { i16, i16 } %MUL_DP_ret25, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_13"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:516  %ShuffleConvs_2_Downs_131 = load i8* %ShuffleConvs_2_Downs_105, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_131"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:523  %tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_13, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:563  %tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_13, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="479" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:598  %MUL_DP_ret29 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret29"/></StgValue>
</operation>

<operation id="480" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:599  %rr_0_V_14 = extractvalue { i16, i16 } %MUL_DP_ret29, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_14"/></StgValue>
</operation>

<operation id="481" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:600  %rr_1_V_14 = extractvalue { i16, i16 } %MUL_DP_ret29, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_14"/></StgValue>
</operation>

<operation id="482" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:601  %ShuffleConvs_2_Downs_133 = load i8* %ShuffleConvs_2_Downs_117, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_133"/></StgValue>
</operation>

<operation id="483" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:608  %tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_14, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="484" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:648  %tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_14, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="485" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:683  %MUL_DP_ret33 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret33"/></StgValue>
</operation>

<operation id="486" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:684  %rr_0_V_15 = extractvalue { i16, i16 } %MUL_DP_ret33, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_15"/></StgValue>
</operation>

<operation id="487" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:685  %rr_1_V_15 = extractvalue { i16, i16 } %MUL_DP_ret33, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_15"/></StgValue>
</operation>

<operation id="488" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:686  %ShuffleConvs_2_Downs_135 = load i8* %ShuffleConvs_2_Downs_113, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_135"/></StgValue>
</operation>

<operation id="489" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:693  %tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_15, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="490" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:733  %tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_15, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="491" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:768  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="492" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:769  %rr_0_V_16 = extractvalue { i16, i16 } %MUL_DP_ret37, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_16"/></StgValue>
</operation>

<operation id="493" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:770  %rr_1_V_16 = extractvalue { i16, i16 } %MUL_DP_ret37, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_16"/></StgValue>
</operation>

<operation id="494" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:771  %ShuffleConvs_2_Downs_137 = load i8* %ShuffleConvs_2_Downs_97, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_137"/></StgValue>
</operation>

<operation id="495" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:778  %tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_16, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="496" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:818  %tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_16, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="497" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:853  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="498" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:854  %rr_0_V_17 = extractvalue { i16, i16 } %MUL_DP_ret41, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_17"/></StgValue>
</operation>

<operation id="499" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:855  %rr_1_V_17 = extractvalue { i16, i16 } %MUL_DP_ret41, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_17"/></StgValue>
</operation>

<operation id="500" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:856  %ShuffleConvs_2_Downs_139 = load i8* %ShuffleConvs_2_Downs_95, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_139"/></StgValue>
</operation>

<operation id="501" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:863  %tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_17, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="502" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:903  %tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_17, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="503" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:938  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>

<operation id="504" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:939  %rr_0_V_18 = extractvalue { i16, i16 } %MUL_DP_ret45, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_18"/></StgValue>
</operation>

<operation id="505" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:940  %rr_1_V_18 = extractvalue { i16, i16 } %MUL_DP_ret45, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_18"/></StgValue>
</operation>

<operation id="506" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:941  %ShuffleConvs_2_Downs_141 = load i8* %ShuffleConvs_2_Downs_99, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_141"/></StgValue>
</operation>

<operation id="507" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:948  %tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_18, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="508" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:988  %tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_18, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="509" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:7  %tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_119, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:8  %tmp_120_cast = sext i14 %tmp_s to i17

]]></Node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:9  %tmp_83 = sext i16 %rr_0_V to i17

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:10  %p_Val2_s = add i17 %tmp_83, %tmp_120_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:11  %tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:12  %p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:14  %tmp_84 = zext i1 %tmp_223 to i8

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:15  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:16  %p_Val2_2 = add i8 %tmp_84, %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:17  %tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:18  %tmp_85 = xor i1 %tmp_225, true

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:19  %carry_8 = and i1 %tmp_224, %tmp_85

]]></Node>
<StgValue><ssdm name="carry_8"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:21  %p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:22  %Range2_all_ones = icmp eq i2 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:23  %p_Result_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:24  %Range1_all_ones = icmp eq i3 %p_Result_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="525" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:25  %Range1_all_zeros = icmp eq i3 %p_Result_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="526" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:92  %tmp_145_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_121, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_145_1"/></StgValue>
</operation>

<operation id="527" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:93  %tmp_145_1_cast = sext i14 %tmp_145_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_145_1_cast"/></StgValue>
</operation>

<operation id="528" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:94  %tmp_146_1 = sext i16 %rr_0_V_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_1"/></StgValue>
</operation>

<operation id="529" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:95  %p_Val2_50_1 = add i17 %tmp_146_1, %tmp_145_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_1"/></StgValue>
</operation>

<operation id="530" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:96  %tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="531" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:97  %p_Val2_51_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_1"/></StgValue>
</operation>

<operation id="532" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:99  %tmp_149_1 = zext i1 %tmp_244 to i8

]]></Node>
<StgValue><ssdm name="tmp_149_1"/></StgValue>
</operation>

<operation id="533" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:100  %tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="534" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:101  %p_Val2_52_1 = add i8 %tmp_149_1, %p_Val2_51_1

]]></Node>
<StgValue><ssdm name="p_Val2_52_1"/></StgValue>
</operation>

<operation id="535" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:102  %tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="536" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:103  %tmp_153_1 = xor i1 %tmp_257, true

]]></Node>
<StgValue><ssdm name="tmp_153_1"/></StgValue>
</operation>

<operation id="537" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:104  %carry_8_1 = and i1 %tmp_245, %tmp_153_1

]]></Node>
<StgValue><ssdm name="carry_8_1"/></StgValue>
</operation>

<operation id="538" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:106  %p_Result_130_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_130_1"/></StgValue>
</operation>

<operation id="539" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:107  %Range2_all_ones_s = icmp eq i2 %p_Result_130_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_s"/></StgValue>
</operation>

<operation id="540" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:108  %p_Result_131_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_131_1"/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:109  %Range1_all_ones_s = icmp eq i3 %p_Result_131_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_s"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:110  %Range1_all_zeros_s = icmp eq i3 %p_Result_131_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_s"/></StgValue>
</operation>

<operation id="543" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:177  %tmp_145_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_123, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_145_2"/></StgValue>
</operation>

<operation id="544" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:178  %tmp_145_2_cast = sext i14 %tmp_145_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_145_2_cast"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:179  %tmp_146_2 = sext i16 %rr_0_V_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_2"/></StgValue>
</operation>

<operation id="546" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:180  %p_Val2_50_2 = add i17 %tmp_146_2, %tmp_145_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_2"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:181  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:182  %p_Val2_51_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_2"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:184  %tmp_149_2 = zext i1 %tmp_288 to i8

]]></Node>
<StgValue><ssdm name="tmp_149_2"/></StgValue>
</operation>

<operation id="550" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:185  %tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="551" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:186  %p_Val2_52_2 = add i8 %tmp_149_2, %p_Val2_51_2

]]></Node>
<StgValue><ssdm name="p_Val2_52_2"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:187  %tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:188  %tmp_153_2 = xor i1 %tmp_290, true

]]></Node>
<StgValue><ssdm name="tmp_153_2"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:189  %carry_8_2 = and i1 %tmp_289, %tmp_153_2

]]></Node>
<StgValue><ssdm name="carry_8_2"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:191  %p_Result_130_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_130_2"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:192  %Range2_all_ones_12 = icmp eq i2 %p_Result_130_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:193  %p_Result_131_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_131_2"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:194  %Range1_all_ones_12 = icmp eq i3 %p_Result_131_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:195  %Range1_all_zeros_12 = icmp eq i3 %p_Result_131_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12"/></StgValue>
</operation>

<operation id="560" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:262  %tmp_145_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_125, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_145_3"/></StgValue>
</operation>

<operation id="561" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:263  %tmp_145_3_cast = sext i14 %tmp_145_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_145_3_cast"/></StgValue>
</operation>

<operation id="562" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:264  %tmp_146_3 = sext i16 %rr_0_V_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_3"/></StgValue>
</operation>

<operation id="563" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:265  %p_Val2_50_3 = add i17 %tmp_146_3, %tmp_145_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_3"/></StgValue>
</operation>

<operation id="564" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:266  %tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="565" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:267  %p_Val2_51_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_3"/></StgValue>
</operation>

<operation id="566" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:269  %tmp_149_3 = zext i1 %tmp_298 to i8

]]></Node>
<StgValue><ssdm name="tmp_149_3"/></StgValue>
</operation>

<operation id="567" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:270  %tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="568" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:271  %p_Val2_52_3 = add i8 %tmp_149_3, %p_Val2_51_3

]]></Node>
<StgValue><ssdm name="p_Val2_52_3"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:272  %tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:273  %tmp_153_3 = xor i1 %tmp_300, true

]]></Node>
<StgValue><ssdm name="tmp_153_3"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:274  %carry_8_3 = and i1 %tmp_299, %tmp_153_3

]]></Node>
<StgValue><ssdm name="carry_8_3"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:276  %p_Result_130_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_130_3"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:277  %Range2_all_ones_13 = icmp eq i2 %p_Result_130_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_13"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:278  %p_Result_131_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_131_3"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:279  %Range1_all_ones_13 = icmp eq i3 %p_Result_131_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_13"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:280  %Range1_all_zeros_13 = icmp eq i3 %p_Result_131_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_13"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:347  %tmp_145_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_127, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_145_4"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:348  %tmp_145_4_cast = sext i14 %tmp_145_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_145_4_cast"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:349  %tmp_146_4 = sext i16 %rr_0_V_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_4"/></StgValue>
</operation>

<operation id="580" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:350  %p_Val2_50_4 = add i17 %tmp_146_4, %tmp_145_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_4"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:351  %tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="582" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:352  %p_Val2_51_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_4"/></StgValue>
</operation>

<operation id="583" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:354  %tmp_149_4 = zext i1 %tmp_308 to i8

]]></Node>
<StgValue><ssdm name="tmp_149_4"/></StgValue>
</operation>

<operation id="584" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:355  %tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="585" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:356  %p_Val2_52_4 = add i8 %tmp_149_4, %p_Val2_51_4

]]></Node>
<StgValue><ssdm name="p_Val2_52_4"/></StgValue>
</operation>

<operation id="586" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:357  %tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="587" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:358  %tmp_153_4 = xor i1 %tmp_310, true

]]></Node>
<StgValue><ssdm name="tmp_153_4"/></StgValue>
</operation>

<operation id="588" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:359  %carry_8_4 = and i1 %tmp_309, %tmp_153_4

]]></Node>
<StgValue><ssdm name="carry_8_4"/></StgValue>
</operation>

<operation id="589" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:361  %p_Result_130_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_130_4"/></StgValue>
</operation>

<operation id="590" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:362  %Range2_all_ones_14 = icmp eq i2 %p_Result_130_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_14"/></StgValue>
</operation>

<operation id="591" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:363  %p_Result_131_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_131_4"/></StgValue>
</operation>

<operation id="592" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:364  %Range1_all_ones_14 = icmp eq i3 %p_Result_131_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_14"/></StgValue>
</operation>

<operation id="593" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:365  %Range1_all_zeros_14 = icmp eq i3 %p_Result_131_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_14"/></StgValue>
</operation>

<operation id="594" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:432  %tmp_145_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_129, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_145_5"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:433  %tmp_145_5_cast = sext i14 %tmp_145_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_145_5_cast"/></StgValue>
</operation>

<operation id="596" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:434  %tmp_146_5 = sext i16 %rr_0_V_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_5"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:435  %p_Val2_50_5 = add i17 %tmp_146_5, %tmp_145_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_5"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:436  %tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:437  %p_Val2_51_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_5"/></StgValue>
</operation>

<operation id="600" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:439  %tmp_149_5 = zext i1 %tmp_318 to i8

]]></Node>
<StgValue><ssdm name="tmp_149_5"/></StgValue>
</operation>

<operation id="601" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:440  %tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="602" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:441  %p_Val2_52_5 = add i8 %tmp_149_5, %p_Val2_51_5

]]></Node>
<StgValue><ssdm name="p_Val2_52_5"/></StgValue>
</operation>

<operation id="603" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:442  %tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="604" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:443  %tmp_153_5 = xor i1 %tmp_320, true

]]></Node>
<StgValue><ssdm name="tmp_153_5"/></StgValue>
</operation>

<operation id="605" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:444  %carry_8_5 = and i1 %tmp_319, %tmp_153_5

]]></Node>
<StgValue><ssdm name="carry_8_5"/></StgValue>
</operation>

<operation id="606" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:446  %p_Result_130_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_130_5"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:447  %Range2_all_ones_15 = icmp eq i2 %p_Result_130_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_15"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:448  %p_Result_131_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_131_5"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:449  %Range1_all_ones_15 = icmp eq i3 %p_Result_131_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_15"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:450  %Range1_all_zeros_15 = icmp eq i3 %p_Result_131_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_15"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:517  %tmp_145_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_131, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_145_6"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:518  %tmp_145_6_cast = sext i14 %tmp_145_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_145_6_cast"/></StgValue>
</operation>

<operation id="613" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:519  %tmp_146_6 = sext i16 %rr_0_V_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_6"/></StgValue>
</operation>

<operation id="614" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:520  %p_Val2_50_6 = add i17 %tmp_146_6, %tmp_145_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_6"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:521  %tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:522  %p_Val2_51_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_6"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:524  %tmp_149_6 = zext i1 %tmp_328 to i8

]]></Node>
<StgValue><ssdm name="tmp_149_6"/></StgValue>
</operation>

<operation id="618" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:525  %tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="619" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:526  %p_Val2_52_6 = add i8 %tmp_149_6, %p_Val2_51_6

]]></Node>
<StgValue><ssdm name="p_Val2_52_6"/></StgValue>
</operation>

<operation id="620" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:527  %tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="621" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:528  %tmp_153_6 = xor i1 %tmp_330, true

]]></Node>
<StgValue><ssdm name="tmp_153_6"/></StgValue>
</operation>

<operation id="622" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:529  %carry_8_6 = and i1 %tmp_329, %tmp_153_6

]]></Node>
<StgValue><ssdm name="carry_8_6"/></StgValue>
</operation>

<operation id="623" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:531  %p_Result_130_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_130_6"/></StgValue>
</operation>

<operation id="624" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:532  %Range2_all_ones_16 = icmp eq i2 %p_Result_130_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_16"/></StgValue>
</operation>

<operation id="625" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:533  %p_Result_131_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_131_6"/></StgValue>
</operation>

<operation id="626" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:534  %Range1_all_ones_16 = icmp eq i3 %p_Result_131_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_16"/></StgValue>
</operation>

<operation id="627" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:535  %Range1_all_zeros_16 = icmp eq i3 %p_Result_131_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_16"/></StgValue>
</operation>

<operation id="628" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:602  %tmp_145_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_133, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_145_7"/></StgValue>
</operation>

<operation id="629" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:603  %tmp_145_7_cast = sext i14 %tmp_145_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_145_7_cast"/></StgValue>
</operation>

<operation id="630" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:604  %tmp_146_7 = sext i16 %rr_0_V_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_7"/></StgValue>
</operation>

<operation id="631" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:605  %p_Val2_50_7 = add i17 %tmp_146_7, %tmp_145_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_7"/></StgValue>
</operation>

<operation id="632" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:606  %tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="633" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:607  %p_Val2_51_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_7"/></StgValue>
</operation>

<operation id="634" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:609  %tmp_149_7 = zext i1 %tmp_338 to i8

]]></Node>
<StgValue><ssdm name="tmp_149_7"/></StgValue>
</operation>

<operation id="635" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:610  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="636" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:611  %p_Val2_52_7 = add i8 %tmp_149_7, %p_Val2_51_7

]]></Node>
<StgValue><ssdm name="p_Val2_52_7"/></StgValue>
</operation>

<operation id="637" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:612  %tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="638" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:613  %tmp_153_7 = xor i1 %tmp_340, true

]]></Node>
<StgValue><ssdm name="tmp_153_7"/></StgValue>
</operation>

<operation id="639" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:614  %carry_8_7 = and i1 %tmp_339, %tmp_153_7

]]></Node>
<StgValue><ssdm name="carry_8_7"/></StgValue>
</operation>

<operation id="640" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:616  %p_Result_130_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_130_7"/></StgValue>
</operation>

<operation id="641" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:617  %Range2_all_ones_17 = icmp eq i2 %p_Result_130_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_17"/></StgValue>
</operation>

<operation id="642" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:618  %p_Result_131_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_131_7"/></StgValue>
</operation>

<operation id="643" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:619  %Range1_all_ones_17 = icmp eq i3 %p_Result_131_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_17"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:620  %Range1_all_zeros_17 = icmp eq i3 %p_Result_131_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_17"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:687  %tmp_145_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_135, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_145_8"/></StgValue>
</operation>

<operation id="646" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:688  %tmp_145_8_cast = sext i14 %tmp_145_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_145_8_cast"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:689  %tmp_146_8 = sext i16 %rr_0_V_15 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_8"/></StgValue>
</operation>

<operation id="648" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:690  %p_Val2_50_8 = add i17 %tmp_146_8, %tmp_145_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_8"/></StgValue>
</operation>

<operation id="649" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:691  %tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="650" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:692  %p_Val2_51_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_8"/></StgValue>
</operation>

<operation id="651" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:694  %tmp_149_8 = zext i1 %tmp_348 to i8

]]></Node>
<StgValue><ssdm name="tmp_149_8"/></StgValue>
</operation>

<operation id="652" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:695  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:696  %p_Val2_52_8 = add i8 %tmp_149_8, %p_Val2_51_8

]]></Node>
<StgValue><ssdm name="p_Val2_52_8"/></StgValue>
</operation>

<operation id="654" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:697  %tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:698  %tmp_153_8 = xor i1 %tmp_350, true

]]></Node>
<StgValue><ssdm name="tmp_153_8"/></StgValue>
</operation>

<operation id="656" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:699  %carry_8_8 = and i1 %tmp_349, %tmp_153_8

]]></Node>
<StgValue><ssdm name="carry_8_8"/></StgValue>
</operation>

<operation id="657" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:701  %p_Result_130_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_130_8"/></StgValue>
</operation>

<operation id="658" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:702  %Range2_all_ones_8 = icmp eq i2 %p_Result_130_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8"/></StgValue>
</operation>

<operation id="659" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:703  %p_Result_131_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_131_8"/></StgValue>
</operation>

<operation id="660" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:704  %Range1_all_ones_8 = icmp eq i3 %p_Result_131_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8"/></StgValue>
</operation>

<operation id="661" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:705  %Range1_all_zeros_8 = icmp eq i3 %p_Result_131_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8"/></StgValue>
</operation>

<operation id="662" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:772  %tmp_145_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_137, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_145_9"/></StgValue>
</operation>

<operation id="663" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:773  %tmp_145_9_cast = sext i14 %tmp_145_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_145_9_cast"/></StgValue>
</operation>

<operation id="664" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:774  %tmp_146_9 = sext i16 %rr_0_V_16 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_9"/></StgValue>
</operation>

<operation id="665" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:775  %p_Val2_50_9 = add i17 %tmp_146_9, %tmp_145_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_9"/></StgValue>
</operation>

<operation id="666" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:776  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="667" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:777  %p_Val2_51_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_9"/></StgValue>
</operation>

<operation id="668" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:779  %tmp_149_9 = zext i1 %tmp_358 to i8

]]></Node>
<StgValue><ssdm name="tmp_149_9"/></StgValue>
</operation>

<operation id="669" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:780  %tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="670" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:781  %p_Val2_52_9 = add i8 %tmp_149_9, %p_Val2_51_9

]]></Node>
<StgValue><ssdm name="p_Val2_52_9"/></StgValue>
</operation>

<operation id="671" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:782  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="672" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:783  %tmp_153_9 = xor i1 %tmp_360, true

]]></Node>
<StgValue><ssdm name="tmp_153_9"/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:784  %carry_8_9 = and i1 %tmp_359, %tmp_153_9

]]></Node>
<StgValue><ssdm name="carry_8_9"/></StgValue>
</operation>

<operation id="674" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:786  %p_Result_130_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_130_9"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:787  %Range2_all_ones_9 = icmp eq i2 %p_Result_130_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:788  %p_Result_131_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_131_9"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:789  %Range1_all_ones_9 = icmp eq i3 %p_Result_131_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:790  %Range1_all_zeros_9 = icmp eq i3 %p_Result_131_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:857  %tmp_145_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_139, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_145_s"/></StgValue>
</operation>

<operation id="680" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:858  %tmp_145_cast = sext i14 %tmp_145_s to i17

]]></Node>
<StgValue><ssdm name="tmp_145_cast"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:859  %tmp_146_s = sext i16 %rr_0_V_17 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_s"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:860  %p_Val2_50_s = add i17 %tmp_146_s, %tmp_145_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_s"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:861  %tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="684" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:862  %p_Val2_51_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_s"/></StgValue>
</operation>

<operation id="685" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:864  %tmp_149_s = zext i1 %tmp_368 to i8

]]></Node>
<StgValue><ssdm name="tmp_149_s"/></StgValue>
</operation>

<operation id="686" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:865  %tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="687" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:866  %p_Val2_52_s = add i8 %tmp_149_s, %p_Val2_51_s

]]></Node>
<StgValue><ssdm name="p_Val2_52_s"/></StgValue>
</operation>

<operation id="688" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:867  %tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="689" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:868  %tmp_153_s = xor i1 %tmp_370, true

]]></Node>
<StgValue><ssdm name="tmp_153_s"/></StgValue>
</operation>

<operation id="690" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:869  %carry_8_s = and i1 %tmp_369, %tmp_153_s

]]></Node>
<StgValue><ssdm name="carry_8_s"/></StgValue>
</operation>

<operation id="691" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:871  %p_Result_130_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_130_s"/></StgValue>
</operation>

<operation id="692" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:872  %Range2_all_ones_10 = icmp eq i2 %p_Result_130_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10"/></StgValue>
</operation>

<operation id="693" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:873  %p_Result_131_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_131_s"/></StgValue>
</operation>

<operation id="694" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:874  %Range1_all_ones_10 = icmp eq i3 %p_Result_131_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10"/></StgValue>
</operation>

<operation id="695" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:875  %Range1_all_zeros_10 = icmp eq i3 %p_Result_131_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10"/></StgValue>
</operation>

<operation id="696" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:942  %tmp_145_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_141, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_145_10"/></StgValue>
</operation>

<operation id="697" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:943  %tmp_145_10_cast = sext i14 %tmp_145_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_145_10_cast"/></StgValue>
</operation>

<operation id="698" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:944  %tmp_146_10 = sext i16 %rr_0_V_18 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_10"/></StgValue>
</operation>

<operation id="699" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:945  %p_Val2_50_10 = add i17 %tmp_146_10, %tmp_145_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_10"/></StgValue>
</operation>

<operation id="700" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:946  %tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="701" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:947  %p_Val2_51_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_10"/></StgValue>
</operation>

<operation id="702" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:949  %tmp_149_10 = zext i1 %tmp_378 to i8

]]></Node>
<StgValue><ssdm name="tmp_149_10"/></StgValue>
</operation>

<operation id="703" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:950  %tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="704" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:951  %p_Val2_52_10 = add i8 %tmp_149_10, %p_Val2_51_10

]]></Node>
<StgValue><ssdm name="p_Val2_52_10"/></StgValue>
</operation>

<operation id="705" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:952  %tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="706" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:953  %tmp_153_10 = xor i1 %tmp_380, true

]]></Node>
<StgValue><ssdm name="tmp_153_10"/></StgValue>
</operation>

<operation id="707" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:954  %carry_8_10 = and i1 %tmp_379, %tmp_153_10

]]></Node>
<StgValue><ssdm name="carry_8_10"/></StgValue>
</operation>

<operation id="708" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:956  %p_Result_130_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_130_10"/></StgValue>
</operation>

<operation id="709" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:957  %Range2_all_ones_11 = icmp eq i2 %p_Result_130_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11"/></StgValue>
</operation>

<operation id="710" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:958  %p_Result_131_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_131_10"/></StgValue>
</operation>

<operation id="711" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:959  %Range1_all_ones_11 = icmp eq i3 %p_Result_131_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11"/></StgValue>
</operation>

<operation id="712" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:960  %Range1_all_zeros_11 = icmp eq i3 %p_Result_131_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="713" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="carry_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:20  %tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="714" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:26  %deleted_zeros = select i1 %carry_8, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="715" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="carry_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:27  %tmp_86 = xor i1 %tmp_226, true

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="716" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp><literal name="carry_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:28  %p_41_i_i1 = and i1 %Range2_all_ones, %tmp_86

]]></Node>
<StgValue><ssdm name="p_41_i_i1"/></StgValue>
</operation>

<operation id="717" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:29  %deleted_ones = select i1 %carry_8, i1 %p_41_i_i1, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="718" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:30  %p_38_i_i1 = and i1 %carry_8, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i1"/></StgValue>
</operation>

<operation id="719" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:31  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="720" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:32  %brmerge_i_i = or i1 %tmp_225, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="721" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:33  %tmp_87 = xor i1 %tmp_222, true

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="722" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:34  %overflow = and i1 %brmerge_i_i, %tmp_87

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="723" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:35  %brmerge40_demorgan_i = and i1 %tmp_225, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="724" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:36  %tmp1_demorgan = or i1 %p_38_i_i1, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp1_demorgan"/></StgValue>
</operation>

<operation id="725" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:37  %tmp1 = xor i1 %tmp1_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="726" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:38  %underflow = and i1 %tmp_222, %tmp1

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="727" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:39  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="728" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="carry_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:105  %tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="729" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:111  %deleted_zeros_s = select i1 %carry_8_1, i1 %Range1_all_ones_s, i1 %Range1_all_zeros_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_s"/></StgValue>
</operation>

<operation id="730" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="carry_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:112  %tmp_167_1 = xor i1 %tmp_258, true

]]></Node>
<StgValue><ssdm name="tmp_167_1"/></StgValue>
</operation>

<operation id="731" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="carry_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:113  %p_41_i_i1_1 = and i1 %Range2_all_ones_s, %tmp_167_1

]]></Node>
<StgValue><ssdm name="p_41_i_i1_1"/></StgValue>
</operation>

<operation id="732" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:114  %deleted_ones_s = select i1 %carry_8_1, i1 %p_41_i_i1_1, i1 %Range1_all_ones_s

]]></Node>
<StgValue><ssdm name="deleted_ones_s"/></StgValue>
</operation>

<operation id="733" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:115  %p_38_i_i1_1 = and i1 %carry_8_1, %Range1_all_ones_s

]]></Node>
<StgValue><ssdm name="p_38_i_i1_1"/></StgValue>
</operation>

<operation id="734" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:116  %p_not_i_i_1 = xor i1 %deleted_zeros_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_1"/></StgValue>
</operation>

<operation id="735" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:117  %brmerge_i_i_1 = or i1 %tmp_257, %p_not_i_i_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1"/></StgValue>
</operation>

<operation id="736" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:118  %tmp_180_1 = xor i1 %tmp_232, true

]]></Node>
<StgValue><ssdm name="tmp_180_1"/></StgValue>
</operation>

<operation id="737" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:119  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_180_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="738" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:120  %brmerge40_demorgan_i_2 = and i1 %tmp_257, %deleted_ones_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_2"/></StgValue>
</operation>

<operation id="739" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:121  %tmp5_demorgan = or i1 %p_38_i_i1_1, %brmerge40_demorgan_i_2

]]></Node>
<StgValue><ssdm name="tmp5_demorgan"/></StgValue>
</operation>

<operation id="740" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:122  %tmp5 = xor i1 %tmp5_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="741" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:123  %underflow_1 = and i1 %tmp_232, %tmp5

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="742" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:124  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_1"/></StgValue>
</operation>

<operation id="743" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="carry_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:190  %tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="744" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:196  %deleted_zeros_12 = select i1 %carry_8_2, i1 %Range1_all_ones_12, i1 %Range1_all_zeros_12

]]></Node>
<StgValue><ssdm name="deleted_zeros_12"/></StgValue>
</operation>

<operation id="745" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="carry_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:197  %tmp_167_2 = xor i1 %tmp_291, true

]]></Node>
<StgValue><ssdm name="tmp_167_2"/></StgValue>
</operation>

<operation id="746" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="carry_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:198  %p_41_i_i1_2 = and i1 %Range2_all_ones_12, %tmp_167_2

]]></Node>
<StgValue><ssdm name="p_41_i_i1_2"/></StgValue>
</operation>

<operation id="747" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:199  %deleted_ones_12 = select i1 %carry_8_2, i1 %p_41_i_i1_2, i1 %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="deleted_ones_12"/></StgValue>
</operation>

<operation id="748" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:200  %p_38_i_i1_2 = and i1 %carry_8_2, %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="p_38_i_i1_2"/></StgValue>
</operation>

<operation id="749" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:201  %p_not_i_i_2 = xor i1 %deleted_zeros_12, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_2"/></StgValue>
</operation>

<operation id="750" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:202  %brmerge_i_i_2 = or i1 %tmp_290, %p_not_i_i_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2"/></StgValue>
</operation>

<operation id="751" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:203  %tmp_180_2 = xor i1 %tmp_281, true

]]></Node>
<StgValue><ssdm name="tmp_180_2"/></StgValue>
</operation>

<operation id="752" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:204  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_180_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="753" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:205  %brmerge40_demorgan_i_4 = and i1 %tmp_290, %deleted_ones_12

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_4"/></StgValue>
</operation>

<operation id="754" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:206  %tmp9_demorgan = or i1 %p_38_i_i1_2, %brmerge40_demorgan_i_4

]]></Node>
<StgValue><ssdm name="tmp9_demorgan"/></StgValue>
</operation>

<operation id="755" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:207  %tmp9 = xor i1 %tmp9_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="756" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:208  %underflow_2 = and i1 %tmp_281, %tmp9

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="757" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:209  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_2"/></StgValue>
</operation>

<operation id="758" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="carry_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:275  %tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="759" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:281  %deleted_zeros_13 = select i1 %carry_8_3, i1 %Range1_all_ones_13, i1 %Range1_all_zeros_13

]]></Node>
<StgValue><ssdm name="deleted_zeros_13"/></StgValue>
</operation>

<operation id="760" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="carry_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:282  %tmp_167_3 = xor i1 %tmp_301, true

]]></Node>
<StgValue><ssdm name="tmp_167_3"/></StgValue>
</operation>

<operation id="761" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="carry_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:283  %p_41_i_i1_3 = and i1 %Range2_all_ones_13, %tmp_167_3

]]></Node>
<StgValue><ssdm name="p_41_i_i1_3"/></StgValue>
</operation>

<operation id="762" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:284  %deleted_ones_13 = select i1 %carry_8_3, i1 %p_41_i_i1_3, i1 %Range1_all_ones_13

]]></Node>
<StgValue><ssdm name="deleted_ones_13"/></StgValue>
</operation>

<operation id="763" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:285  %p_38_i_i1_3 = and i1 %carry_8_3, %Range1_all_ones_13

]]></Node>
<StgValue><ssdm name="p_38_i_i1_3"/></StgValue>
</operation>

<operation id="764" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:286  %p_not_i_i_3 = xor i1 %deleted_zeros_13, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_3"/></StgValue>
</operation>

<operation id="765" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:287  %brmerge_i_i_3 = or i1 %tmp_300, %p_not_i_i_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3"/></StgValue>
</operation>

<operation id="766" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:288  %tmp_180_3 = xor i1 %tmp_297, true

]]></Node>
<StgValue><ssdm name="tmp_180_3"/></StgValue>
</operation>

<operation id="767" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:289  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_180_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="768" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:290  %brmerge40_demorgan_i_6 = and i1 %tmp_300, %deleted_ones_13

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_6"/></StgValue>
</operation>

<operation id="769" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:291  %tmp13_demorgan = or i1 %p_38_i_i1_3, %brmerge40_demorgan_i_6

]]></Node>
<StgValue><ssdm name="tmp13_demorgan"/></StgValue>
</operation>

<operation id="770" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:292  %tmp13 = xor i1 %tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="771" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:293  %underflow_3 = and i1 %tmp_297, %tmp13

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:294  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_3"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="carry_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:360  %tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:366  %deleted_zeros_14 = select i1 %carry_8_4, i1 %Range1_all_ones_14, i1 %Range1_all_zeros_14

]]></Node>
<StgValue><ssdm name="deleted_zeros_14"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="carry_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:367  %tmp_167_4 = xor i1 %tmp_311, true

]]></Node>
<StgValue><ssdm name="tmp_167_4"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="carry_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:368  %p_41_i_i1_4 = and i1 %Range2_all_ones_14, %tmp_167_4

]]></Node>
<StgValue><ssdm name="p_41_i_i1_4"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:369  %deleted_ones_14 = select i1 %carry_8_4, i1 %p_41_i_i1_4, i1 %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="deleted_ones_14"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:370  %p_38_i_i1_4 = and i1 %carry_8_4, %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="p_38_i_i1_4"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:371  %p_not_i_i_4 = xor i1 %deleted_zeros_14, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_4"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:372  %brmerge_i_i_4 = or i1 %tmp_310, %p_not_i_i_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:373  %tmp_180_4 = xor i1 %tmp_307, true

]]></Node>
<StgValue><ssdm name="tmp_180_4"/></StgValue>
</operation>

<operation id="782" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:374  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_180_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="783" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:375  %brmerge40_demorgan_i_8 = and i1 %tmp_310, %deleted_ones_14

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_8"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:376  %tmp17_demorgan = or i1 %p_38_i_i1_4, %brmerge40_demorgan_i_8

]]></Node>
<StgValue><ssdm name="tmp17_demorgan"/></StgValue>
</operation>

<operation id="785" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:377  %tmp17 = xor i1 %tmp17_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="786" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:378  %underflow_4 = and i1 %tmp_307, %tmp17

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="787" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:379  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_4"/></StgValue>
</operation>

<operation id="788" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="carry_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:445  %tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="789" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:451  %deleted_zeros_15 = select i1 %carry_8_5, i1 %Range1_all_ones_15, i1 %Range1_all_zeros_15

]]></Node>
<StgValue><ssdm name="deleted_zeros_15"/></StgValue>
</operation>

<operation id="790" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="carry_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:452  %tmp_167_5 = xor i1 %tmp_321, true

]]></Node>
<StgValue><ssdm name="tmp_167_5"/></StgValue>
</operation>

<operation id="791" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="carry_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:453  %p_41_i_i1_5 = and i1 %Range2_all_ones_15, %tmp_167_5

]]></Node>
<StgValue><ssdm name="p_41_i_i1_5"/></StgValue>
</operation>

<operation id="792" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:454  %deleted_ones_15 = select i1 %carry_8_5, i1 %p_41_i_i1_5, i1 %Range1_all_ones_15

]]></Node>
<StgValue><ssdm name="deleted_ones_15"/></StgValue>
</operation>

<operation id="793" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:455  %p_38_i_i1_5 = and i1 %carry_8_5, %Range1_all_ones_15

]]></Node>
<StgValue><ssdm name="p_38_i_i1_5"/></StgValue>
</operation>

<operation id="794" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:456  %p_not_i_i_5 = xor i1 %deleted_zeros_15, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_5"/></StgValue>
</operation>

<operation id="795" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:457  %brmerge_i_i_5 = or i1 %tmp_320, %p_not_i_i_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5"/></StgValue>
</operation>

<operation id="796" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:458  %tmp_180_5 = xor i1 %tmp_317, true

]]></Node>
<StgValue><ssdm name="tmp_180_5"/></StgValue>
</operation>

<operation id="797" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:459  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_180_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="798" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:460  %brmerge40_demorgan_i_95 = and i1 %tmp_320, %deleted_ones_15

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_95"/></StgValue>
</operation>

<operation id="799" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:461  %tmp21_demorgan = or i1 %p_38_i_i1_5, %brmerge40_demorgan_i_95

]]></Node>
<StgValue><ssdm name="tmp21_demorgan"/></StgValue>
</operation>

<operation id="800" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:462  %tmp21 = xor i1 %tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="801" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:463  %underflow_5 = and i1 %tmp_317, %tmp21

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="802" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:464  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_5"/></StgValue>
</operation>

<operation id="803" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="carry_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:530  %tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="804" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:536  %deleted_zeros_16 = select i1 %carry_8_6, i1 %Range1_all_ones_16, i1 %Range1_all_zeros_16

]]></Node>
<StgValue><ssdm name="deleted_zeros_16"/></StgValue>
</operation>

<operation id="805" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="carry_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:537  %tmp_167_6 = xor i1 %tmp_331, true

]]></Node>
<StgValue><ssdm name="tmp_167_6"/></StgValue>
</operation>

<operation id="806" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp><literal name="carry_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:538  %p_41_i_i1_6 = and i1 %Range2_all_ones_16, %tmp_167_6

]]></Node>
<StgValue><ssdm name="p_41_i_i1_6"/></StgValue>
</operation>

<operation id="807" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:539  %deleted_ones_16 = select i1 %carry_8_6, i1 %p_41_i_i1_6, i1 %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="deleted_ones_16"/></StgValue>
</operation>

<operation id="808" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:540  %p_38_i_i1_6 = and i1 %carry_8_6, %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="p_38_i_i1_6"/></StgValue>
</operation>

<operation id="809" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:541  %p_not_i_i_6 = xor i1 %deleted_zeros_16, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_6"/></StgValue>
</operation>

<operation id="810" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:542  %brmerge_i_i_6 = or i1 %tmp_330, %p_not_i_i_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6"/></StgValue>
</operation>

<operation id="811" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:543  %tmp_180_6 = xor i1 %tmp_327, true

]]></Node>
<StgValue><ssdm name="tmp_180_6"/></StgValue>
</operation>

<operation id="812" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:544  %overflow_6 = and i1 %brmerge_i_i_6, %tmp_180_6

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="813" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:545  %brmerge40_demorgan_i_11 = and i1 %tmp_330, %deleted_ones_16

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_11"/></StgValue>
</operation>

<operation id="814" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:546  %tmp25_demorgan = or i1 %p_38_i_i1_6, %brmerge40_demorgan_i_11

]]></Node>
<StgValue><ssdm name="tmp25_demorgan"/></StgValue>
</operation>

<operation id="815" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:547  %tmp25 = xor i1 %tmp25_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="816" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:548  %underflow_6 = and i1 %tmp_327, %tmp25

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="817" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:549  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_6"/></StgValue>
</operation>

<operation id="818" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="carry_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:615  %tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="819" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:621  %deleted_zeros_17 = select i1 %carry_8_7, i1 %Range1_all_ones_17, i1 %Range1_all_zeros_17

]]></Node>
<StgValue><ssdm name="deleted_zeros_17"/></StgValue>
</operation>

<operation id="820" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="carry_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:622  %tmp_167_7 = xor i1 %tmp_341, true

]]></Node>
<StgValue><ssdm name="tmp_167_7"/></StgValue>
</operation>

<operation id="821" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="carry_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:623  %p_41_i_i1_7 = and i1 %Range2_all_ones_17, %tmp_167_7

]]></Node>
<StgValue><ssdm name="p_41_i_i1_7"/></StgValue>
</operation>

<operation id="822" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:624  %deleted_ones_17 = select i1 %carry_8_7, i1 %p_41_i_i1_7, i1 %Range1_all_ones_17

]]></Node>
<StgValue><ssdm name="deleted_ones_17"/></StgValue>
</operation>

<operation id="823" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:625  %p_38_i_i1_7 = and i1 %carry_8_7, %Range1_all_ones_17

]]></Node>
<StgValue><ssdm name="p_38_i_i1_7"/></StgValue>
</operation>

<operation id="824" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:626  %p_not_i_i_7 = xor i1 %deleted_zeros_17, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_7"/></StgValue>
</operation>

<operation id="825" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:627  %brmerge_i_i_7 = or i1 %tmp_340, %p_not_i_i_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7"/></StgValue>
</operation>

<operation id="826" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:628  %tmp_180_7 = xor i1 %tmp_337, true

]]></Node>
<StgValue><ssdm name="tmp_180_7"/></StgValue>
</operation>

<operation id="827" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:629  %overflow_7 = and i1 %brmerge_i_i_7, %tmp_180_7

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="828" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:630  %brmerge40_demorgan_i_13 = and i1 %tmp_340, %deleted_ones_17

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_13"/></StgValue>
</operation>

<operation id="829" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:631  %tmp29_demorgan = or i1 %p_38_i_i1_7, %brmerge40_demorgan_i_13

]]></Node>
<StgValue><ssdm name="tmp29_demorgan"/></StgValue>
</operation>

<operation id="830" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:632  %tmp29 = xor i1 %tmp29_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="831" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:633  %underflow_7 = and i1 %tmp_337, %tmp29

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="832" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:634  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_7"/></StgValue>
</operation>

<operation id="833" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="carry_8_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:700  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="834" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:706  %deleted_zeros_8 = select i1 %carry_8_8, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_8"/></StgValue>
</operation>

<operation id="835" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="carry_8_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:707  %tmp_167_8 = xor i1 %tmp_351, true

]]></Node>
<StgValue><ssdm name="tmp_167_8"/></StgValue>
</operation>

<operation id="836" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="carry_8_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:708  %p_41_i_i1_8 = and i1 %Range2_all_ones_8, %tmp_167_8

]]></Node>
<StgValue><ssdm name="p_41_i_i1_8"/></StgValue>
</operation>

<operation id="837" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:709  %deleted_ones_8 = select i1 %carry_8_8, i1 %p_41_i_i1_8, i1 %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="deleted_ones_8"/></StgValue>
</operation>

<operation id="838" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:710  %p_38_i_i1_8 = and i1 %carry_8_8, %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="p_38_i_i1_8"/></StgValue>
</operation>

<operation id="839" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:711  %p_not_i_i_8 = xor i1 %deleted_zeros_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_8"/></StgValue>
</operation>

<operation id="840" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:712  %brmerge_i_i_8 = or i1 %tmp_350, %p_not_i_i_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_8"/></StgValue>
</operation>

<operation id="841" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:713  %tmp_180_8 = xor i1 %tmp_347, true

]]></Node>
<StgValue><ssdm name="tmp_180_8"/></StgValue>
</operation>

<operation id="842" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:714  %overflow_s = and i1 %brmerge_i_i_8, %tmp_180_8

]]></Node>
<StgValue><ssdm name="overflow_s"/></StgValue>
</operation>

<operation id="843" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:715  %brmerge40_demorgan_i_15 = and i1 %tmp_350, %deleted_ones_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_15"/></StgValue>
</operation>

<operation id="844" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:716  %tmp33_demorgan = or i1 %p_38_i_i1_8, %brmerge40_demorgan_i_15

]]></Node>
<StgValue><ssdm name="tmp33_demorgan"/></StgValue>
</operation>

<operation id="845" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:717  %tmp33 = xor i1 %tmp33_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="846" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:718  %underflow_s = and i1 %tmp_347, %tmp33

]]></Node>
<StgValue><ssdm name="underflow_s"/></StgValue>
</operation>

<operation id="847" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:719  %brmerge_i_i_i_8 = or i1 %underflow_s, %overflow_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_8"/></StgValue>
</operation>

<operation id="848" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="carry_8_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:785  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="849" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:791  %deleted_zeros_9 = select i1 %carry_8_9, i1 %Range1_all_ones_9, i1 %Range1_all_zeros_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_9"/></StgValue>
</operation>

<operation id="850" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="carry_8_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:792  %tmp_167_9 = xor i1 %tmp_361, true

]]></Node>
<StgValue><ssdm name="tmp_167_9"/></StgValue>
</operation>

<operation id="851" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="carry_8_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:793  %p_41_i_i1_9 = and i1 %Range2_all_ones_9, %tmp_167_9

]]></Node>
<StgValue><ssdm name="p_41_i_i1_9"/></StgValue>
</operation>

<operation id="852" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:794  %deleted_ones_9 = select i1 %carry_8_9, i1 %p_41_i_i1_9, i1 %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="deleted_ones_9"/></StgValue>
</operation>

<operation id="853" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:795  %p_38_i_i1_9 = and i1 %carry_8_9, %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="p_38_i_i1_9"/></StgValue>
</operation>

<operation id="854" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:796  %p_not_i_i_9 = xor i1 %deleted_zeros_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_9"/></StgValue>
</operation>

<operation id="855" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:797  %brmerge_i_i_9 = or i1 %tmp_360, %p_not_i_i_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_9"/></StgValue>
</operation>

<operation id="856" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:798  %tmp_180_9 = xor i1 %tmp_357, true

]]></Node>
<StgValue><ssdm name="tmp_180_9"/></StgValue>
</operation>

<operation id="857" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:799  %overflow_15 = and i1 %brmerge_i_i_9, %tmp_180_9

]]></Node>
<StgValue><ssdm name="overflow_15"/></StgValue>
</operation>

<operation id="858" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:800  %brmerge40_demorgan_i_17 = and i1 %tmp_360, %deleted_ones_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_17"/></StgValue>
</operation>

<operation id="859" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:801  %tmp37_demorgan = or i1 %p_38_i_i1_9, %brmerge40_demorgan_i_17

]]></Node>
<StgValue><ssdm name="tmp37_demorgan"/></StgValue>
</operation>

<operation id="860" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:802  %tmp37 = xor i1 %tmp37_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="861" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:803  %underflow_15 = and i1 %tmp_357, %tmp37

]]></Node>
<StgValue><ssdm name="underflow_15"/></StgValue>
</operation>

<operation id="862" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:804  %brmerge_i_i_i_9 = or i1 %underflow_15, %overflow_15

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_9"/></StgValue>
</operation>

<operation id="863" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="carry_8_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:870  %tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="864" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:876  %deleted_zeros_10 = select i1 %carry_8_s, i1 %Range1_all_ones_10, i1 %Range1_all_zeros_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_10"/></StgValue>
</operation>

<operation id="865" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="carry_8_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:877  %tmp_167_s = xor i1 %tmp_371, true

]]></Node>
<StgValue><ssdm name="tmp_167_s"/></StgValue>
</operation>

<operation id="866" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="carry_8_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:878  %p_41_i_i1_s = and i1 %Range2_all_ones_10, %tmp_167_s

]]></Node>
<StgValue><ssdm name="p_41_i_i1_s"/></StgValue>
</operation>

<operation id="867" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:879  %deleted_ones_10 = select i1 %carry_8_s, i1 %p_41_i_i1_s, i1 %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="deleted_ones_10"/></StgValue>
</operation>

<operation id="868" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:880  %p_38_i_i1_s = and i1 %carry_8_s, %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="p_38_i_i1_s"/></StgValue>
</operation>

<operation id="869" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:881  %p_not_i_i_s = xor i1 %deleted_zeros_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_s"/></StgValue>
</operation>

<operation id="870" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:882  %brmerge_i_i_s = or i1 %tmp_370, %p_not_i_i_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_s"/></StgValue>
</operation>

<operation id="871" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:883  %tmp_180_s = xor i1 %tmp_367, true

]]></Node>
<StgValue><ssdm name="tmp_180_s"/></StgValue>
</operation>

<operation id="872" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:884  %overflow_16 = and i1 %brmerge_i_i_s, %tmp_180_s

]]></Node>
<StgValue><ssdm name="overflow_16"/></StgValue>
</operation>

<operation id="873" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:885  %brmerge40_demorgan_i_19 = and i1 %tmp_370, %deleted_ones_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_19"/></StgValue>
</operation>

<operation id="874" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:886  %tmp41_demorgan = or i1 %p_38_i_i1_s, %brmerge40_demorgan_i_19

]]></Node>
<StgValue><ssdm name="tmp41_demorgan"/></StgValue>
</operation>

<operation id="875" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:887  %tmp41 = xor i1 %tmp41_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="876" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:888  %underflow_16 = and i1 %tmp_367, %tmp41

]]></Node>
<StgValue><ssdm name="underflow_16"/></StgValue>
</operation>

<operation id="877" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:889  %brmerge_i_i_i_s = or i1 %underflow_16, %overflow_16

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_s"/></StgValue>
</operation>

<operation id="878" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp><literal name="carry_8_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:955  %tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="879" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:961  %deleted_zeros_11 = select i1 %carry_8_10, i1 %Range1_all_ones_11, i1 %Range1_all_zeros_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_11"/></StgValue>
</operation>

<operation id="880" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="carry_8_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:962  %tmp_167_10 = xor i1 %tmp_381, true

]]></Node>
<StgValue><ssdm name="tmp_167_10"/></StgValue>
</operation>

<operation id="881" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="carry_8_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:963  %p_41_i_i1_10 = and i1 %Range2_all_ones_11, %tmp_167_10

]]></Node>
<StgValue><ssdm name="p_41_i_i1_10"/></StgValue>
</operation>

<operation id="882" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:964  %deleted_ones_11 = select i1 %carry_8_10, i1 %p_41_i_i1_10, i1 %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="deleted_ones_11"/></StgValue>
</operation>

<operation id="883" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:965  %p_38_i_i1_10 = and i1 %carry_8_10, %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="p_38_i_i1_10"/></StgValue>
</operation>

<operation id="884" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:966  %p_not_i_i_10 = xor i1 %deleted_zeros_11, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_10"/></StgValue>
</operation>

<operation id="885" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:967  %brmerge_i_i_10 = or i1 %tmp_380, %p_not_i_i_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_10"/></StgValue>
</operation>

<operation id="886" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:968  %tmp_180_10 = xor i1 %tmp_377, true

]]></Node>
<StgValue><ssdm name="tmp_180_10"/></StgValue>
</operation>

<operation id="887" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:969  %overflow_17 = and i1 %brmerge_i_i_10, %tmp_180_10

]]></Node>
<StgValue><ssdm name="overflow_17"/></StgValue>
</operation>

<operation id="888" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:970  %brmerge40_demorgan_i_21 = and i1 %tmp_380, %deleted_ones_11

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_21"/></StgValue>
</operation>

<operation id="889" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:971  %tmp45_demorgan = or i1 %p_38_i_i1_10, %brmerge40_demorgan_i_21

]]></Node>
<StgValue><ssdm name="tmp45_demorgan"/></StgValue>
</operation>

<operation id="890" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:972  %tmp45 = xor i1 %tmp45_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="891" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:973  %underflow_17 = and i1 %tmp_377, %tmp45

]]></Node>
<StgValue><ssdm name="underflow_17"/></StgValue>
</operation>

<operation id="892" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:974  %brmerge_i_i_i_10 = or i1 %underflow_17, %overflow_17

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_10"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="893" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:40  %tmp2 = or i1 %brmerge40_demorgan_i, %tmp_87

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="894" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:41  %underflow_not = or i1 %tmp2, %p_38_i_i1

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="895" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:42  %p_Val2_52_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux"/></StgValue>
</operation>

<operation id="896" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:43  %p_Val2_s_75 = select i1 %underflow, i8 -128, i8 %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_s_75"/></StgValue>
</operation>

<operation id="897" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:44  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_52_mux, i8 %p_Val2_s_75

]]></Node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="898" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:45  store i8 %this_assign_1, i8* %ShuffleConvs_2_Downs_107, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="899" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:125  %tmp6 = or i1 %brmerge40_demorgan_i_2, %tmp_180_1

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="900" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:126  %underflow_not_1 = or i1 %tmp6, %p_38_i_i1_1

]]></Node>
<StgValue><ssdm name="underflow_not_1"/></StgValue>
</operation>

<operation id="901" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:127  %p_Val2_52_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_52_1

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_1"/></StgValue>
</operation>

<operation id="902" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:128  %p_Val2_52_1_76 = select i1 %underflow_1, i8 -128, i8 %p_Val2_52_1

]]></Node>
<StgValue><ssdm name="p_Val2_52_1_76"/></StgValue>
</operation>

<operation id="903" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:129  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_52_mux_1, i8 %p_Val2_52_1_76

]]></Node>
<StgValue><ssdm name="this_assign_1_1"/></StgValue>
</operation>

<operation id="904" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:130  store i8 %this_assign_1_1, i8* %ShuffleConvs_2_Downs_115, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:210  %tmp10 = or i1 %brmerge40_demorgan_i_4, %tmp_180_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="906" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:211  %underflow_not_2 = or i1 %tmp10, %p_38_i_i1_2

]]></Node>
<StgValue><ssdm name="underflow_not_2"/></StgValue>
</operation>

<operation id="907" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:212  %p_Val2_52_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_52_2

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_2"/></StgValue>
</operation>

<operation id="908" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:213  %p_Val2_52_2_78 = select i1 %underflow_2, i8 -128, i8 %p_Val2_52_2

]]></Node>
<StgValue><ssdm name="p_Val2_52_2_78"/></StgValue>
</operation>

<operation id="909" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:214  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_52_mux_2, i8 %p_Val2_52_2_78

]]></Node>
<StgValue><ssdm name="this_assign_1_2"/></StgValue>
</operation>

<operation id="910" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:215  store i8 %this_assign_1_2, i8* %ShuffleConvs_2_Downs_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="911" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:295  %tmp14 = or i1 %brmerge40_demorgan_i_6, %tmp_180_3

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="912" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:296  %underflow_not_3 = or i1 %tmp14, %p_38_i_i1_3

]]></Node>
<StgValue><ssdm name="underflow_not_3"/></StgValue>
</operation>

<operation id="913" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:297  %p_Val2_52_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_52_3

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_3"/></StgValue>
</operation>

<operation id="914" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:298  %p_Val2_52_3_80 = select i1 %underflow_3, i8 -128, i8 %p_Val2_52_3

]]></Node>
<StgValue><ssdm name="p_Val2_52_3_80"/></StgValue>
</operation>

<operation id="915" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:299  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_52_mux_3, i8 %p_Val2_52_3_80

]]></Node>
<StgValue><ssdm name="this_assign_1_3"/></StgValue>
</operation>

<operation id="916" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:300  store i8 %this_assign_1_3, i8* %ShuffleConvs_2_Downs_111, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:380  %tmp18 = or i1 %brmerge40_demorgan_i_8, %tmp_180_4

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="918" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:381  %underflow_not_4 = or i1 %tmp18, %p_38_i_i1_4

]]></Node>
<StgValue><ssdm name="underflow_not_4"/></StgValue>
</operation>

<operation id="919" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:382  %p_Val2_52_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_52_4

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_4"/></StgValue>
</operation>

<operation id="920" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:383  %p_Val2_52_4_82 = select i1 %underflow_4, i8 -128, i8 %p_Val2_52_4

]]></Node>
<StgValue><ssdm name="p_Val2_52_4_82"/></StgValue>
</operation>

<operation id="921" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:384  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_52_mux_4, i8 %p_Val2_52_4_82

]]></Node>
<StgValue><ssdm name="this_assign_1_4"/></StgValue>
</operation>

<operation id="922" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:385  store i8 %this_assign_1_4, i8* %ShuffleConvs_2_Downs_109, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:465  %tmp22 = or i1 %brmerge40_demorgan_i_95, %tmp_180_5

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="924" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:466  %underflow_not_5 = or i1 %tmp22, %p_38_i_i1_5

]]></Node>
<StgValue><ssdm name="underflow_not_5"/></StgValue>
</operation>

<operation id="925" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:467  %p_Val2_52_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_52_5

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_5"/></StgValue>
</operation>

<operation id="926" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:468  %p_Val2_52_5_84 = select i1 %underflow_5, i8 -128, i8 %p_Val2_52_5

]]></Node>
<StgValue><ssdm name="p_Val2_52_5_84"/></StgValue>
</operation>

<operation id="927" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:469  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_52_mux_5, i8 %p_Val2_52_5_84

]]></Node>
<StgValue><ssdm name="this_assign_1_5"/></StgValue>
</operation>

<operation id="928" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:470  store i8 %this_assign_1_5, i8* %ShuffleConvs_2_Downs_101, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:550  %tmp26 = or i1 %brmerge40_demorgan_i_11, %tmp_180_6

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="930" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:551  %underflow_not_6 = or i1 %tmp26, %p_38_i_i1_6

]]></Node>
<StgValue><ssdm name="underflow_not_6"/></StgValue>
</operation>

<operation id="931" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:552  %p_Val2_52_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_52_6

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_6"/></StgValue>
</operation>

<operation id="932" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:553  %p_Val2_52_6_86 = select i1 %underflow_6, i8 -128, i8 %p_Val2_52_6

]]></Node>
<StgValue><ssdm name="p_Val2_52_6_86"/></StgValue>
</operation>

<operation id="933" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:554  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_52_mux_6, i8 %p_Val2_52_6_86

]]></Node>
<StgValue><ssdm name="this_assign_1_6"/></StgValue>
</operation>

<operation id="934" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:555  store i8 %this_assign_1_6, i8* %ShuffleConvs_2_Downs_105, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="935" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:635  %tmp30 = or i1 %brmerge40_demorgan_i_13, %tmp_180_7

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="936" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:636  %underflow_not_7 = or i1 %tmp30, %p_38_i_i1_7

]]></Node>
<StgValue><ssdm name="underflow_not_7"/></StgValue>
</operation>

<operation id="937" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:637  %p_Val2_52_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_52_7

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_7"/></StgValue>
</operation>

<operation id="938" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:638  %p_Val2_52_7_88 = select i1 %underflow_7, i8 -128, i8 %p_Val2_52_7

]]></Node>
<StgValue><ssdm name="p_Val2_52_7_88"/></StgValue>
</operation>

<operation id="939" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:639  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_52_mux_7, i8 %p_Val2_52_7_88

]]></Node>
<StgValue><ssdm name="this_assign_1_7"/></StgValue>
</operation>

<operation id="940" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:640  store i8 %this_assign_1_7, i8* %ShuffleConvs_2_Downs_117, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="941" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:720  %tmp34 = or i1 %brmerge40_demorgan_i_15, %tmp_180_8

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="942" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:721  %underflow_not_8 = or i1 %tmp34, %p_38_i_i1_8

]]></Node>
<StgValue><ssdm name="underflow_not_8"/></StgValue>
</operation>

<operation id="943" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:722  %p_Val2_52_mux_8 = select i1 %brmerge_i_i_i_8, i8 127, i8 %p_Val2_52_8

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_8"/></StgValue>
</operation>

<operation id="944" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:723  %p_Val2_52_8_90 = select i1 %underflow_s, i8 -128, i8 %p_Val2_52_8

]]></Node>
<StgValue><ssdm name="p_Val2_52_8_90"/></StgValue>
</operation>

<operation id="945" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:724  %this_assign_1_8 = select i1 %underflow_not_8, i8 %p_Val2_52_mux_8, i8 %p_Val2_52_8_90

]]></Node>
<StgValue><ssdm name="this_assign_1_8"/></StgValue>
</operation>

<operation id="946" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:725  store i8 %this_assign_1_8, i8* %ShuffleConvs_2_Downs_113, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="947" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:805  %tmp38 = or i1 %brmerge40_demorgan_i_17, %tmp_180_9

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="948" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:806  %underflow_not_9 = or i1 %tmp38, %p_38_i_i1_9

]]></Node>
<StgValue><ssdm name="underflow_not_9"/></StgValue>
</operation>

<operation id="949" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:807  %p_Val2_52_mux_9 = select i1 %brmerge_i_i_i_9, i8 127, i8 %p_Val2_52_9

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_9"/></StgValue>
</operation>

<operation id="950" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:808  %p_Val2_52_9_92 = select i1 %underflow_15, i8 -128, i8 %p_Val2_52_9

]]></Node>
<StgValue><ssdm name="p_Val2_52_9_92"/></StgValue>
</operation>

<operation id="951" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:809  %this_assign_1_9 = select i1 %underflow_not_9, i8 %p_Val2_52_mux_9, i8 %p_Val2_52_9_92

]]></Node>
<StgValue><ssdm name="this_assign_1_9"/></StgValue>
</operation>

<operation id="952" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:810  store i8 %this_assign_1_9, i8* %ShuffleConvs_2_Downs_97, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="953" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:890  %tmp42 = or i1 %brmerge40_demorgan_i_19, %tmp_180_s

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="954" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:891  %underflow_not_s = or i1 %tmp42, %p_38_i_i1_s

]]></Node>
<StgValue><ssdm name="underflow_not_s"/></StgValue>
</operation>

<operation id="955" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:892  %p_Val2_52_mux_s = select i1 %brmerge_i_i_i_s, i8 127, i8 %p_Val2_52_s

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_s"/></StgValue>
</operation>

<operation id="956" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:893  %p_Val2_52_s_94 = select i1 %underflow_16, i8 -128, i8 %p_Val2_52_s

]]></Node>
<StgValue><ssdm name="p_Val2_52_s_94"/></StgValue>
</operation>

<operation id="957" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:894  %this_assign_1_s = select i1 %underflow_not_s, i8 %p_Val2_52_mux_s, i8 %p_Val2_52_s_94

]]></Node>
<StgValue><ssdm name="this_assign_1_s"/></StgValue>
</operation>

<operation id="958" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:895  store i8 %this_assign_1_s, i8* %ShuffleConvs_2_Downs_95, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:975  %tmp46 = or i1 %brmerge40_demorgan_i_21, %tmp_180_10

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="960" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:976  %underflow_not_10 = or i1 %tmp46, %p_38_i_i1_10

]]></Node>
<StgValue><ssdm name="underflow_not_10"/></StgValue>
</operation>

<operation id="961" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:977  %p_Val2_52_mux_10 = select i1 %brmerge_i_i_i_10, i8 127, i8 %p_Val2_52_10

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_10"/></StgValue>
</operation>

<operation id="962" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:978  %p_Val2_52_10_96 = select i1 %underflow_17, i8 -128, i8 %p_Val2_52_10

]]></Node>
<StgValue><ssdm name="p_Val2_52_10_96"/></StgValue>
</operation>

<operation id="963" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:979  %this_assign_1_10 = select i1 %underflow_not_10, i8 %p_Val2_52_mux_10, i8 %p_Val2_52_10_96

]]></Node>
<StgValue><ssdm name="this_assign_1_10"/></StgValue>
</operation>

<operation id="964" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:980  store i8 %this_assign_1_10, i8* %ShuffleConvs_2_Downs_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="965" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:46  %ShuffleConvs_2_Downs_120 = load i8* %ShuffleConvs_2_Downs_108, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_120"/></StgValue>
</operation>

<operation id="966" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:131  %ShuffleConvs_2_Downs_122 = load i8* %ShuffleConvs_2_Downs_116, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_122"/></StgValue>
</operation>

<operation id="967" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:216  %ShuffleConvs_2_Downs_124 = load i8* %ShuffleConvs_2_Downs_104, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_124"/></StgValue>
</operation>

<operation id="968" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:301  %ShuffleConvs_2_Downs_126 = load i8* %ShuffleConvs_2_Downs_112, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_126"/></StgValue>
</operation>

<operation id="969" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:386  %ShuffleConvs_2_Downs_128 = load i8* %ShuffleConvs_2_Downs_110, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_128"/></StgValue>
</operation>

<operation id="970" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:471  %ShuffleConvs_2_Downs_130 = load i8* %ShuffleConvs_2_Downs_102, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_130"/></StgValue>
</operation>

<operation id="971" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:556  %ShuffleConvs_2_Downs_132 = load i8* %ShuffleConvs_2_Downs_106, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_132"/></StgValue>
</operation>

<operation id="972" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:641  %ShuffleConvs_2_Downs_134 = load i8* %ShuffleConvs_2_Downs_118, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_134"/></StgValue>
</operation>

<operation id="973" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:726  %ShuffleConvs_2_Downs_136 = load i8* %ShuffleConvs_2_Downs_114, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_136"/></StgValue>
</operation>

<operation id="974" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:811  %ShuffleConvs_2_Downs_138 = load i8* %ShuffleConvs_2_Downs_98, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_138"/></StgValue>
</operation>

<operation id="975" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:896  %ShuffleConvs_2_Downs_140 = load i8* %ShuffleConvs_2_Downs_96, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_140"/></StgValue>
</operation>

<operation id="976" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:981  %ShuffleConvs_2_Downs_142 = load i8* %ShuffleConvs_2_Downs_100, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_142"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="977" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:46  %ShuffleConvs_2_Downs_120 = load i8* %ShuffleConvs_2_Downs_108, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_120"/></StgValue>
</operation>

<operation id="978" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:131  %ShuffleConvs_2_Downs_122 = load i8* %ShuffleConvs_2_Downs_116, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_122"/></StgValue>
</operation>

<operation id="979" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:216  %ShuffleConvs_2_Downs_124 = load i8* %ShuffleConvs_2_Downs_104, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_124"/></StgValue>
</operation>

<operation id="980" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:301  %ShuffleConvs_2_Downs_126 = load i8* %ShuffleConvs_2_Downs_112, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_126"/></StgValue>
</operation>

<operation id="981" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:386  %ShuffleConvs_2_Downs_128 = load i8* %ShuffleConvs_2_Downs_110, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_128"/></StgValue>
</operation>

<operation id="982" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:471  %ShuffleConvs_2_Downs_130 = load i8* %ShuffleConvs_2_Downs_102, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_130"/></StgValue>
</operation>

<operation id="983" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:556  %ShuffleConvs_2_Downs_132 = load i8* %ShuffleConvs_2_Downs_106, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_132"/></StgValue>
</operation>

<operation id="984" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:641  %ShuffleConvs_2_Downs_134 = load i8* %ShuffleConvs_2_Downs_118, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_134"/></StgValue>
</operation>

<operation id="985" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:726  %ShuffleConvs_2_Downs_136 = load i8* %ShuffleConvs_2_Downs_114, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_136"/></StgValue>
</operation>

<operation id="986" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:811  %ShuffleConvs_2_Downs_138 = load i8* %ShuffleConvs_2_Downs_98, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_138"/></StgValue>
</operation>

<operation id="987" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:896  %ShuffleConvs_2_Downs_140 = load i8* %ShuffleConvs_2_Downs_96, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_140"/></StgValue>
</operation>

<operation id="988" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:981  %ShuffleConvs_2_Downs_142 = load i8* %ShuffleConvs_2_Downs_100, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_142"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="989" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:47  %tmp_88 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_120, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="990" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:48  %tmp_144_cast = sext i14 %tmp_88 to i17

]]></Node>
<StgValue><ssdm name="tmp_144_cast"/></StgValue>
</operation>

<operation id="991" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:49  %tmp_89 = sext i16 %rr_1_V to i17

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="992" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:50  %p_Val2_9 = add i17 %tmp_89, %tmp_144_cast

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="993" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:51  %tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="994" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:52  %p_Val2_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="995" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:54  %tmp_90 = zext i1 %tmp_228 to i8

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="996" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:55  %tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="997" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:56  %p_Val2_11 = add i8 %tmp_90, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="998" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:57  %tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_11, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="999" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:58  %tmp_91 = xor i1 %tmp_230, true

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1000" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:59  %carry_2 = and i1 %tmp_229, %tmp_91

]]></Node>
<StgValue><ssdm name="carry_2"/></StgValue>
</operation>

<operation id="1001" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:61  %p_Result_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="1002" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:62  %Range2_all_ones_4 = icmp eq i2 %p_Result_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4"/></StgValue>
</operation>

<operation id="1003" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:63  %p_Result_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="1004" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:64  %Range1_all_ones_4 = icmp eq i3 %p_Result_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="1005" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:65  %Range1_all_zeros_4 = icmp eq i3 %p_Result_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="1006" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:132  %tmp_206_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_122, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_206_1"/></StgValue>
</operation>

<operation id="1007" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:133  %tmp_206_1_cast = sext i14 %tmp_206_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_1_cast"/></StgValue>
</operation>

<operation id="1008" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:134  %tmp_207_1 = sext i16 %rr_1_V_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_207_1"/></StgValue>
</operation>

<operation id="1009" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:135  %p_Val2_70_1 = add i17 %tmp_207_1, %tmp_206_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_70_1"/></StgValue>
</operation>

<operation id="1010" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:136  %tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1011" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:137  %p_Val2_71_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_70_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_71_1"/></StgValue>
</operation>

<operation id="1012" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:139  %tmp_210_1 = zext i1 %tmp_267 to i8

]]></Node>
<StgValue><ssdm name="tmp_210_1"/></StgValue>
</operation>

<operation id="1013" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:140  %tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1014" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:141  %p_Val2_72_1 = add i8 %tmp_210_1, %p_Val2_71_1

]]></Node>
<StgValue><ssdm name="p_Val2_72_1"/></StgValue>
</operation>

<operation id="1015" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:142  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_72_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1016" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:143  %tmp_215_1 = xor i1 %tmp_273, true

]]></Node>
<StgValue><ssdm name="tmp_215_1"/></StgValue>
</operation>

<operation id="1017" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:144  %carry_16_1 = and i1 %tmp_272, %tmp_215_1

]]></Node>
<StgValue><ssdm name="carry_16_1"/></StgValue>
</operation>

<operation id="1018" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:146  %p_Result_132_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_70_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_132_1"/></StgValue>
</operation>

<operation id="1019" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:147  %Range2_all_ones_4_1 = icmp eq i2 %p_Result_132_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_1"/></StgValue>
</operation>

<operation id="1020" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:148  %p_Result_133_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_70_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_133_1"/></StgValue>
</operation>

<operation id="1021" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:149  %Range1_all_ones_4_1 = icmp eq i3 %p_Result_133_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_1"/></StgValue>
</operation>

<operation id="1022" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:150  %Range1_all_zeros_4_1 = icmp eq i3 %p_Result_133_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_1"/></StgValue>
</operation>

<operation id="1023" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:217  %tmp_206_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_124, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_206_2"/></StgValue>
</operation>

<operation id="1024" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:218  %tmp_206_2_cast = sext i14 %tmp_206_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_2_cast"/></StgValue>
</operation>

<operation id="1025" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:219  %tmp_207_2 = sext i16 %rr_1_V_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_207_2"/></StgValue>
</operation>

<operation id="1026" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:220  %p_Val2_70_2 = add i17 %tmp_207_2, %tmp_206_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_70_2"/></StgValue>
</operation>

<operation id="1027" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:221  %tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1028" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:222  %p_Val2_71_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_70_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_71_2"/></StgValue>
</operation>

<operation id="1029" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:224  %tmp_210_2 = zext i1 %tmp_293 to i8

]]></Node>
<StgValue><ssdm name="tmp_210_2"/></StgValue>
</operation>

<operation id="1030" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:225  %tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1031" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:226  %p_Val2_72_2 = add i8 %tmp_210_2, %p_Val2_71_2

]]></Node>
<StgValue><ssdm name="p_Val2_72_2"/></StgValue>
</operation>

<operation id="1032" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:227  %tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_72_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1033" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:228  %tmp_215_2 = xor i1 %tmp_295, true

]]></Node>
<StgValue><ssdm name="tmp_215_2"/></StgValue>
</operation>

<operation id="1034" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:229  %carry_16_2 = and i1 %tmp_294, %tmp_215_2

]]></Node>
<StgValue><ssdm name="carry_16_2"/></StgValue>
</operation>

<operation id="1035" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:231  %p_Result_132_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_70_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_132_2"/></StgValue>
</operation>

<operation id="1036" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:232  %Range2_all_ones_4_2 = icmp eq i2 %p_Result_132_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_2"/></StgValue>
</operation>

<operation id="1037" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:233  %p_Result_133_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_70_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_133_2"/></StgValue>
</operation>

<operation id="1038" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:234  %Range1_all_ones_4_2 = icmp eq i3 %p_Result_133_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_2"/></StgValue>
</operation>

<operation id="1039" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:235  %Range1_all_zeros_4_2 = icmp eq i3 %p_Result_133_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_2"/></StgValue>
</operation>

<operation id="1040" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:302  %tmp_206_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_126, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_206_3"/></StgValue>
</operation>

<operation id="1041" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:303  %tmp_206_3_cast = sext i14 %tmp_206_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_3_cast"/></StgValue>
</operation>

<operation id="1042" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:304  %tmp_207_3 = sext i16 %rr_1_V_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_207_3"/></StgValue>
</operation>

<operation id="1043" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:305  %p_Val2_70_3 = add i17 %tmp_207_3, %tmp_206_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_70_3"/></StgValue>
</operation>

<operation id="1044" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:306  %tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1045" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:307  %p_Val2_71_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_70_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_71_3"/></StgValue>
</operation>

<operation id="1046" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:309  %tmp_210_3 = zext i1 %tmp_303 to i8

]]></Node>
<StgValue><ssdm name="tmp_210_3"/></StgValue>
</operation>

<operation id="1047" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:310  %tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1048" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:311  %p_Val2_72_3 = add i8 %tmp_210_3, %p_Val2_71_3

]]></Node>
<StgValue><ssdm name="p_Val2_72_3"/></StgValue>
</operation>

<operation id="1049" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:312  %tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_72_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1050" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:313  %tmp_215_3 = xor i1 %tmp_305, true

]]></Node>
<StgValue><ssdm name="tmp_215_3"/></StgValue>
</operation>

<operation id="1051" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:314  %carry_16_3 = and i1 %tmp_304, %tmp_215_3

]]></Node>
<StgValue><ssdm name="carry_16_3"/></StgValue>
</operation>

<operation id="1052" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:316  %p_Result_132_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_70_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_132_3"/></StgValue>
</operation>

<operation id="1053" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:317  %Range2_all_ones_4_3 = icmp eq i2 %p_Result_132_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_3"/></StgValue>
</operation>

<operation id="1054" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:318  %p_Result_133_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_70_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_133_3"/></StgValue>
</operation>

<operation id="1055" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:319  %Range1_all_ones_4_3 = icmp eq i3 %p_Result_133_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_3"/></StgValue>
</operation>

<operation id="1056" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:320  %Range1_all_zeros_4_3 = icmp eq i3 %p_Result_133_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_3"/></StgValue>
</operation>

<operation id="1057" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:387  %tmp_206_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_128, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_206_4"/></StgValue>
</operation>

<operation id="1058" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:388  %tmp_206_4_cast = sext i14 %tmp_206_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_4_cast"/></StgValue>
</operation>

<operation id="1059" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:389  %tmp_207_4 = sext i16 %rr_1_V_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_207_4"/></StgValue>
</operation>

<operation id="1060" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:390  %p_Val2_70_4 = add i17 %tmp_207_4, %tmp_206_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_70_4"/></StgValue>
</operation>

<operation id="1061" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:391  %tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1062" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:392  %p_Val2_71_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_70_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_71_4"/></StgValue>
</operation>

<operation id="1063" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:394  %tmp_210_4 = zext i1 %tmp_313 to i8

]]></Node>
<StgValue><ssdm name="tmp_210_4"/></StgValue>
</operation>

<operation id="1064" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:395  %tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1065" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:396  %p_Val2_72_4 = add i8 %tmp_210_4, %p_Val2_71_4

]]></Node>
<StgValue><ssdm name="p_Val2_72_4"/></StgValue>
</operation>

<operation id="1066" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:397  %tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_72_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="1067" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:398  %tmp_215_4 = xor i1 %tmp_315, true

]]></Node>
<StgValue><ssdm name="tmp_215_4"/></StgValue>
</operation>

<operation id="1068" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:399  %carry_16_4 = and i1 %tmp_314, %tmp_215_4

]]></Node>
<StgValue><ssdm name="carry_16_4"/></StgValue>
</operation>

<operation id="1069" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:401  %p_Result_132_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_70_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_132_4"/></StgValue>
</operation>

<operation id="1070" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:402  %Range2_all_ones_4_4 = icmp eq i2 %p_Result_132_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_4"/></StgValue>
</operation>

<operation id="1071" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:403  %p_Result_133_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_70_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_133_4"/></StgValue>
</operation>

<operation id="1072" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:404  %Range1_all_ones_4_4 = icmp eq i3 %p_Result_133_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_4"/></StgValue>
</operation>

<operation id="1073" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:405  %Range1_all_zeros_4_4 = icmp eq i3 %p_Result_133_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_4"/></StgValue>
</operation>

<operation id="1074" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:472  %tmp_206_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_130, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_206_5"/></StgValue>
</operation>

<operation id="1075" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:473  %tmp_206_5_cast = sext i14 %tmp_206_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_5_cast"/></StgValue>
</operation>

<operation id="1076" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:474  %tmp_207_5 = sext i16 %rr_1_V_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_207_5"/></StgValue>
</operation>

<operation id="1077" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:475  %p_Val2_70_5 = add i17 %tmp_207_5, %tmp_206_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_70_5"/></StgValue>
</operation>

<operation id="1078" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:476  %tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1079" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:477  %p_Val2_71_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_70_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_71_5"/></StgValue>
</operation>

<operation id="1080" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:479  %tmp_210_5 = zext i1 %tmp_323 to i8

]]></Node>
<StgValue><ssdm name="tmp_210_5"/></StgValue>
</operation>

<operation id="1081" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:480  %tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="1082" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:481  %p_Val2_72_5 = add i8 %tmp_210_5, %p_Val2_71_5

]]></Node>
<StgValue><ssdm name="p_Val2_72_5"/></StgValue>
</operation>

<operation id="1083" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:482  %tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_72_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1084" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:483  %tmp_215_5 = xor i1 %tmp_325, true

]]></Node>
<StgValue><ssdm name="tmp_215_5"/></StgValue>
</operation>

<operation id="1085" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:484  %carry_16_5 = and i1 %tmp_324, %tmp_215_5

]]></Node>
<StgValue><ssdm name="carry_16_5"/></StgValue>
</operation>

<operation id="1086" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:486  %p_Result_132_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_70_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_132_5"/></StgValue>
</operation>

<operation id="1087" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:487  %Range2_all_ones_4_5 = icmp eq i2 %p_Result_132_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_5"/></StgValue>
</operation>

<operation id="1088" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:488  %p_Result_133_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_70_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_133_5"/></StgValue>
</operation>

<operation id="1089" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:489  %Range1_all_ones_4_5 = icmp eq i3 %p_Result_133_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_5"/></StgValue>
</operation>

<operation id="1090" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:490  %Range1_all_zeros_4_5 = icmp eq i3 %p_Result_133_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_5"/></StgValue>
</operation>

<operation id="1091" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:557  %tmp_206_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_132, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_206_6"/></StgValue>
</operation>

<operation id="1092" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:558  %tmp_206_6_cast = sext i14 %tmp_206_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_6_cast"/></StgValue>
</operation>

<operation id="1093" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:559  %tmp_207_6 = sext i16 %rr_1_V_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_207_6"/></StgValue>
</operation>

<operation id="1094" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:560  %p_Val2_70_6 = add i17 %tmp_207_6, %tmp_206_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_70_6"/></StgValue>
</operation>

<operation id="1095" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:561  %tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1096" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:562  %p_Val2_71_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_70_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_71_6"/></StgValue>
</operation>

<operation id="1097" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:564  %tmp_210_6 = zext i1 %tmp_333 to i8

]]></Node>
<StgValue><ssdm name="tmp_210_6"/></StgValue>
</operation>

<operation id="1098" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:565  %tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1099" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:566  %p_Val2_72_6 = add i8 %tmp_210_6, %p_Val2_71_6

]]></Node>
<StgValue><ssdm name="p_Val2_72_6"/></StgValue>
</operation>

<operation id="1100" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:567  %tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_72_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1101" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:568  %tmp_215_6 = xor i1 %tmp_335, true

]]></Node>
<StgValue><ssdm name="tmp_215_6"/></StgValue>
</operation>

<operation id="1102" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:569  %carry_16_6 = and i1 %tmp_334, %tmp_215_6

]]></Node>
<StgValue><ssdm name="carry_16_6"/></StgValue>
</operation>

<operation id="1103" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:571  %p_Result_132_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_70_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_132_6"/></StgValue>
</operation>

<operation id="1104" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:572  %Range2_all_ones_4_6 = icmp eq i2 %p_Result_132_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_6"/></StgValue>
</operation>

<operation id="1105" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:573  %p_Result_133_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_70_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_133_6"/></StgValue>
</operation>

<operation id="1106" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:574  %Range1_all_ones_4_6 = icmp eq i3 %p_Result_133_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_6"/></StgValue>
</operation>

<operation id="1107" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:575  %Range1_all_zeros_4_6 = icmp eq i3 %p_Result_133_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_6"/></StgValue>
</operation>

<operation id="1108" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:642  %tmp_206_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_134, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_206_7"/></StgValue>
</operation>

<operation id="1109" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:643  %tmp_206_7_cast = sext i14 %tmp_206_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_7_cast"/></StgValue>
</operation>

<operation id="1110" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:644  %tmp_207_7 = sext i16 %rr_1_V_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_207_7"/></StgValue>
</operation>

<operation id="1111" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:645  %p_Val2_70_7 = add i17 %tmp_207_7, %tmp_206_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_70_7"/></StgValue>
</operation>

<operation id="1112" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:646  %tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1113" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:647  %p_Val2_71_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_70_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_71_7"/></StgValue>
</operation>

<operation id="1114" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:649  %tmp_210_7 = zext i1 %tmp_343 to i8

]]></Node>
<StgValue><ssdm name="tmp_210_7"/></StgValue>
</operation>

<operation id="1115" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:650  %tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1116" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:651  %p_Val2_72_7 = add i8 %tmp_210_7, %p_Val2_71_7

]]></Node>
<StgValue><ssdm name="p_Val2_72_7"/></StgValue>
</operation>

<operation id="1117" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:652  %tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_72_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1118" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:653  %tmp_215_7 = xor i1 %tmp_345, true

]]></Node>
<StgValue><ssdm name="tmp_215_7"/></StgValue>
</operation>

<operation id="1119" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:654  %carry_16_7 = and i1 %tmp_344, %tmp_215_7

]]></Node>
<StgValue><ssdm name="carry_16_7"/></StgValue>
</operation>

<operation id="1120" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:656  %p_Result_132_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_70_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_132_7"/></StgValue>
</operation>

<operation id="1121" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:657  %Range2_all_ones_4_7 = icmp eq i2 %p_Result_132_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_7"/></StgValue>
</operation>

<operation id="1122" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:658  %p_Result_133_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_70_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_133_7"/></StgValue>
</operation>

<operation id="1123" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:659  %Range1_all_ones_4_7 = icmp eq i3 %p_Result_133_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_7"/></StgValue>
</operation>

<operation id="1124" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:660  %Range1_all_zeros_4_7 = icmp eq i3 %p_Result_133_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_7"/></StgValue>
</operation>

<operation id="1125" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:727  %tmp_206_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_136, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_206_8"/></StgValue>
</operation>

<operation id="1126" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:728  %tmp_206_8_cast = sext i14 %tmp_206_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_8_cast"/></StgValue>
</operation>

<operation id="1127" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:729  %tmp_207_8 = sext i16 %rr_1_V_15 to i17

]]></Node>
<StgValue><ssdm name="tmp_207_8"/></StgValue>
</operation>

<operation id="1128" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:730  %p_Val2_70_8 = add i17 %tmp_207_8, %tmp_206_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_70_8"/></StgValue>
</operation>

<operation id="1129" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:731  %tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1130" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:732  %p_Val2_71_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_70_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_71_8"/></StgValue>
</operation>

<operation id="1131" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:734  %tmp_210_8 = zext i1 %tmp_353 to i8

]]></Node>
<StgValue><ssdm name="tmp_210_8"/></StgValue>
</operation>

<operation id="1132" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:735  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="1133" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:736  %p_Val2_72_8 = add i8 %tmp_210_8, %p_Val2_71_8

]]></Node>
<StgValue><ssdm name="p_Val2_72_8"/></StgValue>
</operation>

<operation id="1134" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:737  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_72_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1135" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:738  %tmp_215_8 = xor i1 %tmp_355, true

]]></Node>
<StgValue><ssdm name="tmp_215_8"/></StgValue>
</operation>

<operation id="1136" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:739  %carry_16_8 = and i1 %tmp_354, %tmp_215_8

]]></Node>
<StgValue><ssdm name="carry_16_8"/></StgValue>
</operation>

<operation id="1137" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:741  %p_Result_132_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_70_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_132_8"/></StgValue>
</operation>

<operation id="1138" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:742  %Range2_all_ones_4_8 = icmp eq i2 %p_Result_132_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_8"/></StgValue>
</operation>

<operation id="1139" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:743  %p_Result_133_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_70_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_133_8"/></StgValue>
</operation>

<operation id="1140" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:744  %Range1_all_ones_4_8 = icmp eq i3 %p_Result_133_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_8"/></StgValue>
</operation>

<operation id="1141" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:745  %Range1_all_zeros_4_8 = icmp eq i3 %p_Result_133_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_8"/></StgValue>
</operation>

<operation id="1142" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:812  %tmp_206_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_138, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_206_9"/></StgValue>
</operation>

<operation id="1143" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:813  %tmp_206_9_cast = sext i14 %tmp_206_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_9_cast"/></StgValue>
</operation>

<operation id="1144" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:814  %tmp_207_9 = sext i16 %rr_1_V_16 to i17

]]></Node>
<StgValue><ssdm name="tmp_207_9"/></StgValue>
</operation>

<operation id="1145" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:815  %p_Val2_70_9 = add i17 %tmp_207_9, %tmp_206_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_70_9"/></StgValue>
</operation>

<operation id="1146" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:816  %tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="1147" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:817  %p_Val2_71_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_70_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_71_9"/></StgValue>
</operation>

<operation id="1148" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:819  %tmp_210_9 = zext i1 %tmp_363 to i8

]]></Node>
<StgValue><ssdm name="tmp_210_9"/></StgValue>
</operation>

<operation id="1149" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:820  %tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="1150" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:821  %p_Val2_72_9 = add i8 %tmp_210_9, %p_Val2_71_9

]]></Node>
<StgValue><ssdm name="p_Val2_72_9"/></StgValue>
</operation>

<operation id="1151" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:822  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_72_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="1152" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:823  %tmp_215_9 = xor i1 %tmp_365, true

]]></Node>
<StgValue><ssdm name="tmp_215_9"/></StgValue>
</operation>

<operation id="1153" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:824  %carry_16_9 = and i1 %tmp_364, %tmp_215_9

]]></Node>
<StgValue><ssdm name="carry_16_9"/></StgValue>
</operation>

<operation id="1154" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:826  %p_Result_132_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_70_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_132_9"/></StgValue>
</operation>

<operation id="1155" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:827  %Range2_all_ones_4_9 = icmp eq i2 %p_Result_132_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_9"/></StgValue>
</operation>

<operation id="1156" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:828  %p_Result_133_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_70_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_133_9"/></StgValue>
</operation>

<operation id="1157" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:829  %Range1_all_ones_4_9 = icmp eq i3 %p_Result_133_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_9"/></StgValue>
</operation>

<operation id="1158" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:830  %Range1_all_zeros_4_9 = icmp eq i3 %p_Result_133_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_9"/></StgValue>
</operation>

<operation id="1159" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:897  %tmp_206_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_140, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_206_s"/></StgValue>
</operation>

<operation id="1160" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:898  %tmp_206_cast = sext i14 %tmp_206_s to i17

]]></Node>
<StgValue><ssdm name="tmp_206_cast"/></StgValue>
</operation>

<operation id="1161" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:899  %tmp_207_s = sext i16 %rr_1_V_17 to i17

]]></Node>
<StgValue><ssdm name="tmp_207_s"/></StgValue>
</operation>

<operation id="1162" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:900  %p_Val2_70_s = add i17 %tmp_207_s, %tmp_206_cast

]]></Node>
<StgValue><ssdm name="p_Val2_70_s"/></StgValue>
</operation>

<operation id="1163" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:901  %tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="1164" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:902  %p_Val2_71_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_70_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_71_s"/></StgValue>
</operation>

<operation id="1165" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:904  %tmp_210_s = zext i1 %tmp_373 to i8

]]></Node>
<StgValue><ssdm name="tmp_210_s"/></StgValue>
</operation>

<operation id="1166" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:905  %tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="1167" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:906  %p_Val2_72_s = add i8 %tmp_210_s, %p_Val2_71_s

]]></Node>
<StgValue><ssdm name="p_Val2_72_s"/></StgValue>
</operation>

<operation id="1168" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:907  %tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_72_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1169" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:908  %tmp_215_s = xor i1 %tmp_375, true

]]></Node>
<StgValue><ssdm name="tmp_215_s"/></StgValue>
</operation>

<operation id="1170" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:909  %carry_16_s = and i1 %tmp_374, %tmp_215_s

]]></Node>
<StgValue><ssdm name="carry_16_s"/></StgValue>
</operation>

<operation id="1171" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:911  %p_Result_132_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_70_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_132_s"/></StgValue>
</operation>

<operation id="1172" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:912  %Range2_all_ones_4_s = icmp eq i2 %p_Result_132_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_s"/></StgValue>
</operation>

<operation id="1173" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:913  %p_Result_133_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_70_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_133_s"/></StgValue>
</operation>

<operation id="1174" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:914  %Range1_all_ones_4_s = icmp eq i3 %p_Result_133_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_s"/></StgValue>
</operation>

<operation id="1175" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:915  %Range1_all_zeros_4_s = icmp eq i3 %p_Result_133_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_s"/></StgValue>
</operation>

<operation id="1176" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader152.preheader_ifconv:982  %tmp_206_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_142, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_206_10"/></StgValue>
</operation>

<operation id="1177" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="17" op_0_bw="14">
<![CDATA[
.preheader152.preheader_ifconv:983  %tmp_206_10_cast = sext i14 %tmp_206_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_206_10_cast"/></StgValue>
</operation>

<operation id="1178" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="17" op_0_bw="16">
<![CDATA[
.preheader152.preheader_ifconv:984  %tmp_207_10 = sext i16 %rr_1_V_18 to i17

]]></Node>
<StgValue><ssdm name="tmp_207_10"/></StgValue>
</operation>

<operation id="1179" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader152.preheader_ifconv:985  %p_Val2_70_10 = add i17 %tmp_207_10, %tmp_206_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_70_10"/></StgValue>
</operation>

<operation id="1180" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:986  %tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="1181" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:987  %p_Val2_71_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_70_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_71_10"/></StgValue>
</operation>

<operation id="1182" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:989  %tmp_210_10 = zext i1 %tmp_383 to i8

]]></Node>
<StgValue><ssdm name="tmp_210_10"/></StgValue>
</operation>

<operation id="1183" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:990  %tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="1184" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:991  %p_Val2_72_10 = add i8 %tmp_210_10, %p_Val2_71_10

]]></Node>
<StgValue><ssdm name="p_Val2_72_10"/></StgValue>
</operation>

<operation id="1185" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:992  %tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_72_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="1186" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:993  %tmp_215_10 = xor i1 %tmp_385, true

]]></Node>
<StgValue><ssdm name="tmp_215_10"/></StgValue>
</operation>

<operation id="1187" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:994  %carry_16_10 = and i1 %tmp_384, %tmp_215_10

]]></Node>
<StgValue><ssdm name="carry_16_10"/></StgValue>
</operation>

<operation id="1188" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:996  %p_Result_132_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_70_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_132_10"/></StgValue>
</operation>

<operation id="1189" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader152.preheader_ifconv:997  %Range2_all_ones_4_10 = icmp eq i2 %p_Result_132_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4_10"/></StgValue>
</operation>

<operation id="1190" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:998  %p_Result_133_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_70_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_133_10"/></StgValue>
</operation>

<operation id="1191" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:999  %Range1_all_ones_4_10 = icmp eq i3 %p_Result_133_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4_10"/></StgValue>
</operation>

<operation id="1192" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader152.preheader_ifconv:1000  %Range1_all_zeros_4_10 = icmp eq i3 %p_Result_133_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4_10"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1193" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="carry_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:60  %tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1194" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:66  %deleted_zeros_4 = select i1 %carry_2, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="1195" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp><literal name="carry_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:67  %tmp_92 = xor i1 %tmp_231, true

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1196" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="carry_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:68  %p_41_i_i5 = and i1 %Range2_all_ones_4, %tmp_92

]]></Node>
<StgValue><ssdm name="p_41_i_i5"/></StgValue>
</operation>

<operation id="1197" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:69  %deleted_ones_4 = select i1 %carry_2, i1 %p_41_i_i5, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="1198" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:70  %p_38_i_i5 = and i1 %carry_2, %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="p_38_i_i5"/></StgValue>
</operation>

<operation id="1199" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:71  %p_not_i_i4 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4"/></StgValue>
</operation>

<operation id="1200" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:72  %brmerge_i_i1 = or i1 %tmp_230, %p_not_i_i4

]]></Node>
<StgValue><ssdm name="brmerge_i_i1"/></StgValue>
</operation>

<operation id="1201" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:73  %tmp_93 = xor i1 %tmp_227, true

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1202" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:74  %overflow_8 = and i1 %brmerge_i_i1, %tmp_93

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="1203" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:75  %brmerge40_demorgan_i_1 = and i1 %tmp_230, %deleted_ones_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_1"/></StgValue>
</operation>

<operation id="1204" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:76  %tmp3_demorgan = or i1 %p_38_i_i5, %brmerge40_demorgan_i_1

]]></Node>
<StgValue><ssdm name="tmp3_demorgan"/></StgValue>
</operation>

<operation id="1205" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:77  %tmp3 = xor i1 %tmp3_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="1206" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:78  %underflow_8 = and i1 %tmp_227, %tmp3

]]></Node>
<StgValue><ssdm name="underflow_8"/></StgValue>
</operation>

<operation id="1207" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:79  %brmerge_i_i_i4 = or i1 %underflow_8, %overflow_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4"/></StgValue>
</operation>

<operation id="1208" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp><literal name="carry_16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:145  %tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1209" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:151  %deleted_zeros_4_1 = select i1 %carry_16_1, i1 %Range1_all_ones_4_1, i1 %Range1_all_zeros_4_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_1"/></StgValue>
</operation>

<operation id="1210" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="carry_16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:152  %tmp_230_1 = xor i1 %tmp_280, true

]]></Node>
<StgValue><ssdm name="tmp_230_1"/></StgValue>
</operation>

<operation id="1211" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="carry_16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:153  %p_41_i_i5_1 = and i1 %Range2_all_ones_4_1, %tmp_230_1

]]></Node>
<StgValue><ssdm name="p_41_i_i5_1"/></StgValue>
</operation>

<operation id="1212" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:154  %deleted_ones_4_1 = select i1 %carry_16_1, i1 %p_41_i_i5_1, i1 %Range1_all_ones_4_1

]]></Node>
<StgValue><ssdm name="deleted_ones_4_1"/></StgValue>
</operation>

<operation id="1213" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:155  %p_38_i_i5_1 = and i1 %carry_16_1, %Range1_all_ones_4_1

]]></Node>
<StgValue><ssdm name="p_38_i_i5_1"/></StgValue>
</operation>

<operation id="1214" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:156  %p_not_i_i4_1 = xor i1 %deleted_zeros_4_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_1"/></StgValue>
</operation>

<operation id="1215" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:157  %brmerge_i_i1_1 = or i1 %tmp_273, %p_not_i_i4_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_1"/></StgValue>
</operation>

<operation id="1216" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:158  %tmp_242_1 = xor i1 %tmp_265, true

]]></Node>
<StgValue><ssdm name="tmp_242_1"/></StgValue>
</operation>

<operation id="1217" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:159  %overflow_8_1 = and i1 %brmerge_i_i1_1, %tmp_242_1

]]></Node>
<StgValue><ssdm name="overflow_8_1"/></StgValue>
</operation>

<operation id="1218" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:160  %brmerge40_demorgan_i_3 = and i1 %tmp_273, %deleted_ones_4_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_3"/></StgValue>
</operation>

<operation id="1219" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:161  %tmp7_demorgan = or i1 %p_38_i_i5_1, %brmerge40_demorgan_i_3

]]></Node>
<StgValue><ssdm name="tmp7_demorgan"/></StgValue>
</operation>

<operation id="1220" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:162  %tmp7 = xor i1 %tmp7_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="1221" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:163  %underflow_8_1 = and i1 %tmp_265, %tmp7

]]></Node>
<StgValue><ssdm name="underflow_8_1"/></StgValue>
</operation>

<operation id="1222" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:164  %brmerge_i_i_i4_1 = or i1 %underflow_8_1, %overflow_8_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_1"/></StgValue>
</operation>

<operation id="1223" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp><literal name="carry_16_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:230  %tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1224" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:236  %deleted_zeros_4_2 = select i1 %carry_16_2, i1 %Range1_all_ones_4_2, i1 %Range1_all_zeros_4_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_2"/></StgValue>
</operation>

<operation id="1225" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="carry_16_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:237  %tmp_230_2 = xor i1 %tmp_296, true

]]></Node>
<StgValue><ssdm name="tmp_230_2"/></StgValue>
</operation>

<operation id="1226" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp><literal name="carry_16_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:238  %p_41_i_i5_2 = and i1 %Range2_all_ones_4_2, %tmp_230_2

]]></Node>
<StgValue><ssdm name="p_41_i_i5_2"/></StgValue>
</operation>

<operation id="1227" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:239  %deleted_ones_4_2 = select i1 %carry_16_2, i1 %p_41_i_i5_2, i1 %Range1_all_ones_4_2

]]></Node>
<StgValue><ssdm name="deleted_ones_4_2"/></StgValue>
</operation>

<operation id="1228" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:240  %p_38_i_i5_2 = and i1 %carry_16_2, %Range1_all_ones_4_2

]]></Node>
<StgValue><ssdm name="p_38_i_i5_2"/></StgValue>
</operation>

<operation id="1229" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:241  %p_not_i_i4_2 = xor i1 %deleted_zeros_4_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_2"/></StgValue>
</operation>

<operation id="1230" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:242  %brmerge_i_i1_2 = or i1 %tmp_295, %p_not_i_i4_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_2"/></StgValue>
</operation>

<operation id="1231" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:243  %tmp_242_2 = xor i1 %tmp_292, true

]]></Node>
<StgValue><ssdm name="tmp_242_2"/></StgValue>
</operation>

<operation id="1232" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:244  %overflow_8_2 = and i1 %brmerge_i_i1_2, %tmp_242_2

]]></Node>
<StgValue><ssdm name="overflow_8_2"/></StgValue>
</operation>

<operation id="1233" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:245  %brmerge40_demorgan_i_5 = and i1 %tmp_295, %deleted_ones_4_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_5"/></StgValue>
</operation>

<operation id="1234" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:246  %tmp11_demorgan = or i1 %p_38_i_i5_2, %brmerge40_demorgan_i_5

]]></Node>
<StgValue><ssdm name="tmp11_demorgan"/></StgValue>
</operation>

<operation id="1235" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:247  %tmp11 = xor i1 %tmp11_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1236" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:248  %underflow_8_2 = and i1 %tmp_292, %tmp11

]]></Node>
<StgValue><ssdm name="underflow_8_2"/></StgValue>
</operation>

<operation id="1237" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:249  %brmerge_i_i_i4_2 = or i1 %underflow_8_2, %overflow_8_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_2"/></StgValue>
</operation>

<operation id="1238" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="carry_16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:315  %tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1239" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:321  %deleted_zeros_4_3 = select i1 %carry_16_3, i1 %Range1_all_ones_4_3, i1 %Range1_all_zeros_4_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_3"/></StgValue>
</operation>

<operation id="1240" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="carry_16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:322  %tmp_230_3 = xor i1 %tmp_306, true

]]></Node>
<StgValue><ssdm name="tmp_230_3"/></StgValue>
</operation>

<operation id="1241" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="carry_16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:323  %p_41_i_i5_3 = and i1 %Range2_all_ones_4_3, %tmp_230_3

]]></Node>
<StgValue><ssdm name="p_41_i_i5_3"/></StgValue>
</operation>

<operation id="1242" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:324  %deleted_ones_4_3 = select i1 %carry_16_3, i1 %p_41_i_i5_3, i1 %Range1_all_ones_4_3

]]></Node>
<StgValue><ssdm name="deleted_ones_4_3"/></StgValue>
</operation>

<operation id="1243" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:325  %p_38_i_i5_3 = and i1 %carry_16_3, %Range1_all_ones_4_3

]]></Node>
<StgValue><ssdm name="p_38_i_i5_3"/></StgValue>
</operation>

<operation id="1244" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:326  %p_not_i_i4_3 = xor i1 %deleted_zeros_4_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_3"/></StgValue>
</operation>

<operation id="1245" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:327  %brmerge_i_i1_3 = or i1 %tmp_305, %p_not_i_i4_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_3"/></StgValue>
</operation>

<operation id="1246" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:328  %tmp_242_3 = xor i1 %tmp_302, true

]]></Node>
<StgValue><ssdm name="tmp_242_3"/></StgValue>
</operation>

<operation id="1247" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:329  %overflow_8_3 = and i1 %brmerge_i_i1_3, %tmp_242_3

]]></Node>
<StgValue><ssdm name="overflow_8_3"/></StgValue>
</operation>

<operation id="1248" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:330  %brmerge40_demorgan_i_7 = and i1 %tmp_305, %deleted_ones_4_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_7"/></StgValue>
</operation>

<operation id="1249" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:331  %tmp15_demorgan = or i1 %p_38_i_i5_3, %brmerge40_demorgan_i_7

]]></Node>
<StgValue><ssdm name="tmp15_demorgan"/></StgValue>
</operation>

<operation id="1250" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:332  %tmp15 = xor i1 %tmp15_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="1251" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:333  %underflow_8_3 = and i1 %tmp_302, %tmp15

]]></Node>
<StgValue><ssdm name="underflow_8_3"/></StgValue>
</operation>

<operation id="1252" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:334  %brmerge_i_i_i4_3 = or i1 %underflow_8_3, %overflow_8_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_3"/></StgValue>
</operation>

<operation id="1253" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="carry_16_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:400  %tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1254" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:406  %deleted_zeros_4_4 = select i1 %carry_16_4, i1 %Range1_all_ones_4_4, i1 %Range1_all_zeros_4_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_4"/></StgValue>
</operation>

<operation id="1255" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="carry_16_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:407  %tmp_230_4 = xor i1 %tmp_316, true

]]></Node>
<StgValue><ssdm name="tmp_230_4"/></StgValue>
</operation>

<operation id="1256" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="carry_16_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:408  %p_41_i_i5_4 = and i1 %Range2_all_ones_4_4, %tmp_230_4

]]></Node>
<StgValue><ssdm name="p_41_i_i5_4"/></StgValue>
</operation>

<operation id="1257" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:409  %deleted_ones_4_4 = select i1 %carry_16_4, i1 %p_41_i_i5_4, i1 %Range1_all_ones_4_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4_4"/></StgValue>
</operation>

<operation id="1258" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:410  %p_38_i_i5_4 = and i1 %carry_16_4, %Range1_all_ones_4_4

]]></Node>
<StgValue><ssdm name="p_38_i_i5_4"/></StgValue>
</operation>

<operation id="1259" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:411  %p_not_i_i4_4 = xor i1 %deleted_zeros_4_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_4"/></StgValue>
</operation>

<operation id="1260" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:412  %brmerge_i_i1_4 = or i1 %tmp_315, %p_not_i_i4_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_4"/></StgValue>
</operation>

<operation id="1261" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:413  %tmp_242_4 = xor i1 %tmp_312, true

]]></Node>
<StgValue><ssdm name="tmp_242_4"/></StgValue>
</operation>

<operation id="1262" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:414  %overflow_8_4 = and i1 %brmerge_i_i1_4, %tmp_242_4

]]></Node>
<StgValue><ssdm name="overflow_8_4"/></StgValue>
</operation>

<operation id="1263" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:415  %brmerge40_demorgan_i_9 = and i1 %tmp_315, %deleted_ones_4_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_9"/></StgValue>
</operation>

<operation id="1264" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:416  %tmp19_demorgan = or i1 %p_38_i_i5_4, %brmerge40_demorgan_i_9

]]></Node>
<StgValue><ssdm name="tmp19_demorgan"/></StgValue>
</operation>

<operation id="1265" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:417  %tmp19 = xor i1 %tmp19_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="1266" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:418  %underflow_8_4 = and i1 %tmp_312, %tmp19

]]></Node>
<StgValue><ssdm name="underflow_8_4"/></StgValue>
</operation>

<operation id="1267" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:419  %brmerge_i_i_i4_4 = or i1 %underflow_8_4, %overflow_8_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_4"/></StgValue>
</operation>

<operation id="1268" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp><literal name="carry_16_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:485  %tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1269" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:491  %deleted_zeros_4_5 = select i1 %carry_16_5, i1 %Range1_all_ones_4_5, i1 %Range1_all_zeros_4_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_5"/></StgValue>
</operation>

<operation id="1270" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="carry_16_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:492  %tmp_230_5 = xor i1 %tmp_326, true

]]></Node>
<StgValue><ssdm name="tmp_230_5"/></StgValue>
</operation>

<operation id="1271" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="carry_16_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:493  %p_41_i_i5_5 = and i1 %Range2_all_ones_4_5, %tmp_230_5

]]></Node>
<StgValue><ssdm name="p_41_i_i5_5"/></StgValue>
</operation>

<operation id="1272" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:494  %deleted_ones_4_5 = select i1 %carry_16_5, i1 %p_41_i_i5_5, i1 %Range1_all_ones_4_5

]]></Node>
<StgValue><ssdm name="deleted_ones_4_5"/></StgValue>
</operation>

<operation id="1273" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:495  %p_38_i_i5_5 = and i1 %carry_16_5, %Range1_all_ones_4_5

]]></Node>
<StgValue><ssdm name="p_38_i_i5_5"/></StgValue>
</operation>

<operation id="1274" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:496  %p_not_i_i4_5 = xor i1 %deleted_zeros_4_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_5"/></StgValue>
</operation>

<operation id="1275" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:497  %brmerge_i_i1_5 = or i1 %tmp_325, %p_not_i_i4_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_5"/></StgValue>
</operation>

<operation id="1276" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:498  %tmp_242_5 = xor i1 %tmp_322, true

]]></Node>
<StgValue><ssdm name="tmp_242_5"/></StgValue>
</operation>

<operation id="1277" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:499  %overflow_8_5 = and i1 %brmerge_i_i1_5, %tmp_242_5

]]></Node>
<StgValue><ssdm name="overflow_8_5"/></StgValue>
</operation>

<operation id="1278" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:500  %brmerge40_demorgan_i_10 = and i1 %tmp_325, %deleted_ones_4_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_10"/></StgValue>
</operation>

<operation id="1279" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:501  %tmp23_demorgan = or i1 %p_38_i_i5_5, %brmerge40_demorgan_i_10

]]></Node>
<StgValue><ssdm name="tmp23_demorgan"/></StgValue>
</operation>

<operation id="1280" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:502  %tmp23 = xor i1 %tmp23_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="1281" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:503  %underflow_8_5 = and i1 %tmp_322, %tmp23

]]></Node>
<StgValue><ssdm name="underflow_8_5"/></StgValue>
</operation>

<operation id="1282" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:504  %brmerge_i_i_i4_5 = or i1 %underflow_8_5, %overflow_8_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_5"/></StgValue>
</operation>

<operation id="1283" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="carry_16_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:570  %tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1284" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:576  %deleted_zeros_4_6 = select i1 %carry_16_6, i1 %Range1_all_ones_4_6, i1 %Range1_all_zeros_4_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_6"/></StgValue>
</operation>

<operation id="1285" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="carry_16_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:577  %tmp_230_6 = xor i1 %tmp_336, true

]]></Node>
<StgValue><ssdm name="tmp_230_6"/></StgValue>
</operation>

<operation id="1286" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp><literal name="carry_16_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:578  %p_41_i_i5_6 = and i1 %Range2_all_ones_4_6, %tmp_230_6

]]></Node>
<StgValue><ssdm name="p_41_i_i5_6"/></StgValue>
</operation>

<operation id="1287" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:579  %deleted_ones_4_6 = select i1 %carry_16_6, i1 %p_41_i_i5_6, i1 %Range1_all_ones_4_6

]]></Node>
<StgValue><ssdm name="deleted_ones_4_6"/></StgValue>
</operation>

<operation id="1288" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:580  %p_38_i_i5_6 = and i1 %carry_16_6, %Range1_all_ones_4_6

]]></Node>
<StgValue><ssdm name="p_38_i_i5_6"/></StgValue>
</operation>

<operation id="1289" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:581  %p_not_i_i4_6 = xor i1 %deleted_zeros_4_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_6"/></StgValue>
</operation>

<operation id="1290" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:582  %brmerge_i_i1_6 = or i1 %tmp_335, %p_not_i_i4_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_6"/></StgValue>
</operation>

<operation id="1291" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:583  %tmp_242_6 = xor i1 %tmp_332, true

]]></Node>
<StgValue><ssdm name="tmp_242_6"/></StgValue>
</operation>

<operation id="1292" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:584  %overflow_8_6 = and i1 %brmerge_i_i1_6, %tmp_242_6

]]></Node>
<StgValue><ssdm name="overflow_8_6"/></StgValue>
</operation>

<operation id="1293" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:585  %brmerge40_demorgan_i_12 = and i1 %tmp_335, %deleted_ones_4_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_12"/></StgValue>
</operation>

<operation id="1294" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:586  %tmp27_demorgan = or i1 %p_38_i_i5_6, %brmerge40_demorgan_i_12

]]></Node>
<StgValue><ssdm name="tmp27_demorgan"/></StgValue>
</operation>

<operation id="1295" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:587  %tmp27 = xor i1 %tmp27_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="1296" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:588  %underflow_8_6 = and i1 %tmp_332, %tmp27

]]></Node>
<StgValue><ssdm name="underflow_8_6"/></StgValue>
</operation>

<operation id="1297" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:589  %brmerge_i_i_i4_6 = or i1 %underflow_8_6, %overflow_8_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_6"/></StgValue>
</operation>

<operation id="1298" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="carry_16_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:655  %tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1299" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:661  %deleted_zeros_4_7 = select i1 %carry_16_7, i1 %Range1_all_ones_4_7, i1 %Range1_all_zeros_4_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_7"/></StgValue>
</operation>

<operation id="1300" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="carry_16_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:662  %tmp_230_7 = xor i1 %tmp_346, true

]]></Node>
<StgValue><ssdm name="tmp_230_7"/></StgValue>
</operation>

<operation id="1301" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="carry_16_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:663  %p_41_i_i5_7 = and i1 %Range2_all_ones_4_7, %tmp_230_7

]]></Node>
<StgValue><ssdm name="p_41_i_i5_7"/></StgValue>
</operation>

<operation id="1302" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:664  %deleted_ones_4_7 = select i1 %carry_16_7, i1 %p_41_i_i5_7, i1 %Range1_all_ones_4_7

]]></Node>
<StgValue><ssdm name="deleted_ones_4_7"/></StgValue>
</operation>

<operation id="1303" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:665  %p_38_i_i5_7 = and i1 %carry_16_7, %Range1_all_ones_4_7

]]></Node>
<StgValue><ssdm name="p_38_i_i5_7"/></StgValue>
</operation>

<operation id="1304" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:666  %p_not_i_i4_7 = xor i1 %deleted_zeros_4_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_7"/></StgValue>
</operation>

<operation id="1305" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:667  %brmerge_i_i1_7 = or i1 %tmp_345, %p_not_i_i4_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_7"/></StgValue>
</operation>

<operation id="1306" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:668  %tmp_242_7 = xor i1 %tmp_342, true

]]></Node>
<StgValue><ssdm name="tmp_242_7"/></StgValue>
</operation>

<operation id="1307" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:669  %overflow_8_7 = and i1 %brmerge_i_i1_7, %tmp_242_7

]]></Node>
<StgValue><ssdm name="overflow_8_7"/></StgValue>
</operation>

<operation id="1308" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:670  %brmerge40_demorgan_i_14 = and i1 %tmp_345, %deleted_ones_4_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_14"/></StgValue>
</operation>

<operation id="1309" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:671  %tmp31_demorgan = or i1 %p_38_i_i5_7, %brmerge40_demorgan_i_14

]]></Node>
<StgValue><ssdm name="tmp31_demorgan"/></StgValue>
</operation>

<operation id="1310" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:672  %tmp31 = xor i1 %tmp31_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="1311" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:673  %underflow_8_7 = and i1 %tmp_342, %tmp31

]]></Node>
<StgValue><ssdm name="underflow_8_7"/></StgValue>
</operation>

<operation id="1312" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:674  %brmerge_i_i_i4_7 = or i1 %underflow_8_7, %overflow_8_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_7"/></StgValue>
</operation>

<operation id="1313" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="carry_16_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:740  %tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="1314" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:746  %deleted_zeros_4_8 = select i1 %carry_16_8, i1 %Range1_all_ones_4_8, i1 %Range1_all_zeros_4_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_8"/></StgValue>
</operation>

<operation id="1315" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="carry_16_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:747  %tmp_230_8 = xor i1 %tmp_356, true

]]></Node>
<StgValue><ssdm name="tmp_230_8"/></StgValue>
</operation>

<operation id="1316" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="carry_16_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:748  %p_41_i_i5_8 = and i1 %Range2_all_ones_4_8, %tmp_230_8

]]></Node>
<StgValue><ssdm name="p_41_i_i5_8"/></StgValue>
</operation>

<operation id="1317" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:749  %deleted_ones_4_8 = select i1 %carry_16_8, i1 %p_41_i_i5_8, i1 %Range1_all_ones_4_8

]]></Node>
<StgValue><ssdm name="deleted_ones_4_8"/></StgValue>
</operation>

<operation id="1318" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:750  %p_38_i_i5_8 = and i1 %carry_16_8, %Range1_all_ones_4_8

]]></Node>
<StgValue><ssdm name="p_38_i_i5_8"/></StgValue>
</operation>

<operation id="1319" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:751  %p_not_i_i4_8 = xor i1 %deleted_zeros_4_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_8"/></StgValue>
</operation>

<operation id="1320" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:752  %brmerge_i_i1_8 = or i1 %tmp_355, %p_not_i_i4_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_8"/></StgValue>
</operation>

<operation id="1321" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:753  %tmp_242_8 = xor i1 %tmp_352, true

]]></Node>
<StgValue><ssdm name="tmp_242_8"/></StgValue>
</operation>

<operation id="1322" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:754  %overflow_8_8 = and i1 %brmerge_i_i1_8, %tmp_242_8

]]></Node>
<StgValue><ssdm name="overflow_8_8"/></StgValue>
</operation>

<operation id="1323" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:755  %brmerge40_demorgan_i_16 = and i1 %tmp_355, %deleted_ones_4_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_16"/></StgValue>
</operation>

<operation id="1324" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:756  %tmp35_demorgan = or i1 %p_38_i_i5_8, %brmerge40_demorgan_i_16

]]></Node>
<StgValue><ssdm name="tmp35_demorgan"/></StgValue>
</operation>

<operation id="1325" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:757  %tmp35 = xor i1 %tmp35_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1326" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:758  %underflow_8_8 = and i1 %tmp_352, %tmp35

]]></Node>
<StgValue><ssdm name="underflow_8_8"/></StgValue>
</operation>

<operation id="1327" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:759  %brmerge_i_i_i4_8 = or i1 %underflow_8_8, %overflow_8_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_8"/></StgValue>
</operation>

<operation id="1328" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="carry_16_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:825  %tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="1329" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:831  %deleted_zeros_4_9 = select i1 %carry_16_9, i1 %Range1_all_ones_4_9, i1 %Range1_all_zeros_4_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_9"/></StgValue>
</operation>

<operation id="1330" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="carry_16_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:832  %tmp_230_9 = xor i1 %tmp_366, true

]]></Node>
<StgValue><ssdm name="tmp_230_9"/></StgValue>
</operation>

<operation id="1331" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp><literal name="carry_16_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:833  %p_41_i_i5_9 = and i1 %Range2_all_ones_4_9, %tmp_230_9

]]></Node>
<StgValue><ssdm name="p_41_i_i5_9"/></StgValue>
</operation>

<operation id="1332" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:834  %deleted_ones_4_9 = select i1 %carry_16_9, i1 %p_41_i_i5_9, i1 %Range1_all_ones_4_9

]]></Node>
<StgValue><ssdm name="deleted_ones_4_9"/></StgValue>
</operation>

<operation id="1333" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:835  %p_38_i_i5_9 = and i1 %carry_16_9, %Range1_all_ones_4_9

]]></Node>
<StgValue><ssdm name="p_38_i_i5_9"/></StgValue>
</operation>

<operation id="1334" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:836  %p_not_i_i4_9 = xor i1 %deleted_zeros_4_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_9"/></StgValue>
</operation>

<operation id="1335" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:837  %brmerge_i_i1_9 = or i1 %tmp_365, %p_not_i_i4_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_9"/></StgValue>
</operation>

<operation id="1336" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:838  %tmp_242_9 = xor i1 %tmp_362, true

]]></Node>
<StgValue><ssdm name="tmp_242_9"/></StgValue>
</operation>

<operation id="1337" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:839  %overflow_8_9 = and i1 %brmerge_i_i1_9, %tmp_242_9

]]></Node>
<StgValue><ssdm name="overflow_8_9"/></StgValue>
</operation>

<operation id="1338" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:840  %brmerge40_demorgan_i_18 = and i1 %tmp_365, %deleted_ones_4_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_18"/></StgValue>
</operation>

<operation id="1339" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:841  %tmp39_demorgan = or i1 %p_38_i_i5_9, %brmerge40_demorgan_i_18

]]></Node>
<StgValue><ssdm name="tmp39_demorgan"/></StgValue>
</operation>

<operation id="1340" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:842  %tmp39 = xor i1 %tmp39_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1341" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:843  %underflow_8_9 = and i1 %tmp_362, %tmp39

]]></Node>
<StgValue><ssdm name="underflow_8_9"/></StgValue>
</operation>

<operation id="1342" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:844  %brmerge_i_i_i4_9 = or i1 %underflow_8_9, %overflow_8_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_9"/></StgValue>
</operation>

<operation id="1343" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="carry_16_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:910  %tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1344" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:916  %deleted_zeros_4_s = select i1 %carry_16_s, i1 %Range1_all_ones_4_s, i1 %Range1_all_zeros_4_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_s"/></StgValue>
</operation>

<operation id="1345" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="carry_16_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:917  %tmp_230_s = xor i1 %tmp_376, true

]]></Node>
<StgValue><ssdm name="tmp_230_s"/></StgValue>
</operation>

<operation id="1346" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="carry_16_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:918  %p_41_i_i5_s = and i1 %Range2_all_ones_4_s, %tmp_230_s

]]></Node>
<StgValue><ssdm name="p_41_i_i5_s"/></StgValue>
</operation>

<operation id="1347" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:919  %deleted_ones_4_s = select i1 %carry_16_s, i1 %p_41_i_i5_s, i1 %Range1_all_ones_4_s

]]></Node>
<StgValue><ssdm name="deleted_ones_4_s"/></StgValue>
</operation>

<operation id="1348" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:920  %p_38_i_i5_s = and i1 %carry_16_s, %Range1_all_ones_4_s

]]></Node>
<StgValue><ssdm name="p_38_i_i5_s"/></StgValue>
</operation>

<operation id="1349" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:921  %p_not_i_i4_s = xor i1 %deleted_zeros_4_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_s"/></StgValue>
</operation>

<operation id="1350" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:922  %brmerge_i_i1_s = or i1 %tmp_375, %p_not_i_i4_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_s"/></StgValue>
</operation>

<operation id="1351" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:923  %tmp_242_s = xor i1 %tmp_372, true

]]></Node>
<StgValue><ssdm name="tmp_242_s"/></StgValue>
</operation>

<operation id="1352" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:924  %overflow_8_s = and i1 %brmerge_i_i1_s, %tmp_242_s

]]></Node>
<StgValue><ssdm name="overflow_8_s"/></StgValue>
</operation>

<operation id="1353" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:925  %brmerge40_demorgan_i_20 = and i1 %tmp_375, %deleted_ones_4_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_20"/></StgValue>
</operation>

<operation id="1354" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:926  %tmp43_demorgan = or i1 %p_38_i_i5_s, %brmerge40_demorgan_i_20

]]></Node>
<StgValue><ssdm name="tmp43_demorgan"/></StgValue>
</operation>

<operation id="1355" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:927  %tmp43 = xor i1 %tmp43_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1356" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:928  %underflow_8_s = and i1 %tmp_372, %tmp43

]]></Node>
<StgValue><ssdm name="underflow_8_s"/></StgValue>
</operation>

<operation id="1357" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:929  %brmerge_i_i_i4_s = or i1 %underflow_8_s, %overflow_8_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_s"/></StgValue>
</operation>

<operation id="1358" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="carry_16_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader152.preheader_ifconv:995  %tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_70_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="1359" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1001  %deleted_zeros_4_10 = select i1 %carry_16_10, i1 %Range1_all_ones_4_10, i1 %Range1_all_zeros_4_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_4_10"/></StgValue>
</operation>

<operation id="1360" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="carry_16_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1002  %tmp_230_10 = xor i1 %tmp_386, true

]]></Node>
<StgValue><ssdm name="tmp_230_10"/></StgValue>
</operation>

<operation id="1361" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="carry_16_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1003  %p_41_i_i5_10 = and i1 %Range2_all_ones_4_10, %tmp_230_10

]]></Node>
<StgValue><ssdm name="p_41_i_i5_10"/></StgValue>
</operation>

<operation id="1362" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1004  %deleted_ones_4_10 = select i1 %carry_16_10, i1 %p_41_i_i5_10, i1 %Range1_all_ones_4_10

]]></Node>
<StgValue><ssdm name="deleted_ones_4_10"/></StgValue>
</operation>

<operation id="1363" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1005  %p_38_i_i5_10 = and i1 %carry_16_10, %Range1_all_ones_4_10

]]></Node>
<StgValue><ssdm name="p_38_i_i5_10"/></StgValue>
</operation>

<operation id="1364" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1006  %p_not_i_i4_10 = xor i1 %deleted_zeros_4_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i4_10"/></StgValue>
</operation>

<operation id="1365" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1007  %brmerge_i_i1_10 = or i1 %tmp_385, %p_not_i_i4_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i1_10"/></StgValue>
</operation>

<operation id="1366" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1008  %tmp_242_10 = xor i1 %tmp_382, true

]]></Node>
<StgValue><ssdm name="tmp_242_10"/></StgValue>
</operation>

<operation id="1367" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1009  %overflow_8_10 = and i1 %brmerge_i_i1_10, %tmp_242_10

]]></Node>
<StgValue><ssdm name="overflow_8_10"/></StgValue>
</operation>

<operation id="1368" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1010  %brmerge40_demorgan_i_22 = and i1 %tmp_385, %deleted_ones_4_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_22"/></StgValue>
</operation>

<operation id="1369" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1011  %tmp47_demorgan = or i1 %p_38_i_i5_10, %brmerge40_demorgan_i_22

]]></Node>
<StgValue><ssdm name="tmp47_demorgan"/></StgValue>
</operation>

<operation id="1370" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1012  %tmp47 = xor i1 %tmp47_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="1371" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1013  %underflow_8_10 = and i1 %tmp_382, %tmp47

]]></Node>
<StgValue><ssdm name="underflow_8_10"/></StgValue>
</operation>

<operation id="1372" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1014  %brmerge_i_i_i4_10 = or i1 %underflow_8_10, %overflow_8_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i4_10"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1373" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:80  %tmp4 = or i1 %brmerge40_demorgan_i_1, %tmp_93

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="1374" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:81  %underflow_8_not = or i1 %tmp4, %p_38_i_i5

]]></Node>
<StgValue><ssdm name="underflow_8_not"/></StgValue>
</operation>

<operation id="1375" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:82  %p_Val2_72_mux = select i1 %brmerge_i_i_i4, i8 127, i8 %p_Val2_11

]]></Node>
<StgValue><ssdm name="p_Val2_72_mux"/></StgValue>
</operation>

<operation id="1376" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:83  %p_Val2_3 = select i1 %underflow_8, i8 -128, i8 %p_Val2_11

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="1377" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:84  %this_assign_32_1 = select i1 %underflow_8_not, i8 %p_Val2_72_mux, i8 %p_Val2_3

]]></Node>
<StgValue><ssdm name="this_assign_32_1"/></StgValue>
</operation>

<operation id="1378" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:85  store i8 %this_assign_32_1, i8* %ShuffleConvs_2_Downs_108, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1379" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:165  %tmp8 = or i1 %brmerge40_demorgan_i_3, %tmp_242_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="1380" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:166  %underflow_8_not_1 = or i1 %tmp8, %p_38_i_i5_1

]]></Node>
<StgValue><ssdm name="underflow_8_not_1"/></StgValue>
</operation>

<operation id="1381" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:167  %p_Val2_72_mux_1 = select i1 %brmerge_i_i_i4_1, i8 127, i8 %p_Val2_72_1

]]></Node>
<StgValue><ssdm name="p_Val2_72_mux_1"/></StgValue>
</operation>

<operation id="1382" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:168  %p_Val2_72_1_77 = select i1 %underflow_8_1, i8 -128, i8 %p_Val2_72_1

]]></Node>
<StgValue><ssdm name="p_Val2_72_1_77"/></StgValue>
</operation>

<operation id="1383" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:169  %this_assign_32_1_1 = select i1 %underflow_8_not_1, i8 %p_Val2_72_mux_1, i8 %p_Val2_72_1_77

]]></Node>
<StgValue><ssdm name="this_assign_32_1_1"/></StgValue>
</operation>

<operation id="1384" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:170  store i8 %this_assign_32_1_1, i8* %ShuffleConvs_2_Downs_116, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1385" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:250  %tmp12 = or i1 %brmerge40_demorgan_i_5, %tmp_242_2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="1386" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:251  %underflow_8_not_2 = or i1 %tmp12, %p_38_i_i5_2

]]></Node>
<StgValue><ssdm name="underflow_8_not_2"/></StgValue>
</operation>

<operation id="1387" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:252  %p_Val2_72_mux_2 = select i1 %brmerge_i_i_i4_2, i8 127, i8 %p_Val2_72_2

]]></Node>
<StgValue><ssdm name="p_Val2_72_mux_2"/></StgValue>
</operation>

<operation id="1388" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:253  %p_Val2_72_2_79 = select i1 %underflow_8_2, i8 -128, i8 %p_Val2_72_2

]]></Node>
<StgValue><ssdm name="p_Val2_72_2_79"/></StgValue>
</operation>

<operation id="1389" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:254  %this_assign_32_1_2 = select i1 %underflow_8_not_2, i8 %p_Val2_72_mux_2, i8 %p_Val2_72_2_79

]]></Node>
<StgValue><ssdm name="this_assign_32_1_2"/></StgValue>
</operation>

<operation id="1390" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:255  store i8 %this_assign_32_1_2, i8* %ShuffleConvs_2_Downs_104, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1391" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:335  %tmp16 = or i1 %brmerge40_demorgan_i_7, %tmp_242_3

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="1392" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:336  %underflow_8_not_3 = or i1 %tmp16, %p_38_i_i5_3

]]></Node>
<StgValue><ssdm name="underflow_8_not_3"/></StgValue>
</operation>

<operation id="1393" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:337  %p_Val2_72_mux_3 = select i1 %brmerge_i_i_i4_3, i8 127, i8 %p_Val2_72_3

]]></Node>
<StgValue><ssdm name="p_Val2_72_mux_3"/></StgValue>
</operation>

<operation id="1394" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:338  %p_Val2_72_3_81 = select i1 %underflow_8_3, i8 -128, i8 %p_Val2_72_3

]]></Node>
<StgValue><ssdm name="p_Val2_72_3_81"/></StgValue>
</operation>

<operation id="1395" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:339  %this_assign_32_1_3 = select i1 %underflow_8_not_3, i8 %p_Val2_72_mux_3, i8 %p_Val2_72_3_81

]]></Node>
<StgValue><ssdm name="this_assign_32_1_3"/></StgValue>
</operation>

<operation id="1396" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:340  store i8 %this_assign_32_1_3, i8* %ShuffleConvs_2_Downs_112, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1397" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:420  %tmp20 = or i1 %brmerge40_demorgan_i_9, %tmp_242_4

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1398" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:421  %underflow_8_not_4 = or i1 %tmp20, %p_38_i_i5_4

]]></Node>
<StgValue><ssdm name="underflow_8_not_4"/></StgValue>
</operation>

<operation id="1399" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:422  %p_Val2_72_mux_4 = select i1 %brmerge_i_i_i4_4, i8 127, i8 %p_Val2_72_4

]]></Node>
<StgValue><ssdm name="p_Val2_72_mux_4"/></StgValue>
</operation>

<operation id="1400" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:423  %p_Val2_72_4_83 = select i1 %underflow_8_4, i8 -128, i8 %p_Val2_72_4

]]></Node>
<StgValue><ssdm name="p_Val2_72_4_83"/></StgValue>
</operation>

<operation id="1401" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:424  %this_assign_32_1_4 = select i1 %underflow_8_not_4, i8 %p_Val2_72_mux_4, i8 %p_Val2_72_4_83

]]></Node>
<StgValue><ssdm name="this_assign_32_1_4"/></StgValue>
</operation>

<operation id="1402" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:425  store i8 %this_assign_32_1_4, i8* %ShuffleConvs_2_Downs_110, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1403" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:505  %tmp24 = or i1 %brmerge40_demorgan_i_10, %tmp_242_5

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1404" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:506  %underflow_8_not_5 = or i1 %tmp24, %p_38_i_i5_5

]]></Node>
<StgValue><ssdm name="underflow_8_not_5"/></StgValue>
</operation>

<operation id="1405" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:507  %p_Val2_72_mux_5 = select i1 %brmerge_i_i_i4_5, i8 127, i8 %p_Val2_72_5

]]></Node>
<StgValue><ssdm name="p_Val2_72_mux_5"/></StgValue>
</operation>

<operation id="1406" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:508  %p_Val2_72_5_85 = select i1 %underflow_8_5, i8 -128, i8 %p_Val2_72_5

]]></Node>
<StgValue><ssdm name="p_Val2_72_5_85"/></StgValue>
</operation>

<operation id="1407" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:509  %this_assign_32_1_5 = select i1 %underflow_8_not_5, i8 %p_Val2_72_mux_5, i8 %p_Val2_72_5_85

]]></Node>
<StgValue><ssdm name="this_assign_32_1_5"/></StgValue>
</operation>

<operation id="1408" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:510  store i8 %this_assign_32_1_5, i8* %ShuffleConvs_2_Downs_102, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1409" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:590  %tmp28 = or i1 %brmerge40_demorgan_i_12, %tmp_242_6

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1410" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:591  %underflow_8_not_6 = or i1 %tmp28, %p_38_i_i5_6

]]></Node>
<StgValue><ssdm name="underflow_8_not_6"/></StgValue>
</operation>

<operation id="1411" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:592  %p_Val2_72_mux_6 = select i1 %brmerge_i_i_i4_6, i8 127, i8 %p_Val2_72_6

]]></Node>
<StgValue><ssdm name="p_Val2_72_mux_6"/></StgValue>
</operation>

<operation id="1412" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:593  %p_Val2_72_6_87 = select i1 %underflow_8_6, i8 -128, i8 %p_Val2_72_6

]]></Node>
<StgValue><ssdm name="p_Val2_72_6_87"/></StgValue>
</operation>

<operation id="1413" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:594  %this_assign_32_1_6 = select i1 %underflow_8_not_6, i8 %p_Val2_72_mux_6, i8 %p_Val2_72_6_87

]]></Node>
<StgValue><ssdm name="this_assign_32_1_6"/></StgValue>
</operation>

<operation id="1414" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:595  store i8 %this_assign_32_1_6, i8* %ShuffleConvs_2_Downs_106, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1415" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:675  %tmp32 = or i1 %brmerge40_demorgan_i_14, %tmp_242_7

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1416" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:676  %underflow_8_not_7 = or i1 %tmp32, %p_38_i_i5_7

]]></Node>
<StgValue><ssdm name="underflow_8_not_7"/></StgValue>
</operation>

<operation id="1417" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:677  %p_Val2_72_mux_7 = select i1 %brmerge_i_i_i4_7, i8 127, i8 %p_Val2_72_7

]]></Node>
<StgValue><ssdm name="p_Val2_72_mux_7"/></StgValue>
</operation>

<operation id="1418" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:678  %p_Val2_72_7_89 = select i1 %underflow_8_7, i8 -128, i8 %p_Val2_72_7

]]></Node>
<StgValue><ssdm name="p_Val2_72_7_89"/></StgValue>
</operation>

<operation id="1419" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:679  %this_assign_32_1_7 = select i1 %underflow_8_not_7, i8 %p_Val2_72_mux_7, i8 %p_Val2_72_7_89

]]></Node>
<StgValue><ssdm name="this_assign_32_1_7"/></StgValue>
</operation>

<operation id="1420" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:680  store i8 %this_assign_32_1_7, i8* %ShuffleConvs_2_Downs_118, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1421" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:760  %tmp36 = or i1 %brmerge40_demorgan_i_16, %tmp_242_8

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1422" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:761  %underflow_8_not_8 = or i1 %tmp36, %p_38_i_i5_8

]]></Node>
<StgValue><ssdm name="underflow_8_not_8"/></StgValue>
</operation>

<operation id="1423" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:762  %p_Val2_72_mux_8 = select i1 %brmerge_i_i_i4_8, i8 127, i8 %p_Val2_72_8

]]></Node>
<StgValue><ssdm name="p_Val2_72_mux_8"/></StgValue>
</operation>

<operation id="1424" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:763  %p_Val2_72_8_91 = select i1 %underflow_8_8, i8 -128, i8 %p_Val2_72_8

]]></Node>
<StgValue><ssdm name="p_Val2_72_8_91"/></StgValue>
</operation>

<operation id="1425" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:764  %this_assign_32_1_8 = select i1 %underflow_8_not_8, i8 %p_Val2_72_mux_8, i8 %p_Val2_72_8_91

]]></Node>
<StgValue><ssdm name="this_assign_32_1_8"/></StgValue>
</operation>

<operation id="1426" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:765  store i8 %this_assign_32_1_8, i8* %ShuffleConvs_2_Downs_114, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:845  %tmp40 = or i1 %brmerge40_demorgan_i_18, %tmp_242_9

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1428" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:846  %underflow_8_not_9 = or i1 %tmp40, %p_38_i_i5_9

]]></Node>
<StgValue><ssdm name="underflow_8_not_9"/></StgValue>
</operation>

<operation id="1429" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:847  %p_Val2_72_mux_9 = select i1 %brmerge_i_i_i4_9, i8 127, i8 %p_Val2_72_9

]]></Node>
<StgValue><ssdm name="p_Val2_72_mux_9"/></StgValue>
</operation>

<operation id="1430" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:848  %p_Val2_72_9_93 = select i1 %underflow_8_9, i8 -128, i8 %p_Val2_72_9

]]></Node>
<StgValue><ssdm name="p_Val2_72_9_93"/></StgValue>
</operation>

<operation id="1431" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:849  %this_assign_32_1_9 = select i1 %underflow_8_not_9, i8 %p_Val2_72_mux_9, i8 %p_Val2_72_9_93

]]></Node>
<StgValue><ssdm name="this_assign_32_1_9"/></StgValue>
</operation>

<operation id="1432" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:850  store i8 %this_assign_32_1_9, i8* %ShuffleConvs_2_Downs_98, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1433" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:930  %tmp44 = or i1 %brmerge40_demorgan_i_20, %tmp_242_s

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1434" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:931  %underflow_8_not_s = or i1 %tmp44, %p_38_i_i5_s

]]></Node>
<StgValue><ssdm name="underflow_8_not_s"/></StgValue>
</operation>

<operation id="1435" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:932  %p_Val2_72_mux_s = select i1 %brmerge_i_i_i4_s, i8 127, i8 %p_Val2_72_s

]]></Node>
<StgValue><ssdm name="p_Val2_72_mux_s"/></StgValue>
</operation>

<operation id="1436" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:933  %p_Val2_72_s_95 = select i1 %underflow_8_s, i8 -128, i8 %p_Val2_72_s

]]></Node>
<StgValue><ssdm name="p_Val2_72_s_95"/></StgValue>
</operation>

<operation id="1437" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:934  %this_assign_32_1_s = select i1 %underflow_8_not_s, i8 %p_Val2_72_mux_s, i8 %p_Val2_72_s_95

]]></Node>
<StgValue><ssdm name="this_assign_32_1_s"/></StgValue>
</operation>

<operation id="1438" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:935  store i8 %this_assign_32_1_s, i8* %ShuffleConvs_2_Downs_96, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1439" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1015  %tmp48 = or i1 %brmerge40_demorgan_i_22, %tmp_242_10

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1440" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader152.preheader_ifconv:1016  %underflow_8_not_10 = or i1 %tmp48, %p_38_i_i5_10

]]></Node>
<StgValue><ssdm name="underflow_8_not_10"/></StgValue>
</operation>

<operation id="1441" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:1017  %p_Val2_72_mux_10 = select i1 %brmerge_i_i_i4_10, i8 127, i8 %p_Val2_72_10

]]></Node>
<StgValue><ssdm name="p_Val2_72_mux_10"/></StgValue>
</operation>

<operation id="1442" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:1018  %p_Val2_72_10_97 = select i1 %underflow_8_10, i8 -128, i8 %p_Val2_72_10

]]></Node>
<StgValue><ssdm name="p_Val2_72_10_97"/></StgValue>
</operation>

<operation id="1443" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader152.preheader_ifconv:1019  %this_assign_32_1_10 = select i1 %underflow_8_not_10, i8 %p_Val2_72_mux_10, i8 %p_Val2_72_10_97

]]></Node>
<StgValue><ssdm name="this_assign_32_1_10"/></StgValue>
</operation>

<operation id="1444" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader152.preheader_ifconv:1020  store i8 %this_assign_32_1_10, i8* %ShuffleConvs_2_Downs_100, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1445" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0">
<![CDATA[
.preheader152.preheader_ifconv:1021  br label %.preheader153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1446" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader151:0  %h4 = phi i4 [ %h_9, %5 ], [ 1, %.preheader151.preheader ]

]]></Node>
<StgValue><ssdm name="h4"/></StgValue>
</operation>

<operation id="1447" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="7" op_0_bw="4">
<![CDATA[
.preheader151:1  %h4_cast_cast1 = zext i4 %h4 to i7

]]></Node>
<StgValue><ssdm name="h4_cast_cast1"/></StgValue>
</operation>

<operation id="1448" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="11" op_0_bw="4">
<![CDATA[
.preheader151:2  %h4_cast_cast = zext i4 %h4 to i11

]]></Node>
<StgValue><ssdm name="h4_cast_cast"/></StgValue>
</operation>

<operation id="1449" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader151:3  %tmp_198 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1450" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="7">
<![CDATA[
.preheader151:4  %p_shl10_cast = zext i7 %tmp_198 to i8

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="1451" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader151:5  %tmp_199 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1452" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="8" op_0_bw="5">
<![CDATA[
.preheader151:6  %p_shl11_cast = zext i5 %tmp_199 to i8

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="1453" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader151:7  %tmp_200 = add i8 %p_shl11_cast, %p_shl10_cast

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1454" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="9" op_0_bw="8">
<![CDATA[
.preheader151:8  %tmp_211_cast = zext i8 %tmp_200 to i9

]]></Node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="1455" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader151:9  %tmp_201 = add i9 %tmp_211_cast, 200

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1456" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader151:10  %exitcond3 = icmp eq i4 %h4, -7

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="1457" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader151:11  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1458" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader151:12  br i1 %exitcond3, label %.preheader147.preheader, label %.preheader150.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1459" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0">
<![CDATA[
.preheader150.preheader:0  br label %.preheader150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1460" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="0" op_0_bw="0">
<![CDATA[
.preheader147.preheader:0  br label %.preheader147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1461" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader150:0  %w5 = phi i4 [ %w_9, %4 ], [ 1, %.preheader150.preheader ]

]]></Node>
<StgValue><ssdm name="w5"/></StgValue>
</operation>

<operation id="1462" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="7" op_0_bw="4">
<![CDATA[
.preheader150:1  %w5_cast_cast1 = zext i4 %w5 to i7

]]></Node>
<StgValue><ssdm name="w5_cast_cast1"/></StgValue>
</operation>

<operation id="1463" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="15" op_0_bw="4">
<![CDATA[
.preheader150:2  %w5_cast_cast2 = zext i4 %w5 to i15

]]></Node>
<StgValue><ssdm name="w5_cast_cast2"/></StgValue>
</operation>

<operation id="1464" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="9" op_0_bw="4">
<![CDATA[
.preheader150:3  %w5_cast_cast3 = zext i4 %w5 to i9

]]></Node>
<StgValue><ssdm name="w5_cast_cast3"/></StgValue>
</operation>

<operation id="1465" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="4">
<![CDATA[
.preheader150:4  %w5_cast_cast = zext i4 %w5 to i8

]]></Node>
<StgValue><ssdm name="w5_cast_cast"/></StgValue>
</operation>

<operation id="1466" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader150:5  %tmp_209 = add i8 %tmp_200, %w5_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1467" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="8">
<![CDATA[
.preheader150:6  %tmp_220_cast = zext i8 %tmp_209 to i32

]]></Node>
<StgValue><ssdm name="tmp_220_cast"/></StgValue>
</operation>

<operation id="1468" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:7  %ShuffleConvs_2_Downs_143 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_143"/></StgValue>
</operation>

<operation id="1469" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader150:8  %tmp_210 = add i9 %tmp_201, %w5_cast_cast3

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1470" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="9">
<![CDATA[
.preheader150:9  %tmp_221_cast = zext i9 %tmp_210 to i32

]]></Node>
<StgValue><ssdm name="tmp_221_cast"/></StgValue>
</operation>

<operation id="1471" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:10  %ShuffleConvs_2_Downs_144 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_144"/></StgValue>
</operation>

<operation id="1472" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:11  %ShuffleConvs_2_Downs_145 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_145"/></StgValue>
</operation>

<operation id="1473" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:12  %ShuffleConvs_2_Downs_146 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_146"/></StgValue>
</operation>

<operation id="1474" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:13  %ShuffleConvs_2_Downs_147 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_147"/></StgValue>
</operation>

<operation id="1475" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:14  %ShuffleConvs_2_Downs_148 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_148"/></StgValue>
</operation>

<operation id="1476" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:15  %ShuffleConvs_2_Downs_149 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_149"/></StgValue>
</operation>

<operation id="1477" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:16  %ShuffleConvs_2_Downs_150 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_150"/></StgValue>
</operation>

<operation id="1478" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:17  %ShuffleConvs_2_Downs_151 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_151"/></StgValue>
</operation>

<operation id="1479" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:18  %ShuffleConvs_2_Downs_152 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_152"/></StgValue>
</operation>

<operation id="1480" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:19  %ShuffleConvs_2_Downs_153 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_153"/></StgValue>
</operation>

<operation id="1481" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:20  %ShuffleConvs_2_Downs_154 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_154"/></StgValue>
</operation>

<operation id="1482" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:21  %ShuffleConvs_2_Downs_155 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_155"/></StgValue>
</operation>

<operation id="1483" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:22  %ShuffleConvs_2_Downs_156 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_156"/></StgValue>
</operation>

<operation id="1484" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:23  %ShuffleConvs_2_Downs_157 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_157"/></StgValue>
</operation>

<operation id="1485" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:24  %ShuffleConvs_2_Downs_158 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_158"/></StgValue>
</operation>

<operation id="1486" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:25  %ShuffleConvs_2_Downs_159 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_159"/></StgValue>
</operation>

<operation id="1487" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:26  %ShuffleConvs_2_Downs_160 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_160"/></StgValue>
</operation>

<operation id="1488" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:27  %ShuffleConvs_2_Downs_161 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_161"/></StgValue>
</operation>

<operation id="1489" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:28  %ShuffleConvs_2_Downs_162 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_162"/></StgValue>
</operation>

<operation id="1490" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:29  %ShuffleConvs_2_Downs_163 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_163"/></StgValue>
</operation>

<operation id="1491" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:30  %ShuffleConvs_2_Downs_164 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_164"/></StgValue>
</operation>

<operation id="1492" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:31  %ShuffleConvs_2_Downs_165 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_165"/></StgValue>
</operation>

<operation id="1493" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader150:32  %ShuffleConvs_2_Downs_166 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_166"/></StgValue>
</operation>

<operation id="1494" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader150:33  %exitcond7 = icmp eq i4 %w5, -7

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="1495" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader150:34  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="1496" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader150:35  br i1 %exitcond7, label %5, label %.preheader149.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1497" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="0">
<![CDATA[
.preheader149.preheader:0  br label %.preheader149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1498" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_9 = add i4 %h4, 1

]]></Node>
<StgValue><ssdm name="h_9"/></StgValue>
</operation>

<operation id="1499" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1500" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader149:0  %ci6 = phi i7 [ %ci_2, %.preheader148.preheader_ifconv ], [ 0, %.preheader149.preheader ]

]]></Node>
<StgValue><ssdm name="ci6"/></StgValue>
</operation>

<operation id="1501" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="9" op_0_bw="7">
<![CDATA[
.preheader149:1  %ci6_cast_cast = zext i7 %ci6 to i9

]]></Node>
<StgValue><ssdm name="ci6_cast_cast"/></StgValue>
</operation>

<operation id="1502" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader149:2  %tmp_240 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1503" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="11" op_0_bw="10">
<![CDATA[
.preheader149:3  %p_shl14_cast = zext i10 %tmp_240 to i11

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="1504" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader149:4  %tmp_241 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1505" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="11" op_0_bw="8">
<![CDATA[
.preheader149:5  %p_shl15_cast = zext i8 %tmp_241 to i11

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="1506" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader149:6  %tmp_242 = add i11 %p_shl14_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1507" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader149:7  %tmp_243 = add i11 %h4_cast_cast, %tmp_242

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1508" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader149:8  %tmp_387 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_243, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="1509" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="15" op_0_bw="14">
<![CDATA[
.preheader149:9  %p_shl12_cast = zext i14 %tmp_387 to i15

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="1510" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader149:10  %tmp_388 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_243, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="1511" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="15" op_0_bw="12">
<![CDATA[
.preheader149:11  %p_shl13_cast = zext i12 %tmp_388 to i15

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="1512" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader149:12  %tmp_246 = add i15 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1513" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader149:13  %tmp_247 = add i15 %w5_cast_cast2, %tmp_246

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1514" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="15">
<![CDATA[
.preheader149:14  %tmp_247_cast = zext i15 %tmp_247 to i32

]]></Node>
<StgValue><ssdm name="tmp_247_cast"/></StgValue>
</operation>

<operation id="1515" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:15  %input_V_addr_1 = getelementptr [9600 x i8]* %input_V, i32 0, i32 %tmp_247_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_1"/></StgValue>
</operation>

<operation id="1516" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader149:16  %tmp_248 = add i7 %h4_cast_cast1, %ci6

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1517" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader149:17  %tmp_249 = add i7 %w5_cast_cast1, %tmp_248

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1518" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="7">
<![CDATA[
.preheader149:18  %tmp_249_cast = zext i7 %tmp_249 to i32

]]></Node>
<StgValue><ssdm name="tmp_249_cast"/></StgValue>
</operation>

<operation id="1519" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:19  %weight_12_V_addr = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr"/></StgValue>
</operation>

<operation id="1520" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader149:20  %tmp_250 = add i9 %ci6_cast_cast, 192

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1521" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="9">
<![CDATA[
.preheader149:21  %tmp_250_cast = zext i9 %tmp_250 to i32

]]></Node>
<StgValue><ssdm name="tmp_250_cast"/></StgValue>
</operation>

<operation id="1522" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:22  %weight_12_V_addr_1 = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr_1"/></StgValue>
</operation>

<operation id="1523" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:23  %weight_13_V_addr = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr"/></StgValue>
</operation>

<operation id="1524" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:24  %weight_13_V_addr_1 = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr_1"/></StgValue>
</operation>

<operation id="1525" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:25  %weight_14_V_addr = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr"/></StgValue>
</operation>

<operation id="1526" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:26  %weight_14_V_addr_1 = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr_1"/></StgValue>
</operation>

<operation id="1527" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:27  %weight_15_V_addr = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr"/></StgValue>
</operation>

<operation id="1528" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:28  %weight_15_V_addr_1 = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr_1"/></StgValue>
</operation>

<operation id="1529" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:29  %weight_16_V_addr = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr"/></StgValue>
</operation>

<operation id="1530" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:30  %weight_16_V_addr_1 = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr_1"/></StgValue>
</operation>

<operation id="1531" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:31  %weight_17_V_addr = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr"/></StgValue>
</operation>

<operation id="1532" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:32  %weight_17_V_addr_1 = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr_1"/></StgValue>
</operation>

<operation id="1533" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:33  %weight_18_V_addr = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr"/></StgValue>
</operation>

<operation id="1534" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:34  %weight_18_V_addr_1 = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr_1"/></StgValue>
</operation>

<operation id="1535" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:35  %weight_19_V_addr = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr"/></StgValue>
</operation>

<operation id="1536" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:36  %weight_19_V_addr_1 = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr_1"/></StgValue>
</operation>

<operation id="1537" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:37  %weight_20_V_addr = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr"/></StgValue>
</operation>

<operation id="1538" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:38  %weight_20_V_addr_1 = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr_1"/></StgValue>
</operation>

<operation id="1539" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:39  %weight_21_V_addr = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr"/></StgValue>
</operation>

<operation id="1540" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:40  %weight_21_V_addr_1 = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr_1"/></StgValue>
</operation>

<operation id="1541" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:41  %weight_22_V_addr = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr"/></StgValue>
</operation>

<operation id="1542" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:42  %weight_22_V_addr_1 = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr_1"/></StgValue>
</operation>

<operation id="1543" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:43  %weight_23_V_addr = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr"/></StgValue>
</operation>

<operation id="1544" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader149:44  %weight_23_V_addr_1 = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr_1"/></StgValue>
</operation>

<operation id="1545" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader149:45  %exitcond5 = icmp eq i7 %ci6, -32

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="1546" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader149:46  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1547" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader149:47  %ci_2 = add i7 %ci6, 1

]]></Node>
<StgValue><ssdm name="ci_2"/></StgValue>
</operation>

<operation id="1548" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader149:48  br i1 %exitcond5, label %4, label %.preheader148.preheader_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1549" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:0  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="1550" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:1  %weight_12_V_load_1 = load i8* %weight_12_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_1"/></StgValue>
</operation>

<operation id="1551" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:86  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="1552" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:87  %weight_13_V_load_1 = load i8* %weight_13_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_1"/></StgValue>
</operation>

<operation id="1553" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:171  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="1554" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:172  %weight_14_V_load_1 = load i8* %weight_14_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_1"/></StgValue>
</operation>

<operation id="1555" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:256  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="1556" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:257  %weight_15_V_load_1 = load i8* %weight_15_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_1"/></StgValue>
</operation>

<operation id="1557" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:341  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="1558" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:342  %weight_16_V_load_1 = load i8* %weight_16_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_1"/></StgValue>
</operation>

<operation id="1559" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:426  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="1560" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:427  %weight_17_V_load_1 = load i8* %weight_17_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_1"/></StgValue>
</operation>

<operation id="1561" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:511  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="1562" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:512  %weight_18_V_load_1 = load i8* %weight_18_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_1"/></StgValue>
</operation>

<operation id="1563" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:596  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="1564" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:597  %weight_19_V_load_1 = load i8* %weight_19_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_1"/></StgValue>
</operation>

<operation id="1565" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:681  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="1566" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:682  %weight_20_V_load_1 = load i8* %weight_20_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_1"/></StgValue>
</operation>

<operation id="1567" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:766  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="1568" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:767  %weight_21_V_load_1 = load i8* %weight_21_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_1"/></StgValue>
</operation>

<operation id="1569" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:851  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="1570" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:852  %weight_22_V_load_1 = load i8* %weight_22_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_1"/></StgValue>
</operation>

<operation id="1571" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:936  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="1572" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:937  %weight_23_V_load_1 = load i8* %weight_23_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_1"/></StgValue>
</operation>

<operation id="1573" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %w_9 = add i4 %w5, 1

]]></Node>
<StgValue><ssdm name="w_9"/></StgValue>
</operation>

<operation id="1574" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1575" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:0  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="1576" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:1  %weight_12_V_load_1 = load i8* %weight_12_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_1"/></StgValue>
</operation>

<operation id="1577" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="8" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:2  %input_V_load_1 = load i8* %input_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="1578" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:86  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="1579" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:87  %weight_13_V_load_1 = load i8* %weight_13_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_1"/></StgValue>
</operation>

<operation id="1580" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:171  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="1581" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:172  %weight_14_V_load_1 = load i8* %weight_14_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_1"/></StgValue>
</operation>

<operation id="1582" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:256  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="1583" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:257  %weight_15_V_load_1 = load i8* %weight_15_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_1"/></StgValue>
</operation>

<operation id="1584" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:341  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="1585" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:342  %weight_16_V_load_1 = load i8* %weight_16_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_1"/></StgValue>
</operation>

<operation id="1586" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:426  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="1587" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:427  %weight_17_V_load_1 = load i8* %weight_17_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_1"/></StgValue>
</operation>

<operation id="1588" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:511  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="1589" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:512  %weight_18_V_load_1 = load i8* %weight_18_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_1"/></StgValue>
</operation>

<operation id="1590" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:596  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="1591" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:597  %weight_19_V_load_1 = load i8* %weight_19_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_1"/></StgValue>
</operation>

<operation id="1592" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:681  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="1593" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:682  %weight_20_V_load_1 = load i8* %weight_20_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_1"/></StgValue>
</operation>

<operation id="1594" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:766  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="1595" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:767  %weight_21_V_load_1 = load i8* %weight_21_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_1"/></StgValue>
</operation>

<operation id="1596" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:851  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="1597" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:852  %weight_22_V_load_1 = load i8* %weight_22_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_1"/></StgValue>
</operation>

<operation id="1598" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:936  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="1599" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:937  %weight_23_V_load_1 = load i8* %weight_23_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1600" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="8" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:2  %input_V_load_1 = load i8* %input_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1601" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:3  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="1602" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:88  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="1603" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:173  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="1604" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:258  %MUL_DP_ret14 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret14"/></StgValue>
</operation>

<operation id="1605" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:343  %MUL_DP_ret18 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret18"/></StgValue>
</operation>

<operation id="1606" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:428  %MUL_DP_ret22 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret22"/></StgValue>
</operation>

<operation id="1607" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:513  %MUL_DP_ret26 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret26"/></StgValue>
</operation>

<operation id="1608" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:598  %MUL_DP_ret30 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret30"/></StgValue>
</operation>

<operation id="1609" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:683  %MUL_DP_ret34 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret34"/></StgValue>
</operation>

<operation id="1610" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:768  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1611" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:853  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1612" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:938  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1613" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:3  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="1614" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:88  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="1615" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:173  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="1616" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:258  %MUL_DP_ret14 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret14"/></StgValue>
</operation>

<operation id="1617" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:343  %MUL_DP_ret18 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret18"/></StgValue>
</operation>

<operation id="1618" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:428  %MUL_DP_ret22 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret22"/></StgValue>
</operation>

<operation id="1619" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:513  %MUL_DP_ret26 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret26"/></StgValue>
</operation>

<operation id="1620" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:598  %MUL_DP_ret30 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret30"/></StgValue>
</operation>

<operation id="1621" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:683  %MUL_DP_ret34 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret34"/></StgValue>
</operation>

<operation id="1622" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:768  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1623" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:853  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1624" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:938  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1625" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:3  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="1626" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:6  %ShuffleConvs_2_Downs_167 = load i8* %ShuffleConvs_2_Downs_143, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_167"/></StgValue>
</operation>

<operation id="1627" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:88  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="1628" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:91  %ShuffleConvs_2_Downs_169 = load i8* %ShuffleConvs_2_Downs_159, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_169"/></StgValue>
</operation>

<operation id="1629" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:173  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="1630" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:176  %ShuffleConvs_2_Downs_171 = load i8* %ShuffleConvs_2_Downs_165, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_171"/></StgValue>
</operation>

<operation id="1631" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:258  %MUL_DP_ret14 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret14"/></StgValue>
</operation>

<operation id="1632" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:261  %ShuffleConvs_2_Downs_173 = load i8* %ShuffleConvs_2_Downs_151, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_173"/></StgValue>
</operation>

<operation id="1633" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:343  %MUL_DP_ret18 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret18"/></StgValue>
</operation>

<operation id="1634" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:346  %ShuffleConvs_2_Downs_175 = load i8* %ShuffleConvs_2_Downs_163, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_175"/></StgValue>
</operation>

<operation id="1635" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:428  %MUL_DP_ret22 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret22"/></StgValue>
</operation>

<operation id="1636" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:431  %ShuffleConvs_2_Downs_177 = load i8* %ShuffleConvs_2_Downs_157, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_177"/></StgValue>
</operation>

<operation id="1637" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:513  %MUL_DP_ret26 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret26"/></StgValue>
</operation>

<operation id="1638" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:516  %ShuffleConvs_2_Downs_179 = load i8* %ShuffleConvs_2_Downs_145, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_179"/></StgValue>
</operation>

<operation id="1639" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:598  %MUL_DP_ret30 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret30"/></StgValue>
</operation>

<operation id="1640" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:601  %ShuffleConvs_2_Downs_181 = load i8* %ShuffleConvs_2_Downs_153, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_181"/></StgValue>
</operation>

<operation id="1641" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:683  %MUL_DP_ret34 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret34"/></StgValue>
</operation>

<operation id="1642" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:686  %ShuffleConvs_2_Downs_183 = load i8* %ShuffleConvs_2_Downs_149, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_183"/></StgValue>
</operation>

<operation id="1643" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:768  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1644" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:771  %ShuffleConvs_2_Downs_185 = load i8* %ShuffleConvs_2_Downs_155, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_185"/></StgValue>
</operation>

<operation id="1645" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:853  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1646" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:856  %ShuffleConvs_2_Downs_187 = load i8* %ShuffleConvs_2_Downs_147, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_187"/></StgValue>
</operation>

<operation id="1647" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:938  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>

<operation id="1648" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:941  %ShuffleConvs_2_Downs_189 = load i8* %ShuffleConvs_2_Downs_161, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_189"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1649" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:3  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="1650" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:4  %rr_0_V_1 = extractvalue { i16, i16 } %MUL_DP_ret2, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_1"/></StgValue>
</operation>

<operation id="1651" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:5  %rr_1_V_1 = extractvalue { i16, i16 } %MUL_DP_ret2, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_1"/></StgValue>
</operation>

<operation id="1652" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:6  %ShuffleConvs_2_Downs_167 = load i8* %ShuffleConvs_2_Downs_143, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_167"/></StgValue>
</operation>

<operation id="1653" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:13  %tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="1654" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:53  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="1655" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:88  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="1656" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:89  %rr_0_V_5 = extractvalue { i16, i16 } %MUL_DP_ret6, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_5"/></StgValue>
</operation>

<operation id="1657" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:90  %rr_1_V_5 = extractvalue { i16, i16 } %MUL_DP_ret6, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_5"/></StgValue>
</operation>

<operation id="1658" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:91  %ShuffleConvs_2_Downs_169 = load i8* %ShuffleConvs_2_Downs_159, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_169"/></StgValue>
</operation>

<operation id="1659" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:98  %tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="1660" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:138  %tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="1661" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:173  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="1662" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:174  %rr_0_V_9 = extractvalue { i16, i16 } %MUL_DP_ret10, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_9"/></StgValue>
</operation>

<operation id="1663" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:175  %rr_1_V_9 = extractvalue { i16, i16 } %MUL_DP_ret10, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_9"/></StgValue>
</operation>

<operation id="1664" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:176  %ShuffleConvs_2_Downs_171 = load i8* %ShuffleConvs_2_Downs_165, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_171"/></StgValue>
</operation>

<operation id="1665" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:183  %tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_9, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="1666" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:223  %tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_9, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="1667" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:258  %MUL_DP_ret14 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret14"/></StgValue>
</operation>

<operation id="1668" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:259  %rr_0_V_19 = extractvalue { i16, i16 } %MUL_DP_ret14, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_19"/></StgValue>
</operation>

<operation id="1669" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:260  %rr_1_V_19 = extractvalue { i16, i16 } %MUL_DP_ret14, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_19"/></StgValue>
</operation>

<operation id="1670" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:261  %ShuffleConvs_2_Downs_173 = load i8* %ShuffleConvs_2_Downs_151, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_173"/></StgValue>
</operation>

<operation id="1671" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:268  %tmp_420 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_19, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="1672" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:308  %tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_19, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="1673" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:343  %MUL_DP_ret18 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret18"/></StgValue>
</operation>

<operation id="1674" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:344  %rr_0_V_20 = extractvalue { i16, i16 } %MUL_DP_ret18, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_20"/></StgValue>
</operation>

<operation id="1675" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:345  %rr_1_V_20 = extractvalue { i16, i16 } %MUL_DP_ret18, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_20"/></StgValue>
</operation>

<operation id="1676" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:346  %ShuffleConvs_2_Downs_175 = load i8* %ShuffleConvs_2_Downs_163, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_175"/></StgValue>
</operation>

<operation id="1677" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:353  %tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_20, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="1678" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:393  %tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_20, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="1679" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:428  %MUL_DP_ret22 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret22"/></StgValue>
</operation>

<operation id="1680" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:429  %rr_0_V_21 = extractvalue { i16, i16 } %MUL_DP_ret22, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_21"/></StgValue>
</operation>

<operation id="1681" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:430  %rr_1_V_21 = extractvalue { i16, i16 } %MUL_DP_ret22, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_21"/></StgValue>
</operation>

<operation id="1682" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:431  %ShuffleConvs_2_Downs_177 = load i8* %ShuffleConvs_2_Downs_157, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_177"/></StgValue>
</operation>

<operation id="1683" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:438  %tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_21, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="1684" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:478  %tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_21, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="1685" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:513  %MUL_DP_ret26 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret26"/></StgValue>
</operation>

<operation id="1686" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:514  %rr_0_V_22 = extractvalue { i16, i16 } %MUL_DP_ret26, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_22"/></StgValue>
</operation>

<operation id="1687" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:515  %rr_1_V_22 = extractvalue { i16, i16 } %MUL_DP_ret26, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_22"/></StgValue>
</operation>

<operation id="1688" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:516  %ShuffleConvs_2_Downs_179 = load i8* %ShuffleConvs_2_Downs_145, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_179"/></StgValue>
</operation>

<operation id="1689" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:523  %tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_22, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="1690" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:563  %tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_22, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="1691" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:598  %MUL_DP_ret30 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret30"/></StgValue>
</operation>

<operation id="1692" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:599  %rr_0_V_23 = extractvalue { i16, i16 } %MUL_DP_ret30, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_23"/></StgValue>
</operation>

<operation id="1693" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:600  %rr_1_V_23 = extractvalue { i16, i16 } %MUL_DP_ret30, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_23"/></StgValue>
</operation>

<operation id="1694" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:601  %ShuffleConvs_2_Downs_181 = load i8* %ShuffleConvs_2_Downs_153, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_181"/></StgValue>
</operation>

<operation id="1695" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:608  %tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_23, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="1696" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:648  %tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_23, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="1697" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:683  %MUL_DP_ret34 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret34"/></StgValue>
</operation>

<operation id="1698" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:684  %rr_0_V_24 = extractvalue { i16, i16 } %MUL_DP_ret34, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_24"/></StgValue>
</operation>

<operation id="1699" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:685  %rr_1_V_24 = extractvalue { i16, i16 } %MUL_DP_ret34, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_24"/></StgValue>
</operation>

<operation id="1700" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:686  %ShuffleConvs_2_Downs_183 = load i8* %ShuffleConvs_2_Downs_149, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_183"/></StgValue>
</operation>

<operation id="1701" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:693  %tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_24, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="1702" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:733  %tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_24, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="1703" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:768  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1704" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:769  %rr_0_V_25 = extractvalue { i16, i16 } %MUL_DP_ret38, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_25"/></StgValue>
</operation>

<operation id="1705" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:770  %rr_1_V_25 = extractvalue { i16, i16 } %MUL_DP_ret38, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_25"/></StgValue>
</operation>

<operation id="1706" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:771  %ShuffleConvs_2_Downs_185 = load i8* %ShuffleConvs_2_Downs_155, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_185"/></StgValue>
</operation>

<operation id="1707" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:778  %tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_25, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="1708" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:818  %tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_25, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="1709" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:853  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1710" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:854  %rr_0_V_26 = extractvalue { i16, i16 } %MUL_DP_ret42, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_26"/></StgValue>
</operation>

<operation id="1711" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:855  %rr_1_V_26 = extractvalue { i16, i16 } %MUL_DP_ret42, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_26"/></StgValue>
</operation>

<operation id="1712" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:856  %ShuffleConvs_2_Downs_187 = load i8* %ShuffleConvs_2_Downs_147, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_187"/></StgValue>
</operation>

<operation id="1713" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:863  %tmp_490 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_26, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="1714" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:903  %tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_26, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="1715" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:938  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_1, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>

<operation id="1716" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:939  %rr_0_V_27 = extractvalue { i16, i16 } %MUL_DP_ret46, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_27"/></StgValue>
</operation>

<operation id="1717" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="16" op_0_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:940  %rr_1_V_27 = extractvalue { i16, i16 } %MUL_DP_ret46, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_27"/></StgValue>
</operation>

<operation id="1718" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:941  %ShuffleConvs_2_Downs_189 = load i8* %ShuffleConvs_2_Downs_161, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_189"/></StgValue>
</operation>

<operation id="1719" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:948  %tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_27, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="1720" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:988  %tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_27, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1721" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:7  %tmp_94 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_167, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1722" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:8  %tmp_126_cast = sext i14 %tmp_94 to i17

]]></Node>
<StgValue><ssdm name="tmp_126_cast"/></StgValue>
</operation>

<operation id="1723" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:9  %tmp_95 = sext i16 %rr_0_V_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1724" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:10  %p_Val2_3_101 = add i17 %tmp_95, %tmp_126_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_101"/></StgValue>
</operation>

<operation id="1725" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:11  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_3_101, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="1726" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:12  %p_Val2_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_3_101, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="1727" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:14  %tmp_96 = zext i1 %tmp_390 to i8

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1728" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:15  %tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_3_101, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="1729" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:16  %p_Val2_5 = add i8 %tmp_96, %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="1730" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:17  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="1731" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:18  %tmp_97 = xor i1 %tmp_392, true

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1732" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:19  %carry_s = and i1 %tmp_391, %tmp_97

]]></Node>
<StgValue><ssdm name="carry_s"/></StgValue>
</operation>

<operation id="1733" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:21  %p_Result_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_3_101, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="1734" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:22  %Range2_all_ones_1 = icmp eq i2 %p_Result_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="1735" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:23  %p_Result_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_3_101, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="1736" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:24  %Range1_all_ones_1 = icmp eq i3 %p_Result_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="1737" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:25  %Range1_all_zeros_1 = icmp eq i3 %p_Result_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="1738" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:92  %tmp_156_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_169, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_156_1"/></StgValue>
</operation>

<operation id="1739" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:93  %tmp_156_1_cast = sext i14 %tmp_156_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_156_1_cast"/></StgValue>
</operation>

<operation id="1740" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:94  %tmp_157_1 = sext i16 %rr_0_V_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_157_1"/></StgValue>
</operation>

<operation id="1741" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:95  %p_Val2_55_1 = add i17 %tmp_157_1, %tmp_156_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_1"/></StgValue>
</operation>

<operation id="1742" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:96  %tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="1743" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:97  %p_Val2_56_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_1"/></StgValue>
</operation>

<operation id="1744" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:99  %tmp_160_1 = zext i1 %tmp_400 to i8

]]></Node>
<StgValue><ssdm name="tmp_160_1"/></StgValue>
</operation>

<operation id="1745" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:100  %tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="1746" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:101  %p_Val2_57_1 = add i8 %tmp_160_1, %p_Val2_56_1

]]></Node>
<StgValue><ssdm name="p_Val2_57_1"/></StgValue>
</operation>

<operation id="1747" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:102  %tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="1748" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:103  %tmp_166_1 = xor i1 %tmp_402, true

]]></Node>
<StgValue><ssdm name="tmp_166_1"/></StgValue>
</operation>

<operation id="1749" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:104  %carry_10_1 = and i1 %tmp_401, %tmp_166_1

]]></Node>
<StgValue><ssdm name="carry_10_1"/></StgValue>
</operation>

<operation id="1750" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:106  %p_Result_134_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_134_1"/></StgValue>
</operation>

<operation id="1751" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:107  %Range2_all_ones_1_1 = icmp eq i2 %p_Result_134_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_1"/></StgValue>
</operation>

<operation id="1752" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:108  %p_Result_135_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_135_1"/></StgValue>
</operation>

<operation id="1753" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:109  %Range1_all_ones_1_1 = icmp eq i3 %p_Result_135_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_1"/></StgValue>
</operation>

<operation id="1754" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:110  %Range1_all_zeros_1_1 = icmp eq i3 %p_Result_135_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_1"/></StgValue>
</operation>

<operation id="1755" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:177  %tmp_156_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_171, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_156_2"/></StgValue>
</operation>

<operation id="1756" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:178  %tmp_156_2_cast = sext i14 %tmp_156_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_156_2_cast"/></StgValue>
</operation>

<operation id="1757" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:179  %tmp_157_2 = sext i16 %rr_0_V_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_157_2"/></StgValue>
</operation>

<operation id="1758" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:180  %p_Val2_55_2 = add i17 %tmp_157_2, %tmp_156_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_2"/></StgValue>
</operation>

<operation id="1759" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:181  %tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="1760" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:182  %p_Val2_56_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_2"/></StgValue>
</operation>

<operation id="1761" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:184  %tmp_160_2 = zext i1 %tmp_410 to i8

]]></Node>
<StgValue><ssdm name="tmp_160_2"/></StgValue>
</operation>

<operation id="1762" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:185  %tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="1763" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:186  %p_Val2_57_2 = add i8 %tmp_160_2, %p_Val2_56_2

]]></Node>
<StgValue><ssdm name="p_Val2_57_2"/></StgValue>
</operation>

<operation id="1764" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:187  %tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="1765" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:188  %tmp_166_2 = xor i1 %tmp_412, true

]]></Node>
<StgValue><ssdm name="tmp_166_2"/></StgValue>
</operation>

<operation id="1766" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:189  %carry_10_2 = and i1 %tmp_411, %tmp_166_2

]]></Node>
<StgValue><ssdm name="carry_10_2"/></StgValue>
</operation>

<operation id="1767" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:191  %p_Result_134_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_134_2"/></StgValue>
</operation>

<operation id="1768" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:192  %Range2_all_ones_1_2 = icmp eq i2 %p_Result_134_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_2"/></StgValue>
</operation>

<operation id="1769" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:193  %p_Result_135_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_135_2"/></StgValue>
</operation>

<operation id="1770" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:194  %Range1_all_ones_1_2 = icmp eq i3 %p_Result_135_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_2"/></StgValue>
</operation>

<operation id="1771" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:195  %Range1_all_zeros_1_2 = icmp eq i3 %p_Result_135_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_2"/></StgValue>
</operation>

<operation id="1772" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:262  %tmp_156_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_173, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_156_3"/></StgValue>
</operation>

<operation id="1773" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:263  %tmp_156_3_cast = sext i14 %tmp_156_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_156_3_cast"/></StgValue>
</operation>

<operation id="1774" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:264  %tmp_157_3 = sext i16 %rr_0_V_19 to i17

]]></Node>
<StgValue><ssdm name="tmp_157_3"/></StgValue>
</operation>

<operation id="1775" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:265  %p_Val2_55_3 = add i17 %tmp_157_3, %tmp_156_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_3"/></StgValue>
</operation>

<operation id="1776" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:266  %tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="1777" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:267  %p_Val2_56_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_3"/></StgValue>
</operation>

<operation id="1778" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:269  %tmp_160_3 = zext i1 %tmp_420 to i8

]]></Node>
<StgValue><ssdm name="tmp_160_3"/></StgValue>
</operation>

<operation id="1779" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:270  %tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="1780" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:271  %p_Val2_57_3 = add i8 %tmp_160_3, %p_Val2_56_3

]]></Node>
<StgValue><ssdm name="p_Val2_57_3"/></StgValue>
</operation>

<operation id="1781" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:272  %tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="1782" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:273  %tmp_166_3 = xor i1 %tmp_422, true

]]></Node>
<StgValue><ssdm name="tmp_166_3"/></StgValue>
</operation>

<operation id="1783" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:274  %carry_10_3 = and i1 %tmp_421, %tmp_166_3

]]></Node>
<StgValue><ssdm name="carry_10_3"/></StgValue>
</operation>

<operation id="1784" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:276  %p_Result_134_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_134_3"/></StgValue>
</operation>

<operation id="1785" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:277  %Range2_all_ones_1_3 = icmp eq i2 %p_Result_134_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_3"/></StgValue>
</operation>

<operation id="1786" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:278  %p_Result_135_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_135_3"/></StgValue>
</operation>

<operation id="1787" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:279  %Range1_all_ones_1_3 = icmp eq i3 %p_Result_135_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_3"/></StgValue>
</operation>

<operation id="1788" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:280  %Range1_all_zeros_1_3 = icmp eq i3 %p_Result_135_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_3"/></StgValue>
</operation>

<operation id="1789" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:347  %tmp_156_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_175, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_156_4"/></StgValue>
</operation>

<operation id="1790" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:348  %tmp_156_4_cast = sext i14 %tmp_156_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_156_4_cast"/></StgValue>
</operation>

<operation id="1791" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:349  %tmp_157_4 = sext i16 %rr_0_V_20 to i17

]]></Node>
<StgValue><ssdm name="tmp_157_4"/></StgValue>
</operation>

<operation id="1792" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:350  %p_Val2_55_4 = add i17 %tmp_157_4, %tmp_156_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_4"/></StgValue>
</operation>

<operation id="1793" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:351  %tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="1794" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:352  %p_Val2_56_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_4"/></StgValue>
</operation>

<operation id="1795" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:354  %tmp_160_4 = zext i1 %tmp_430 to i8

]]></Node>
<StgValue><ssdm name="tmp_160_4"/></StgValue>
</operation>

<operation id="1796" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:355  %tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="1797" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:356  %p_Val2_57_4 = add i8 %tmp_160_4, %p_Val2_56_4

]]></Node>
<StgValue><ssdm name="p_Val2_57_4"/></StgValue>
</operation>

<operation id="1798" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:357  %tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="1799" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:358  %tmp_166_4 = xor i1 %tmp_432, true

]]></Node>
<StgValue><ssdm name="tmp_166_4"/></StgValue>
</operation>

<operation id="1800" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:359  %carry_10_4 = and i1 %tmp_431, %tmp_166_4

]]></Node>
<StgValue><ssdm name="carry_10_4"/></StgValue>
</operation>

<operation id="1801" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:361  %p_Result_134_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_134_4"/></StgValue>
</operation>

<operation id="1802" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:362  %Range2_all_ones_1_4 = icmp eq i2 %p_Result_134_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_4"/></StgValue>
</operation>

<operation id="1803" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:363  %p_Result_135_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_135_4"/></StgValue>
</operation>

<operation id="1804" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:364  %Range1_all_ones_1_4 = icmp eq i3 %p_Result_135_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_4"/></StgValue>
</operation>

<operation id="1805" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:365  %Range1_all_zeros_1_4 = icmp eq i3 %p_Result_135_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_4"/></StgValue>
</operation>

<operation id="1806" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:432  %tmp_156_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_177, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_156_5"/></StgValue>
</operation>

<operation id="1807" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:433  %tmp_156_5_cast = sext i14 %tmp_156_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_156_5_cast"/></StgValue>
</operation>

<operation id="1808" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:434  %tmp_157_5 = sext i16 %rr_0_V_21 to i17

]]></Node>
<StgValue><ssdm name="tmp_157_5"/></StgValue>
</operation>

<operation id="1809" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:435  %p_Val2_55_5 = add i17 %tmp_157_5, %tmp_156_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_5"/></StgValue>
</operation>

<operation id="1810" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:436  %tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="1811" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:437  %p_Val2_56_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_5"/></StgValue>
</operation>

<operation id="1812" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:439  %tmp_160_5 = zext i1 %tmp_440 to i8

]]></Node>
<StgValue><ssdm name="tmp_160_5"/></StgValue>
</operation>

<operation id="1813" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:440  %tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="1814" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:441  %p_Val2_57_5 = add i8 %tmp_160_5, %p_Val2_56_5

]]></Node>
<StgValue><ssdm name="p_Val2_57_5"/></StgValue>
</operation>

<operation id="1815" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:442  %tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="1816" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:443  %tmp_166_5 = xor i1 %tmp_442, true

]]></Node>
<StgValue><ssdm name="tmp_166_5"/></StgValue>
</operation>

<operation id="1817" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:444  %carry_10_5 = and i1 %tmp_441, %tmp_166_5

]]></Node>
<StgValue><ssdm name="carry_10_5"/></StgValue>
</operation>

<operation id="1818" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:446  %p_Result_134_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_134_5"/></StgValue>
</operation>

<operation id="1819" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:447  %Range2_all_ones_1_5 = icmp eq i2 %p_Result_134_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_5"/></StgValue>
</operation>

<operation id="1820" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:448  %p_Result_135_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_135_5"/></StgValue>
</operation>

<operation id="1821" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:449  %Range1_all_ones_1_5 = icmp eq i3 %p_Result_135_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_5"/></StgValue>
</operation>

<operation id="1822" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:450  %Range1_all_zeros_1_5 = icmp eq i3 %p_Result_135_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_5"/></StgValue>
</operation>

<operation id="1823" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:517  %tmp_156_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_179, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_156_6"/></StgValue>
</operation>

<operation id="1824" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:518  %tmp_156_6_cast = sext i14 %tmp_156_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_156_6_cast"/></StgValue>
</operation>

<operation id="1825" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:519  %tmp_157_6 = sext i16 %rr_0_V_22 to i17

]]></Node>
<StgValue><ssdm name="tmp_157_6"/></StgValue>
</operation>

<operation id="1826" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:520  %p_Val2_55_6 = add i17 %tmp_157_6, %tmp_156_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_6"/></StgValue>
</operation>

<operation id="1827" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:521  %tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="1828" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:522  %p_Val2_56_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_6"/></StgValue>
</operation>

<operation id="1829" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:524  %tmp_160_6 = zext i1 %tmp_450 to i8

]]></Node>
<StgValue><ssdm name="tmp_160_6"/></StgValue>
</operation>

<operation id="1830" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:525  %tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="1831" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:526  %p_Val2_57_6 = add i8 %tmp_160_6, %p_Val2_56_6

]]></Node>
<StgValue><ssdm name="p_Val2_57_6"/></StgValue>
</operation>

<operation id="1832" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:527  %tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="1833" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:528  %tmp_166_6 = xor i1 %tmp_452, true

]]></Node>
<StgValue><ssdm name="tmp_166_6"/></StgValue>
</operation>

<operation id="1834" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:529  %carry_10_6 = and i1 %tmp_451, %tmp_166_6

]]></Node>
<StgValue><ssdm name="carry_10_6"/></StgValue>
</operation>

<operation id="1835" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:531  %p_Result_134_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_134_6"/></StgValue>
</operation>

<operation id="1836" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:532  %Range2_all_ones_1_6 = icmp eq i2 %p_Result_134_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_6"/></StgValue>
</operation>

<operation id="1837" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:533  %p_Result_135_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_135_6"/></StgValue>
</operation>

<operation id="1838" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:534  %Range1_all_ones_1_6 = icmp eq i3 %p_Result_135_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_6"/></StgValue>
</operation>

<operation id="1839" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:535  %Range1_all_zeros_1_6 = icmp eq i3 %p_Result_135_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_6"/></StgValue>
</operation>

<operation id="1840" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:602  %tmp_156_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_181, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_156_7"/></StgValue>
</operation>

<operation id="1841" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:603  %tmp_156_7_cast = sext i14 %tmp_156_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_156_7_cast"/></StgValue>
</operation>

<operation id="1842" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:604  %tmp_157_7 = sext i16 %rr_0_V_23 to i17

]]></Node>
<StgValue><ssdm name="tmp_157_7"/></StgValue>
</operation>

<operation id="1843" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:605  %p_Val2_55_7 = add i17 %tmp_157_7, %tmp_156_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_7"/></StgValue>
</operation>

<operation id="1844" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:606  %tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="1845" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:607  %p_Val2_56_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_7"/></StgValue>
</operation>

<operation id="1846" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:609  %tmp_160_7 = zext i1 %tmp_460 to i8

]]></Node>
<StgValue><ssdm name="tmp_160_7"/></StgValue>
</operation>

<operation id="1847" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:610  %tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="1848" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:611  %p_Val2_57_7 = add i8 %tmp_160_7, %p_Val2_56_7

]]></Node>
<StgValue><ssdm name="p_Val2_57_7"/></StgValue>
</operation>

<operation id="1849" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:612  %tmp_462 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="1850" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:613  %tmp_166_7 = xor i1 %tmp_462, true

]]></Node>
<StgValue><ssdm name="tmp_166_7"/></StgValue>
</operation>

<operation id="1851" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:614  %carry_10_7 = and i1 %tmp_461, %tmp_166_7

]]></Node>
<StgValue><ssdm name="carry_10_7"/></StgValue>
</operation>

<operation id="1852" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:616  %p_Result_134_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_134_7"/></StgValue>
</operation>

<operation id="1853" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:617  %Range2_all_ones_1_7 = icmp eq i2 %p_Result_134_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_7"/></StgValue>
</operation>

<operation id="1854" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:618  %p_Result_135_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_135_7"/></StgValue>
</operation>

<operation id="1855" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:619  %Range1_all_ones_1_7 = icmp eq i3 %p_Result_135_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_7"/></StgValue>
</operation>

<operation id="1856" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:620  %Range1_all_zeros_1_7 = icmp eq i3 %p_Result_135_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_7"/></StgValue>
</operation>

<operation id="1857" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:687  %tmp_156_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_183, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_156_8"/></StgValue>
</operation>

<operation id="1858" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:688  %tmp_156_8_cast = sext i14 %tmp_156_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_156_8_cast"/></StgValue>
</operation>

<operation id="1859" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:689  %tmp_157_8 = sext i16 %rr_0_V_24 to i17

]]></Node>
<StgValue><ssdm name="tmp_157_8"/></StgValue>
</operation>

<operation id="1860" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:690  %p_Val2_55_8 = add i17 %tmp_157_8, %tmp_156_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_8"/></StgValue>
</operation>

<operation id="1861" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:691  %tmp_469 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="1862" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:692  %p_Val2_56_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_8"/></StgValue>
</operation>

<operation id="1863" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:694  %tmp_160_8 = zext i1 %tmp_470 to i8

]]></Node>
<StgValue><ssdm name="tmp_160_8"/></StgValue>
</operation>

<operation id="1864" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:695  %tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="1865" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:696  %p_Val2_57_8 = add i8 %tmp_160_8, %p_Val2_56_8

]]></Node>
<StgValue><ssdm name="p_Val2_57_8"/></StgValue>
</operation>

<operation id="1866" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:697  %tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="1867" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:698  %tmp_166_8 = xor i1 %tmp_472, true

]]></Node>
<StgValue><ssdm name="tmp_166_8"/></StgValue>
</operation>

<operation id="1868" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:699  %carry_10_8 = and i1 %tmp_471, %tmp_166_8

]]></Node>
<StgValue><ssdm name="carry_10_8"/></StgValue>
</operation>

<operation id="1869" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:701  %p_Result_134_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_134_8"/></StgValue>
</operation>

<operation id="1870" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:702  %Range2_all_ones_1_8 = icmp eq i2 %p_Result_134_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_8"/></StgValue>
</operation>

<operation id="1871" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:703  %p_Result_135_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_135_8"/></StgValue>
</operation>

<operation id="1872" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:704  %Range1_all_ones_1_8 = icmp eq i3 %p_Result_135_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_8"/></StgValue>
</operation>

<operation id="1873" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:705  %Range1_all_zeros_1_8 = icmp eq i3 %p_Result_135_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_8"/></StgValue>
</operation>

<operation id="1874" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:772  %tmp_156_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_185, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_156_9"/></StgValue>
</operation>

<operation id="1875" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:773  %tmp_156_9_cast = sext i14 %tmp_156_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_156_9_cast"/></StgValue>
</operation>

<operation id="1876" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:774  %tmp_157_9 = sext i16 %rr_0_V_25 to i17

]]></Node>
<StgValue><ssdm name="tmp_157_9"/></StgValue>
</operation>

<operation id="1877" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:775  %p_Val2_55_9 = add i17 %tmp_157_9, %tmp_156_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_9"/></StgValue>
</operation>

<operation id="1878" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:776  %tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="1879" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:777  %p_Val2_56_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_9"/></StgValue>
</operation>

<operation id="1880" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:779  %tmp_160_9 = zext i1 %tmp_480 to i8

]]></Node>
<StgValue><ssdm name="tmp_160_9"/></StgValue>
</operation>

<operation id="1881" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:780  %tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="1882" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:781  %p_Val2_57_9 = add i8 %tmp_160_9, %p_Val2_56_9

]]></Node>
<StgValue><ssdm name="p_Val2_57_9"/></StgValue>
</operation>

<operation id="1883" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:782  %tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="1884" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:783  %tmp_166_9 = xor i1 %tmp_482, true

]]></Node>
<StgValue><ssdm name="tmp_166_9"/></StgValue>
</operation>

<operation id="1885" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:784  %carry_10_9 = and i1 %tmp_481, %tmp_166_9

]]></Node>
<StgValue><ssdm name="carry_10_9"/></StgValue>
</operation>

<operation id="1886" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:786  %p_Result_134_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_134_9"/></StgValue>
</operation>

<operation id="1887" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:787  %Range2_all_ones_1_9 = icmp eq i2 %p_Result_134_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_9"/></StgValue>
</operation>

<operation id="1888" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:788  %p_Result_135_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_135_9"/></StgValue>
</operation>

<operation id="1889" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:789  %Range1_all_ones_1_9 = icmp eq i3 %p_Result_135_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_9"/></StgValue>
</operation>

<operation id="1890" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:790  %Range1_all_zeros_1_9 = icmp eq i3 %p_Result_135_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_9"/></StgValue>
</operation>

<operation id="1891" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:857  %tmp_156_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_187, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_156_s"/></StgValue>
</operation>

<operation id="1892" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:858  %tmp_156_cast = sext i14 %tmp_156_s to i17

]]></Node>
<StgValue><ssdm name="tmp_156_cast"/></StgValue>
</operation>

<operation id="1893" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:859  %tmp_157_s = sext i16 %rr_0_V_26 to i17

]]></Node>
<StgValue><ssdm name="tmp_157_s"/></StgValue>
</operation>

<operation id="1894" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:860  %p_Val2_55_s = add i17 %tmp_157_s, %tmp_156_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_s"/></StgValue>
</operation>

<operation id="1895" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:861  %tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="1896" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:862  %p_Val2_56_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_s"/></StgValue>
</operation>

<operation id="1897" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:864  %tmp_160_s = zext i1 %tmp_490 to i8

]]></Node>
<StgValue><ssdm name="tmp_160_s"/></StgValue>
</operation>

<operation id="1898" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:865  %tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="1899" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:866  %p_Val2_57_s = add i8 %tmp_160_s, %p_Val2_56_s

]]></Node>
<StgValue><ssdm name="p_Val2_57_s"/></StgValue>
</operation>

<operation id="1900" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:867  %tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="1901" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:868  %tmp_166_s = xor i1 %tmp_492, true

]]></Node>
<StgValue><ssdm name="tmp_166_s"/></StgValue>
</operation>

<operation id="1902" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:869  %carry_10_s = and i1 %tmp_491, %tmp_166_s

]]></Node>
<StgValue><ssdm name="carry_10_s"/></StgValue>
</operation>

<operation id="1903" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:871  %p_Result_134_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_134_s"/></StgValue>
</operation>

<operation id="1904" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:872  %Range2_all_ones_1_s = icmp eq i2 %p_Result_134_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_s"/></StgValue>
</operation>

<operation id="1905" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:873  %p_Result_135_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_135_s"/></StgValue>
</operation>

<operation id="1906" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:874  %Range1_all_ones_1_s = icmp eq i3 %p_Result_135_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_s"/></StgValue>
</operation>

<operation id="1907" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:875  %Range1_all_zeros_1_s = icmp eq i3 %p_Result_135_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_s"/></StgValue>
</operation>

<operation id="1908" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:942  %tmp_156_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_189, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_156_10"/></StgValue>
</operation>

<operation id="1909" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:943  %tmp_156_10_cast = sext i14 %tmp_156_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_156_10_cast"/></StgValue>
</operation>

<operation id="1910" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:944  %tmp_157_10 = sext i16 %rr_0_V_27 to i17

]]></Node>
<StgValue><ssdm name="tmp_157_10"/></StgValue>
</operation>

<operation id="1911" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:945  %p_Val2_55_10 = add i17 %tmp_157_10, %tmp_156_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_10"/></StgValue>
</operation>

<operation id="1912" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:946  %tmp_499 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="1913" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:947  %p_Val2_56_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_10"/></StgValue>
</operation>

<operation id="1914" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:949  %tmp_160_10 = zext i1 %tmp_500 to i8

]]></Node>
<StgValue><ssdm name="tmp_160_10"/></StgValue>
</operation>

<operation id="1915" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:950  %tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="1916" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:951  %p_Val2_57_10 = add i8 %tmp_160_10, %p_Val2_56_10

]]></Node>
<StgValue><ssdm name="p_Val2_57_10"/></StgValue>
</operation>

<operation id="1917" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:952  %tmp_502 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="1918" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:953  %tmp_166_10 = xor i1 %tmp_502, true

]]></Node>
<StgValue><ssdm name="tmp_166_10"/></StgValue>
</operation>

<operation id="1919" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:954  %carry_10_10 = and i1 %tmp_501, %tmp_166_10

]]></Node>
<StgValue><ssdm name="carry_10_10"/></StgValue>
</operation>

<operation id="1920" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:956  %p_Result_134_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_134_10"/></StgValue>
</operation>

<operation id="1921" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:957  %Range2_all_ones_1_10 = icmp eq i2 %p_Result_134_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_10"/></StgValue>
</operation>

<operation id="1922" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:958  %p_Result_135_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_135_10"/></StgValue>
</operation>

<operation id="1923" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:959  %Range1_all_ones_1_10 = icmp eq i3 %p_Result_135_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_10"/></StgValue>
</operation>

<operation id="1924" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:960  %Range1_all_zeros_1_10 = icmp eq i3 %p_Result_135_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_10"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1925" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:20  %tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_3_101, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="1926" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:26  %deleted_zeros_1 = select i1 %carry_s, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="1927" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:27  %tmp_98 = xor i1 %tmp_393, true

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1928" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:28  %p_41_i_i2 = and i1 %Range2_all_ones_1, %tmp_98

]]></Node>
<StgValue><ssdm name="p_41_i_i2"/></StgValue>
</operation>

<operation id="1929" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:29  %deleted_ones_1 = select i1 %carry_s, i1 %p_41_i_i2, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="1930" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:30  %p_38_i_i2 = and i1 %carry_s, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="p_38_i_i2"/></StgValue>
</operation>

<operation id="1931" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:31  %p_not_i_i1 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1"/></StgValue>
</operation>

<operation id="1932" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:32  %brmerge_i_i7 = or i1 %tmp_392, %p_not_i_i1

]]></Node>
<StgValue><ssdm name="brmerge_i_i7"/></StgValue>
</operation>

<operation id="1933" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:33  %tmp_99 = xor i1 %tmp_389, true

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1934" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:34  %overflow_9 = and i1 %brmerge_i_i7, %tmp_99

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="1935" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:35  %brmerge40_demorgan_i_23 = and i1 %tmp_392, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_23"/></StgValue>
</operation>

<operation id="1936" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:36  %tmp49_demorgan = or i1 %p_38_i_i2, %brmerge40_demorgan_i_23

]]></Node>
<StgValue><ssdm name="tmp49_demorgan"/></StgValue>
</operation>

<operation id="1937" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:37  %tmp49 = xor i1 %tmp49_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1938" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:38  %underflow_9 = and i1 %tmp_389, %tmp49

]]></Node>
<StgValue><ssdm name="underflow_9"/></StgValue>
</operation>

<operation id="1939" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:39  %brmerge_i_i_i1 = or i1 %underflow_9, %overflow_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1"/></StgValue>
</operation>

<operation id="1940" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="carry_10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:105  %tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="1941" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:111  %deleted_zeros_1_1 = select i1 %carry_10_1, i1 %Range1_all_ones_1_1, i1 %Range1_all_zeros_1_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_1"/></StgValue>
</operation>

<operation id="1942" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="carry_10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:112  %tmp_183_1 = xor i1 %tmp_403, true

]]></Node>
<StgValue><ssdm name="tmp_183_1"/></StgValue>
</operation>

<operation id="1943" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp><literal name="carry_10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:113  %p_41_i_i2_1 = and i1 %Range2_all_ones_1_1, %tmp_183_1

]]></Node>
<StgValue><ssdm name="p_41_i_i2_1"/></StgValue>
</operation>

<operation id="1944" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:114  %deleted_ones_1_1 = select i1 %carry_10_1, i1 %p_41_i_i2_1, i1 %Range1_all_ones_1_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1_1"/></StgValue>
</operation>

<operation id="1945" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:115  %p_38_i_i2_1 = and i1 %carry_10_1, %Range1_all_ones_1_1

]]></Node>
<StgValue><ssdm name="p_38_i_i2_1"/></StgValue>
</operation>

<operation id="1946" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:116  %p_not_i_i1_1 = xor i1 %deleted_zeros_1_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_1"/></StgValue>
</operation>

<operation id="1947" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:117  %brmerge_i_i7_1 = or i1 %tmp_402, %p_not_i_i1_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_1"/></StgValue>
</operation>

<operation id="1948" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:118  %tmp_197_1 = xor i1 %tmp_399, true

]]></Node>
<StgValue><ssdm name="tmp_197_1"/></StgValue>
</operation>

<operation id="1949" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:119  %overflow_9_1 = and i1 %brmerge_i_i7_1, %tmp_197_1

]]></Node>
<StgValue><ssdm name="overflow_9_1"/></StgValue>
</operation>

<operation id="1950" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:120  %brmerge40_demorgan_i_25 = and i1 %tmp_402, %deleted_ones_1_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_25"/></StgValue>
</operation>

<operation id="1951" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:121  %tmp53_demorgan = or i1 %p_38_i_i2_1, %brmerge40_demorgan_i_25

]]></Node>
<StgValue><ssdm name="tmp53_demorgan"/></StgValue>
</operation>

<operation id="1952" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:122  %tmp53 = xor i1 %tmp53_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1953" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:123  %underflow_9_1 = and i1 %tmp_399, %tmp53

]]></Node>
<StgValue><ssdm name="underflow_9_1"/></StgValue>
</operation>

<operation id="1954" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:124  %brmerge_i_i_i1_1 = or i1 %underflow_9_1, %overflow_9_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_1"/></StgValue>
</operation>

<operation id="1955" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp><literal name="carry_10_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:190  %tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="1956" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:196  %deleted_zeros_1_2 = select i1 %carry_10_2, i1 %Range1_all_ones_1_2, i1 %Range1_all_zeros_1_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_2"/></StgValue>
</operation>

<operation id="1957" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp><literal name="carry_10_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:197  %tmp_183_2 = xor i1 %tmp_413, true

]]></Node>
<StgValue><ssdm name="tmp_183_2"/></StgValue>
</operation>

<operation id="1958" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="carry_10_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:198  %p_41_i_i2_2 = and i1 %Range2_all_ones_1_2, %tmp_183_2

]]></Node>
<StgValue><ssdm name="p_41_i_i2_2"/></StgValue>
</operation>

<operation id="1959" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:199  %deleted_ones_1_2 = select i1 %carry_10_2, i1 %p_41_i_i2_2, i1 %Range1_all_ones_1_2

]]></Node>
<StgValue><ssdm name="deleted_ones_1_2"/></StgValue>
</operation>

<operation id="1960" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:200  %p_38_i_i2_2 = and i1 %carry_10_2, %Range1_all_ones_1_2

]]></Node>
<StgValue><ssdm name="p_38_i_i2_2"/></StgValue>
</operation>

<operation id="1961" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:201  %p_not_i_i1_2 = xor i1 %deleted_zeros_1_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_2"/></StgValue>
</operation>

<operation id="1962" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:202  %brmerge_i_i7_2 = or i1 %tmp_412, %p_not_i_i1_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_2"/></StgValue>
</operation>

<operation id="1963" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:203  %tmp_197_2 = xor i1 %tmp_409, true

]]></Node>
<StgValue><ssdm name="tmp_197_2"/></StgValue>
</operation>

<operation id="1964" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:204  %overflow_9_2 = and i1 %brmerge_i_i7_2, %tmp_197_2

]]></Node>
<StgValue><ssdm name="overflow_9_2"/></StgValue>
</operation>

<operation id="1965" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:205  %brmerge40_demorgan_i_27 = and i1 %tmp_412, %deleted_ones_1_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_27"/></StgValue>
</operation>

<operation id="1966" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:206  %tmp57_demorgan = or i1 %p_38_i_i2_2, %brmerge40_demorgan_i_27

]]></Node>
<StgValue><ssdm name="tmp57_demorgan"/></StgValue>
</operation>

<operation id="1967" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:207  %tmp57 = xor i1 %tmp57_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="1968" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:208  %underflow_9_2 = and i1 %tmp_409, %tmp57

]]></Node>
<StgValue><ssdm name="underflow_9_2"/></StgValue>
</operation>

<operation id="1969" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:209  %brmerge_i_i_i1_2 = or i1 %underflow_9_2, %overflow_9_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_2"/></StgValue>
</operation>

<operation id="1970" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp><literal name="carry_10_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:275  %tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="1971" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:281  %deleted_zeros_1_3 = select i1 %carry_10_3, i1 %Range1_all_ones_1_3, i1 %Range1_all_zeros_1_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_3"/></StgValue>
</operation>

<operation id="1972" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="carry_10_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:282  %tmp_183_3 = xor i1 %tmp_423, true

]]></Node>
<StgValue><ssdm name="tmp_183_3"/></StgValue>
</operation>

<operation id="1973" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp><literal name="carry_10_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:283  %p_41_i_i2_3 = and i1 %Range2_all_ones_1_3, %tmp_183_3

]]></Node>
<StgValue><ssdm name="p_41_i_i2_3"/></StgValue>
</operation>

<operation id="1974" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:284  %deleted_ones_1_3 = select i1 %carry_10_3, i1 %p_41_i_i2_3, i1 %Range1_all_ones_1_3

]]></Node>
<StgValue><ssdm name="deleted_ones_1_3"/></StgValue>
</operation>

<operation id="1975" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:285  %p_38_i_i2_3 = and i1 %carry_10_3, %Range1_all_ones_1_3

]]></Node>
<StgValue><ssdm name="p_38_i_i2_3"/></StgValue>
</operation>

<operation id="1976" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:286  %p_not_i_i1_3 = xor i1 %deleted_zeros_1_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_3"/></StgValue>
</operation>

<operation id="1977" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:287  %brmerge_i_i7_3 = or i1 %tmp_422, %p_not_i_i1_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_3"/></StgValue>
</operation>

<operation id="1978" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:288  %tmp_197_3 = xor i1 %tmp_419, true

]]></Node>
<StgValue><ssdm name="tmp_197_3"/></StgValue>
</operation>

<operation id="1979" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:289  %overflow_9_3 = and i1 %brmerge_i_i7_3, %tmp_197_3

]]></Node>
<StgValue><ssdm name="overflow_9_3"/></StgValue>
</operation>

<operation id="1980" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:290  %brmerge40_demorgan_i_29 = and i1 %tmp_422, %deleted_ones_1_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_29"/></StgValue>
</operation>

<operation id="1981" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:291  %tmp61_demorgan = or i1 %p_38_i_i2_3, %brmerge40_demorgan_i_29

]]></Node>
<StgValue><ssdm name="tmp61_demorgan"/></StgValue>
</operation>

<operation id="1982" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:292  %tmp61 = xor i1 %tmp61_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="1983" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:293  %underflow_9_3 = and i1 %tmp_419, %tmp61

]]></Node>
<StgValue><ssdm name="underflow_9_3"/></StgValue>
</operation>

<operation id="1984" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:294  %brmerge_i_i_i1_3 = or i1 %underflow_9_3, %overflow_9_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_3"/></StgValue>
</operation>

<operation id="1985" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="carry_10_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:360  %tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="1986" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:366  %deleted_zeros_1_4 = select i1 %carry_10_4, i1 %Range1_all_ones_1_4, i1 %Range1_all_zeros_1_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_4"/></StgValue>
</operation>

<operation id="1987" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="carry_10_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:367  %tmp_183_4 = xor i1 %tmp_433, true

]]></Node>
<StgValue><ssdm name="tmp_183_4"/></StgValue>
</operation>

<operation id="1988" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp><literal name="carry_10_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:368  %p_41_i_i2_4 = and i1 %Range2_all_ones_1_4, %tmp_183_4

]]></Node>
<StgValue><ssdm name="p_41_i_i2_4"/></StgValue>
</operation>

<operation id="1989" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:369  %deleted_ones_1_4 = select i1 %carry_10_4, i1 %p_41_i_i2_4, i1 %Range1_all_ones_1_4

]]></Node>
<StgValue><ssdm name="deleted_ones_1_4"/></StgValue>
</operation>

<operation id="1990" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:370  %p_38_i_i2_4 = and i1 %carry_10_4, %Range1_all_ones_1_4

]]></Node>
<StgValue><ssdm name="p_38_i_i2_4"/></StgValue>
</operation>

<operation id="1991" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:371  %p_not_i_i1_4 = xor i1 %deleted_zeros_1_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_4"/></StgValue>
</operation>

<operation id="1992" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:372  %brmerge_i_i7_4 = or i1 %tmp_432, %p_not_i_i1_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_4"/></StgValue>
</operation>

<operation id="1993" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:373  %tmp_197_4 = xor i1 %tmp_429, true

]]></Node>
<StgValue><ssdm name="tmp_197_4"/></StgValue>
</operation>

<operation id="1994" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:374  %overflow_9_4 = and i1 %brmerge_i_i7_4, %tmp_197_4

]]></Node>
<StgValue><ssdm name="overflow_9_4"/></StgValue>
</operation>

<operation id="1995" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:375  %brmerge40_demorgan_i_31 = and i1 %tmp_432, %deleted_ones_1_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_31"/></StgValue>
</operation>

<operation id="1996" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:376  %tmp65_demorgan = or i1 %p_38_i_i2_4, %brmerge40_demorgan_i_31

]]></Node>
<StgValue><ssdm name="tmp65_demorgan"/></StgValue>
</operation>

<operation id="1997" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:377  %tmp65 = xor i1 %tmp65_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="1998" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:378  %underflow_9_4 = and i1 %tmp_429, %tmp65

]]></Node>
<StgValue><ssdm name="underflow_9_4"/></StgValue>
</operation>

<operation id="1999" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:379  %brmerge_i_i_i1_4 = or i1 %underflow_9_4, %overflow_9_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_4"/></StgValue>
</operation>

<operation id="2000" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="carry_10_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:445  %tmp_443 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="2001" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:451  %deleted_zeros_1_5 = select i1 %carry_10_5, i1 %Range1_all_ones_1_5, i1 %Range1_all_zeros_1_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_5"/></StgValue>
</operation>

<operation id="2002" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="carry_10_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:452  %tmp_183_5 = xor i1 %tmp_443, true

]]></Node>
<StgValue><ssdm name="tmp_183_5"/></StgValue>
</operation>

<operation id="2003" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp><literal name="carry_10_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:453  %p_41_i_i2_5 = and i1 %Range2_all_ones_1_5, %tmp_183_5

]]></Node>
<StgValue><ssdm name="p_41_i_i2_5"/></StgValue>
</operation>

<operation id="2004" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:454  %deleted_ones_1_5 = select i1 %carry_10_5, i1 %p_41_i_i2_5, i1 %Range1_all_ones_1_5

]]></Node>
<StgValue><ssdm name="deleted_ones_1_5"/></StgValue>
</operation>

<operation id="2005" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:455  %p_38_i_i2_5 = and i1 %carry_10_5, %Range1_all_ones_1_5

]]></Node>
<StgValue><ssdm name="p_38_i_i2_5"/></StgValue>
</operation>

<operation id="2006" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:456  %p_not_i_i1_5 = xor i1 %deleted_zeros_1_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_5"/></StgValue>
</operation>

<operation id="2007" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:457  %brmerge_i_i7_5 = or i1 %tmp_442, %p_not_i_i1_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_5"/></StgValue>
</operation>

<operation id="2008" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:458  %tmp_197_5 = xor i1 %tmp_439, true

]]></Node>
<StgValue><ssdm name="tmp_197_5"/></StgValue>
</operation>

<operation id="2009" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:459  %overflow_9_5 = and i1 %brmerge_i_i7_5, %tmp_197_5

]]></Node>
<StgValue><ssdm name="overflow_9_5"/></StgValue>
</operation>

<operation id="2010" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:460  %brmerge40_demorgan_i_33 = and i1 %tmp_442, %deleted_ones_1_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_33"/></StgValue>
</operation>

<operation id="2011" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:461  %tmp69_demorgan = or i1 %p_38_i_i2_5, %brmerge40_demorgan_i_33

]]></Node>
<StgValue><ssdm name="tmp69_demorgan"/></StgValue>
</operation>

<operation id="2012" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:462  %tmp69 = xor i1 %tmp69_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="2013" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:463  %underflow_9_5 = and i1 %tmp_439, %tmp69

]]></Node>
<StgValue><ssdm name="underflow_9_5"/></StgValue>
</operation>

<operation id="2014" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:464  %brmerge_i_i_i1_5 = or i1 %underflow_9_5, %overflow_9_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_5"/></StgValue>
</operation>

<operation id="2015" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="carry_10_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:530  %tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="2016" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:536  %deleted_zeros_1_6 = select i1 %carry_10_6, i1 %Range1_all_ones_1_6, i1 %Range1_all_zeros_1_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_6"/></StgValue>
</operation>

<operation id="2017" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="carry_10_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:537  %tmp_183_6 = xor i1 %tmp_453, true

]]></Node>
<StgValue><ssdm name="tmp_183_6"/></StgValue>
</operation>

<operation id="2018" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="carry_10_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:538  %p_41_i_i2_6 = and i1 %Range2_all_ones_1_6, %tmp_183_6

]]></Node>
<StgValue><ssdm name="p_41_i_i2_6"/></StgValue>
</operation>

<operation id="2019" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:539  %deleted_ones_1_6 = select i1 %carry_10_6, i1 %p_41_i_i2_6, i1 %Range1_all_ones_1_6

]]></Node>
<StgValue><ssdm name="deleted_ones_1_6"/></StgValue>
</operation>

<operation id="2020" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:540  %p_38_i_i2_6 = and i1 %carry_10_6, %Range1_all_ones_1_6

]]></Node>
<StgValue><ssdm name="p_38_i_i2_6"/></StgValue>
</operation>

<operation id="2021" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:541  %p_not_i_i1_6 = xor i1 %deleted_zeros_1_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_6"/></StgValue>
</operation>

<operation id="2022" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:542  %brmerge_i_i7_6 = or i1 %tmp_452, %p_not_i_i1_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_6"/></StgValue>
</operation>

<operation id="2023" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:543  %tmp_197_6 = xor i1 %tmp_449, true

]]></Node>
<StgValue><ssdm name="tmp_197_6"/></StgValue>
</operation>

<operation id="2024" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:544  %overflow_9_6 = and i1 %brmerge_i_i7_6, %tmp_197_6

]]></Node>
<StgValue><ssdm name="overflow_9_6"/></StgValue>
</operation>

<operation id="2025" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:545  %brmerge40_demorgan_i_35 = and i1 %tmp_452, %deleted_ones_1_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_35"/></StgValue>
</operation>

<operation id="2026" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:546  %tmp73_demorgan = or i1 %p_38_i_i2_6, %brmerge40_demorgan_i_35

]]></Node>
<StgValue><ssdm name="tmp73_demorgan"/></StgValue>
</operation>

<operation id="2027" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:547  %tmp73 = xor i1 %tmp73_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="2028" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:548  %underflow_9_6 = and i1 %tmp_449, %tmp73

]]></Node>
<StgValue><ssdm name="underflow_9_6"/></StgValue>
</operation>

<operation id="2029" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:549  %brmerge_i_i_i1_6 = or i1 %underflow_9_6, %overflow_9_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_6"/></StgValue>
</operation>

<operation id="2030" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="carry_10_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:615  %tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="2031" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:621  %deleted_zeros_1_7 = select i1 %carry_10_7, i1 %Range1_all_ones_1_7, i1 %Range1_all_zeros_1_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_7"/></StgValue>
</operation>

<operation id="2032" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="carry_10_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:622  %tmp_183_7 = xor i1 %tmp_463, true

]]></Node>
<StgValue><ssdm name="tmp_183_7"/></StgValue>
</operation>

<operation id="2033" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="carry_10_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:623  %p_41_i_i2_7 = and i1 %Range2_all_ones_1_7, %tmp_183_7

]]></Node>
<StgValue><ssdm name="p_41_i_i2_7"/></StgValue>
</operation>

<operation id="2034" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:624  %deleted_ones_1_7 = select i1 %carry_10_7, i1 %p_41_i_i2_7, i1 %Range1_all_ones_1_7

]]></Node>
<StgValue><ssdm name="deleted_ones_1_7"/></StgValue>
</operation>

<operation id="2035" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:625  %p_38_i_i2_7 = and i1 %carry_10_7, %Range1_all_ones_1_7

]]></Node>
<StgValue><ssdm name="p_38_i_i2_7"/></StgValue>
</operation>

<operation id="2036" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:626  %p_not_i_i1_7 = xor i1 %deleted_zeros_1_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_7"/></StgValue>
</operation>

<operation id="2037" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:627  %brmerge_i_i7_7 = or i1 %tmp_462, %p_not_i_i1_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_7"/></StgValue>
</operation>

<operation id="2038" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:628  %tmp_197_7 = xor i1 %tmp_459, true

]]></Node>
<StgValue><ssdm name="tmp_197_7"/></StgValue>
</operation>

<operation id="2039" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:629  %overflow_9_7 = and i1 %brmerge_i_i7_7, %tmp_197_7

]]></Node>
<StgValue><ssdm name="overflow_9_7"/></StgValue>
</operation>

<operation id="2040" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:630  %brmerge40_demorgan_i_37 = and i1 %tmp_462, %deleted_ones_1_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_37"/></StgValue>
</operation>

<operation id="2041" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:631  %tmp77_demorgan = or i1 %p_38_i_i2_7, %brmerge40_demorgan_i_37

]]></Node>
<StgValue><ssdm name="tmp77_demorgan"/></StgValue>
</operation>

<operation id="2042" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:632  %tmp77 = xor i1 %tmp77_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="2043" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:633  %underflow_9_7 = and i1 %tmp_459, %tmp77

]]></Node>
<StgValue><ssdm name="underflow_9_7"/></StgValue>
</operation>

<operation id="2044" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:634  %brmerge_i_i_i1_7 = or i1 %underflow_9_7, %overflow_9_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_7"/></StgValue>
</operation>

<operation id="2045" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="carry_10_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:700  %tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="2046" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:706  %deleted_zeros_1_8 = select i1 %carry_10_8, i1 %Range1_all_ones_1_8, i1 %Range1_all_zeros_1_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_8"/></StgValue>
</operation>

<operation id="2047" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp><literal name="carry_10_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:707  %tmp_183_8 = xor i1 %tmp_473, true

]]></Node>
<StgValue><ssdm name="tmp_183_8"/></StgValue>
</operation>

<operation id="2048" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp><literal name="carry_10_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:708  %p_41_i_i2_8 = and i1 %Range2_all_ones_1_8, %tmp_183_8

]]></Node>
<StgValue><ssdm name="p_41_i_i2_8"/></StgValue>
</operation>

<operation id="2049" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:709  %deleted_ones_1_8 = select i1 %carry_10_8, i1 %p_41_i_i2_8, i1 %Range1_all_ones_1_8

]]></Node>
<StgValue><ssdm name="deleted_ones_1_8"/></StgValue>
</operation>

<operation id="2050" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:710  %p_38_i_i2_8 = and i1 %carry_10_8, %Range1_all_ones_1_8

]]></Node>
<StgValue><ssdm name="p_38_i_i2_8"/></StgValue>
</operation>

<operation id="2051" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:711  %p_not_i_i1_8 = xor i1 %deleted_zeros_1_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_8"/></StgValue>
</operation>

<operation id="2052" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:712  %brmerge_i_i7_8 = or i1 %tmp_472, %p_not_i_i1_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_8"/></StgValue>
</operation>

<operation id="2053" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:713  %tmp_197_8 = xor i1 %tmp_469, true

]]></Node>
<StgValue><ssdm name="tmp_197_8"/></StgValue>
</operation>

<operation id="2054" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:714  %overflow_9_8 = and i1 %brmerge_i_i7_8, %tmp_197_8

]]></Node>
<StgValue><ssdm name="overflow_9_8"/></StgValue>
</operation>

<operation id="2055" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:715  %brmerge40_demorgan_i_39 = and i1 %tmp_472, %deleted_ones_1_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_39"/></StgValue>
</operation>

<operation id="2056" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:716  %tmp81_demorgan = or i1 %p_38_i_i2_8, %brmerge40_demorgan_i_39

]]></Node>
<StgValue><ssdm name="tmp81_demorgan"/></StgValue>
</operation>

<operation id="2057" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:717  %tmp81 = xor i1 %tmp81_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="2058" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:718  %underflow_9_8 = and i1 %tmp_469, %tmp81

]]></Node>
<StgValue><ssdm name="underflow_9_8"/></StgValue>
</operation>

<operation id="2059" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:719  %brmerge_i_i_i1_8 = or i1 %underflow_9_8, %overflow_9_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_8"/></StgValue>
</operation>

<operation id="2060" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="carry_10_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:785  %tmp_483 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="2061" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:791  %deleted_zeros_1_9 = select i1 %carry_10_9, i1 %Range1_all_ones_1_9, i1 %Range1_all_zeros_1_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_9"/></StgValue>
</operation>

<operation id="2062" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="carry_10_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:792  %tmp_183_9 = xor i1 %tmp_483, true

]]></Node>
<StgValue><ssdm name="tmp_183_9"/></StgValue>
</operation>

<operation id="2063" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="carry_10_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:793  %p_41_i_i2_9 = and i1 %Range2_all_ones_1_9, %tmp_183_9

]]></Node>
<StgValue><ssdm name="p_41_i_i2_9"/></StgValue>
</operation>

<operation id="2064" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:794  %deleted_ones_1_9 = select i1 %carry_10_9, i1 %p_41_i_i2_9, i1 %Range1_all_ones_1_9

]]></Node>
<StgValue><ssdm name="deleted_ones_1_9"/></StgValue>
</operation>

<operation id="2065" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:795  %p_38_i_i2_9 = and i1 %carry_10_9, %Range1_all_ones_1_9

]]></Node>
<StgValue><ssdm name="p_38_i_i2_9"/></StgValue>
</operation>

<operation id="2066" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:796  %p_not_i_i1_9 = xor i1 %deleted_zeros_1_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_9"/></StgValue>
</operation>

<operation id="2067" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:797  %brmerge_i_i7_9 = or i1 %tmp_482, %p_not_i_i1_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_9"/></StgValue>
</operation>

<operation id="2068" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:798  %tmp_197_9 = xor i1 %tmp_479, true

]]></Node>
<StgValue><ssdm name="tmp_197_9"/></StgValue>
</operation>

<operation id="2069" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:799  %overflow_9_9 = and i1 %brmerge_i_i7_9, %tmp_197_9

]]></Node>
<StgValue><ssdm name="overflow_9_9"/></StgValue>
</operation>

<operation id="2070" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:800  %brmerge40_demorgan_i_41 = and i1 %tmp_482, %deleted_ones_1_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_41"/></StgValue>
</operation>

<operation id="2071" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:801  %tmp85_demorgan = or i1 %p_38_i_i2_9, %brmerge40_demorgan_i_41

]]></Node>
<StgValue><ssdm name="tmp85_demorgan"/></StgValue>
</operation>

<operation id="2072" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:802  %tmp85 = xor i1 %tmp85_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="2073" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:803  %underflow_9_9 = and i1 %tmp_479, %tmp85

]]></Node>
<StgValue><ssdm name="underflow_9_9"/></StgValue>
</operation>

<operation id="2074" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:804  %brmerge_i_i_i1_9 = or i1 %underflow_9_9, %overflow_9_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_9"/></StgValue>
</operation>

<operation id="2075" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="carry_10_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:870  %tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="2076" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:876  %deleted_zeros_1_s = select i1 %carry_10_s, i1 %Range1_all_ones_1_s, i1 %Range1_all_zeros_1_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_s"/></StgValue>
</operation>

<operation id="2077" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="carry_10_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:877  %tmp_183_s = xor i1 %tmp_493, true

]]></Node>
<StgValue><ssdm name="tmp_183_s"/></StgValue>
</operation>

<operation id="2078" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="carry_10_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:878  %p_41_i_i2_s = and i1 %Range2_all_ones_1_s, %tmp_183_s

]]></Node>
<StgValue><ssdm name="p_41_i_i2_s"/></StgValue>
</operation>

<operation id="2079" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:879  %deleted_ones_1_s = select i1 %carry_10_s, i1 %p_41_i_i2_s, i1 %Range1_all_ones_1_s

]]></Node>
<StgValue><ssdm name="deleted_ones_1_s"/></StgValue>
</operation>

<operation id="2080" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:880  %p_38_i_i2_s = and i1 %carry_10_s, %Range1_all_ones_1_s

]]></Node>
<StgValue><ssdm name="p_38_i_i2_s"/></StgValue>
</operation>

<operation id="2081" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:881  %p_not_i_i1_s = xor i1 %deleted_zeros_1_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_s"/></StgValue>
</operation>

<operation id="2082" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:882  %brmerge_i_i7_s = or i1 %tmp_492, %p_not_i_i1_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_s"/></StgValue>
</operation>

<operation id="2083" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:883  %tmp_197_s = xor i1 %tmp_489, true

]]></Node>
<StgValue><ssdm name="tmp_197_s"/></StgValue>
</operation>

<operation id="2084" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:884  %overflow_9_s = and i1 %brmerge_i_i7_s, %tmp_197_s

]]></Node>
<StgValue><ssdm name="overflow_9_s"/></StgValue>
</operation>

<operation id="2085" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:885  %brmerge40_demorgan_i_43 = and i1 %tmp_492, %deleted_ones_1_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_43"/></StgValue>
</operation>

<operation id="2086" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:886  %tmp89_demorgan = or i1 %p_38_i_i2_s, %brmerge40_demorgan_i_43

]]></Node>
<StgValue><ssdm name="tmp89_demorgan"/></StgValue>
</operation>

<operation id="2087" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:887  %tmp89 = xor i1 %tmp89_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="2088" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:888  %underflow_9_s = and i1 %tmp_489, %tmp89

]]></Node>
<StgValue><ssdm name="underflow_9_s"/></StgValue>
</operation>

<operation id="2089" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:889  %brmerge_i_i_i1_s = or i1 %underflow_9_s, %overflow_9_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_s"/></StgValue>
</operation>

<operation id="2090" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp><literal name="carry_10_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:955  %tmp_503 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="2091" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:961  %deleted_zeros_1_10 = select i1 %carry_10_10, i1 %Range1_all_ones_1_10, i1 %Range1_all_zeros_1_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_10"/></StgValue>
</operation>

<operation id="2092" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="carry_10_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:962  %tmp_183_10 = xor i1 %tmp_503, true

]]></Node>
<StgValue><ssdm name="tmp_183_10"/></StgValue>
</operation>

<operation id="2093" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp><literal name="carry_10_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:963  %p_41_i_i2_10 = and i1 %Range2_all_ones_1_10, %tmp_183_10

]]></Node>
<StgValue><ssdm name="p_41_i_i2_10"/></StgValue>
</operation>

<operation id="2094" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:964  %deleted_ones_1_10 = select i1 %carry_10_10, i1 %p_41_i_i2_10, i1 %Range1_all_ones_1_10

]]></Node>
<StgValue><ssdm name="deleted_ones_1_10"/></StgValue>
</operation>

<operation id="2095" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:965  %p_38_i_i2_10 = and i1 %carry_10_10, %Range1_all_ones_1_10

]]></Node>
<StgValue><ssdm name="p_38_i_i2_10"/></StgValue>
</operation>

<operation id="2096" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:966  %p_not_i_i1_10 = xor i1 %deleted_zeros_1_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_10"/></StgValue>
</operation>

<operation id="2097" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:967  %brmerge_i_i7_10 = or i1 %tmp_502, %p_not_i_i1_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_10"/></StgValue>
</operation>

<operation id="2098" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:968  %tmp_197_10 = xor i1 %tmp_499, true

]]></Node>
<StgValue><ssdm name="tmp_197_10"/></StgValue>
</operation>

<operation id="2099" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:969  %overflow_9_10 = and i1 %brmerge_i_i7_10, %tmp_197_10

]]></Node>
<StgValue><ssdm name="overflow_9_10"/></StgValue>
</operation>

<operation id="2100" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:970  %brmerge40_demorgan_i_45 = and i1 %tmp_502, %deleted_ones_1_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_45"/></StgValue>
</operation>

<operation id="2101" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:971  %tmp93_demorgan = or i1 %p_38_i_i2_10, %brmerge40_demorgan_i_45

]]></Node>
<StgValue><ssdm name="tmp93_demorgan"/></StgValue>
</operation>

<operation id="2102" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:972  %tmp93 = xor i1 %tmp93_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="2103" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:973  %underflow_9_10 = and i1 %tmp_499, %tmp93

]]></Node>
<StgValue><ssdm name="underflow_9_10"/></StgValue>
</operation>

<operation id="2104" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:974  %brmerge_i_i_i1_10 = or i1 %underflow_9_10, %overflow_9_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_10"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2105" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:40  %tmp50 = or i1 %brmerge40_demorgan_i_23, %tmp_99

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="2106" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:41  %underflow_9_not = or i1 %tmp50, %p_38_i_i2

]]></Node>
<StgValue><ssdm name="underflow_9_not"/></StgValue>
</operation>

<operation id="2107" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:42  %p_Val2_57_mux = select i1 %brmerge_i_i_i1, i8 127, i8 %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux"/></StgValue>
</operation>

<operation id="2108" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:43  %p_Val2_1_102 = select i1 %underflow_9, i8 -128, i8 %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_1_102"/></StgValue>
</operation>

<operation id="2109" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:44  %this_assign_33_1 = select i1 %underflow_9_not, i8 %p_Val2_57_mux, i8 %p_Val2_1_102

]]></Node>
<StgValue><ssdm name="this_assign_33_1"/></StgValue>
</operation>

<operation id="2110" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:45  store i8 %this_assign_33_1, i8* %ShuffleConvs_2_Downs_143, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2111" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:125  %tmp54 = or i1 %brmerge40_demorgan_i_25, %tmp_197_1

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="2112" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:126  %underflow_9_not_1 = or i1 %tmp54, %p_38_i_i2_1

]]></Node>
<StgValue><ssdm name="underflow_9_not_1"/></StgValue>
</operation>

<operation id="2113" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:127  %p_Val2_57_mux_1 = select i1 %brmerge_i_i_i1_1, i8 127, i8 %p_Val2_57_1

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_1"/></StgValue>
</operation>

<operation id="2114" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:128  %p_Val2_57_1_104 = select i1 %underflow_9_1, i8 -128, i8 %p_Val2_57_1

]]></Node>
<StgValue><ssdm name="p_Val2_57_1_104"/></StgValue>
</operation>

<operation id="2115" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:129  %this_assign_33_1_1 = select i1 %underflow_9_not_1, i8 %p_Val2_57_mux_1, i8 %p_Val2_57_1_104

]]></Node>
<StgValue><ssdm name="this_assign_33_1_1"/></StgValue>
</operation>

<operation id="2116" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:130  store i8 %this_assign_33_1_1, i8* %ShuffleConvs_2_Downs_159, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2117" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:210  %tmp58 = or i1 %brmerge40_demorgan_i_27, %tmp_197_2

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="2118" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:211  %underflow_9_not_2 = or i1 %tmp58, %p_38_i_i2_2

]]></Node>
<StgValue><ssdm name="underflow_9_not_2"/></StgValue>
</operation>

<operation id="2119" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:212  %p_Val2_57_mux_2 = select i1 %brmerge_i_i_i1_2, i8 127, i8 %p_Val2_57_2

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_2"/></StgValue>
</operation>

<operation id="2120" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:213  %p_Val2_57_2_106 = select i1 %underflow_9_2, i8 -128, i8 %p_Val2_57_2

]]></Node>
<StgValue><ssdm name="p_Val2_57_2_106"/></StgValue>
</operation>

<operation id="2121" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:214  %this_assign_33_1_2 = select i1 %underflow_9_not_2, i8 %p_Val2_57_mux_2, i8 %p_Val2_57_2_106

]]></Node>
<StgValue><ssdm name="this_assign_33_1_2"/></StgValue>
</operation>

<operation id="2122" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:215  store i8 %this_assign_33_1_2, i8* %ShuffleConvs_2_Downs_165, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2123" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:295  %tmp62 = or i1 %brmerge40_demorgan_i_29, %tmp_197_3

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="2124" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:296  %underflow_9_not_3 = or i1 %tmp62, %p_38_i_i2_3

]]></Node>
<StgValue><ssdm name="underflow_9_not_3"/></StgValue>
</operation>

<operation id="2125" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:297  %p_Val2_57_mux_3 = select i1 %brmerge_i_i_i1_3, i8 127, i8 %p_Val2_57_3

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_3"/></StgValue>
</operation>

<operation id="2126" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:298  %p_Val2_57_3_108 = select i1 %underflow_9_3, i8 -128, i8 %p_Val2_57_3

]]></Node>
<StgValue><ssdm name="p_Val2_57_3_108"/></StgValue>
</operation>

<operation id="2127" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:299  %this_assign_33_1_3 = select i1 %underflow_9_not_3, i8 %p_Val2_57_mux_3, i8 %p_Val2_57_3_108

]]></Node>
<StgValue><ssdm name="this_assign_33_1_3"/></StgValue>
</operation>

<operation id="2128" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:300  store i8 %this_assign_33_1_3, i8* %ShuffleConvs_2_Downs_151, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2129" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:380  %tmp66 = or i1 %brmerge40_demorgan_i_31, %tmp_197_4

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="2130" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:381  %underflow_9_not_4 = or i1 %tmp66, %p_38_i_i2_4

]]></Node>
<StgValue><ssdm name="underflow_9_not_4"/></StgValue>
</operation>

<operation id="2131" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:382  %p_Val2_57_mux_4 = select i1 %brmerge_i_i_i1_4, i8 127, i8 %p_Val2_57_4

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_4"/></StgValue>
</operation>

<operation id="2132" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:383  %p_Val2_57_4_110 = select i1 %underflow_9_4, i8 -128, i8 %p_Val2_57_4

]]></Node>
<StgValue><ssdm name="p_Val2_57_4_110"/></StgValue>
</operation>

<operation id="2133" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:384  %this_assign_33_1_4 = select i1 %underflow_9_not_4, i8 %p_Val2_57_mux_4, i8 %p_Val2_57_4_110

]]></Node>
<StgValue><ssdm name="this_assign_33_1_4"/></StgValue>
</operation>

<operation id="2134" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:385  store i8 %this_assign_33_1_4, i8* %ShuffleConvs_2_Downs_163, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2135" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:465  %tmp70 = or i1 %brmerge40_demorgan_i_33, %tmp_197_5

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="2136" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:466  %underflow_9_not_5 = or i1 %tmp70, %p_38_i_i2_5

]]></Node>
<StgValue><ssdm name="underflow_9_not_5"/></StgValue>
</operation>

<operation id="2137" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:467  %p_Val2_57_mux_5 = select i1 %brmerge_i_i_i1_5, i8 127, i8 %p_Val2_57_5

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_5"/></StgValue>
</operation>

<operation id="2138" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:468  %p_Val2_57_5_112 = select i1 %underflow_9_5, i8 -128, i8 %p_Val2_57_5

]]></Node>
<StgValue><ssdm name="p_Val2_57_5_112"/></StgValue>
</operation>

<operation id="2139" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:469  %this_assign_33_1_5 = select i1 %underflow_9_not_5, i8 %p_Val2_57_mux_5, i8 %p_Val2_57_5_112

]]></Node>
<StgValue><ssdm name="this_assign_33_1_5"/></StgValue>
</operation>

<operation id="2140" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:470  store i8 %this_assign_33_1_5, i8* %ShuffleConvs_2_Downs_157, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2141" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:550  %tmp74 = or i1 %brmerge40_demorgan_i_35, %tmp_197_6

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="2142" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:551  %underflow_9_not_6 = or i1 %tmp74, %p_38_i_i2_6

]]></Node>
<StgValue><ssdm name="underflow_9_not_6"/></StgValue>
</operation>

<operation id="2143" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:552  %p_Val2_57_mux_6 = select i1 %brmerge_i_i_i1_6, i8 127, i8 %p_Val2_57_6

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_6"/></StgValue>
</operation>

<operation id="2144" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:553  %p_Val2_57_6_114 = select i1 %underflow_9_6, i8 -128, i8 %p_Val2_57_6

]]></Node>
<StgValue><ssdm name="p_Val2_57_6_114"/></StgValue>
</operation>

<operation id="2145" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:554  %this_assign_33_1_6 = select i1 %underflow_9_not_6, i8 %p_Val2_57_mux_6, i8 %p_Val2_57_6_114

]]></Node>
<StgValue><ssdm name="this_assign_33_1_6"/></StgValue>
</operation>

<operation id="2146" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:555  store i8 %this_assign_33_1_6, i8* %ShuffleConvs_2_Downs_145, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2147" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:635  %tmp78 = or i1 %brmerge40_demorgan_i_37, %tmp_197_7

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="2148" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:636  %underflow_9_not_7 = or i1 %tmp78, %p_38_i_i2_7

]]></Node>
<StgValue><ssdm name="underflow_9_not_7"/></StgValue>
</operation>

<operation id="2149" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:637  %p_Val2_57_mux_7 = select i1 %brmerge_i_i_i1_7, i8 127, i8 %p_Val2_57_7

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_7"/></StgValue>
</operation>

<operation id="2150" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:638  %p_Val2_57_7_116 = select i1 %underflow_9_7, i8 -128, i8 %p_Val2_57_7

]]></Node>
<StgValue><ssdm name="p_Val2_57_7_116"/></StgValue>
</operation>

<operation id="2151" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:639  %this_assign_33_1_7 = select i1 %underflow_9_not_7, i8 %p_Val2_57_mux_7, i8 %p_Val2_57_7_116

]]></Node>
<StgValue><ssdm name="this_assign_33_1_7"/></StgValue>
</operation>

<operation id="2152" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:640  store i8 %this_assign_33_1_7, i8* %ShuffleConvs_2_Downs_153, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2153" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:720  %tmp82 = or i1 %brmerge40_demorgan_i_39, %tmp_197_8

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="2154" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:721  %underflow_9_not_8 = or i1 %tmp82, %p_38_i_i2_8

]]></Node>
<StgValue><ssdm name="underflow_9_not_8"/></StgValue>
</operation>

<operation id="2155" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:722  %p_Val2_57_mux_8 = select i1 %brmerge_i_i_i1_8, i8 127, i8 %p_Val2_57_8

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_8"/></StgValue>
</operation>

<operation id="2156" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:723  %p_Val2_57_8_118 = select i1 %underflow_9_8, i8 -128, i8 %p_Val2_57_8

]]></Node>
<StgValue><ssdm name="p_Val2_57_8_118"/></StgValue>
</operation>

<operation id="2157" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:724  %this_assign_33_1_8 = select i1 %underflow_9_not_8, i8 %p_Val2_57_mux_8, i8 %p_Val2_57_8_118

]]></Node>
<StgValue><ssdm name="this_assign_33_1_8"/></StgValue>
</operation>

<operation id="2158" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:725  store i8 %this_assign_33_1_8, i8* %ShuffleConvs_2_Downs_149, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2159" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:805  %tmp86 = or i1 %brmerge40_demorgan_i_41, %tmp_197_9

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="2160" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:806  %underflow_9_not_9 = or i1 %tmp86, %p_38_i_i2_9

]]></Node>
<StgValue><ssdm name="underflow_9_not_9"/></StgValue>
</operation>

<operation id="2161" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:807  %p_Val2_57_mux_9 = select i1 %brmerge_i_i_i1_9, i8 127, i8 %p_Val2_57_9

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_9"/></StgValue>
</operation>

<operation id="2162" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:808  %p_Val2_57_9_120 = select i1 %underflow_9_9, i8 -128, i8 %p_Val2_57_9

]]></Node>
<StgValue><ssdm name="p_Val2_57_9_120"/></StgValue>
</operation>

<operation id="2163" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:809  %this_assign_33_1_9 = select i1 %underflow_9_not_9, i8 %p_Val2_57_mux_9, i8 %p_Val2_57_9_120

]]></Node>
<StgValue><ssdm name="this_assign_33_1_9"/></StgValue>
</operation>

<operation id="2164" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:810  store i8 %this_assign_33_1_9, i8* %ShuffleConvs_2_Downs_155, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2165" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:890  %tmp90 = or i1 %brmerge40_demorgan_i_43, %tmp_197_s

]]></Node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="2166" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:891  %underflow_9_not_s = or i1 %tmp90, %p_38_i_i2_s

]]></Node>
<StgValue><ssdm name="underflow_9_not_s"/></StgValue>
</operation>

<operation id="2167" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:892  %p_Val2_57_mux_s = select i1 %brmerge_i_i_i1_s, i8 127, i8 %p_Val2_57_s

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_s"/></StgValue>
</operation>

<operation id="2168" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:893  %p_Val2_57_s_122 = select i1 %underflow_9_s, i8 -128, i8 %p_Val2_57_s

]]></Node>
<StgValue><ssdm name="p_Val2_57_s_122"/></StgValue>
</operation>

<operation id="2169" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:894  %this_assign_33_1_s = select i1 %underflow_9_not_s, i8 %p_Val2_57_mux_s, i8 %p_Val2_57_s_122

]]></Node>
<StgValue><ssdm name="this_assign_33_1_s"/></StgValue>
</operation>

<operation id="2170" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:895  store i8 %this_assign_33_1_s, i8* %ShuffleConvs_2_Downs_147, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2171" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:975  %tmp94 = or i1 %brmerge40_demorgan_i_45, %tmp_197_10

]]></Node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="2172" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:976  %underflow_9_not_10 = or i1 %tmp94, %p_38_i_i2_10

]]></Node>
<StgValue><ssdm name="underflow_9_not_10"/></StgValue>
</operation>

<operation id="2173" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:977  %p_Val2_57_mux_10 = select i1 %brmerge_i_i_i1_10, i8 127, i8 %p_Val2_57_10

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_10"/></StgValue>
</operation>

<operation id="2174" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:978  %p_Val2_57_10_124 = select i1 %underflow_9_10, i8 -128, i8 %p_Val2_57_10

]]></Node>
<StgValue><ssdm name="p_Val2_57_10_124"/></StgValue>
</operation>

<operation id="2175" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:979  %this_assign_33_1_10 = select i1 %underflow_9_not_10, i8 %p_Val2_57_mux_10, i8 %p_Val2_57_10_124

]]></Node>
<StgValue><ssdm name="this_assign_33_1_10"/></StgValue>
</operation>

<operation id="2176" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:980  store i8 %this_assign_33_1_10, i8* %ShuffleConvs_2_Downs_161, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2177" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:46  %ShuffleConvs_2_Downs_168 = load i8* %ShuffleConvs_2_Downs_144, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_168"/></StgValue>
</operation>

<operation id="2178" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:131  %ShuffleConvs_2_Downs_170 = load i8* %ShuffleConvs_2_Downs_160, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_170"/></StgValue>
</operation>

<operation id="2179" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:216  %ShuffleConvs_2_Downs_172 = load i8* %ShuffleConvs_2_Downs_166, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_172"/></StgValue>
</operation>

<operation id="2180" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:301  %ShuffleConvs_2_Downs_174 = load i8* %ShuffleConvs_2_Downs_152, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_174"/></StgValue>
</operation>

<operation id="2181" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:386  %ShuffleConvs_2_Downs_176 = load i8* %ShuffleConvs_2_Downs_164, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_176"/></StgValue>
</operation>

<operation id="2182" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:471  %ShuffleConvs_2_Downs_178 = load i8* %ShuffleConvs_2_Downs_158, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_178"/></StgValue>
</operation>

<operation id="2183" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:556  %ShuffleConvs_2_Downs_180 = load i8* %ShuffleConvs_2_Downs_146, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_180"/></StgValue>
</operation>

<operation id="2184" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:641  %ShuffleConvs_2_Downs_182 = load i8* %ShuffleConvs_2_Downs_154, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_182"/></StgValue>
</operation>

<operation id="2185" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:726  %ShuffleConvs_2_Downs_184 = load i8* %ShuffleConvs_2_Downs_150, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_184"/></StgValue>
</operation>

<operation id="2186" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:811  %ShuffleConvs_2_Downs_186 = load i8* %ShuffleConvs_2_Downs_156, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_186"/></StgValue>
</operation>

<operation id="2187" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:896  %ShuffleConvs_2_Downs_188 = load i8* %ShuffleConvs_2_Downs_148, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_188"/></StgValue>
</operation>

<operation id="2188" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:981  %ShuffleConvs_2_Downs_190 = load i8* %ShuffleConvs_2_Downs_162, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_190"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2189" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:46  %ShuffleConvs_2_Downs_168 = load i8* %ShuffleConvs_2_Downs_144, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_168"/></StgValue>
</operation>

<operation id="2190" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:131  %ShuffleConvs_2_Downs_170 = load i8* %ShuffleConvs_2_Downs_160, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_170"/></StgValue>
</operation>

<operation id="2191" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:216  %ShuffleConvs_2_Downs_172 = load i8* %ShuffleConvs_2_Downs_166, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_172"/></StgValue>
</operation>

<operation id="2192" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:301  %ShuffleConvs_2_Downs_174 = load i8* %ShuffleConvs_2_Downs_152, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_174"/></StgValue>
</operation>

<operation id="2193" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:386  %ShuffleConvs_2_Downs_176 = load i8* %ShuffleConvs_2_Downs_164, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_176"/></StgValue>
</operation>

<operation id="2194" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:471  %ShuffleConvs_2_Downs_178 = load i8* %ShuffleConvs_2_Downs_158, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_178"/></StgValue>
</operation>

<operation id="2195" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:556  %ShuffleConvs_2_Downs_180 = load i8* %ShuffleConvs_2_Downs_146, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_180"/></StgValue>
</operation>

<operation id="2196" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:641  %ShuffleConvs_2_Downs_182 = load i8* %ShuffleConvs_2_Downs_154, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_182"/></StgValue>
</operation>

<operation id="2197" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:726  %ShuffleConvs_2_Downs_184 = load i8* %ShuffleConvs_2_Downs_150, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_184"/></StgValue>
</operation>

<operation id="2198" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:811  %ShuffleConvs_2_Downs_186 = load i8* %ShuffleConvs_2_Downs_156, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_186"/></StgValue>
</operation>

<operation id="2199" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:896  %ShuffleConvs_2_Downs_188 = load i8* %ShuffleConvs_2_Downs_148, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_188"/></StgValue>
</operation>

<operation id="2200" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="8" op_0_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:981  %ShuffleConvs_2_Downs_190 = load i8* %ShuffleConvs_2_Downs_162, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_190"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2201" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:47  %tmp_100 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_168, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2202" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:48  %tmp_159_cast = sext i14 %tmp_100 to i17

]]></Node>
<StgValue><ssdm name="tmp_159_cast"/></StgValue>
</operation>

<operation id="2203" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:49  %tmp_101 = sext i16 %rr_1_V_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2204" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:50  %p_Val2_15 = add i17 %tmp_101, %tmp_159_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="2205" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:51  %tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_15, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="2206" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:52  %p_Val2_16 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_15, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="2207" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:54  %tmp_102 = zext i1 %tmp_395 to i8

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2208" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:55  %tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_15, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="2209" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:56  %p_Val2_17 = add i8 %tmp_102, %p_Val2_16

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="2210" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:57  %tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="2211" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:58  %tmp_103 = xor i1 %tmp_397, true

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2212" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:59  %carry_4 = and i1 %tmp_396, %tmp_103

]]></Node>
<StgValue><ssdm name="carry_4"/></StgValue>
</operation>

<operation id="2213" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:61  %p_Result_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_15, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="2214" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:62  %Range2_all_ones_5 = icmp eq i2 %p_Result_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5"/></StgValue>
</operation>

<operation id="2215" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:63  %p_Result_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_15, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="2216" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:64  %Range1_all_ones_5 = icmp eq i3 %p_Result_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="2217" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:65  %Range1_all_zeros_5 = icmp eq i3 %p_Result_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="2218" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:132  %tmp_219_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_170, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_219_1"/></StgValue>
</operation>

<operation id="2219" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:133  %tmp_219_1_cast = sext i14 %tmp_219_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_219_1_cast"/></StgValue>
</operation>

<operation id="2220" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:134  %tmp_220_1 = sext i16 %rr_1_V_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_220_1"/></StgValue>
</operation>

<operation id="2221" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:135  %p_Val2_75_1 = add i17 %tmp_220_1, %tmp_219_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_1"/></StgValue>
</operation>

<operation id="2222" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:136  %tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="2223" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:137  %p_Val2_76_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_75_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_76_1"/></StgValue>
</operation>

<operation id="2224" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:139  %tmp_223_1 = zext i1 %tmp_405 to i8

]]></Node>
<StgValue><ssdm name="tmp_223_1"/></StgValue>
</operation>

<operation id="2225" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:140  %tmp_406 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="2226" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:141  %p_Val2_77_1 = add i8 %tmp_223_1, %p_Val2_76_1

]]></Node>
<StgValue><ssdm name="p_Val2_77_1"/></StgValue>
</operation>

<operation id="2227" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:142  %tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_77_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="2228" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:143  %tmp_229_1 = xor i1 %tmp_407, true

]]></Node>
<StgValue><ssdm name="tmp_229_1"/></StgValue>
</operation>

<operation id="2229" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:144  %carry_18_1 = and i1 %tmp_406, %tmp_229_1

]]></Node>
<StgValue><ssdm name="carry_18_1"/></StgValue>
</operation>

<operation id="2230" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:146  %p_Result_136_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_75_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_1"/></StgValue>
</operation>

<operation id="2231" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:147  %Range2_all_ones_5_1 = icmp eq i2 %p_Result_136_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_1"/></StgValue>
</operation>

<operation id="2232" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:148  %p_Result_137_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_75_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_1"/></StgValue>
</operation>

<operation id="2233" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:149  %Range1_all_ones_5_1 = icmp eq i3 %p_Result_137_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_1"/></StgValue>
</operation>

<operation id="2234" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:150  %Range1_all_zeros_5_1 = icmp eq i3 %p_Result_137_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_1"/></StgValue>
</operation>

<operation id="2235" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:217  %tmp_219_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_172, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_219_2"/></StgValue>
</operation>

<operation id="2236" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:218  %tmp_219_2_cast = sext i14 %tmp_219_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_219_2_cast"/></StgValue>
</operation>

<operation id="2237" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:219  %tmp_220_2 = sext i16 %rr_1_V_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_220_2"/></StgValue>
</operation>

<operation id="2238" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:220  %p_Val2_75_2 = add i17 %tmp_220_2, %tmp_219_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_2"/></StgValue>
</operation>

<operation id="2239" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:221  %tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="2240" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:222  %p_Val2_76_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_75_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_76_2"/></StgValue>
</operation>

<operation id="2241" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:224  %tmp_223_2 = zext i1 %tmp_415 to i8

]]></Node>
<StgValue><ssdm name="tmp_223_2"/></StgValue>
</operation>

<operation id="2242" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:225  %tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="2243" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:226  %p_Val2_77_2 = add i8 %tmp_223_2, %p_Val2_76_2

]]></Node>
<StgValue><ssdm name="p_Val2_77_2"/></StgValue>
</operation>

<operation id="2244" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:227  %tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_77_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="2245" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:228  %tmp_229_2 = xor i1 %tmp_417, true

]]></Node>
<StgValue><ssdm name="tmp_229_2"/></StgValue>
</operation>

<operation id="2246" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:229  %carry_18_2 = and i1 %tmp_416, %tmp_229_2

]]></Node>
<StgValue><ssdm name="carry_18_2"/></StgValue>
</operation>

<operation id="2247" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:231  %p_Result_136_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_75_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_2"/></StgValue>
</operation>

<operation id="2248" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:232  %Range2_all_ones_5_2 = icmp eq i2 %p_Result_136_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_2"/></StgValue>
</operation>

<operation id="2249" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:233  %p_Result_137_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_75_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_2"/></StgValue>
</operation>

<operation id="2250" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:234  %Range1_all_ones_5_2 = icmp eq i3 %p_Result_137_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_2"/></StgValue>
</operation>

<operation id="2251" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:235  %Range1_all_zeros_5_2 = icmp eq i3 %p_Result_137_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_2"/></StgValue>
</operation>

<operation id="2252" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:302  %tmp_219_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_174, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_219_3"/></StgValue>
</operation>

<operation id="2253" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:303  %tmp_219_3_cast = sext i14 %tmp_219_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_219_3_cast"/></StgValue>
</operation>

<operation id="2254" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:304  %tmp_220_3 = sext i16 %rr_1_V_19 to i17

]]></Node>
<StgValue><ssdm name="tmp_220_3"/></StgValue>
</operation>

<operation id="2255" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:305  %p_Val2_75_3 = add i17 %tmp_220_3, %tmp_219_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_3"/></StgValue>
</operation>

<operation id="2256" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:306  %tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2257" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:307  %p_Val2_76_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_75_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_76_3"/></StgValue>
</operation>

<operation id="2258" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:309  %tmp_223_3 = zext i1 %tmp_425 to i8

]]></Node>
<StgValue><ssdm name="tmp_223_3"/></StgValue>
</operation>

<operation id="2259" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:310  %tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="2260" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:311  %p_Val2_77_3 = add i8 %tmp_223_3, %p_Val2_76_3

]]></Node>
<StgValue><ssdm name="p_Val2_77_3"/></StgValue>
</operation>

<operation id="2261" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:312  %tmp_427 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_77_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2262" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:313  %tmp_229_3 = xor i1 %tmp_427, true

]]></Node>
<StgValue><ssdm name="tmp_229_3"/></StgValue>
</operation>

<operation id="2263" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:314  %carry_18_3 = and i1 %tmp_426, %tmp_229_3

]]></Node>
<StgValue><ssdm name="carry_18_3"/></StgValue>
</operation>

<operation id="2264" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:316  %p_Result_136_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_75_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_3"/></StgValue>
</operation>

<operation id="2265" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:317  %Range2_all_ones_5_3 = icmp eq i2 %p_Result_136_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_3"/></StgValue>
</operation>

<operation id="2266" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:318  %p_Result_137_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_75_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_3"/></StgValue>
</operation>

<operation id="2267" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:319  %Range1_all_ones_5_3 = icmp eq i3 %p_Result_137_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_3"/></StgValue>
</operation>

<operation id="2268" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:320  %Range1_all_zeros_5_3 = icmp eq i3 %p_Result_137_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_3"/></StgValue>
</operation>

<operation id="2269" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:387  %tmp_219_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_176, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_219_4"/></StgValue>
</operation>

<operation id="2270" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:388  %tmp_219_4_cast = sext i14 %tmp_219_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_219_4_cast"/></StgValue>
</operation>

<operation id="2271" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:389  %tmp_220_4 = sext i16 %rr_1_V_20 to i17

]]></Node>
<StgValue><ssdm name="tmp_220_4"/></StgValue>
</operation>

<operation id="2272" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:390  %p_Val2_75_4 = add i17 %tmp_220_4, %tmp_219_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_4"/></StgValue>
</operation>

<operation id="2273" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:391  %tmp_434 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="2274" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:392  %p_Val2_76_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_75_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_76_4"/></StgValue>
</operation>

<operation id="2275" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:394  %tmp_223_4 = zext i1 %tmp_435 to i8

]]></Node>
<StgValue><ssdm name="tmp_223_4"/></StgValue>
</operation>

<operation id="2276" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:395  %tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2277" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:396  %p_Val2_77_4 = add i8 %tmp_223_4, %p_Val2_76_4

]]></Node>
<StgValue><ssdm name="p_Val2_77_4"/></StgValue>
</operation>

<operation id="2278" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:397  %tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_77_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="2279" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:398  %tmp_229_4 = xor i1 %tmp_437, true

]]></Node>
<StgValue><ssdm name="tmp_229_4"/></StgValue>
</operation>

<operation id="2280" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:399  %carry_18_4 = and i1 %tmp_436, %tmp_229_4

]]></Node>
<StgValue><ssdm name="carry_18_4"/></StgValue>
</operation>

<operation id="2281" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:401  %p_Result_136_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_75_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_4"/></StgValue>
</operation>

<operation id="2282" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:402  %Range2_all_ones_5_4 = icmp eq i2 %p_Result_136_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_4"/></StgValue>
</operation>

<operation id="2283" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:403  %p_Result_137_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_75_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_4"/></StgValue>
</operation>

<operation id="2284" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:404  %Range1_all_ones_5_4 = icmp eq i3 %p_Result_137_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_4"/></StgValue>
</operation>

<operation id="2285" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:405  %Range1_all_zeros_5_4 = icmp eq i3 %p_Result_137_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_4"/></StgValue>
</operation>

<operation id="2286" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:472  %tmp_219_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_178, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_219_5"/></StgValue>
</operation>

<operation id="2287" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:473  %tmp_219_5_cast = sext i14 %tmp_219_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_219_5_cast"/></StgValue>
</operation>

<operation id="2288" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:474  %tmp_220_5 = sext i16 %rr_1_V_21 to i17

]]></Node>
<StgValue><ssdm name="tmp_220_5"/></StgValue>
</operation>

<operation id="2289" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:475  %p_Val2_75_5 = add i17 %tmp_220_5, %tmp_219_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_5"/></StgValue>
</operation>

<operation id="2290" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:476  %tmp_444 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="2291" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:477  %p_Val2_76_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_75_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_76_5"/></StgValue>
</operation>

<operation id="2292" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:479  %tmp_223_5 = zext i1 %tmp_445 to i8

]]></Node>
<StgValue><ssdm name="tmp_223_5"/></StgValue>
</operation>

<operation id="2293" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:480  %tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2294" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:481  %p_Val2_77_5 = add i8 %tmp_223_5, %p_Val2_76_5

]]></Node>
<StgValue><ssdm name="p_Val2_77_5"/></StgValue>
</operation>

<operation id="2295" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:482  %tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_77_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="2296" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:483  %tmp_229_5 = xor i1 %tmp_447, true

]]></Node>
<StgValue><ssdm name="tmp_229_5"/></StgValue>
</operation>

<operation id="2297" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:484  %carry_18_5 = and i1 %tmp_446, %tmp_229_5

]]></Node>
<StgValue><ssdm name="carry_18_5"/></StgValue>
</operation>

<operation id="2298" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:486  %p_Result_136_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_75_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_5"/></StgValue>
</operation>

<operation id="2299" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:487  %Range2_all_ones_5_5 = icmp eq i2 %p_Result_136_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_5"/></StgValue>
</operation>

<operation id="2300" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:488  %p_Result_137_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_75_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_5"/></StgValue>
</operation>

<operation id="2301" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:489  %Range1_all_ones_5_5 = icmp eq i3 %p_Result_137_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_5"/></StgValue>
</operation>

<operation id="2302" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:490  %Range1_all_zeros_5_5 = icmp eq i3 %p_Result_137_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_5"/></StgValue>
</operation>

<operation id="2303" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:557  %tmp_219_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_180, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_219_6"/></StgValue>
</operation>

<operation id="2304" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:558  %tmp_219_6_cast = sext i14 %tmp_219_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_219_6_cast"/></StgValue>
</operation>

<operation id="2305" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:559  %tmp_220_6 = sext i16 %rr_1_V_22 to i17

]]></Node>
<StgValue><ssdm name="tmp_220_6"/></StgValue>
</operation>

<operation id="2306" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:560  %p_Val2_75_6 = add i17 %tmp_220_6, %tmp_219_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_6"/></StgValue>
</operation>

<operation id="2307" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:561  %tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="2308" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:562  %p_Val2_76_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_75_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_76_6"/></StgValue>
</operation>

<operation id="2309" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:564  %tmp_223_6 = zext i1 %tmp_455 to i8

]]></Node>
<StgValue><ssdm name="tmp_223_6"/></StgValue>
</operation>

<operation id="2310" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:565  %tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="2311" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:566  %p_Val2_77_6 = add i8 %tmp_223_6, %p_Val2_76_6

]]></Node>
<StgValue><ssdm name="p_Val2_77_6"/></StgValue>
</operation>

<operation id="2312" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:567  %tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_77_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="2313" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:568  %tmp_229_6 = xor i1 %tmp_457, true

]]></Node>
<StgValue><ssdm name="tmp_229_6"/></StgValue>
</operation>

<operation id="2314" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:569  %carry_18_6 = and i1 %tmp_456, %tmp_229_6

]]></Node>
<StgValue><ssdm name="carry_18_6"/></StgValue>
</operation>

<operation id="2315" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:571  %p_Result_136_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_75_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_6"/></StgValue>
</operation>

<operation id="2316" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:572  %Range2_all_ones_5_6 = icmp eq i2 %p_Result_136_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_6"/></StgValue>
</operation>

<operation id="2317" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:573  %p_Result_137_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_75_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_6"/></StgValue>
</operation>

<operation id="2318" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:574  %Range1_all_ones_5_6 = icmp eq i3 %p_Result_137_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_6"/></StgValue>
</operation>

<operation id="2319" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:575  %Range1_all_zeros_5_6 = icmp eq i3 %p_Result_137_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_6"/></StgValue>
</operation>

<operation id="2320" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:642  %tmp_219_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_182, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_219_7"/></StgValue>
</operation>

<operation id="2321" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:643  %tmp_219_7_cast = sext i14 %tmp_219_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_219_7_cast"/></StgValue>
</operation>

<operation id="2322" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:644  %tmp_220_7 = sext i16 %rr_1_V_23 to i17

]]></Node>
<StgValue><ssdm name="tmp_220_7"/></StgValue>
</operation>

<operation id="2323" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:645  %p_Val2_75_7 = add i17 %tmp_220_7, %tmp_219_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_7"/></StgValue>
</operation>

<operation id="2324" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:646  %tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="2325" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:647  %p_Val2_76_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_75_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_76_7"/></StgValue>
</operation>

<operation id="2326" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:649  %tmp_223_7 = zext i1 %tmp_465 to i8

]]></Node>
<StgValue><ssdm name="tmp_223_7"/></StgValue>
</operation>

<operation id="2327" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:650  %tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="2328" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:651  %p_Val2_77_7 = add i8 %tmp_223_7, %p_Val2_76_7

]]></Node>
<StgValue><ssdm name="p_Val2_77_7"/></StgValue>
</operation>

<operation id="2329" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:652  %tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_77_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="2330" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:653  %tmp_229_7 = xor i1 %tmp_467, true

]]></Node>
<StgValue><ssdm name="tmp_229_7"/></StgValue>
</operation>

<operation id="2331" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:654  %carry_18_7 = and i1 %tmp_466, %tmp_229_7

]]></Node>
<StgValue><ssdm name="carry_18_7"/></StgValue>
</operation>

<operation id="2332" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:656  %p_Result_136_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_75_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_7"/></StgValue>
</operation>

<operation id="2333" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:657  %Range2_all_ones_5_7 = icmp eq i2 %p_Result_136_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_7"/></StgValue>
</operation>

<operation id="2334" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:658  %p_Result_137_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_75_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_7"/></StgValue>
</operation>

<operation id="2335" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:659  %Range1_all_ones_5_7 = icmp eq i3 %p_Result_137_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_7"/></StgValue>
</operation>

<operation id="2336" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:660  %Range1_all_zeros_5_7 = icmp eq i3 %p_Result_137_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_7"/></StgValue>
</operation>

<operation id="2337" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:727  %tmp_219_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_184, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_219_8"/></StgValue>
</operation>

<operation id="2338" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:728  %tmp_219_8_cast = sext i14 %tmp_219_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_219_8_cast"/></StgValue>
</operation>

<operation id="2339" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:729  %tmp_220_8 = sext i16 %rr_1_V_24 to i17

]]></Node>
<StgValue><ssdm name="tmp_220_8"/></StgValue>
</operation>

<operation id="2340" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:730  %p_Val2_75_8 = add i17 %tmp_220_8, %tmp_219_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_8"/></StgValue>
</operation>

<operation id="2341" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:731  %tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="2342" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:732  %p_Val2_76_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_75_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_76_8"/></StgValue>
</operation>

<operation id="2343" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:734  %tmp_223_8 = zext i1 %tmp_475 to i8

]]></Node>
<StgValue><ssdm name="tmp_223_8"/></StgValue>
</operation>

<operation id="2344" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:735  %tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="2345" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:736  %p_Val2_77_8 = add i8 %tmp_223_8, %p_Val2_76_8

]]></Node>
<StgValue><ssdm name="p_Val2_77_8"/></StgValue>
</operation>

<operation id="2346" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:737  %tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_77_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="2347" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:738  %tmp_229_8 = xor i1 %tmp_477, true

]]></Node>
<StgValue><ssdm name="tmp_229_8"/></StgValue>
</operation>

<operation id="2348" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:739  %carry_18_8 = and i1 %tmp_476, %tmp_229_8

]]></Node>
<StgValue><ssdm name="carry_18_8"/></StgValue>
</operation>

<operation id="2349" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:741  %p_Result_136_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_75_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_8"/></StgValue>
</operation>

<operation id="2350" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:742  %Range2_all_ones_5_8 = icmp eq i2 %p_Result_136_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_8"/></StgValue>
</operation>

<operation id="2351" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:743  %p_Result_137_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_75_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_8"/></StgValue>
</operation>

<operation id="2352" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:744  %Range1_all_ones_5_8 = icmp eq i3 %p_Result_137_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_8"/></StgValue>
</operation>

<operation id="2353" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:745  %Range1_all_zeros_5_8 = icmp eq i3 %p_Result_137_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_8"/></StgValue>
</operation>

<operation id="2354" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:812  %tmp_219_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_186, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_219_9"/></StgValue>
</operation>

<operation id="2355" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:813  %tmp_219_9_cast = sext i14 %tmp_219_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_219_9_cast"/></StgValue>
</operation>

<operation id="2356" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:814  %tmp_220_9 = sext i16 %rr_1_V_25 to i17

]]></Node>
<StgValue><ssdm name="tmp_220_9"/></StgValue>
</operation>

<operation id="2357" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:815  %p_Val2_75_9 = add i17 %tmp_220_9, %tmp_219_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_9"/></StgValue>
</operation>

<operation id="2358" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:816  %tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="2359" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:817  %p_Val2_76_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_75_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_76_9"/></StgValue>
</operation>

<operation id="2360" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:819  %tmp_223_9 = zext i1 %tmp_485 to i8

]]></Node>
<StgValue><ssdm name="tmp_223_9"/></StgValue>
</operation>

<operation id="2361" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:820  %tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="2362" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:821  %p_Val2_77_9 = add i8 %tmp_223_9, %p_Val2_76_9

]]></Node>
<StgValue><ssdm name="p_Val2_77_9"/></StgValue>
</operation>

<operation id="2363" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:822  %tmp_487 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_77_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="2364" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:823  %tmp_229_9 = xor i1 %tmp_487, true

]]></Node>
<StgValue><ssdm name="tmp_229_9"/></StgValue>
</operation>

<operation id="2365" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:824  %carry_18_9 = and i1 %tmp_486, %tmp_229_9

]]></Node>
<StgValue><ssdm name="carry_18_9"/></StgValue>
</operation>

<operation id="2366" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:826  %p_Result_136_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_75_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_9"/></StgValue>
</operation>

<operation id="2367" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:827  %Range2_all_ones_5_9 = icmp eq i2 %p_Result_136_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_9"/></StgValue>
</operation>

<operation id="2368" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:828  %p_Result_137_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_75_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_9"/></StgValue>
</operation>

<operation id="2369" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:829  %Range1_all_ones_5_9 = icmp eq i3 %p_Result_137_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_9"/></StgValue>
</operation>

<operation id="2370" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:830  %Range1_all_zeros_5_9 = icmp eq i3 %p_Result_137_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_9"/></StgValue>
</operation>

<operation id="2371" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:897  %tmp_219_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_188, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_219_s"/></StgValue>
</operation>

<operation id="2372" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:898  %tmp_219_cast = sext i14 %tmp_219_s to i17

]]></Node>
<StgValue><ssdm name="tmp_219_cast"/></StgValue>
</operation>

<operation id="2373" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:899  %tmp_220_s = sext i16 %rr_1_V_26 to i17

]]></Node>
<StgValue><ssdm name="tmp_220_s"/></StgValue>
</operation>

<operation id="2374" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:900  %p_Val2_75_s = add i17 %tmp_220_s, %tmp_219_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_s"/></StgValue>
</operation>

<operation id="2375" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:901  %tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="2376" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:902  %p_Val2_76_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_75_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_76_s"/></StgValue>
</operation>

<operation id="2377" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:904  %tmp_223_s = zext i1 %tmp_495 to i8

]]></Node>
<StgValue><ssdm name="tmp_223_s"/></StgValue>
</operation>

<operation id="2378" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:905  %tmp_496 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="2379" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:906  %p_Val2_77_s = add i8 %tmp_223_s, %p_Val2_76_s

]]></Node>
<StgValue><ssdm name="p_Val2_77_s"/></StgValue>
</operation>

<operation id="2380" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:907  %tmp_497 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_77_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="2381" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:908  %tmp_229_s = xor i1 %tmp_497, true

]]></Node>
<StgValue><ssdm name="tmp_229_s"/></StgValue>
</operation>

<operation id="2382" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:909  %carry_18_s = and i1 %tmp_496, %tmp_229_s

]]></Node>
<StgValue><ssdm name="carry_18_s"/></StgValue>
</operation>

<operation id="2383" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:911  %p_Result_136_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_75_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_s"/></StgValue>
</operation>

<operation id="2384" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:912  %Range2_all_ones_5_s = icmp eq i2 %p_Result_136_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_s"/></StgValue>
</operation>

<operation id="2385" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:913  %p_Result_137_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_75_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_s"/></StgValue>
</operation>

<operation id="2386" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:914  %Range1_all_ones_5_s = icmp eq i3 %p_Result_137_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_s"/></StgValue>
</operation>

<operation id="2387" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:915  %Range1_all_zeros_5_s = icmp eq i3 %p_Result_137_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_s"/></StgValue>
</operation>

<operation id="2388" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader148.preheader_ifconv:982  %tmp_219_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_190, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_219_10"/></StgValue>
</operation>

<operation id="2389" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="17" op_0_bw="14">
<![CDATA[
.preheader148.preheader_ifconv:983  %tmp_219_10_cast = sext i14 %tmp_219_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_219_10_cast"/></StgValue>
</operation>

<operation id="2390" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="17" op_0_bw="16">
<![CDATA[
.preheader148.preheader_ifconv:984  %tmp_220_10 = sext i16 %rr_1_V_27 to i17

]]></Node>
<StgValue><ssdm name="tmp_220_10"/></StgValue>
</operation>

<operation id="2391" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader148.preheader_ifconv:985  %p_Val2_75_10 = add i17 %tmp_220_10, %tmp_219_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_10"/></StgValue>
</operation>

<operation id="2392" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:986  %tmp_504 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="2393" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:987  %p_Val2_76_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_75_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_76_10"/></StgValue>
</operation>

<operation id="2394" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="8" op_0_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:989  %tmp_223_10 = zext i1 %tmp_505 to i8

]]></Node>
<StgValue><ssdm name="tmp_223_10"/></StgValue>
</operation>

<operation id="2395" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:990  %tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="2396" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:991  %p_Val2_77_10 = add i8 %tmp_223_10, %p_Val2_76_10

]]></Node>
<StgValue><ssdm name="p_Val2_77_10"/></StgValue>
</operation>

<operation id="2397" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:992  %tmp_507 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_77_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="2398" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:993  %tmp_229_10 = xor i1 %tmp_507, true

]]></Node>
<StgValue><ssdm name="tmp_229_10"/></StgValue>
</operation>

<operation id="2399" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:994  %carry_18_10 = and i1 %tmp_506, %tmp_229_10

]]></Node>
<StgValue><ssdm name="carry_18_10"/></StgValue>
</operation>

<operation id="2400" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:996  %p_Result_136_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_75_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_136_10"/></StgValue>
</operation>

<operation id="2401" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader148.preheader_ifconv:997  %Range2_all_ones_5_10 = icmp eq i2 %p_Result_136_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5_10"/></StgValue>
</operation>

<operation id="2402" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:998  %p_Result_137_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_75_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_137_10"/></StgValue>
</operation>

<operation id="2403" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:999  %Range1_all_ones_5_10 = icmp eq i3 %p_Result_137_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5_10"/></StgValue>
</operation>

<operation id="2404" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148.preheader_ifconv:1000  %Range1_all_zeros_5_10 = icmp eq i3 %p_Result_137_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5_10"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2405" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp><literal name="carry_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:60  %tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_15, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="2406" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:66  %deleted_zeros_5 = select i1 %carry_4, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="2407" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="carry_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:67  %tmp_104 = xor i1 %tmp_398, true

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2408" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="carry_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:68  %p_41_i_i6 = and i1 %Range2_all_ones_5, %tmp_104

]]></Node>
<StgValue><ssdm name="p_41_i_i6"/></StgValue>
</operation>

<operation id="2409" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:69  %deleted_ones_5 = select i1 %carry_4, i1 %p_41_i_i6, i1 %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="2410" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:70  %p_38_i_i6 = and i1 %carry_4, %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="p_38_i_i6"/></StgValue>
</operation>

<operation id="2411" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:71  %p_not_i_i5 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5"/></StgValue>
</operation>

<operation id="2412" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:72  %brmerge_i_i2 = or i1 %tmp_397, %p_not_i_i5

]]></Node>
<StgValue><ssdm name="brmerge_i_i2"/></StgValue>
</operation>

<operation id="2413" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:73  %tmp_105 = xor i1 %tmp_394, true

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2414" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:74  %overflow_10 = and i1 %brmerge_i_i2, %tmp_105

]]></Node>
<StgValue><ssdm name="overflow_10"/></StgValue>
</operation>

<operation id="2415" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:75  %brmerge40_demorgan_i_24 = and i1 %tmp_397, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_24"/></StgValue>
</operation>

<operation id="2416" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:76  %tmp51_demorgan = or i1 %p_38_i_i6, %brmerge40_demorgan_i_24

]]></Node>
<StgValue><ssdm name="tmp51_demorgan"/></StgValue>
</operation>

<operation id="2417" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:77  %tmp51 = xor i1 %tmp51_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="2418" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:78  %underflow_10 = and i1 %tmp_394, %tmp51

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="2419" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:79  %brmerge_i_i_i5 = or i1 %underflow_10, %overflow_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5"/></StgValue>
</operation>

<operation id="2420" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp><literal name="carry_18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:145  %tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2421" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:151  %deleted_zeros_5_1 = select i1 %carry_18_1, i1 %Range1_all_ones_5_1, i1 %Range1_all_zeros_5_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_1"/></StgValue>
</operation>

<operation id="2422" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="carry_18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:152  %tmp_245_1 = xor i1 %tmp_408, true

]]></Node>
<StgValue><ssdm name="tmp_245_1"/></StgValue>
</operation>

<operation id="2423" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp><literal name="carry_18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:153  %p_41_i_i6_1 = and i1 %Range2_all_ones_5_1, %tmp_245_1

]]></Node>
<StgValue><ssdm name="p_41_i_i6_1"/></StgValue>
</operation>

<operation id="2424" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:154  %deleted_ones_5_1 = select i1 %carry_18_1, i1 %p_41_i_i6_1, i1 %Range1_all_ones_5_1

]]></Node>
<StgValue><ssdm name="deleted_ones_5_1"/></StgValue>
</operation>

<operation id="2425" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:155  %p_38_i_i6_1 = and i1 %carry_18_1, %Range1_all_ones_5_1

]]></Node>
<StgValue><ssdm name="p_38_i_i6_1"/></StgValue>
</operation>

<operation id="2426" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:156  %p_not_i_i5_1 = xor i1 %deleted_zeros_5_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_1"/></StgValue>
</operation>

<operation id="2427" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:157  %brmerge_i_i2_1 = or i1 %tmp_407, %p_not_i_i5_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_1"/></StgValue>
</operation>

<operation id="2428" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:158  %tmp_257_1 = xor i1 %tmp_404, true

]]></Node>
<StgValue><ssdm name="tmp_257_1"/></StgValue>
</operation>

<operation id="2429" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:159  %overflow_10_1 = and i1 %brmerge_i_i2_1, %tmp_257_1

]]></Node>
<StgValue><ssdm name="overflow_10_1"/></StgValue>
</operation>

<operation id="2430" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:160  %brmerge40_demorgan_i_26 = and i1 %tmp_407, %deleted_ones_5_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_26"/></StgValue>
</operation>

<operation id="2431" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:161  %tmp55_demorgan = or i1 %p_38_i_i6_1, %brmerge40_demorgan_i_26

]]></Node>
<StgValue><ssdm name="tmp55_demorgan"/></StgValue>
</operation>

<operation id="2432" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:162  %tmp55 = xor i1 %tmp55_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="2433" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:163  %underflow_10_1 = and i1 %tmp_404, %tmp55

]]></Node>
<StgValue><ssdm name="underflow_10_1"/></StgValue>
</operation>

<operation id="2434" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:164  %brmerge_i_i_i5_1 = or i1 %underflow_10_1, %overflow_10_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_1"/></StgValue>
</operation>

<operation id="2435" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="carry_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:230  %tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2436" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:236  %deleted_zeros_5_2 = select i1 %carry_18_2, i1 %Range1_all_ones_5_2, i1 %Range1_all_zeros_5_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_2"/></StgValue>
</operation>

<operation id="2437" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp><literal name="carry_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:237  %tmp_245_2 = xor i1 %tmp_418, true

]]></Node>
<StgValue><ssdm name="tmp_245_2"/></StgValue>
</operation>

<operation id="2438" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp><literal name="carry_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:238  %p_41_i_i6_2 = and i1 %Range2_all_ones_5_2, %tmp_245_2

]]></Node>
<StgValue><ssdm name="p_41_i_i6_2"/></StgValue>
</operation>

<operation id="2439" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:239  %deleted_ones_5_2 = select i1 %carry_18_2, i1 %p_41_i_i6_2, i1 %Range1_all_ones_5_2

]]></Node>
<StgValue><ssdm name="deleted_ones_5_2"/></StgValue>
</operation>

<operation id="2440" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:240  %p_38_i_i6_2 = and i1 %carry_18_2, %Range1_all_ones_5_2

]]></Node>
<StgValue><ssdm name="p_38_i_i6_2"/></StgValue>
</operation>

<operation id="2441" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:241  %p_not_i_i5_2 = xor i1 %deleted_zeros_5_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_2"/></StgValue>
</operation>

<operation id="2442" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:242  %brmerge_i_i2_2 = or i1 %tmp_417, %p_not_i_i5_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_2"/></StgValue>
</operation>

<operation id="2443" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:243  %tmp_257_2 = xor i1 %tmp_414, true

]]></Node>
<StgValue><ssdm name="tmp_257_2"/></StgValue>
</operation>

<operation id="2444" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:244  %overflow_10_2 = and i1 %brmerge_i_i2_2, %tmp_257_2

]]></Node>
<StgValue><ssdm name="overflow_10_2"/></StgValue>
</operation>

<operation id="2445" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:245  %brmerge40_demorgan_i_28 = and i1 %tmp_417, %deleted_ones_5_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_28"/></StgValue>
</operation>

<operation id="2446" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:246  %tmp59_demorgan = or i1 %p_38_i_i6_2, %brmerge40_demorgan_i_28

]]></Node>
<StgValue><ssdm name="tmp59_demorgan"/></StgValue>
</operation>

<operation id="2447" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:247  %tmp59 = xor i1 %tmp59_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="2448" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:248  %underflow_10_2 = and i1 %tmp_414, %tmp59

]]></Node>
<StgValue><ssdm name="underflow_10_2"/></StgValue>
</operation>

<operation id="2449" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:249  %brmerge_i_i_i5_2 = or i1 %underflow_10_2, %overflow_10_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_2"/></StgValue>
</operation>

<operation id="2450" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="carry_18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:315  %tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="2451" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:321  %deleted_zeros_5_3 = select i1 %carry_18_3, i1 %Range1_all_ones_5_3, i1 %Range1_all_zeros_5_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_3"/></StgValue>
</operation>

<operation id="2452" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp><literal name="carry_18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:322  %tmp_245_3 = xor i1 %tmp_428, true

]]></Node>
<StgValue><ssdm name="tmp_245_3"/></StgValue>
</operation>

<operation id="2453" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="carry_18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:323  %p_41_i_i6_3 = and i1 %Range2_all_ones_5_3, %tmp_245_3

]]></Node>
<StgValue><ssdm name="p_41_i_i6_3"/></StgValue>
</operation>

<operation id="2454" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:324  %deleted_ones_5_3 = select i1 %carry_18_3, i1 %p_41_i_i6_3, i1 %Range1_all_ones_5_3

]]></Node>
<StgValue><ssdm name="deleted_ones_5_3"/></StgValue>
</operation>

<operation id="2455" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:325  %p_38_i_i6_3 = and i1 %carry_18_3, %Range1_all_ones_5_3

]]></Node>
<StgValue><ssdm name="p_38_i_i6_3"/></StgValue>
</operation>

<operation id="2456" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:326  %p_not_i_i5_3 = xor i1 %deleted_zeros_5_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_3"/></StgValue>
</operation>

<operation id="2457" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:327  %brmerge_i_i2_3 = or i1 %tmp_427, %p_not_i_i5_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_3"/></StgValue>
</operation>

<operation id="2458" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:328  %tmp_257_3 = xor i1 %tmp_424, true

]]></Node>
<StgValue><ssdm name="tmp_257_3"/></StgValue>
</operation>

<operation id="2459" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:329  %overflow_10_3 = and i1 %brmerge_i_i2_3, %tmp_257_3

]]></Node>
<StgValue><ssdm name="overflow_10_3"/></StgValue>
</operation>

<operation id="2460" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:330  %brmerge40_demorgan_i_30 = and i1 %tmp_427, %deleted_ones_5_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_30"/></StgValue>
</operation>

<operation id="2461" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:331  %tmp63_demorgan = or i1 %p_38_i_i6_3, %brmerge40_demorgan_i_30

]]></Node>
<StgValue><ssdm name="tmp63_demorgan"/></StgValue>
</operation>

<operation id="2462" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:332  %tmp63 = xor i1 %tmp63_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="2463" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:333  %underflow_10_3 = and i1 %tmp_424, %tmp63

]]></Node>
<StgValue><ssdm name="underflow_10_3"/></StgValue>
</operation>

<operation id="2464" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:334  %brmerge_i_i_i5_3 = or i1 %underflow_10_3, %overflow_10_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_3"/></StgValue>
</operation>

<operation id="2465" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp><literal name="carry_18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:400  %tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="2466" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:406  %deleted_zeros_5_4 = select i1 %carry_18_4, i1 %Range1_all_ones_5_4, i1 %Range1_all_zeros_5_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_4"/></StgValue>
</operation>

<operation id="2467" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="carry_18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:407  %tmp_245_4 = xor i1 %tmp_438, true

]]></Node>
<StgValue><ssdm name="tmp_245_4"/></StgValue>
</operation>

<operation id="2468" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="carry_18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:408  %p_41_i_i6_4 = and i1 %Range2_all_ones_5_4, %tmp_245_4

]]></Node>
<StgValue><ssdm name="p_41_i_i6_4"/></StgValue>
</operation>

<operation id="2469" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:409  %deleted_ones_5_4 = select i1 %carry_18_4, i1 %p_41_i_i6_4, i1 %Range1_all_ones_5_4

]]></Node>
<StgValue><ssdm name="deleted_ones_5_4"/></StgValue>
</operation>

<operation id="2470" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:410  %p_38_i_i6_4 = and i1 %carry_18_4, %Range1_all_ones_5_4

]]></Node>
<StgValue><ssdm name="p_38_i_i6_4"/></StgValue>
</operation>

<operation id="2471" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:411  %p_not_i_i5_4 = xor i1 %deleted_zeros_5_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_4"/></StgValue>
</operation>

<operation id="2472" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:412  %brmerge_i_i2_4 = or i1 %tmp_437, %p_not_i_i5_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_4"/></StgValue>
</operation>

<operation id="2473" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:413  %tmp_257_4 = xor i1 %tmp_434, true

]]></Node>
<StgValue><ssdm name="tmp_257_4"/></StgValue>
</operation>

<operation id="2474" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:414  %overflow_10_4 = and i1 %brmerge_i_i2_4, %tmp_257_4

]]></Node>
<StgValue><ssdm name="overflow_10_4"/></StgValue>
</operation>

<operation id="2475" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:415  %brmerge40_demorgan_i_32 = and i1 %tmp_437, %deleted_ones_5_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_32"/></StgValue>
</operation>

<operation id="2476" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:416  %tmp67_demorgan = or i1 %p_38_i_i6_4, %brmerge40_demorgan_i_32

]]></Node>
<StgValue><ssdm name="tmp67_demorgan"/></StgValue>
</operation>

<operation id="2477" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:417  %tmp67 = xor i1 %tmp67_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="2478" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:418  %underflow_10_4 = and i1 %tmp_434, %tmp67

]]></Node>
<StgValue><ssdm name="underflow_10_4"/></StgValue>
</operation>

<operation id="2479" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:419  %brmerge_i_i_i5_4 = or i1 %underflow_10_4, %overflow_10_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_4"/></StgValue>
</operation>

<operation id="2480" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="carry_18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:485  %tmp_448 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2481" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:491  %deleted_zeros_5_5 = select i1 %carry_18_5, i1 %Range1_all_ones_5_5, i1 %Range1_all_zeros_5_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_5"/></StgValue>
</operation>

<operation id="2482" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="carry_18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:492  %tmp_245_5 = xor i1 %tmp_448, true

]]></Node>
<StgValue><ssdm name="tmp_245_5"/></StgValue>
</operation>

<operation id="2483" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp><literal name="carry_18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:493  %p_41_i_i6_5 = and i1 %Range2_all_ones_5_5, %tmp_245_5

]]></Node>
<StgValue><ssdm name="p_41_i_i6_5"/></StgValue>
</operation>

<operation id="2484" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:494  %deleted_ones_5_5 = select i1 %carry_18_5, i1 %p_41_i_i6_5, i1 %Range1_all_ones_5_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5_5"/></StgValue>
</operation>

<operation id="2485" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:495  %p_38_i_i6_5 = and i1 %carry_18_5, %Range1_all_ones_5_5

]]></Node>
<StgValue><ssdm name="p_38_i_i6_5"/></StgValue>
</operation>

<operation id="2486" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:496  %p_not_i_i5_5 = xor i1 %deleted_zeros_5_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_5"/></StgValue>
</operation>

<operation id="2487" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:497  %brmerge_i_i2_5 = or i1 %tmp_447, %p_not_i_i5_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_5"/></StgValue>
</operation>

<operation id="2488" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:498  %tmp_257_5 = xor i1 %tmp_444, true

]]></Node>
<StgValue><ssdm name="tmp_257_5"/></StgValue>
</operation>

<operation id="2489" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:499  %overflow_10_5 = and i1 %brmerge_i_i2_5, %tmp_257_5

]]></Node>
<StgValue><ssdm name="overflow_10_5"/></StgValue>
</operation>

<operation id="2490" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:500  %brmerge40_demorgan_i_34 = and i1 %tmp_447, %deleted_ones_5_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_34"/></StgValue>
</operation>

<operation id="2491" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:501  %tmp71_demorgan = or i1 %p_38_i_i6_5, %brmerge40_demorgan_i_34

]]></Node>
<StgValue><ssdm name="tmp71_demorgan"/></StgValue>
</operation>

<operation id="2492" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:502  %tmp71 = xor i1 %tmp71_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="2493" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:503  %underflow_10_5 = and i1 %tmp_444, %tmp71

]]></Node>
<StgValue><ssdm name="underflow_10_5"/></StgValue>
</operation>

<operation id="2494" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:504  %brmerge_i_i_i5_5 = or i1 %underflow_10_5, %overflow_10_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_5"/></StgValue>
</operation>

<operation id="2495" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp><literal name="carry_18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:570  %tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="2496" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:576  %deleted_zeros_5_6 = select i1 %carry_18_6, i1 %Range1_all_ones_5_6, i1 %Range1_all_zeros_5_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_6"/></StgValue>
</operation>

<operation id="2497" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="carry_18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:577  %tmp_245_6 = xor i1 %tmp_458, true

]]></Node>
<StgValue><ssdm name="tmp_245_6"/></StgValue>
</operation>

<operation id="2498" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="carry_18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:578  %p_41_i_i6_6 = and i1 %Range2_all_ones_5_6, %tmp_245_6

]]></Node>
<StgValue><ssdm name="p_41_i_i6_6"/></StgValue>
</operation>

<operation id="2499" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:579  %deleted_ones_5_6 = select i1 %carry_18_6, i1 %p_41_i_i6_6, i1 %Range1_all_ones_5_6

]]></Node>
<StgValue><ssdm name="deleted_ones_5_6"/></StgValue>
</operation>

<operation id="2500" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:580  %p_38_i_i6_6 = and i1 %carry_18_6, %Range1_all_ones_5_6

]]></Node>
<StgValue><ssdm name="p_38_i_i6_6"/></StgValue>
</operation>

<operation id="2501" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:581  %p_not_i_i5_6 = xor i1 %deleted_zeros_5_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_6"/></StgValue>
</operation>

<operation id="2502" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:582  %brmerge_i_i2_6 = or i1 %tmp_457, %p_not_i_i5_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_6"/></StgValue>
</operation>

<operation id="2503" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:583  %tmp_257_6 = xor i1 %tmp_454, true

]]></Node>
<StgValue><ssdm name="tmp_257_6"/></StgValue>
</operation>

<operation id="2504" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:584  %overflow_10_6 = and i1 %brmerge_i_i2_6, %tmp_257_6

]]></Node>
<StgValue><ssdm name="overflow_10_6"/></StgValue>
</operation>

<operation id="2505" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:585  %brmerge40_demorgan_i_36 = and i1 %tmp_457, %deleted_ones_5_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_36"/></StgValue>
</operation>

<operation id="2506" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:586  %tmp75_demorgan = or i1 %p_38_i_i6_6, %brmerge40_demorgan_i_36

]]></Node>
<StgValue><ssdm name="tmp75_demorgan"/></StgValue>
</operation>

<operation id="2507" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:587  %tmp75 = xor i1 %tmp75_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="2508" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:588  %underflow_10_6 = and i1 %tmp_454, %tmp75

]]></Node>
<StgValue><ssdm name="underflow_10_6"/></StgValue>
</operation>

<operation id="2509" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:589  %brmerge_i_i_i5_6 = or i1 %underflow_10_6, %overflow_10_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_6"/></StgValue>
</operation>

<operation id="2510" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp><literal name="carry_18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:655  %tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="2511" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:661  %deleted_zeros_5_7 = select i1 %carry_18_7, i1 %Range1_all_ones_5_7, i1 %Range1_all_zeros_5_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_7"/></StgValue>
</operation>

<operation id="2512" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp><literal name="carry_18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:662  %tmp_245_7 = xor i1 %tmp_468, true

]]></Node>
<StgValue><ssdm name="tmp_245_7"/></StgValue>
</operation>

<operation id="2513" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="carry_18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:663  %p_41_i_i6_7 = and i1 %Range2_all_ones_5_7, %tmp_245_7

]]></Node>
<StgValue><ssdm name="p_41_i_i6_7"/></StgValue>
</operation>

<operation id="2514" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:664  %deleted_ones_5_7 = select i1 %carry_18_7, i1 %p_41_i_i6_7, i1 %Range1_all_ones_5_7

]]></Node>
<StgValue><ssdm name="deleted_ones_5_7"/></StgValue>
</operation>

<operation id="2515" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:665  %p_38_i_i6_7 = and i1 %carry_18_7, %Range1_all_ones_5_7

]]></Node>
<StgValue><ssdm name="p_38_i_i6_7"/></StgValue>
</operation>

<operation id="2516" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:666  %p_not_i_i5_7 = xor i1 %deleted_zeros_5_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_7"/></StgValue>
</operation>

<operation id="2517" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:667  %brmerge_i_i2_7 = or i1 %tmp_467, %p_not_i_i5_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_7"/></StgValue>
</operation>

<operation id="2518" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:668  %tmp_257_7 = xor i1 %tmp_464, true

]]></Node>
<StgValue><ssdm name="tmp_257_7"/></StgValue>
</operation>

<operation id="2519" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:669  %overflow_10_7 = and i1 %brmerge_i_i2_7, %tmp_257_7

]]></Node>
<StgValue><ssdm name="overflow_10_7"/></StgValue>
</operation>

<operation id="2520" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:670  %brmerge40_demorgan_i_38 = and i1 %tmp_467, %deleted_ones_5_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_38"/></StgValue>
</operation>

<operation id="2521" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:671  %tmp79_demorgan = or i1 %p_38_i_i6_7, %brmerge40_demorgan_i_38

]]></Node>
<StgValue><ssdm name="tmp79_demorgan"/></StgValue>
</operation>

<operation id="2522" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:672  %tmp79 = xor i1 %tmp79_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="2523" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:673  %underflow_10_7 = and i1 %tmp_464, %tmp79

]]></Node>
<StgValue><ssdm name="underflow_10_7"/></StgValue>
</operation>

<operation id="2524" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:674  %brmerge_i_i_i5_7 = or i1 %underflow_10_7, %overflow_10_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_7"/></StgValue>
</operation>

<operation id="2525" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp><literal name="carry_18_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:740  %tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="2526" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:746  %deleted_zeros_5_8 = select i1 %carry_18_8, i1 %Range1_all_ones_5_8, i1 %Range1_all_zeros_5_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_8"/></StgValue>
</operation>

<operation id="2527" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="carry_18_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:747  %tmp_245_8 = xor i1 %tmp_478, true

]]></Node>
<StgValue><ssdm name="tmp_245_8"/></StgValue>
</operation>

<operation id="2528" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="carry_18_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:748  %p_41_i_i6_8 = and i1 %Range2_all_ones_5_8, %tmp_245_8

]]></Node>
<StgValue><ssdm name="p_41_i_i6_8"/></StgValue>
</operation>

<operation id="2529" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:749  %deleted_ones_5_8 = select i1 %carry_18_8, i1 %p_41_i_i6_8, i1 %Range1_all_ones_5_8

]]></Node>
<StgValue><ssdm name="deleted_ones_5_8"/></StgValue>
</operation>

<operation id="2530" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:750  %p_38_i_i6_8 = and i1 %carry_18_8, %Range1_all_ones_5_8

]]></Node>
<StgValue><ssdm name="p_38_i_i6_8"/></StgValue>
</operation>

<operation id="2531" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:751  %p_not_i_i5_8 = xor i1 %deleted_zeros_5_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_8"/></StgValue>
</operation>

<operation id="2532" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:752  %brmerge_i_i2_8 = or i1 %tmp_477, %p_not_i_i5_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_8"/></StgValue>
</operation>

<operation id="2533" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:753  %tmp_257_8 = xor i1 %tmp_474, true

]]></Node>
<StgValue><ssdm name="tmp_257_8"/></StgValue>
</operation>

<operation id="2534" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:754  %overflow_10_8 = and i1 %brmerge_i_i2_8, %tmp_257_8

]]></Node>
<StgValue><ssdm name="overflow_10_8"/></StgValue>
</operation>

<operation id="2535" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:755  %brmerge40_demorgan_i_40 = and i1 %tmp_477, %deleted_ones_5_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_40"/></StgValue>
</operation>

<operation id="2536" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:756  %tmp83_demorgan = or i1 %p_38_i_i6_8, %brmerge40_demorgan_i_40

]]></Node>
<StgValue><ssdm name="tmp83_demorgan"/></StgValue>
</operation>

<operation id="2537" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:757  %tmp83 = xor i1 %tmp83_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="2538" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:758  %underflow_10_8 = and i1 %tmp_474, %tmp83

]]></Node>
<StgValue><ssdm name="underflow_10_8"/></StgValue>
</operation>

<operation id="2539" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:759  %brmerge_i_i_i5_8 = or i1 %underflow_10_8, %overflow_10_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_8"/></StgValue>
</operation>

<operation id="2540" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="carry_18_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:825  %tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="2541" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:831  %deleted_zeros_5_9 = select i1 %carry_18_9, i1 %Range1_all_ones_5_9, i1 %Range1_all_zeros_5_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_9"/></StgValue>
</operation>

<operation id="2542" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp><literal name="carry_18_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:832  %tmp_245_9 = xor i1 %tmp_488, true

]]></Node>
<StgValue><ssdm name="tmp_245_9"/></StgValue>
</operation>

<operation id="2543" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp><literal name="carry_18_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:833  %p_41_i_i6_9 = and i1 %Range2_all_ones_5_9, %tmp_245_9

]]></Node>
<StgValue><ssdm name="p_41_i_i6_9"/></StgValue>
</operation>

<operation id="2544" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:834  %deleted_ones_5_9 = select i1 %carry_18_9, i1 %p_41_i_i6_9, i1 %Range1_all_ones_5_9

]]></Node>
<StgValue><ssdm name="deleted_ones_5_9"/></StgValue>
</operation>

<operation id="2545" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:835  %p_38_i_i6_9 = and i1 %carry_18_9, %Range1_all_ones_5_9

]]></Node>
<StgValue><ssdm name="p_38_i_i6_9"/></StgValue>
</operation>

<operation id="2546" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:836  %p_not_i_i5_9 = xor i1 %deleted_zeros_5_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_9"/></StgValue>
</operation>

<operation id="2547" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:837  %brmerge_i_i2_9 = or i1 %tmp_487, %p_not_i_i5_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_9"/></StgValue>
</operation>

<operation id="2548" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:838  %tmp_257_9 = xor i1 %tmp_484, true

]]></Node>
<StgValue><ssdm name="tmp_257_9"/></StgValue>
</operation>

<operation id="2549" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:839  %overflow_10_9 = and i1 %brmerge_i_i2_9, %tmp_257_9

]]></Node>
<StgValue><ssdm name="overflow_10_9"/></StgValue>
</operation>

<operation id="2550" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:840  %brmerge40_demorgan_i_42 = and i1 %tmp_487, %deleted_ones_5_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_42"/></StgValue>
</operation>

<operation id="2551" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:841  %tmp87_demorgan = or i1 %p_38_i_i6_9, %brmerge40_demorgan_i_42

]]></Node>
<StgValue><ssdm name="tmp87_demorgan"/></StgValue>
</operation>

<operation id="2552" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:842  %tmp87 = xor i1 %tmp87_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="2553" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:843  %underflow_10_9 = and i1 %tmp_484, %tmp87

]]></Node>
<StgValue><ssdm name="underflow_10_9"/></StgValue>
</operation>

<operation id="2554" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:844  %brmerge_i_i_i5_9 = or i1 %underflow_10_9, %overflow_10_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_9"/></StgValue>
</operation>

<operation id="2555" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp><literal name="carry_18_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:910  %tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="2556" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:916  %deleted_zeros_5_s = select i1 %carry_18_s, i1 %Range1_all_ones_5_s, i1 %Range1_all_zeros_5_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_s"/></StgValue>
</operation>

<operation id="2557" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="carry_18_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:917  %tmp_245_s = xor i1 %tmp_498, true

]]></Node>
<StgValue><ssdm name="tmp_245_s"/></StgValue>
</operation>

<operation id="2558" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp><literal name="carry_18_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:918  %p_41_i_i6_s = and i1 %Range2_all_ones_5_s, %tmp_245_s

]]></Node>
<StgValue><ssdm name="p_41_i_i6_s"/></StgValue>
</operation>

<operation id="2559" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:919  %deleted_ones_5_s = select i1 %carry_18_s, i1 %p_41_i_i6_s, i1 %Range1_all_ones_5_s

]]></Node>
<StgValue><ssdm name="deleted_ones_5_s"/></StgValue>
</operation>

<operation id="2560" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:920  %p_38_i_i6_s = and i1 %carry_18_s, %Range1_all_ones_5_s

]]></Node>
<StgValue><ssdm name="p_38_i_i6_s"/></StgValue>
</operation>

<operation id="2561" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:921  %p_not_i_i5_s = xor i1 %deleted_zeros_5_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_s"/></StgValue>
</operation>

<operation id="2562" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:922  %brmerge_i_i2_s = or i1 %tmp_497, %p_not_i_i5_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_s"/></StgValue>
</operation>

<operation id="2563" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:923  %tmp_257_s = xor i1 %tmp_494, true

]]></Node>
<StgValue><ssdm name="tmp_257_s"/></StgValue>
</operation>

<operation id="2564" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:924  %overflow_10_s = and i1 %brmerge_i_i2_s, %tmp_257_s

]]></Node>
<StgValue><ssdm name="overflow_10_s"/></StgValue>
</operation>

<operation id="2565" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:925  %brmerge40_demorgan_i_44 = and i1 %tmp_497, %deleted_ones_5_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_44"/></StgValue>
</operation>

<operation id="2566" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:926  %tmp91_demorgan = or i1 %p_38_i_i6_s, %brmerge40_demorgan_i_44

]]></Node>
<StgValue><ssdm name="tmp91_demorgan"/></StgValue>
</operation>

<operation id="2567" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:927  %tmp91 = xor i1 %tmp91_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="2568" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:928  %underflow_10_s = and i1 %tmp_494, %tmp91

]]></Node>
<StgValue><ssdm name="underflow_10_s"/></StgValue>
</operation>

<operation id="2569" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:929  %brmerge_i_i_i5_s = or i1 %underflow_10_s, %overflow_10_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_s"/></StgValue>
</operation>

<operation id="2570" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="carry_18_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader148.preheader_ifconv:995  %tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_75_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="2571" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1001  %deleted_zeros_5_10 = select i1 %carry_18_10, i1 %Range1_all_ones_5_10, i1 %Range1_all_zeros_5_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_5_10"/></StgValue>
</operation>

<operation id="2572" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="carry_18_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1002  %tmp_245_10 = xor i1 %tmp_508, true

]]></Node>
<StgValue><ssdm name="tmp_245_10"/></StgValue>
</operation>

<operation id="2573" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="carry_18_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1003  %p_41_i_i6_10 = and i1 %Range2_all_ones_5_10, %tmp_245_10

]]></Node>
<StgValue><ssdm name="p_41_i_i6_10"/></StgValue>
</operation>

<operation id="2574" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1004  %deleted_ones_5_10 = select i1 %carry_18_10, i1 %p_41_i_i6_10, i1 %Range1_all_ones_5_10

]]></Node>
<StgValue><ssdm name="deleted_ones_5_10"/></StgValue>
</operation>

<operation id="2575" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1005  %p_38_i_i6_10 = and i1 %carry_18_10, %Range1_all_ones_5_10

]]></Node>
<StgValue><ssdm name="p_38_i_i6_10"/></StgValue>
</operation>

<operation id="2576" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1006  %p_not_i_i5_10 = xor i1 %deleted_zeros_5_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i5_10"/></StgValue>
</operation>

<operation id="2577" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1007  %brmerge_i_i2_10 = or i1 %tmp_507, %p_not_i_i5_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i2_10"/></StgValue>
</operation>

<operation id="2578" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1008  %tmp_257_10 = xor i1 %tmp_504, true

]]></Node>
<StgValue><ssdm name="tmp_257_10"/></StgValue>
</operation>

<operation id="2579" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1009  %overflow_10_10 = and i1 %brmerge_i_i2_10, %tmp_257_10

]]></Node>
<StgValue><ssdm name="overflow_10_10"/></StgValue>
</operation>

<operation id="2580" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1010  %brmerge40_demorgan_i_46 = and i1 %tmp_507, %deleted_ones_5_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_46"/></StgValue>
</operation>

<operation id="2581" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1011  %tmp95_demorgan = or i1 %p_38_i_i6_10, %brmerge40_demorgan_i_46

]]></Node>
<StgValue><ssdm name="tmp95_demorgan"/></StgValue>
</operation>

<operation id="2582" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1012  %tmp95 = xor i1 %tmp95_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="2583" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1013  %underflow_10_10 = and i1 %tmp_504, %tmp95

]]></Node>
<StgValue><ssdm name="underflow_10_10"/></StgValue>
</operation>

<operation id="2584" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1014  %brmerge_i_i_i5_10 = or i1 %underflow_10_10, %overflow_10_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i5_10"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2585" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:80  %tmp52 = or i1 %brmerge40_demorgan_i_24, %tmp_105

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="2586" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:81  %underflow_10_not = or i1 %tmp52, %p_38_i_i6

]]></Node>
<StgValue><ssdm name="underflow_10_not"/></StgValue>
</operation>

<operation id="2587" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:82  %p_Val2_77_mux = select i1 %brmerge_i_i_i5, i8 127, i8 %p_Val2_17

]]></Node>
<StgValue><ssdm name="p_Val2_77_mux"/></StgValue>
</operation>

<operation id="2588" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:83  %p_Val2_5_103 = select i1 %underflow_10, i8 -128, i8 %p_Val2_17

]]></Node>
<StgValue><ssdm name="p_Val2_5_103"/></StgValue>
</operation>

<operation id="2589" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:84  %this_assign_34_1 = select i1 %underflow_10_not, i8 %p_Val2_77_mux, i8 %p_Val2_5_103

]]></Node>
<StgValue><ssdm name="this_assign_34_1"/></StgValue>
</operation>

<operation id="2590" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:85  store i8 %this_assign_34_1, i8* %ShuffleConvs_2_Downs_144, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2591" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:165  %tmp56 = or i1 %brmerge40_demorgan_i_26, %tmp_257_1

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="2592" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:166  %underflow_10_not_1 = or i1 %tmp56, %p_38_i_i6_1

]]></Node>
<StgValue><ssdm name="underflow_10_not_1"/></StgValue>
</operation>

<operation id="2593" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:167  %p_Val2_77_mux_1 = select i1 %brmerge_i_i_i5_1, i8 127, i8 %p_Val2_77_1

]]></Node>
<StgValue><ssdm name="p_Val2_77_mux_1"/></StgValue>
</operation>

<operation id="2594" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:168  %p_Val2_77_1_105 = select i1 %underflow_10_1, i8 -128, i8 %p_Val2_77_1

]]></Node>
<StgValue><ssdm name="p_Val2_77_1_105"/></StgValue>
</operation>

<operation id="2595" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:169  %this_assign_34_1_1 = select i1 %underflow_10_not_1, i8 %p_Val2_77_mux_1, i8 %p_Val2_77_1_105

]]></Node>
<StgValue><ssdm name="this_assign_34_1_1"/></StgValue>
</operation>

<operation id="2596" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:170  store i8 %this_assign_34_1_1, i8* %ShuffleConvs_2_Downs_160, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2597" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:250  %tmp60 = or i1 %brmerge40_demorgan_i_28, %tmp_257_2

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="2598" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:251  %underflow_10_not_2 = or i1 %tmp60, %p_38_i_i6_2

]]></Node>
<StgValue><ssdm name="underflow_10_not_2"/></StgValue>
</operation>

<operation id="2599" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:252  %p_Val2_77_mux_2 = select i1 %brmerge_i_i_i5_2, i8 127, i8 %p_Val2_77_2

]]></Node>
<StgValue><ssdm name="p_Val2_77_mux_2"/></StgValue>
</operation>

<operation id="2600" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:253  %p_Val2_77_2_107 = select i1 %underflow_10_2, i8 -128, i8 %p_Val2_77_2

]]></Node>
<StgValue><ssdm name="p_Val2_77_2_107"/></StgValue>
</operation>

<operation id="2601" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:254  %this_assign_34_1_2 = select i1 %underflow_10_not_2, i8 %p_Val2_77_mux_2, i8 %p_Val2_77_2_107

]]></Node>
<StgValue><ssdm name="this_assign_34_1_2"/></StgValue>
</operation>

<operation id="2602" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:255  store i8 %this_assign_34_1_2, i8* %ShuffleConvs_2_Downs_166, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2603" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:335  %tmp64 = or i1 %brmerge40_demorgan_i_30, %tmp_257_3

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="2604" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:336  %underflow_10_not_3 = or i1 %tmp64, %p_38_i_i6_3

]]></Node>
<StgValue><ssdm name="underflow_10_not_3"/></StgValue>
</operation>

<operation id="2605" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:337  %p_Val2_77_mux_3 = select i1 %brmerge_i_i_i5_3, i8 127, i8 %p_Val2_77_3

]]></Node>
<StgValue><ssdm name="p_Val2_77_mux_3"/></StgValue>
</operation>

<operation id="2606" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:338  %p_Val2_77_3_109 = select i1 %underflow_10_3, i8 -128, i8 %p_Val2_77_3

]]></Node>
<StgValue><ssdm name="p_Val2_77_3_109"/></StgValue>
</operation>

<operation id="2607" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:339  %this_assign_34_1_3 = select i1 %underflow_10_not_3, i8 %p_Val2_77_mux_3, i8 %p_Val2_77_3_109

]]></Node>
<StgValue><ssdm name="this_assign_34_1_3"/></StgValue>
</operation>

<operation id="2608" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:340  store i8 %this_assign_34_1_3, i8* %ShuffleConvs_2_Downs_152, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2609" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:420  %tmp68 = or i1 %brmerge40_demorgan_i_32, %tmp_257_4

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="2610" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:421  %underflow_10_not_4 = or i1 %tmp68, %p_38_i_i6_4

]]></Node>
<StgValue><ssdm name="underflow_10_not_4"/></StgValue>
</operation>

<operation id="2611" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:422  %p_Val2_77_mux_4 = select i1 %brmerge_i_i_i5_4, i8 127, i8 %p_Val2_77_4

]]></Node>
<StgValue><ssdm name="p_Val2_77_mux_4"/></StgValue>
</operation>

<operation id="2612" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:423  %p_Val2_77_4_111 = select i1 %underflow_10_4, i8 -128, i8 %p_Val2_77_4

]]></Node>
<StgValue><ssdm name="p_Val2_77_4_111"/></StgValue>
</operation>

<operation id="2613" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:424  %this_assign_34_1_4 = select i1 %underflow_10_not_4, i8 %p_Val2_77_mux_4, i8 %p_Val2_77_4_111

]]></Node>
<StgValue><ssdm name="this_assign_34_1_4"/></StgValue>
</operation>

<operation id="2614" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:425  store i8 %this_assign_34_1_4, i8* %ShuffleConvs_2_Downs_164, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2615" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:505  %tmp72 = or i1 %brmerge40_demorgan_i_34, %tmp_257_5

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="2616" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:506  %underflow_10_not_5 = or i1 %tmp72, %p_38_i_i6_5

]]></Node>
<StgValue><ssdm name="underflow_10_not_5"/></StgValue>
</operation>

<operation id="2617" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:507  %p_Val2_77_mux_5 = select i1 %brmerge_i_i_i5_5, i8 127, i8 %p_Val2_77_5

]]></Node>
<StgValue><ssdm name="p_Val2_77_mux_5"/></StgValue>
</operation>

<operation id="2618" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:508  %p_Val2_77_5_113 = select i1 %underflow_10_5, i8 -128, i8 %p_Val2_77_5

]]></Node>
<StgValue><ssdm name="p_Val2_77_5_113"/></StgValue>
</operation>

<operation id="2619" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:509  %this_assign_34_1_5 = select i1 %underflow_10_not_5, i8 %p_Val2_77_mux_5, i8 %p_Val2_77_5_113

]]></Node>
<StgValue><ssdm name="this_assign_34_1_5"/></StgValue>
</operation>

<operation id="2620" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:510  store i8 %this_assign_34_1_5, i8* %ShuffleConvs_2_Downs_158, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2621" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:590  %tmp76 = or i1 %brmerge40_demorgan_i_36, %tmp_257_6

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="2622" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:591  %underflow_10_not_6 = or i1 %tmp76, %p_38_i_i6_6

]]></Node>
<StgValue><ssdm name="underflow_10_not_6"/></StgValue>
</operation>

<operation id="2623" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:592  %p_Val2_77_mux_6 = select i1 %brmerge_i_i_i5_6, i8 127, i8 %p_Val2_77_6

]]></Node>
<StgValue><ssdm name="p_Val2_77_mux_6"/></StgValue>
</operation>

<operation id="2624" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:593  %p_Val2_77_6_115 = select i1 %underflow_10_6, i8 -128, i8 %p_Val2_77_6

]]></Node>
<StgValue><ssdm name="p_Val2_77_6_115"/></StgValue>
</operation>

<operation id="2625" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:594  %this_assign_34_1_6 = select i1 %underflow_10_not_6, i8 %p_Val2_77_mux_6, i8 %p_Val2_77_6_115

]]></Node>
<StgValue><ssdm name="this_assign_34_1_6"/></StgValue>
</operation>

<operation id="2626" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:595  store i8 %this_assign_34_1_6, i8* %ShuffleConvs_2_Downs_146, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2627" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:675  %tmp80 = or i1 %brmerge40_demorgan_i_38, %tmp_257_7

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="2628" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:676  %underflow_10_not_7 = or i1 %tmp80, %p_38_i_i6_7

]]></Node>
<StgValue><ssdm name="underflow_10_not_7"/></StgValue>
</operation>

<operation id="2629" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:677  %p_Val2_77_mux_7 = select i1 %brmerge_i_i_i5_7, i8 127, i8 %p_Val2_77_7

]]></Node>
<StgValue><ssdm name="p_Val2_77_mux_7"/></StgValue>
</operation>

<operation id="2630" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:678  %p_Val2_77_7_117 = select i1 %underflow_10_7, i8 -128, i8 %p_Val2_77_7

]]></Node>
<StgValue><ssdm name="p_Val2_77_7_117"/></StgValue>
</operation>

<operation id="2631" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:679  %this_assign_34_1_7 = select i1 %underflow_10_not_7, i8 %p_Val2_77_mux_7, i8 %p_Val2_77_7_117

]]></Node>
<StgValue><ssdm name="this_assign_34_1_7"/></StgValue>
</operation>

<operation id="2632" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:680  store i8 %this_assign_34_1_7, i8* %ShuffleConvs_2_Downs_154, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2633" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:760  %tmp84 = or i1 %brmerge40_demorgan_i_40, %tmp_257_8

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="2634" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:761  %underflow_10_not_8 = or i1 %tmp84, %p_38_i_i6_8

]]></Node>
<StgValue><ssdm name="underflow_10_not_8"/></StgValue>
</operation>

<operation id="2635" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:762  %p_Val2_77_mux_8 = select i1 %brmerge_i_i_i5_8, i8 127, i8 %p_Val2_77_8

]]></Node>
<StgValue><ssdm name="p_Val2_77_mux_8"/></StgValue>
</operation>

<operation id="2636" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:763  %p_Val2_77_8_119 = select i1 %underflow_10_8, i8 -128, i8 %p_Val2_77_8

]]></Node>
<StgValue><ssdm name="p_Val2_77_8_119"/></StgValue>
</operation>

<operation id="2637" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:764  %this_assign_34_1_8 = select i1 %underflow_10_not_8, i8 %p_Val2_77_mux_8, i8 %p_Val2_77_8_119

]]></Node>
<StgValue><ssdm name="this_assign_34_1_8"/></StgValue>
</operation>

<operation id="2638" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:765  store i8 %this_assign_34_1_8, i8* %ShuffleConvs_2_Downs_150, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2639" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:845  %tmp88 = or i1 %brmerge40_demorgan_i_42, %tmp_257_9

]]></Node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="2640" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:846  %underflow_10_not_9 = or i1 %tmp88, %p_38_i_i6_9

]]></Node>
<StgValue><ssdm name="underflow_10_not_9"/></StgValue>
</operation>

<operation id="2641" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:847  %p_Val2_77_mux_9 = select i1 %brmerge_i_i_i5_9, i8 127, i8 %p_Val2_77_9

]]></Node>
<StgValue><ssdm name="p_Val2_77_mux_9"/></StgValue>
</operation>

<operation id="2642" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:848  %p_Val2_77_9_121 = select i1 %underflow_10_9, i8 -128, i8 %p_Val2_77_9

]]></Node>
<StgValue><ssdm name="p_Val2_77_9_121"/></StgValue>
</operation>

<operation id="2643" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:849  %this_assign_34_1_9 = select i1 %underflow_10_not_9, i8 %p_Val2_77_mux_9, i8 %p_Val2_77_9_121

]]></Node>
<StgValue><ssdm name="this_assign_34_1_9"/></StgValue>
</operation>

<operation id="2644" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:850  store i8 %this_assign_34_1_9, i8* %ShuffleConvs_2_Downs_156, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2645" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:930  %tmp92 = or i1 %brmerge40_demorgan_i_44, %tmp_257_s

]]></Node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="2646" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:931  %underflow_10_not_s = or i1 %tmp92, %p_38_i_i6_s

]]></Node>
<StgValue><ssdm name="underflow_10_not_s"/></StgValue>
</operation>

<operation id="2647" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:932  %p_Val2_77_mux_s = select i1 %brmerge_i_i_i5_s, i8 127, i8 %p_Val2_77_s

]]></Node>
<StgValue><ssdm name="p_Val2_77_mux_s"/></StgValue>
</operation>

<operation id="2648" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:933  %p_Val2_77_s_123 = select i1 %underflow_10_s, i8 -128, i8 %p_Val2_77_s

]]></Node>
<StgValue><ssdm name="p_Val2_77_s_123"/></StgValue>
</operation>

<operation id="2649" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:934  %this_assign_34_1_s = select i1 %underflow_10_not_s, i8 %p_Val2_77_mux_s, i8 %p_Val2_77_s_123

]]></Node>
<StgValue><ssdm name="this_assign_34_1_s"/></StgValue>
</operation>

<operation id="2650" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:935  store i8 %this_assign_34_1_s, i8* %ShuffleConvs_2_Downs_148, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2651" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1015  %tmp96 = or i1 %brmerge40_demorgan_i_46, %tmp_257_10

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="2652" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader148.preheader_ifconv:1016  %underflow_10_not_10 = or i1 %tmp96, %p_38_i_i6_10

]]></Node>
<StgValue><ssdm name="underflow_10_not_10"/></StgValue>
</operation>

<operation id="2653" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:1017  %p_Val2_77_mux_10 = select i1 %brmerge_i_i_i5_10, i8 127, i8 %p_Val2_77_10

]]></Node>
<StgValue><ssdm name="p_Val2_77_mux_10"/></StgValue>
</operation>

<operation id="2654" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:1018  %p_Val2_77_10_125 = select i1 %underflow_10_10, i8 -128, i8 %p_Val2_77_10

]]></Node>
<StgValue><ssdm name="p_Val2_77_10_125"/></StgValue>
</operation>

<operation id="2655" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader148.preheader_ifconv:1019  %this_assign_34_1_10 = select i1 %underflow_10_not_10, i8 %p_Val2_77_mux_10, i8 %p_Val2_77_10_125

]]></Node>
<StgValue><ssdm name="this_assign_34_1_10"/></StgValue>
</operation>

<operation id="2656" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader148.preheader_ifconv:1020  store i8 %this_assign_34_1_10, i8* %ShuffleConvs_2_Downs_162, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2657" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="0" op_0_bw="0">
<![CDATA[
.preheader148.preheader_ifconv:1021  br label %.preheader149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2658" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader147:0  %h8 = phi i4 [ %h_10, %7 ], [ 1, %.preheader147.preheader ]

]]></Node>
<StgValue><ssdm name="h8"/></StgValue>
</operation>

<operation id="2659" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="8" op_0_bw="4">
<![CDATA[
.preheader147:1  %h8_cast_cast1 = zext i4 %h8 to i8

]]></Node>
<StgValue><ssdm name="h8_cast_cast1"/></StgValue>
</operation>

<operation id="2660" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="11" op_0_bw="4">
<![CDATA[
.preheader147:2  %h8_cast_cast = zext i4 %h8 to i11

]]></Node>
<StgValue><ssdm name="h8_cast_cast"/></StgValue>
</operation>

<operation id="2661" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader147:3  %tmp_204 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h8, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2662" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="8" op_0_bw="7">
<![CDATA[
.preheader147:4  %p_shl16_cast = zext i7 %tmp_204 to i8

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="2663" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader147:5  %tmp_205 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2664" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="8" op_0_bw="5">
<![CDATA[
.preheader147:6  %p_shl17_cast = zext i5 %tmp_205 to i8

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="2665" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader147:7  %tmp_206 = add i8 %p_shl17_cast, %p_shl16_cast

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2666" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="9" op_0_bw="8">
<![CDATA[
.preheader147:8  %tmp_217_cast = zext i8 %tmp_206 to i9

]]></Node>
<StgValue><ssdm name="tmp_217_cast"/></StgValue>
</operation>

<operation id="2667" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader147:9  %tmp_207 = add i9 %tmp_217_cast, 100

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2668" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader147:10  %tmp_208 = add i9 %tmp_217_cast, -212

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2669" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader147:11  %exitcond6 = icmp eq i4 %h8, -7

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="2670" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader147:12  %empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="2671" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader147:13  br i1 %exitcond6, label %.preheader143.preheader, label %.preheader146.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2672" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="0" op_0_bw="0">
<![CDATA[
.preheader146.preheader:0  br label %.preheader146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2673" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="0" op_0_bw="0">
<![CDATA[
.preheader143.preheader:0  br label %.preheader143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2674" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader146:0  %w9 = phi i4 [ %w_12, %6 ], [ 1, %.preheader146.preheader ]

]]></Node>
<StgValue><ssdm name="w9"/></StgValue>
</operation>

<operation id="2675" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="8" op_0_bw="4">
<![CDATA[
.preheader146:1  %w9_cast_cast1 = zext i4 %w9 to i8

]]></Node>
<StgValue><ssdm name="w9_cast_cast1"/></StgValue>
</operation>

<operation id="2676" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="15" op_0_bw="4">
<![CDATA[
.preheader146:2  %w9_cast_cast2 = zext i4 %w9 to i15

]]></Node>
<StgValue><ssdm name="w9_cast_cast2"/></StgValue>
</operation>

<operation id="2677" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="9" op_0_bw="4">
<![CDATA[
.preheader146:3  %w9_cast_cast = zext i4 %w9 to i9

]]></Node>
<StgValue><ssdm name="w9_cast_cast"/></StgValue>
</operation>

<operation id="2678" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader146:4  %tmp_238 = add i9 %tmp_207, %w9_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2679" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="9">
<![CDATA[
.preheader146:5  %tmp_238_cast = zext i9 %tmp_238 to i32

]]></Node>
<StgValue><ssdm name="tmp_238_cast"/></StgValue>
</operation>

<operation id="2680" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:6  %ShuffleConvs_2_Downs_191 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_191"/></StgValue>
</operation>

<operation id="2681" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader146:7  %tmp_239 = add i9 %tmp_208, %w9_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="2682" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="9">
<![CDATA[
.preheader146:8  %tmp_239_cast = zext i9 %tmp_239 to i32

]]></Node>
<StgValue><ssdm name="tmp_239_cast"/></StgValue>
</operation>

<operation id="2683" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:9  %ShuffleConvs_2_Downs_192 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_192"/></StgValue>
</operation>

<operation id="2684" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:10  %ShuffleConvs_2_Downs_193 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_193"/></StgValue>
</operation>

<operation id="2685" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:11  %ShuffleConvs_2_Downs_194 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_194"/></StgValue>
</operation>

<operation id="2686" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:12  %ShuffleConvs_2_Downs_195 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_195"/></StgValue>
</operation>

<operation id="2687" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:13  %ShuffleConvs_2_Downs_196 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_196"/></StgValue>
</operation>

<operation id="2688" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:14  %ShuffleConvs_2_Downs_197 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_197"/></StgValue>
</operation>

<operation id="2689" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:15  %ShuffleConvs_2_Downs_198 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_198"/></StgValue>
</operation>

<operation id="2690" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:16  %ShuffleConvs_2_Downs_199 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_199"/></StgValue>
</operation>

<operation id="2691" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:17  %ShuffleConvs_2_Downs_200 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_200"/></StgValue>
</operation>

<operation id="2692" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:18  %ShuffleConvs_2_Downs_201 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_201"/></StgValue>
</operation>

<operation id="2693" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:19  %ShuffleConvs_2_Downs_202 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_202"/></StgValue>
</operation>

<operation id="2694" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:20  %ShuffleConvs_2_Downs_203 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_203"/></StgValue>
</operation>

<operation id="2695" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:21  %ShuffleConvs_2_Downs_204 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_204"/></StgValue>
</operation>

<operation id="2696" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:22  %ShuffleConvs_2_Downs_205 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_205"/></StgValue>
</operation>

<operation id="2697" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:23  %ShuffleConvs_2_Downs_206 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_206"/></StgValue>
</operation>

<operation id="2698" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:24  %ShuffleConvs_2_Downs_207 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_207"/></StgValue>
</operation>

<operation id="2699" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:25  %ShuffleConvs_2_Downs_208 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_208"/></StgValue>
</operation>

<operation id="2700" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:26  %ShuffleConvs_2_Downs_209 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_209"/></StgValue>
</operation>

<operation id="2701" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:27  %ShuffleConvs_2_Downs_210 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_210"/></StgValue>
</operation>

<operation id="2702" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:28  %ShuffleConvs_2_Downs_211 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_211"/></StgValue>
</operation>

<operation id="2703" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:29  %ShuffleConvs_2_Downs_212 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_212"/></StgValue>
</operation>

<operation id="2704" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:30  %ShuffleConvs_2_Downs_213 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_213"/></StgValue>
</operation>

<operation id="2705" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader146:31  %ShuffleConvs_2_Downs_214 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_214"/></StgValue>
</operation>

<operation id="2706" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader146:32  %exitcond9 = icmp eq i4 %w9, -7

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="2707" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader146:33  %empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="2708" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader146:34  br i1 %exitcond9, label %7, label %.preheader145.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2709" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="0">
<![CDATA[
.preheader145.preheader:0  br label %.preheader145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2710" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_10 = add i4 %h8, 1

]]></Node>
<StgValue><ssdm name="h_10"/></StgValue>
</operation>

<operation id="2711" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2712" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader145:0  %ci2 = phi i7 [ %ci_3, %.preheader144.preheader_ifconv ], [ 0, %.preheader145.preheader ]

]]></Node>
<StgValue><ssdm name="ci2"/></StgValue>
</operation>

<operation id="2713" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="9" op_0_bw="7">
<![CDATA[
.preheader145:1  %ci2_cast_cast1 = zext i7 %ci2 to i9

]]></Node>
<StgValue><ssdm name="ci2_cast_cast1"/></StgValue>
</operation>

<operation id="2714" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="8" op_0_bw="7">
<![CDATA[
.preheader145:2  %ci2_cast_cast = zext i7 %ci2 to i8

]]></Node>
<StgValue><ssdm name="ci2_cast_cast"/></StgValue>
</operation>

<operation id="2715" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader145:3  %tmp_253 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="2716" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="11" op_0_bw="10">
<![CDATA[
.preheader145:4  %p_shl20_cast = zext i10 %tmp_253 to i11

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="2717" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader145:5  %tmp_254 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="2718" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="11" op_0_bw="8">
<![CDATA[
.preheader145:6  %p_shl21_cast = zext i8 %tmp_254 to i11

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="2719" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader145:7  %tmp_255 = add i11 %p_shl20_cast, %p_shl21_cast

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="2720" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader145:8  %tmp_256 = add i11 %h8_cast_cast, %tmp_255

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="2721" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader145:9  %tmp_509 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_256, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="2722" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="15" op_0_bw="14">
<![CDATA[
.preheader145:10  %p_shl18_cast = zext i14 %tmp_509 to i15

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="2723" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader145:11  %tmp_510 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_256, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="2724" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="15" op_0_bw="12">
<![CDATA[
.preheader145:12  %p_shl19_cast = zext i12 %tmp_510 to i15

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="2725" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader145:13  %tmp_259 = add i15 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="2726" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader145:14  %tmp_260 = add i15 %w9_cast_cast2, %tmp_259

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="2727" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="32" op_0_bw="15">
<![CDATA[
.preheader145:15  %tmp_260_cast = zext i15 %tmp_260 to i32

]]></Node>
<StgValue><ssdm name="tmp_260_cast"/></StgValue>
</operation>

<operation id="2728" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:16  %input_V_addr_2 = getelementptr [9600 x i8]* %input_V, i32 0, i32 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_2"/></StgValue>
</operation>

<operation id="2729" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader145:17  %tmp_261 = add i8 %ci2_cast_cast, 96

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="2730" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader145:18  %tmp_262 = add i8 %h8_cast_cast1, %tmp_261

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="2731" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader145:19  %tmp_263 = add i8 %w9_cast_cast1, %tmp_262

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="2732" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="8">
<![CDATA[
.preheader145:20  %tmp_263_cast = zext i8 %tmp_263 to i32

]]></Node>
<StgValue><ssdm name="tmp_263_cast"/></StgValue>
</operation>

<operation id="2733" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:21  %weight_0_V_addr_2 = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_2"/></StgValue>
</operation>

<operation id="2734" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader145:22  %tmp_264 = add i9 %ci2_cast_cast1, -224

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="2735" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="9">
<![CDATA[
.preheader145:23  %tmp_264_cast = zext i9 %tmp_264 to i32

]]></Node>
<StgValue><ssdm name="tmp_264_cast"/></StgValue>
</operation>

<operation id="2736" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:24  %weight_0_V_addr_3 = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_3"/></StgValue>
</operation>

<operation id="2737" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:25  %weight_1_V_addr_2 = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_2"/></StgValue>
</operation>

<operation id="2738" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:26  %weight_1_V_addr_3 = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_3"/></StgValue>
</operation>

<operation id="2739" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:27  %weight_2_V_addr_2 = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_2"/></StgValue>
</operation>

<operation id="2740" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:28  %weight_2_V_addr_3 = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_3"/></StgValue>
</operation>

<operation id="2741" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:29  %weight_3_V_addr_2 = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_2"/></StgValue>
</operation>

<operation id="2742" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:30  %weight_3_V_addr_3 = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_3"/></StgValue>
</operation>

<operation id="2743" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:31  %weight_4_V_addr_2 = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_2"/></StgValue>
</operation>

<operation id="2744" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:32  %weight_4_V_addr_3 = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_3"/></StgValue>
</operation>

<operation id="2745" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:33  %weight_5_V_addr_2 = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_2"/></StgValue>
</operation>

<operation id="2746" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:34  %weight_5_V_addr_3 = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_3"/></StgValue>
</operation>

<operation id="2747" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:35  %weight_6_V_addr_2 = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_2"/></StgValue>
</operation>

<operation id="2748" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:36  %weight_6_V_addr_3 = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_3"/></StgValue>
</operation>

<operation id="2749" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:37  %weight_7_V_addr_2 = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_2"/></StgValue>
</operation>

<operation id="2750" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:38  %weight_7_V_addr_3 = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_3"/></StgValue>
</operation>

<operation id="2751" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:39  %weight_8_V_addr_2 = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_2"/></StgValue>
</operation>

<operation id="2752" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:40  %weight_8_V_addr_3 = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_3"/></StgValue>
</operation>

<operation id="2753" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:41  %weight_9_V_addr_2 = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_2"/></StgValue>
</operation>

<operation id="2754" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:42  %weight_9_V_addr_3 = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_3"/></StgValue>
</operation>

<operation id="2755" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:43  %weight_10_V_addr_2 = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_2"/></StgValue>
</operation>

<operation id="2756" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:44  %weight_10_V_addr_3 = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_3"/></StgValue>
</operation>

<operation id="2757" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:45  %weight_11_V_addr_2 = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_2"/></StgValue>
</operation>

<operation id="2758" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader145:46  %weight_11_V_addr_3 = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_3"/></StgValue>
</operation>

<operation id="2759" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader145:47  %exitcond11 = icmp eq i7 %ci2, -32

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="2760" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader145:48  %empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="2761" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader145:49  %ci_3 = add i7 %ci2, 1

]]></Node>
<StgValue><ssdm name="ci_3"/></StgValue>
</operation>

<operation id="2762" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader145:50  br i1 %exitcond11, label %6, label %.preheader144.preheader_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2763" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:1  %weight_0_V_load_3 = load i8* %weight_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_3"/></StgValue>
</operation>

<operation id="2764" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:87  %weight_1_V_load_3 = load i8* %weight_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_3"/></StgValue>
</operation>

<operation id="2765" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:172  %weight_2_V_load_3 = load i8* %weight_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_3"/></StgValue>
</operation>

<operation id="2766" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:257  %weight_3_V_load_3 = load i8* %weight_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_3"/></StgValue>
</operation>

<operation id="2767" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:342  %weight_4_V_load_3 = load i8* %weight_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_3"/></StgValue>
</operation>

<operation id="2768" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:427  %weight_5_V_load_3 = load i8* %weight_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_3"/></StgValue>
</operation>

<operation id="2769" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:512  %weight_6_V_load_3 = load i8* %weight_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_3"/></StgValue>
</operation>

<operation id="2770" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:597  %weight_7_V_load_3 = load i8* %weight_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_3"/></StgValue>
</operation>

<operation id="2771" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:682  %weight_8_V_load_3 = load i8* %weight_8_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_3"/></StgValue>
</operation>

<operation id="2772" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:767  %weight_9_V_load_3 = load i8* %weight_9_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_3"/></StgValue>
</operation>

<operation id="2773" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:852  %weight_10_V_load_3 = load i8* %weight_10_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_3"/></StgValue>
</operation>

<operation id="2774" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:937  %weight_11_V_load_3 = load i8* %weight_11_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_3"/></StgValue>
</operation>

<operation id="2775" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %w_12 = add i4 %w9, 1

]]></Node>
<StgValue><ssdm name="w_12"/></StgValue>
</operation>

<operation id="2776" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2777" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:0  %weight_0_V_load_2 = load i8* %weight_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_2"/></StgValue>
</operation>

<operation id="2778" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:1  %weight_0_V_load_3 = load i8* %weight_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_3"/></StgValue>
</operation>

<operation id="2779" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="8" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:2  %input_V_load_2 = load i8* %input_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="2780" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:86  %weight_1_V_load_2 = load i8* %weight_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_2"/></StgValue>
</operation>

<operation id="2781" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:87  %weight_1_V_load_3 = load i8* %weight_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_3"/></StgValue>
</operation>

<operation id="2782" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:171  %weight_2_V_load_2 = load i8* %weight_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_2"/></StgValue>
</operation>

<operation id="2783" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:172  %weight_2_V_load_3 = load i8* %weight_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_3"/></StgValue>
</operation>

<operation id="2784" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:256  %weight_3_V_load_2 = load i8* %weight_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_2"/></StgValue>
</operation>

<operation id="2785" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:257  %weight_3_V_load_3 = load i8* %weight_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_3"/></StgValue>
</operation>

<operation id="2786" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:341  %weight_4_V_load_2 = load i8* %weight_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_2"/></StgValue>
</operation>

<operation id="2787" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:342  %weight_4_V_load_3 = load i8* %weight_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_3"/></StgValue>
</operation>

<operation id="2788" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:426  %weight_5_V_load_2 = load i8* %weight_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_2"/></StgValue>
</operation>

<operation id="2789" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:427  %weight_5_V_load_3 = load i8* %weight_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_3"/></StgValue>
</operation>

<operation id="2790" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:511  %weight_6_V_load_2 = load i8* %weight_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_2"/></StgValue>
</operation>

<operation id="2791" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:512  %weight_6_V_load_3 = load i8* %weight_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_3"/></StgValue>
</operation>

<operation id="2792" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:596  %weight_7_V_load_2 = load i8* %weight_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_2"/></StgValue>
</operation>

<operation id="2793" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:597  %weight_7_V_load_3 = load i8* %weight_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_3"/></StgValue>
</operation>

<operation id="2794" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:681  %weight_8_V_load_2 = load i8* %weight_8_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_2"/></StgValue>
</operation>

<operation id="2795" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:682  %weight_8_V_load_3 = load i8* %weight_8_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_3"/></StgValue>
</operation>

<operation id="2796" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:766  %weight_9_V_load_2 = load i8* %weight_9_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_2"/></StgValue>
</operation>

<operation id="2797" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:767  %weight_9_V_load_3 = load i8* %weight_9_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_3"/></StgValue>
</operation>

<operation id="2798" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:851  %weight_10_V_load_2 = load i8* %weight_10_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_2"/></StgValue>
</operation>

<operation id="2799" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:852  %weight_10_V_load_3 = load i8* %weight_10_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_3"/></StgValue>
</operation>

<operation id="2800" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:936  %weight_11_V_load_2 = load i8* %weight_11_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_2"/></StgValue>
</operation>

<operation id="2801" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:937  %weight_11_V_load_3 = load i8* %weight_11_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2802" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:0  %weight_0_V_load_2 = load i8* %weight_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_2"/></StgValue>
</operation>

<operation id="2803" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="8" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:2  %input_V_load_2 = load i8* %input_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="2804" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:86  %weight_1_V_load_2 = load i8* %weight_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_2"/></StgValue>
</operation>

<operation id="2805" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:171  %weight_2_V_load_2 = load i8* %weight_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_2"/></StgValue>
</operation>

<operation id="2806" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:256  %weight_3_V_load_2 = load i8* %weight_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_2"/></StgValue>
</operation>

<operation id="2807" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:341  %weight_4_V_load_2 = load i8* %weight_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_2"/></StgValue>
</operation>

<operation id="2808" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:426  %weight_5_V_load_2 = load i8* %weight_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_2"/></StgValue>
</operation>

<operation id="2809" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:511  %weight_6_V_load_2 = load i8* %weight_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_2"/></StgValue>
</operation>

<operation id="2810" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:596  %weight_7_V_load_2 = load i8* %weight_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_2"/></StgValue>
</operation>

<operation id="2811" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:681  %weight_8_V_load_2 = load i8* %weight_8_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_2"/></StgValue>
</operation>

<operation id="2812" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:766  %weight_9_V_load_2 = load i8* %weight_9_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_2"/></StgValue>
</operation>

<operation id="2813" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:851  %weight_10_V_load_2 = load i8* %weight_10_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_2"/></StgValue>
</operation>

<operation id="2814" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:936  %weight_11_V_load_2 = load i8* %weight_11_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2815" st_id="54" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:3  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_2, i8 %weight_0_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="2816" st_id="54" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:88  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_2, i8 %weight_1_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="2817" st_id="54" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:173  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_2, i8 %weight_2_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="2818" st_id="54" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:258  %MUL_DP_ret15 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_2, i8 %weight_3_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret15"/></StgValue>
</operation>

<operation id="2819" st_id="54" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:343  %MUL_DP_ret19 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_2, i8 %weight_4_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret19"/></StgValue>
</operation>

<operation id="2820" st_id="54" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:428  %MUL_DP_ret23 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_2, i8 %weight_5_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret23"/></StgValue>
</operation>

<operation id="2821" st_id="54" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:513  %MUL_DP_ret27 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_2, i8 %weight_6_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret27"/></StgValue>
</operation>

<operation id="2822" st_id="54" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:598  %MUL_DP_ret31 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_2, i8 %weight_7_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret31"/></StgValue>
</operation>

<operation id="2823" st_id="54" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:683  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_2, i8 %weight_8_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="2824" st_id="54" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:768  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_2, i8 %weight_9_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="2825" st_id="54" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:853  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_2, i8 %weight_10_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="2826" st_id="54" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:938  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_2, i8 %weight_11_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2827" st_id="55" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:3  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_2, i8 %weight_0_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="2828" st_id="55" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:88  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_2, i8 %weight_1_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="2829" st_id="55" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:173  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_2, i8 %weight_2_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="2830" st_id="55" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:258  %MUL_DP_ret15 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_2, i8 %weight_3_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret15"/></StgValue>
</operation>

<operation id="2831" st_id="55" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:343  %MUL_DP_ret19 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_2, i8 %weight_4_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret19"/></StgValue>
</operation>

<operation id="2832" st_id="55" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:428  %MUL_DP_ret23 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_2, i8 %weight_5_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret23"/></StgValue>
</operation>

<operation id="2833" st_id="55" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:513  %MUL_DP_ret27 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_2, i8 %weight_6_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret27"/></StgValue>
</operation>

<operation id="2834" st_id="55" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:598  %MUL_DP_ret31 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_2, i8 %weight_7_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret31"/></StgValue>
</operation>

<operation id="2835" st_id="55" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:683  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_2, i8 %weight_8_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="2836" st_id="55" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:768  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_2, i8 %weight_9_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="2837" st_id="55" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:853  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_2, i8 %weight_10_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="2838" st_id="55" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:938  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_2, i8 %weight_11_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2839" st_id="56" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:3  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_2, i8 %weight_0_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="2840" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:6  %ShuffleConvs_2_Downs_215 = load i8* %ShuffleConvs_2_Downs_203, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_215"/></StgValue>
</operation>

<operation id="2841" st_id="56" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:88  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_2, i8 %weight_1_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="2842" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:91  %ShuffleConvs_2_Downs_217 = load i8* %ShuffleConvs_2_Downs_211, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_217"/></StgValue>
</operation>

<operation id="2843" st_id="56" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:173  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_2, i8 %weight_2_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="2844" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:176  %ShuffleConvs_2_Downs_219 = load i8* %ShuffleConvs_2_Downs_199, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_219"/></StgValue>
</operation>

<operation id="2845" st_id="56" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:258  %MUL_DP_ret15 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_2, i8 %weight_3_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret15"/></StgValue>
</operation>

<operation id="2846" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:261  %ShuffleConvs_2_Downs_221 = load i8* %ShuffleConvs_2_Downs_207, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_221"/></StgValue>
</operation>

<operation id="2847" st_id="56" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:343  %MUL_DP_ret19 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_2, i8 %weight_4_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret19"/></StgValue>
</operation>

<operation id="2848" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:346  %ShuffleConvs_2_Downs_223 = load i8* %ShuffleConvs_2_Downs_205, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_223"/></StgValue>
</operation>

<operation id="2849" st_id="56" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:428  %MUL_DP_ret23 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_2, i8 %weight_5_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret23"/></StgValue>
</operation>

<operation id="2850" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:431  %ShuffleConvs_2_Downs_225 = load i8* %ShuffleConvs_2_Downs_197, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_225"/></StgValue>
</operation>

<operation id="2851" st_id="56" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:513  %MUL_DP_ret27 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_2, i8 %weight_6_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret27"/></StgValue>
</operation>

<operation id="2852" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:516  %ShuffleConvs_2_Downs_227 = load i8* %ShuffleConvs_2_Downs_201, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_227"/></StgValue>
</operation>

<operation id="2853" st_id="56" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:598  %MUL_DP_ret31 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_2, i8 %weight_7_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret31"/></StgValue>
</operation>

<operation id="2854" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:601  %ShuffleConvs_2_Downs_229 = load i8* %ShuffleConvs_2_Downs_213, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_229"/></StgValue>
</operation>

<operation id="2855" st_id="56" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:683  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_2, i8 %weight_8_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="2856" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:686  %ShuffleConvs_2_Downs_231 = load i8* %ShuffleConvs_2_Downs_209, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_231"/></StgValue>
</operation>

<operation id="2857" st_id="56" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:768  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_2, i8 %weight_9_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="2858" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:771  %ShuffleConvs_2_Downs_233 = load i8* %ShuffleConvs_2_Downs_193, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_233"/></StgValue>
</operation>

<operation id="2859" st_id="56" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:853  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_2, i8 %weight_10_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="2860" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:856  %ShuffleConvs_2_Downs_235 = load i8* %ShuffleConvs_2_Downs_191, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_235"/></StgValue>
</operation>

<operation id="2861" st_id="56" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:938  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_2, i8 %weight_11_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>

<operation id="2862" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:941  %ShuffleConvs_2_Downs_237 = load i8* %ShuffleConvs_2_Downs_195, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_237"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2863" st_id="57" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:3  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_2, i8 %weight_0_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="2864" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:4  %rr_0_V_2 = extractvalue { i16, i16 } %MUL_DP_ret3, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_2"/></StgValue>
</operation>

<operation id="2865" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:5  %rr_1_V_2 = extractvalue { i16, i16 } %MUL_DP_ret3, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_2"/></StgValue>
</operation>

<operation id="2866" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:6  %ShuffleConvs_2_Downs_215 = load i8* %ShuffleConvs_2_Downs_203, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_215"/></StgValue>
</operation>

<operation id="2867" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:13  %tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="2868" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:53  %tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="2869" st_id="57" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:88  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_2, i8 %weight_1_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="2870" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:89  %rr_0_V_6 = extractvalue { i16, i16 } %MUL_DP_ret7, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_6"/></StgValue>
</operation>

<operation id="2871" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:90  %rr_1_V_6 = extractvalue { i16, i16 } %MUL_DP_ret7, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_6"/></StgValue>
</operation>

<operation id="2872" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:91  %ShuffleConvs_2_Downs_217 = load i8* %ShuffleConvs_2_Downs_211, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_217"/></StgValue>
</operation>

<operation id="2873" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:98  %tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_6, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="2874" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:138  %tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_6, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="2875" st_id="57" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:173  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_2, i8 %weight_2_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="2876" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:174  %rr_0_V_28 = extractvalue { i16, i16 } %MUL_DP_ret11, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_28"/></StgValue>
</operation>

<operation id="2877" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:175  %rr_1_V_28 = extractvalue { i16, i16 } %MUL_DP_ret11, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_28"/></StgValue>
</operation>

<operation id="2878" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:176  %ShuffleConvs_2_Downs_219 = load i8* %ShuffleConvs_2_Downs_199, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_219"/></StgValue>
</operation>

<operation id="2879" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:183  %tmp_539 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_28, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="2880" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:223  %tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_28, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="2881" st_id="57" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:258  %MUL_DP_ret15 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_2, i8 %weight_3_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret15"/></StgValue>
</operation>

<operation id="2882" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:259  %rr_0_V_29 = extractvalue { i16, i16 } %MUL_DP_ret15, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_29"/></StgValue>
</operation>

<operation id="2883" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:260  %rr_1_V_29 = extractvalue { i16, i16 } %MUL_DP_ret15, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_29"/></StgValue>
</operation>

<operation id="2884" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:261  %ShuffleConvs_2_Downs_221 = load i8* %ShuffleConvs_2_Downs_207, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_221"/></StgValue>
</operation>

<operation id="2885" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:268  %tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_29, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="2886" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:308  %tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_29, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="2887" st_id="57" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:343  %MUL_DP_ret19 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_2, i8 %weight_4_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret19"/></StgValue>
</operation>

<operation id="2888" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:344  %rr_0_V_30 = extractvalue { i16, i16 } %MUL_DP_ret19, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_30"/></StgValue>
</operation>

<operation id="2889" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:345  %rr_1_V_30 = extractvalue { i16, i16 } %MUL_DP_ret19, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_30"/></StgValue>
</operation>

<operation id="2890" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:346  %ShuffleConvs_2_Downs_223 = load i8* %ShuffleConvs_2_Downs_205, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_223"/></StgValue>
</operation>

<operation id="2891" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:353  %tmp_559 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_30, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="2892" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:393  %tmp_564 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_30, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="2893" st_id="57" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:428  %MUL_DP_ret23 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_2, i8 %weight_5_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret23"/></StgValue>
</operation>

<operation id="2894" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:429  %rr_0_V_31 = extractvalue { i16, i16 } %MUL_DP_ret23, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_31"/></StgValue>
</operation>

<operation id="2895" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:430  %rr_1_V_31 = extractvalue { i16, i16 } %MUL_DP_ret23, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_31"/></StgValue>
</operation>

<operation id="2896" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:431  %ShuffleConvs_2_Downs_225 = load i8* %ShuffleConvs_2_Downs_197, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_225"/></StgValue>
</operation>

<operation id="2897" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:438  %tmp_569 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_31, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="2898" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:478  %tmp_574 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_31, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="2899" st_id="57" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:513  %MUL_DP_ret27 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_2, i8 %weight_6_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret27"/></StgValue>
</operation>

<operation id="2900" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:514  %rr_0_V_32 = extractvalue { i16, i16 } %MUL_DP_ret27, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_32"/></StgValue>
</operation>

<operation id="2901" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:515  %rr_1_V_32 = extractvalue { i16, i16 } %MUL_DP_ret27, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_32"/></StgValue>
</operation>

<operation id="2902" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:516  %ShuffleConvs_2_Downs_227 = load i8* %ShuffleConvs_2_Downs_201, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_227"/></StgValue>
</operation>

<operation id="2903" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:523  %tmp_579 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_32, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="2904" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:563  %tmp_584 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_32, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="2905" st_id="57" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:598  %MUL_DP_ret31 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_2, i8 %weight_7_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret31"/></StgValue>
</operation>

<operation id="2906" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:599  %rr_0_V_33 = extractvalue { i16, i16 } %MUL_DP_ret31, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_33"/></StgValue>
</operation>

<operation id="2907" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:600  %rr_1_V_33 = extractvalue { i16, i16 } %MUL_DP_ret31, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_33"/></StgValue>
</operation>

<operation id="2908" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:601  %ShuffleConvs_2_Downs_229 = load i8* %ShuffleConvs_2_Downs_213, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_229"/></StgValue>
</operation>

<operation id="2909" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:608  %tmp_589 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_33, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="2910" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:648  %tmp_594 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_33, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="2911" st_id="57" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:683  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_2, i8 %weight_8_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="2912" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:684  %rr_0_V_34 = extractvalue { i16, i16 } %MUL_DP_ret35, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_34"/></StgValue>
</operation>

<operation id="2913" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:685  %rr_1_V_34 = extractvalue { i16, i16 } %MUL_DP_ret35, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_34"/></StgValue>
</operation>

<operation id="2914" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:686  %ShuffleConvs_2_Downs_231 = load i8* %ShuffleConvs_2_Downs_209, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_231"/></StgValue>
</operation>

<operation id="2915" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:693  %tmp_599 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_34, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="2916" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:733  %tmp_604 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_34, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="2917" st_id="57" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:768  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_2, i8 %weight_9_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="2918" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:769  %rr_0_V_35 = extractvalue { i16, i16 } %MUL_DP_ret39, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_35"/></StgValue>
</operation>

<operation id="2919" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:770  %rr_1_V_35 = extractvalue { i16, i16 } %MUL_DP_ret39, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_35"/></StgValue>
</operation>

<operation id="2920" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:771  %ShuffleConvs_2_Downs_233 = load i8* %ShuffleConvs_2_Downs_193, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_233"/></StgValue>
</operation>

<operation id="2921" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:778  %tmp_609 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_35, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="2922" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:818  %tmp_614 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_35, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="2923" st_id="57" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:853  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_2, i8 %weight_10_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="2924" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:854  %rr_0_V_36 = extractvalue { i16, i16 } %MUL_DP_ret43, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_36"/></StgValue>
</operation>

<operation id="2925" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:855  %rr_1_V_36 = extractvalue { i16, i16 } %MUL_DP_ret43, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_36"/></StgValue>
</operation>

<operation id="2926" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:856  %ShuffleConvs_2_Downs_235 = load i8* %ShuffleConvs_2_Downs_191, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_235"/></StgValue>
</operation>

<operation id="2927" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:863  %tmp_619 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_36, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>

<operation id="2928" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:903  %tmp_624 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_36, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="2929" st_id="57" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:938  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_2, i8 %weight_11_V_load_3, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>

<operation id="2930" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:939  %rr_0_V_37 = extractvalue { i16, i16 } %MUL_DP_ret47, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_37"/></StgValue>
</operation>

<operation id="2931" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="16" op_0_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:940  %rr_1_V_37 = extractvalue { i16, i16 } %MUL_DP_ret47, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_37"/></StgValue>
</operation>

<operation id="2932" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:941  %ShuffleConvs_2_Downs_237 = load i8* %ShuffleConvs_2_Downs_195, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_237"/></StgValue>
</operation>

<operation id="2933" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:948  %tmp_629 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_37, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="2934" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:988  %tmp_634 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_37, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2935" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:7  %tmp_108 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_215, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2936" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:8  %tmp_135_cast = sext i14 %tmp_108 to i17

]]></Node>
<StgValue><ssdm name="tmp_135_cast"/></StgValue>
</operation>

<operation id="2937" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:9  %tmp_109 = sext i16 %rr_0_V_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="2938" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:10  %p_Val2_6 = add i17 %tmp_109, %tmp_135_cast

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="2939" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:11  %tmp_518 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="2940" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:12  %p_Val2_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="2941" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:14  %tmp_110 = zext i1 %tmp_519 to i8

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2942" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:15  %tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="2943" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:16  %p_Val2_8 = add i8 %tmp_110, %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="2944" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:17  %tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="2945" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:18  %tmp_111 = xor i1 %tmp_521, true

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2946" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:19  %carry_1 = and i1 %tmp_520, %tmp_111

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="2947" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:21  %p_Result_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="2948" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:22  %Range2_all_ones_2 = icmp eq i2 %p_Result_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="2949" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:23  %p_Result_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="2950" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:24  %Range1_all_ones_2 = icmp eq i3 %p_Result_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="2951" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:25  %Range1_all_zeros_2 = icmp eq i3 %p_Result_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="2952" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:92  %tmp_170_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_217, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_170_1"/></StgValue>
</operation>

<operation id="2953" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:93  %tmp_170_1_cast = sext i14 %tmp_170_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_170_1_cast"/></StgValue>
</operation>

<operation id="2954" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:94  %tmp_171_1 = sext i16 %rr_0_V_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_171_1"/></StgValue>
</operation>

<operation id="2955" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:95  %p_Val2_60_1 = add i17 %tmp_171_1, %tmp_170_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_60_1"/></StgValue>
</operation>

<operation id="2956" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:96  %tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="2957" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:97  %p_Val2_61_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_60_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_61_1"/></StgValue>
</operation>

<operation id="2958" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:99  %tmp_174_1 = zext i1 %tmp_529 to i8

]]></Node>
<StgValue><ssdm name="tmp_174_1"/></StgValue>
</operation>

<operation id="2959" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:100  %tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="2960" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:101  %p_Val2_62_1 = add i8 %tmp_174_1, %p_Val2_61_1

]]></Node>
<StgValue><ssdm name="p_Val2_62_1"/></StgValue>
</operation>

<operation id="2961" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:102  %tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_62_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="2962" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:103  %tmp_182_1 = xor i1 %tmp_531, true

]]></Node>
<StgValue><ssdm name="tmp_182_1"/></StgValue>
</operation>

<operation id="2963" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:104  %carry_12_1 = and i1 %tmp_530, %tmp_182_1

]]></Node>
<StgValue><ssdm name="carry_12_1"/></StgValue>
</operation>

<operation id="2964" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:106  %p_Result_138_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_60_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_1"/></StgValue>
</operation>

<operation id="2965" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:107  %Range2_all_ones_2_1 = icmp eq i2 %p_Result_138_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2_1"/></StgValue>
</operation>

<operation id="2966" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:108  %p_Result_139_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_60_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_1"/></StgValue>
</operation>

<operation id="2967" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:109  %Range1_all_ones_2_1 = icmp eq i3 %p_Result_139_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_1"/></StgValue>
</operation>

<operation id="2968" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:110  %Range1_all_zeros_2_1 = icmp eq i3 %p_Result_139_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_1"/></StgValue>
</operation>

<operation id="2969" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:177  %tmp_170_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_219, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_170_2"/></StgValue>
</operation>

<operation id="2970" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:178  %tmp_170_2_cast = sext i14 %tmp_170_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_170_2_cast"/></StgValue>
</operation>

<operation id="2971" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:179  %tmp_171_2 = sext i16 %rr_0_V_28 to i17

]]></Node>
<StgValue><ssdm name="tmp_171_2"/></StgValue>
</operation>

<operation id="2972" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:180  %p_Val2_60_2 = add i17 %tmp_171_2, %tmp_170_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_60_2"/></StgValue>
</operation>

<operation id="2973" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:181  %tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="2974" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:182  %p_Val2_61_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_60_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_61_2"/></StgValue>
</operation>

<operation id="2975" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:184  %tmp_174_2 = zext i1 %tmp_539 to i8

]]></Node>
<StgValue><ssdm name="tmp_174_2"/></StgValue>
</operation>

<operation id="2976" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:185  %tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="2977" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:186  %p_Val2_62_2 = add i8 %tmp_174_2, %p_Val2_61_2

]]></Node>
<StgValue><ssdm name="p_Val2_62_2"/></StgValue>
</operation>

<operation id="2978" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:187  %tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_62_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="2979" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:188  %tmp_182_2 = xor i1 %tmp_541, true

]]></Node>
<StgValue><ssdm name="tmp_182_2"/></StgValue>
</operation>

<operation id="2980" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:189  %carry_12_2 = and i1 %tmp_540, %tmp_182_2

]]></Node>
<StgValue><ssdm name="carry_12_2"/></StgValue>
</operation>

<operation id="2981" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:191  %p_Result_138_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_60_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_2"/></StgValue>
</operation>

<operation id="2982" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:192  %Range2_all_ones_2_2 = icmp eq i2 %p_Result_138_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2_2"/></StgValue>
</operation>

<operation id="2983" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:193  %p_Result_139_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_60_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_2"/></StgValue>
</operation>

<operation id="2984" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:194  %Range1_all_ones_2_2 = icmp eq i3 %p_Result_139_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_2"/></StgValue>
</operation>

<operation id="2985" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:195  %Range1_all_zeros_2_2 = icmp eq i3 %p_Result_139_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_2"/></StgValue>
</operation>

<operation id="2986" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:262  %tmp_170_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_221, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_170_3"/></StgValue>
</operation>

<operation id="2987" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:263  %tmp_170_3_cast = sext i14 %tmp_170_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_170_3_cast"/></StgValue>
</operation>

<operation id="2988" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:264  %tmp_171_3 = sext i16 %rr_0_V_29 to i17

]]></Node>
<StgValue><ssdm name="tmp_171_3"/></StgValue>
</operation>

<operation id="2989" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:265  %p_Val2_60_3 = add i17 %tmp_171_3, %tmp_170_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_60_3"/></StgValue>
</operation>

<operation id="2990" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:266  %tmp_548 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="2991" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:267  %p_Val2_61_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_60_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_61_3"/></StgValue>
</operation>

<operation id="2992" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:269  %tmp_174_3 = zext i1 %tmp_549 to i8

]]></Node>
<StgValue><ssdm name="tmp_174_3"/></StgValue>
</operation>

<operation id="2993" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:270  %tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="2994" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:271  %p_Val2_62_3 = add i8 %tmp_174_3, %p_Val2_61_3

]]></Node>
<StgValue><ssdm name="p_Val2_62_3"/></StgValue>
</operation>

<operation id="2995" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:272  %tmp_551 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_62_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="2996" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:273  %tmp_182_3 = xor i1 %tmp_551, true

]]></Node>
<StgValue><ssdm name="tmp_182_3"/></StgValue>
</operation>

<operation id="2997" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:274  %carry_12_3 = and i1 %tmp_550, %tmp_182_3

]]></Node>
<StgValue><ssdm name="carry_12_3"/></StgValue>
</operation>

<operation id="2998" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:276  %p_Result_138_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_60_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_3"/></StgValue>
</operation>

<operation id="2999" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:277  %Range2_all_ones_2_3 = icmp eq i2 %p_Result_138_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2_3"/></StgValue>
</operation>

<operation id="3000" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:278  %p_Result_139_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_60_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_3"/></StgValue>
</operation>

<operation id="3001" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:279  %Range1_all_ones_2_3 = icmp eq i3 %p_Result_139_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_3"/></StgValue>
</operation>

<operation id="3002" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:280  %Range1_all_zeros_2_3 = icmp eq i3 %p_Result_139_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_3"/></StgValue>
</operation>

<operation id="3003" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:347  %tmp_170_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_223, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_170_4"/></StgValue>
</operation>

<operation id="3004" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:348  %tmp_170_4_cast = sext i14 %tmp_170_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_170_4_cast"/></StgValue>
</operation>

<operation id="3005" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:349  %tmp_171_4 = sext i16 %rr_0_V_30 to i17

]]></Node>
<StgValue><ssdm name="tmp_171_4"/></StgValue>
</operation>

<operation id="3006" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:350  %p_Val2_60_4 = add i17 %tmp_171_4, %tmp_170_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_60_4"/></StgValue>
</operation>

<operation id="3007" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:351  %tmp_558 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="3008" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:352  %p_Val2_61_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_60_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_61_4"/></StgValue>
</operation>

<operation id="3009" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:354  %tmp_174_4 = zext i1 %tmp_559 to i8

]]></Node>
<StgValue><ssdm name="tmp_174_4"/></StgValue>
</operation>

<operation id="3010" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:355  %tmp_560 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="3011" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:356  %p_Val2_62_4 = add i8 %tmp_174_4, %p_Val2_61_4

]]></Node>
<StgValue><ssdm name="p_Val2_62_4"/></StgValue>
</operation>

<operation id="3012" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:357  %tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_62_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="3013" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:358  %tmp_182_4 = xor i1 %tmp_561, true

]]></Node>
<StgValue><ssdm name="tmp_182_4"/></StgValue>
</operation>

<operation id="3014" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:359  %carry_12_4 = and i1 %tmp_560, %tmp_182_4

]]></Node>
<StgValue><ssdm name="carry_12_4"/></StgValue>
</operation>

<operation id="3015" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:361  %p_Result_138_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_60_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_4"/></StgValue>
</operation>

<operation id="3016" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:362  %Range2_all_ones_2_4 = icmp eq i2 %p_Result_138_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2_4"/></StgValue>
</operation>

<operation id="3017" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:363  %p_Result_139_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_60_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_4"/></StgValue>
</operation>

<operation id="3018" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:364  %Range1_all_ones_2_4 = icmp eq i3 %p_Result_139_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_4"/></StgValue>
</operation>

<operation id="3019" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:365  %Range1_all_zeros_2_4 = icmp eq i3 %p_Result_139_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_4"/></StgValue>
</operation>

<operation id="3020" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:432  %tmp_170_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_225, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_170_5"/></StgValue>
</operation>

<operation id="3021" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:433  %tmp_170_5_cast = sext i14 %tmp_170_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_170_5_cast"/></StgValue>
</operation>

<operation id="3022" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:434  %tmp_171_5 = sext i16 %rr_0_V_31 to i17

]]></Node>
<StgValue><ssdm name="tmp_171_5"/></StgValue>
</operation>

<operation id="3023" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:435  %p_Val2_60_5 = add i17 %tmp_171_5, %tmp_170_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_60_5"/></StgValue>
</operation>

<operation id="3024" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:436  %tmp_568 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="3025" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:437  %p_Val2_61_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_60_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_61_5"/></StgValue>
</operation>

<operation id="3026" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:439  %tmp_174_5 = zext i1 %tmp_569 to i8

]]></Node>
<StgValue><ssdm name="tmp_174_5"/></StgValue>
</operation>

<operation id="3027" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:440  %tmp_570 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="3028" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:441  %p_Val2_62_5 = add i8 %tmp_174_5, %p_Val2_61_5

]]></Node>
<StgValue><ssdm name="p_Val2_62_5"/></StgValue>
</operation>

<operation id="3029" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:442  %tmp_571 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_62_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="3030" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:443  %tmp_182_5 = xor i1 %tmp_571, true

]]></Node>
<StgValue><ssdm name="tmp_182_5"/></StgValue>
</operation>

<operation id="3031" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:444  %carry_12_5 = and i1 %tmp_570, %tmp_182_5

]]></Node>
<StgValue><ssdm name="carry_12_5"/></StgValue>
</operation>

<operation id="3032" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:446  %p_Result_138_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_60_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_5"/></StgValue>
</operation>

<operation id="3033" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:447  %Range2_all_ones_2_5 = icmp eq i2 %p_Result_138_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2_5"/></StgValue>
</operation>

<operation id="3034" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:448  %p_Result_139_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_60_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_5"/></StgValue>
</operation>

<operation id="3035" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:449  %Range1_all_ones_2_5 = icmp eq i3 %p_Result_139_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_5"/></StgValue>
</operation>

<operation id="3036" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:450  %Range1_all_zeros_2_5 = icmp eq i3 %p_Result_139_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_5"/></StgValue>
</operation>

<operation id="3037" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:517  %tmp_170_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_227, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_170_6"/></StgValue>
</operation>

<operation id="3038" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:518  %tmp_170_6_cast = sext i14 %tmp_170_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_170_6_cast"/></StgValue>
</operation>

<operation id="3039" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:519  %tmp_171_6 = sext i16 %rr_0_V_32 to i17

]]></Node>
<StgValue><ssdm name="tmp_171_6"/></StgValue>
</operation>

<operation id="3040" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:520  %p_Val2_60_6 = add i17 %tmp_171_6, %tmp_170_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_60_6"/></StgValue>
</operation>

<operation id="3041" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:521  %tmp_578 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="3042" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:522  %p_Val2_61_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_60_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_61_6"/></StgValue>
</operation>

<operation id="3043" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:524  %tmp_174_6 = zext i1 %tmp_579 to i8

]]></Node>
<StgValue><ssdm name="tmp_174_6"/></StgValue>
</operation>

<operation id="3044" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:525  %tmp_580 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="3045" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:526  %p_Val2_62_6 = add i8 %tmp_174_6, %p_Val2_61_6

]]></Node>
<StgValue><ssdm name="p_Val2_62_6"/></StgValue>
</operation>

<operation id="3046" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:527  %tmp_581 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_62_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="3047" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:528  %tmp_182_6 = xor i1 %tmp_581, true

]]></Node>
<StgValue><ssdm name="tmp_182_6"/></StgValue>
</operation>

<operation id="3048" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:529  %carry_12_6 = and i1 %tmp_580, %tmp_182_6

]]></Node>
<StgValue><ssdm name="carry_12_6"/></StgValue>
</operation>

<operation id="3049" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:531  %p_Result_138_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_60_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_6"/></StgValue>
</operation>

<operation id="3050" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:532  %Range2_all_ones_2_6 = icmp eq i2 %p_Result_138_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2_6"/></StgValue>
</operation>

<operation id="3051" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:533  %p_Result_139_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_60_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_6"/></StgValue>
</operation>

<operation id="3052" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:534  %Range1_all_ones_2_6 = icmp eq i3 %p_Result_139_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_6"/></StgValue>
</operation>

<operation id="3053" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:535  %Range1_all_zeros_2_6 = icmp eq i3 %p_Result_139_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_6"/></StgValue>
</operation>

<operation id="3054" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:602  %tmp_170_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_229, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_170_7"/></StgValue>
</operation>

<operation id="3055" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:603  %tmp_170_7_cast = sext i14 %tmp_170_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_170_7_cast"/></StgValue>
</operation>

<operation id="3056" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:604  %tmp_171_7 = sext i16 %rr_0_V_33 to i17

]]></Node>
<StgValue><ssdm name="tmp_171_7"/></StgValue>
</operation>

<operation id="3057" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:605  %p_Val2_60_7 = add i17 %tmp_171_7, %tmp_170_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_60_7"/></StgValue>
</operation>

<operation id="3058" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:606  %tmp_588 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="3059" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:607  %p_Val2_61_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_60_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_61_7"/></StgValue>
</operation>

<operation id="3060" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:609  %tmp_174_7 = zext i1 %tmp_589 to i8

]]></Node>
<StgValue><ssdm name="tmp_174_7"/></StgValue>
</operation>

<operation id="3061" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:610  %tmp_590 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="3062" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:611  %p_Val2_62_7 = add i8 %tmp_174_7, %p_Val2_61_7

]]></Node>
<StgValue><ssdm name="p_Val2_62_7"/></StgValue>
</operation>

<operation id="3063" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:612  %tmp_591 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_62_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="3064" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:613  %tmp_182_7 = xor i1 %tmp_591, true

]]></Node>
<StgValue><ssdm name="tmp_182_7"/></StgValue>
</operation>

<operation id="3065" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:614  %carry_12_7 = and i1 %tmp_590, %tmp_182_7

]]></Node>
<StgValue><ssdm name="carry_12_7"/></StgValue>
</operation>

<operation id="3066" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:616  %p_Result_138_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_60_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_7"/></StgValue>
</operation>

<operation id="3067" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:617  %Range2_all_ones_2_7 = icmp eq i2 %p_Result_138_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2_7"/></StgValue>
</operation>

<operation id="3068" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:618  %p_Result_139_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_60_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_7"/></StgValue>
</operation>

<operation id="3069" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:619  %Range1_all_ones_2_7 = icmp eq i3 %p_Result_139_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_7"/></StgValue>
</operation>

<operation id="3070" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:620  %Range1_all_zeros_2_7 = icmp eq i3 %p_Result_139_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_7"/></StgValue>
</operation>

<operation id="3071" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:687  %tmp_170_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_231, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_170_8"/></StgValue>
</operation>

<operation id="3072" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:688  %tmp_170_8_cast = sext i14 %tmp_170_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_170_8_cast"/></StgValue>
</operation>

<operation id="3073" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:689  %tmp_171_8 = sext i16 %rr_0_V_34 to i17

]]></Node>
<StgValue><ssdm name="tmp_171_8"/></StgValue>
</operation>

<operation id="3074" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:690  %p_Val2_60_8 = add i17 %tmp_171_8, %tmp_170_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_60_8"/></StgValue>
</operation>

<operation id="3075" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:691  %tmp_598 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="3076" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:692  %p_Val2_61_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_60_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_61_8"/></StgValue>
</operation>

<operation id="3077" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:694  %tmp_174_8 = zext i1 %tmp_599 to i8

]]></Node>
<StgValue><ssdm name="tmp_174_8"/></StgValue>
</operation>

<operation id="3078" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:695  %tmp_600 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="3079" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:696  %p_Val2_62_8 = add i8 %tmp_174_8, %p_Val2_61_8

]]></Node>
<StgValue><ssdm name="p_Val2_62_8"/></StgValue>
</operation>

<operation id="3080" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:697  %tmp_601 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_62_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="3081" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:698  %tmp_182_8 = xor i1 %tmp_601, true

]]></Node>
<StgValue><ssdm name="tmp_182_8"/></StgValue>
</operation>

<operation id="3082" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:699  %carry_12_8 = and i1 %tmp_600, %tmp_182_8

]]></Node>
<StgValue><ssdm name="carry_12_8"/></StgValue>
</operation>

<operation id="3083" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:701  %p_Result_138_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_60_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_8"/></StgValue>
</operation>

<operation id="3084" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:702  %Range2_all_ones_2_8 = icmp eq i2 %p_Result_138_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2_8"/></StgValue>
</operation>

<operation id="3085" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:703  %p_Result_139_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_60_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_8"/></StgValue>
</operation>

<operation id="3086" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:704  %Range1_all_ones_2_8 = icmp eq i3 %p_Result_139_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_8"/></StgValue>
</operation>

<operation id="3087" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:705  %Range1_all_zeros_2_8 = icmp eq i3 %p_Result_139_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_8"/></StgValue>
</operation>

<operation id="3088" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:772  %tmp_170_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_233, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_170_9"/></StgValue>
</operation>

<operation id="3089" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:773  %tmp_170_9_cast = sext i14 %tmp_170_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_170_9_cast"/></StgValue>
</operation>

<operation id="3090" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:774  %tmp_171_9 = sext i16 %rr_0_V_35 to i17

]]></Node>
<StgValue><ssdm name="tmp_171_9"/></StgValue>
</operation>

<operation id="3091" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:775  %p_Val2_60_9 = add i17 %tmp_171_9, %tmp_170_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_60_9"/></StgValue>
</operation>

<operation id="3092" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:776  %tmp_608 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="3093" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:777  %p_Val2_61_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_60_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_61_9"/></StgValue>
</operation>

<operation id="3094" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:779  %tmp_174_9 = zext i1 %tmp_609 to i8

]]></Node>
<StgValue><ssdm name="tmp_174_9"/></StgValue>
</operation>

<operation id="3095" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:780  %tmp_610 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="3096" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:781  %p_Val2_62_9 = add i8 %tmp_174_9, %p_Val2_61_9

]]></Node>
<StgValue><ssdm name="p_Val2_62_9"/></StgValue>
</operation>

<operation id="3097" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:782  %tmp_611 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_62_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="3098" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:783  %tmp_182_9 = xor i1 %tmp_611, true

]]></Node>
<StgValue><ssdm name="tmp_182_9"/></StgValue>
</operation>

<operation id="3099" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:784  %carry_12_9 = and i1 %tmp_610, %tmp_182_9

]]></Node>
<StgValue><ssdm name="carry_12_9"/></StgValue>
</operation>

<operation id="3100" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:786  %p_Result_138_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_60_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_9"/></StgValue>
</operation>

<operation id="3101" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:787  %Range2_all_ones_2_9 = icmp eq i2 %p_Result_138_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2_9"/></StgValue>
</operation>

<operation id="3102" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:788  %p_Result_139_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_60_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_9"/></StgValue>
</operation>

<operation id="3103" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:789  %Range1_all_ones_2_9 = icmp eq i3 %p_Result_139_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_9"/></StgValue>
</operation>

<operation id="3104" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:790  %Range1_all_zeros_2_9 = icmp eq i3 %p_Result_139_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_9"/></StgValue>
</operation>

<operation id="3105" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:857  %tmp_170_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_235, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_170_s"/></StgValue>
</operation>

<operation id="3106" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:858  %tmp_170_cast = sext i14 %tmp_170_s to i17

]]></Node>
<StgValue><ssdm name="tmp_170_cast"/></StgValue>
</operation>

<operation id="3107" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:859  %tmp_171_s = sext i16 %rr_0_V_36 to i17

]]></Node>
<StgValue><ssdm name="tmp_171_s"/></StgValue>
</operation>

<operation id="3108" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:860  %p_Val2_60_s = add i17 %tmp_171_s, %tmp_170_cast

]]></Node>
<StgValue><ssdm name="p_Val2_60_s"/></StgValue>
</operation>

<operation id="3109" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:861  %tmp_618 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="3110" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:862  %p_Val2_61_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_60_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_61_s"/></StgValue>
</operation>

<operation id="3111" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:864  %tmp_174_s = zext i1 %tmp_619 to i8

]]></Node>
<StgValue><ssdm name="tmp_174_s"/></StgValue>
</operation>

<operation id="3112" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:865  %tmp_620 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="3113" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:866  %p_Val2_62_s = add i8 %tmp_174_s, %p_Val2_61_s

]]></Node>
<StgValue><ssdm name="p_Val2_62_s"/></StgValue>
</operation>

<operation id="3114" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:867  %tmp_621 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_62_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="3115" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:868  %tmp_182_s = xor i1 %tmp_621, true

]]></Node>
<StgValue><ssdm name="tmp_182_s"/></StgValue>
</operation>

<operation id="3116" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:869  %carry_12_s = and i1 %tmp_620, %tmp_182_s

]]></Node>
<StgValue><ssdm name="carry_12_s"/></StgValue>
</operation>

<operation id="3117" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:871  %p_Result_138_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_60_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_s"/></StgValue>
</operation>

<operation id="3118" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:872  %Range2_all_ones_2_s = icmp eq i2 %p_Result_138_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2_s"/></StgValue>
</operation>

<operation id="3119" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:873  %p_Result_139_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_60_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_s"/></StgValue>
</operation>

<operation id="3120" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:874  %Range1_all_ones_2_s = icmp eq i3 %p_Result_139_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_s"/></StgValue>
</operation>

<operation id="3121" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:875  %Range1_all_zeros_2_s = icmp eq i3 %p_Result_139_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_s"/></StgValue>
</operation>

<operation id="3122" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:942  %tmp_170_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_237, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_170_10"/></StgValue>
</operation>

<operation id="3123" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:943  %tmp_170_10_cast = sext i14 %tmp_170_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_170_10_cast"/></StgValue>
</operation>

<operation id="3124" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:944  %tmp_171_10 = sext i16 %rr_0_V_37 to i17

]]></Node>
<StgValue><ssdm name="tmp_171_10"/></StgValue>
</operation>

<operation id="3125" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:945  %p_Val2_60_10 = add i17 %tmp_171_10, %tmp_170_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_60_10"/></StgValue>
</operation>

<operation id="3126" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:946  %tmp_628 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="3127" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:947  %p_Val2_61_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_60_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_61_10"/></StgValue>
</operation>

<operation id="3128" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:949  %tmp_174_10 = zext i1 %tmp_629 to i8

]]></Node>
<StgValue><ssdm name="tmp_174_10"/></StgValue>
</operation>

<operation id="3129" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:950  %tmp_630 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="3130" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:951  %p_Val2_62_10 = add i8 %tmp_174_10, %p_Val2_61_10

]]></Node>
<StgValue><ssdm name="p_Val2_62_10"/></StgValue>
</operation>

<operation id="3131" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:952  %tmp_631 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_62_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="3132" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:953  %tmp_182_10 = xor i1 %tmp_631, true

]]></Node>
<StgValue><ssdm name="tmp_182_10"/></StgValue>
</operation>

<operation id="3133" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:954  %carry_12_10 = and i1 %tmp_630, %tmp_182_10

]]></Node>
<StgValue><ssdm name="carry_12_10"/></StgValue>
</operation>

<operation id="3134" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:956  %p_Result_138_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_60_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_138_10"/></StgValue>
</operation>

<operation id="3135" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:957  %Range2_all_ones_2_10 = icmp eq i2 %p_Result_138_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2_10"/></StgValue>
</operation>

<operation id="3136" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:958  %p_Result_139_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_60_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_139_10"/></StgValue>
</operation>

<operation id="3137" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:959  %Range1_all_ones_2_10 = icmp eq i3 %p_Result_139_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_10"/></StgValue>
</operation>

<operation id="3138" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:960  %Range1_all_zeros_2_10 = icmp eq i3 %p_Result_139_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_10"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="3139" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="carry_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:20  %tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="3140" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:26  %deleted_zeros_2 = select i1 %carry_1, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="3141" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="carry_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:27  %tmp_112 = xor i1 %tmp_522, true

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="3142" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp><literal name="carry_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:28  %p_41_i_i3 = and i1 %Range2_all_ones_2, %tmp_112

]]></Node>
<StgValue><ssdm name="p_41_i_i3"/></StgValue>
</operation>

<operation id="3143" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:29  %deleted_ones_2 = select i1 %carry_1, i1 %p_41_i_i3, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="3144" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:30  %p_38_i_i3 = and i1 %carry_1, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="p_38_i_i3"/></StgValue>
</operation>

<operation id="3145" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:31  %p_not_i_i2 = xor i1 %deleted_zeros_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2"/></StgValue>
</operation>

<operation id="3146" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:32  %brmerge_i_i8 = or i1 %tmp_521, %p_not_i_i2

]]></Node>
<StgValue><ssdm name="brmerge_i_i8"/></StgValue>
</operation>

<operation id="3147" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:33  %tmp_113 = xor i1 %tmp_518, true

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="3148" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:34  %overflow_11 = and i1 %brmerge_i_i8, %tmp_113

]]></Node>
<StgValue><ssdm name="overflow_11"/></StgValue>
</operation>

<operation id="3149" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:35  %brmerge40_demorgan_i_47 = and i1 %tmp_521, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_47"/></StgValue>
</operation>

<operation id="3150" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:36  %tmp97_demorgan = or i1 %p_38_i_i3, %brmerge40_demorgan_i_47

]]></Node>
<StgValue><ssdm name="tmp97_demorgan"/></StgValue>
</operation>

<operation id="3151" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:37  %tmp97 = xor i1 %tmp97_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="3152" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:38  %underflow_11 = and i1 %tmp_518, %tmp97

]]></Node>
<StgValue><ssdm name="underflow_11"/></StgValue>
</operation>

<operation id="3153" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:39  %brmerge_i_i_i2 = or i1 %underflow_11, %overflow_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2"/></StgValue>
</operation>

<operation id="3154" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="carry_12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:105  %tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="3155" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:111  %deleted_zeros_2_1 = select i1 %carry_12_1, i1 %Range1_all_ones_2_1, i1 %Range1_all_zeros_2_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_2_1"/></StgValue>
</operation>

<operation id="3156" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="carry_12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:112  %tmp_200_1 = xor i1 %tmp_532, true

]]></Node>
<StgValue><ssdm name="tmp_200_1"/></StgValue>
</operation>

<operation id="3157" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp><literal name="carry_12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:113  %p_41_i_i3_1 = and i1 %Range2_all_ones_2_1, %tmp_200_1

]]></Node>
<StgValue><ssdm name="p_41_i_i3_1"/></StgValue>
</operation>

<operation id="3158" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:114  %deleted_ones_2_1 = select i1 %carry_12_1, i1 %p_41_i_i3_1, i1 %Range1_all_ones_2_1

]]></Node>
<StgValue><ssdm name="deleted_ones_2_1"/></StgValue>
</operation>

<operation id="3159" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:115  %p_38_i_i3_1 = and i1 %carry_12_1, %Range1_all_ones_2_1

]]></Node>
<StgValue><ssdm name="p_38_i_i3_1"/></StgValue>
</operation>

<operation id="3160" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:116  %p_not_i_i2_1 = xor i1 %deleted_zeros_2_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_1"/></StgValue>
</operation>

<operation id="3161" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:117  %brmerge_i_i8_1 = or i1 %tmp_531, %p_not_i_i2_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_1"/></StgValue>
</operation>

<operation id="3162" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:118  %tmp_204_1 = xor i1 %tmp_528, true

]]></Node>
<StgValue><ssdm name="tmp_204_1"/></StgValue>
</operation>

<operation id="3163" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:119  %overflow_11_1 = and i1 %brmerge_i_i8_1, %tmp_204_1

]]></Node>
<StgValue><ssdm name="overflow_11_1"/></StgValue>
</operation>

<operation id="3164" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:120  %brmerge40_demorgan_i_49 = and i1 %tmp_531, %deleted_ones_2_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_49"/></StgValue>
</operation>

<operation id="3165" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:121  %tmp101_demorgan = or i1 %p_38_i_i3_1, %brmerge40_demorgan_i_49

]]></Node>
<StgValue><ssdm name="tmp101_demorgan"/></StgValue>
</operation>

<operation id="3166" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:122  %tmp101 = xor i1 %tmp101_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="3167" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:123  %underflow_11_1 = and i1 %tmp_528, %tmp101

]]></Node>
<StgValue><ssdm name="underflow_11_1"/></StgValue>
</operation>

<operation id="3168" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:124  %brmerge_i_i_i2_1 = or i1 %underflow_11_1, %overflow_11_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_1"/></StgValue>
</operation>

<operation id="3169" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp><literal name="carry_12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:190  %tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="3170" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:196  %deleted_zeros_2_2 = select i1 %carry_12_2, i1 %Range1_all_ones_2_2, i1 %Range1_all_zeros_2_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2_2"/></StgValue>
</operation>

<operation id="3171" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp><literal name="carry_12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:197  %tmp_200_2 = xor i1 %tmp_542, true

]]></Node>
<StgValue><ssdm name="tmp_200_2"/></StgValue>
</operation>

<operation id="3172" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="carry_12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:198  %p_41_i_i3_2 = and i1 %Range2_all_ones_2_2, %tmp_200_2

]]></Node>
<StgValue><ssdm name="p_41_i_i3_2"/></StgValue>
</operation>

<operation id="3173" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:199  %deleted_ones_2_2 = select i1 %carry_12_2, i1 %p_41_i_i3_2, i1 %Range1_all_ones_2_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2_2"/></StgValue>
</operation>

<operation id="3174" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:200  %p_38_i_i3_2 = and i1 %carry_12_2, %Range1_all_ones_2_2

]]></Node>
<StgValue><ssdm name="p_38_i_i3_2"/></StgValue>
</operation>

<operation id="3175" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:201  %p_not_i_i2_2 = xor i1 %deleted_zeros_2_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_2"/></StgValue>
</operation>

<operation id="3176" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:202  %brmerge_i_i8_2 = or i1 %tmp_541, %p_not_i_i2_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_2"/></StgValue>
</operation>

<operation id="3177" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:203  %tmp_204_2 = xor i1 %tmp_538, true

]]></Node>
<StgValue><ssdm name="tmp_204_2"/></StgValue>
</operation>

<operation id="3178" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:204  %overflow_11_2 = and i1 %brmerge_i_i8_2, %tmp_204_2

]]></Node>
<StgValue><ssdm name="overflow_11_2"/></StgValue>
</operation>

<operation id="3179" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:205  %brmerge40_demorgan_i_51 = and i1 %tmp_541, %deleted_ones_2_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_51"/></StgValue>
</operation>

<operation id="3180" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:206  %tmp105_demorgan = or i1 %p_38_i_i3_2, %brmerge40_demorgan_i_51

]]></Node>
<StgValue><ssdm name="tmp105_demorgan"/></StgValue>
</operation>

<operation id="3181" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:207  %tmp105 = xor i1 %tmp105_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="3182" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:208  %underflow_11_2 = and i1 %tmp_538, %tmp105

]]></Node>
<StgValue><ssdm name="underflow_11_2"/></StgValue>
</operation>

<operation id="3183" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:209  %brmerge_i_i_i2_2 = or i1 %underflow_11_2, %overflow_11_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_2"/></StgValue>
</operation>

<operation id="3184" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="carry_12_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:275  %tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="3185" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:281  %deleted_zeros_2_3 = select i1 %carry_12_3, i1 %Range1_all_ones_2_3, i1 %Range1_all_zeros_2_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_2_3"/></StgValue>
</operation>

<operation id="3186" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="carry_12_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:282  %tmp_200_3 = xor i1 %tmp_552, true

]]></Node>
<StgValue><ssdm name="tmp_200_3"/></StgValue>
</operation>

<operation id="3187" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp><literal name="carry_12_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:283  %p_41_i_i3_3 = and i1 %Range2_all_ones_2_3, %tmp_200_3

]]></Node>
<StgValue><ssdm name="p_41_i_i3_3"/></StgValue>
</operation>

<operation id="3188" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:284  %deleted_ones_2_3 = select i1 %carry_12_3, i1 %p_41_i_i3_3, i1 %Range1_all_ones_2_3

]]></Node>
<StgValue><ssdm name="deleted_ones_2_3"/></StgValue>
</operation>

<operation id="3189" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:285  %p_38_i_i3_3 = and i1 %carry_12_3, %Range1_all_ones_2_3

]]></Node>
<StgValue><ssdm name="p_38_i_i3_3"/></StgValue>
</operation>

<operation id="3190" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:286  %p_not_i_i2_3 = xor i1 %deleted_zeros_2_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_3"/></StgValue>
</operation>

<operation id="3191" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:287  %brmerge_i_i8_3 = or i1 %tmp_551, %p_not_i_i2_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_3"/></StgValue>
</operation>

<operation id="3192" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:288  %tmp_204_3 = xor i1 %tmp_548, true

]]></Node>
<StgValue><ssdm name="tmp_204_3"/></StgValue>
</operation>

<operation id="3193" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:289  %overflow_11_3 = and i1 %brmerge_i_i8_3, %tmp_204_3

]]></Node>
<StgValue><ssdm name="overflow_11_3"/></StgValue>
</operation>

<operation id="3194" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:290  %brmerge40_demorgan_i_53 = and i1 %tmp_551, %deleted_ones_2_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_53"/></StgValue>
</operation>

<operation id="3195" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:291  %tmp109_demorgan = or i1 %p_38_i_i3_3, %brmerge40_demorgan_i_53

]]></Node>
<StgValue><ssdm name="tmp109_demorgan"/></StgValue>
</operation>

<operation id="3196" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:292  %tmp109 = xor i1 %tmp109_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="3197" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:293  %underflow_11_3 = and i1 %tmp_548, %tmp109

]]></Node>
<StgValue><ssdm name="underflow_11_3"/></StgValue>
</operation>

<operation id="3198" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:294  %brmerge_i_i_i2_3 = or i1 %underflow_11_3, %overflow_11_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_3"/></StgValue>
</operation>

<operation id="3199" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="carry_12_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:360  %tmp_562 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="3200" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:366  %deleted_zeros_2_4 = select i1 %carry_12_4, i1 %Range1_all_ones_2_4, i1 %Range1_all_zeros_2_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_2_4"/></StgValue>
</operation>

<operation id="3201" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="carry_12_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:367  %tmp_200_4 = xor i1 %tmp_562, true

]]></Node>
<StgValue><ssdm name="tmp_200_4"/></StgValue>
</operation>

<operation id="3202" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp><literal name="carry_12_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:368  %p_41_i_i3_4 = and i1 %Range2_all_ones_2_4, %tmp_200_4

]]></Node>
<StgValue><ssdm name="p_41_i_i3_4"/></StgValue>
</operation>

<operation id="3203" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:369  %deleted_ones_2_4 = select i1 %carry_12_4, i1 %p_41_i_i3_4, i1 %Range1_all_ones_2_4

]]></Node>
<StgValue><ssdm name="deleted_ones_2_4"/></StgValue>
</operation>

<operation id="3204" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:370  %p_38_i_i3_4 = and i1 %carry_12_4, %Range1_all_ones_2_4

]]></Node>
<StgValue><ssdm name="p_38_i_i3_4"/></StgValue>
</operation>

<operation id="3205" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:371  %p_not_i_i2_4 = xor i1 %deleted_zeros_2_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_4"/></StgValue>
</operation>

<operation id="3206" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:372  %brmerge_i_i8_4 = or i1 %tmp_561, %p_not_i_i2_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_4"/></StgValue>
</operation>

<operation id="3207" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:373  %tmp_204_4 = xor i1 %tmp_558, true

]]></Node>
<StgValue><ssdm name="tmp_204_4"/></StgValue>
</operation>

<operation id="3208" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:374  %overflow_11_4 = and i1 %brmerge_i_i8_4, %tmp_204_4

]]></Node>
<StgValue><ssdm name="overflow_11_4"/></StgValue>
</operation>

<operation id="3209" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:375  %brmerge40_demorgan_i_55 = and i1 %tmp_561, %deleted_ones_2_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_55"/></StgValue>
</operation>

<operation id="3210" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:376  %tmp113_demorgan = or i1 %p_38_i_i3_4, %brmerge40_demorgan_i_55

]]></Node>
<StgValue><ssdm name="tmp113_demorgan"/></StgValue>
</operation>

<operation id="3211" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:377  %tmp113 = xor i1 %tmp113_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="3212" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:378  %underflow_11_4 = and i1 %tmp_558, %tmp113

]]></Node>
<StgValue><ssdm name="underflow_11_4"/></StgValue>
</operation>

<operation id="3213" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:379  %brmerge_i_i_i2_4 = or i1 %underflow_11_4, %overflow_11_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_4"/></StgValue>
</operation>

<operation id="3214" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp><literal name="carry_12_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:445  %tmp_572 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="3215" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:451  %deleted_zeros_2_5 = select i1 %carry_12_5, i1 %Range1_all_ones_2_5, i1 %Range1_all_zeros_2_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_2_5"/></StgValue>
</operation>

<operation id="3216" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp><literal name="carry_12_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:452  %tmp_200_5 = xor i1 %tmp_572, true

]]></Node>
<StgValue><ssdm name="tmp_200_5"/></StgValue>
</operation>

<operation id="3217" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="carry_12_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:453  %p_41_i_i3_5 = and i1 %Range2_all_ones_2_5, %tmp_200_5

]]></Node>
<StgValue><ssdm name="p_41_i_i3_5"/></StgValue>
</operation>

<operation id="3218" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:454  %deleted_ones_2_5 = select i1 %carry_12_5, i1 %p_41_i_i3_5, i1 %Range1_all_ones_2_5

]]></Node>
<StgValue><ssdm name="deleted_ones_2_5"/></StgValue>
</operation>

<operation id="3219" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:455  %p_38_i_i3_5 = and i1 %carry_12_5, %Range1_all_ones_2_5

]]></Node>
<StgValue><ssdm name="p_38_i_i3_5"/></StgValue>
</operation>

<operation id="3220" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:456  %p_not_i_i2_5 = xor i1 %deleted_zeros_2_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_5"/></StgValue>
</operation>

<operation id="3221" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:457  %brmerge_i_i8_5 = or i1 %tmp_571, %p_not_i_i2_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_5"/></StgValue>
</operation>

<operation id="3222" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:458  %tmp_204_5 = xor i1 %tmp_568, true

]]></Node>
<StgValue><ssdm name="tmp_204_5"/></StgValue>
</operation>

<operation id="3223" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:459  %overflow_11_5 = and i1 %brmerge_i_i8_5, %tmp_204_5

]]></Node>
<StgValue><ssdm name="overflow_11_5"/></StgValue>
</operation>

<operation id="3224" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:460  %brmerge40_demorgan_i_57 = and i1 %tmp_571, %deleted_ones_2_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_57"/></StgValue>
</operation>

<operation id="3225" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:461  %tmp117_demorgan = or i1 %p_38_i_i3_5, %brmerge40_demorgan_i_57

]]></Node>
<StgValue><ssdm name="tmp117_demorgan"/></StgValue>
</operation>

<operation id="3226" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:462  %tmp117 = xor i1 %tmp117_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="3227" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:463  %underflow_11_5 = and i1 %tmp_568, %tmp117

]]></Node>
<StgValue><ssdm name="underflow_11_5"/></StgValue>
</operation>

<operation id="3228" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:464  %brmerge_i_i_i2_5 = or i1 %underflow_11_5, %overflow_11_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_5"/></StgValue>
</operation>

<operation id="3229" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="carry_12_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:530  %tmp_582 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="3230" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:536  %deleted_zeros_2_6 = select i1 %carry_12_6, i1 %Range1_all_ones_2_6, i1 %Range1_all_zeros_2_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_2_6"/></StgValue>
</operation>

<operation id="3231" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="carry_12_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:537  %tmp_200_6 = xor i1 %tmp_582, true

]]></Node>
<StgValue><ssdm name="tmp_200_6"/></StgValue>
</operation>

<operation id="3232" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp><literal name="carry_12_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:538  %p_41_i_i3_6 = and i1 %Range2_all_ones_2_6, %tmp_200_6

]]></Node>
<StgValue><ssdm name="p_41_i_i3_6"/></StgValue>
</operation>

<operation id="3233" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:539  %deleted_ones_2_6 = select i1 %carry_12_6, i1 %p_41_i_i3_6, i1 %Range1_all_ones_2_6

]]></Node>
<StgValue><ssdm name="deleted_ones_2_6"/></StgValue>
</operation>

<operation id="3234" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:540  %p_38_i_i3_6 = and i1 %carry_12_6, %Range1_all_ones_2_6

]]></Node>
<StgValue><ssdm name="p_38_i_i3_6"/></StgValue>
</operation>

<operation id="3235" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:541  %p_not_i_i2_6 = xor i1 %deleted_zeros_2_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_6"/></StgValue>
</operation>

<operation id="3236" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:542  %brmerge_i_i8_6 = or i1 %tmp_581, %p_not_i_i2_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_6"/></StgValue>
</operation>

<operation id="3237" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:543  %tmp_204_6 = xor i1 %tmp_578, true

]]></Node>
<StgValue><ssdm name="tmp_204_6"/></StgValue>
</operation>

<operation id="3238" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:544  %overflow_11_6 = and i1 %brmerge_i_i8_6, %tmp_204_6

]]></Node>
<StgValue><ssdm name="overflow_11_6"/></StgValue>
</operation>

<operation id="3239" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:545  %brmerge40_demorgan_i_59 = and i1 %tmp_581, %deleted_ones_2_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_59"/></StgValue>
</operation>

<operation id="3240" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:546  %tmp121_demorgan = or i1 %p_38_i_i3_6, %brmerge40_demorgan_i_59

]]></Node>
<StgValue><ssdm name="tmp121_demorgan"/></StgValue>
</operation>

<operation id="3241" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:547  %tmp121 = xor i1 %tmp121_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="3242" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:548  %underflow_11_6 = and i1 %tmp_578, %tmp121

]]></Node>
<StgValue><ssdm name="underflow_11_6"/></StgValue>
</operation>

<operation id="3243" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:549  %brmerge_i_i_i2_6 = or i1 %underflow_11_6, %overflow_11_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_6"/></StgValue>
</operation>

<operation id="3244" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp><literal name="carry_12_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:615  %tmp_592 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="3245" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:621  %deleted_zeros_2_7 = select i1 %carry_12_7, i1 %Range1_all_ones_2_7, i1 %Range1_all_zeros_2_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_2_7"/></StgValue>
</operation>

<operation id="3246" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="carry_12_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:622  %tmp_200_7 = xor i1 %tmp_592, true

]]></Node>
<StgValue><ssdm name="tmp_200_7"/></StgValue>
</operation>

<operation id="3247" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp><literal name="carry_12_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:623  %p_41_i_i3_7 = and i1 %Range2_all_ones_2_7, %tmp_200_7

]]></Node>
<StgValue><ssdm name="p_41_i_i3_7"/></StgValue>
</operation>

<operation id="3248" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:624  %deleted_ones_2_7 = select i1 %carry_12_7, i1 %p_41_i_i3_7, i1 %Range1_all_ones_2_7

]]></Node>
<StgValue><ssdm name="deleted_ones_2_7"/></StgValue>
</operation>

<operation id="3249" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:625  %p_38_i_i3_7 = and i1 %carry_12_7, %Range1_all_ones_2_7

]]></Node>
<StgValue><ssdm name="p_38_i_i3_7"/></StgValue>
</operation>

<operation id="3250" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:626  %p_not_i_i2_7 = xor i1 %deleted_zeros_2_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_7"/></StgValue>
</operation>

<operation id="3251" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:627  %brmerge_i_i8_7 = or i1 %tmp_591, %p_not_i_i2_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_7"/></StgValue>
</operation>

<operation id="3252" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:628  %tmp_204_7 = xor i1 %tmp_588, true

]]></Node>
<StgValue><ssdm name="tmp_204_7"/></StgValue>
</operation>

<operation id="3253" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:629  %overflow_11_7 = and i1 %brmerge_i_i8_7, %tmp_204_7

]]></Node>
<StgValue><ssdm name="overflow_11_7"/></StgValue>
</operation>

<operation id="3254" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:630  %brmerge40_demorgan_i_61 = and i1 %tmp_591, %deleted_ones_2_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_61"/></StgValue>
</operation>

<operation id="3255" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:631  %tmp125_demorgan = or i1 %p_38_i_i3_7, %brmerge40_demorgan_i_61

]]></Node>
<StgValue><ssdm name="tmp125_demorgan"/></StgValue>
</operation>

<operation id="3256" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:632  %tmp125 = xor i1 %tmp125_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="3257" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:633  %underflow_11_7 = and i1 %tmp_588, %tmp125

]]></Node>
<StgValue><ssdm name="underflow_11_7"/></StgValue>
</operation>

<operation id="3258" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:634  %brmerge_i_i_i2_7 = or i1 %underflow_11_7, %overflow_11_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_7"/></StgValue>
</operation>

<operation id="3259" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp><literal name="carry_12_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:700  %tmp_602 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="3260" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:706  %deleted_zeros_2_8 = select i1 %carry_12_8, i1 %Range1_all_ones_2_8, i1 %Range1_all_zeros_2_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_2_8"/></StgValue>
</operation>

<operation id="3261" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="carry_12_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:707  %tmp_200_8 = xor i1 %tmp_602, true

]]></Node>
<StgValue><ssdm name="tmp_200_8"/></StgValue>
</operation>

<operation id="3262" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="carry_12_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:708  %p_41_i_i3_8 = and i1 %Range2_all_ones_2_8, %tmp_200_8

]]></Node>
<StgValue><ssdm name="p_41_i_i3_8"/></StgValue>
</operation>

<operation id="3263" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:709  %deleted_ones_2_8 = select i1 %carry_12_8, i1 %p_41_i_i3_8, i1 %Range1_all_ones_2_8

]]></Node>
<StgValue><ssdm name="deleted_ones_2_8"/></StgValue>
</operation>

<operation id="3264" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:710  %p_38_i_i3_8 = and i1 %carry_12_8, %Range1_all_ones_2_8

]]></Node>
<StgValue><ssdm name="p_38_i_i3_8"/></StgValue>
</operation>

<operation id="3265" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:711  %p_not_i_i2_8 = xor i1 %deleted_zeros_2_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_8"/></StgValue>
</operation>

<operation id="3266" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:712  %brmerge_i_i8_8 = or i1 %tmp_601, %p_not_i_i2_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_8"/></StgValue>
</operation>

<operation id="3267" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:713  %tmp_204_8 = xor i1 %tmp_598, true

]]></Node>
<StgValue><ssdm name="tmp_204_8"/></StgValue>
</operation>

<operation id="3268" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:714  %overflow_11_8 = and i1 %brmerge_i_i8_8, %tmp_204_8

]]></Node>
<StgValue><ssdm name="overflow_11_8"/></StgValue>
</operation>

<operation id="3269" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:715  %brmerge40_demorgan_i_63 = and i1 %tmp_601, %deleted_ones_2_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_63"/></StgValue>
</operation>

<operation id="3270" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:716  %tmp129_demorgan = or i1 %p_38_i_i3_8, %brmerge40_demorgan_i_63

]]></Node>
<StgValue><ssdm name="tmp129_demorgan"/></StgValue>
</operation>

<operation id="3271" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:717  %tmp129 = xor i1 %tmp129_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="3272" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:718  %underflow_11_8 = and i1 %tmp_598, %tmp129

]]></Node>
<StgValue><ssdm name="underflow_11_8"/></StgValue>
</operation>

<operation id="3273" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:719  %brmerge_i_i_i2_8 = or i1 %underflow_11_8, %overflow_11_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_8"/></StgValue>
</operation>

<operation id="3274" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="carry_12_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:785  %tmp_612 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="3275" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:791  %deleted_zeros_2_9 = select i1 %carry_12_9, i1 %Range1_all_ones_2_9, i1 %Range1_all_zeros_2_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_2_9"/></StgValue>
</operation>

<operation id="3276" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="carry_12_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:792  %tmp_200_9 = xor i1 %tmp_612, true

]]></Node>
<StgValue><ssdm name="tmp_200_9"/></StgValue>
</operation>

<operation id="3277" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="carry_12_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:793  %p_41_i_i3_9 = and i1 %Range2_all_ones_2_9, %tmp_200_9

]]></Node>
<StgValue><ssdm name="p_41_i_i3_9"/></StgValue>
</operation>

<operation id="3278" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:794  %deleted_ones_2_9 = select i1 %carry_12_9, i1 %p_41_i_i3_9, i1 %Range1_all_ones_2_9

]]></Node>
<StgValue><ssdm name="deleted_ones_2_9"/></StgValue>
</operation>

<operation id="3279" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:795  %p_38_i_i3_9 = and i1 %carry_12_9, %Range1_all_ones_2_9

]]></Node>
<StgValue><ssdm name="p_38_i_i3_9"/></StgValue>
</operation>

<operation id="3280" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:796  %p_not_i_i2_9 = xor i1 %deleted_zeros_2_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_9"/></StgValue>
</operation>

<operation id="3281" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:797  %brmerge_i_i8_9 = or i1 %tmp_611, %p_not_i_i2_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_9"/></StgValue>
</operation>

<operation id="3282" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:798  %tmp_204_9 = xor i1 %tmp_608, true

]]></Node>
<StgValue><ssdm name="tmp_204_9"/></StgValue>
</operation>

<operation id="3283" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:799  %overflow_11_9 = and i1 %brmerge_i_i8_9, %tmp_204_9

]]></Node>
<StgValue><ssdm name="overflow_11_9"/></StgValue>
</operation>

<operation id="3284" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:800  %brmerge40_demorgan_i_65 = and i1 %tmp_611, %deleted_ones_2_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_65"/></StgValue>
</operation>

<operation id="3285" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:801  %tmp133_demorgan = or i1 %p_38_i_i3_9, %brmerge40_demorgan_i_65

]]></Node>
<StgValue><ssdm name="tmp133_demorgan"/></StgValue>
</operation>

<operation id="3286" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:802  %tmp133 = xor i1 %tmp133_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="3287" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:803  %underflow_11_9 = and i1 %tmp_608, %tmp133

]]></Node>
<StgValue><ssdm name="underflow_11_9"/></StgValue>
</operation>

<operation id="3288" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:804  %brmerge_i_i_i2_9 = or i1 %underflow_11_9, %overflow_11_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_9"/></StgValue>
</operation>

<operation id="3289" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="carry_12_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:870  %tmp_622 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="3290" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:876  %deleted_zeros_2_s = select i1 %carry_12_s, i1 %Range1_all_ones_2_s, i1 %Range1_all_zeros_2_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_2_s"/></StgValue>
</operation>

<operation id="3291" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="carry_12_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:877  %tmp_200_s = xor i1 %tmp_622, true

]]></Node>
<StgValue><ssdm name="tmp_200_s"/></StgValue>
</operation>

<operation id="3292" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="carry_12_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:878  %p_41_i_i3_s = and i1 %Range2_all_ones_2_s, %tmp_200_s

]]></Node>
<StgValue><ssdm name="p_41_i_i3_s"/></StgValue>
</operation>

<operation id="3293" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:879  %deleted_ones_2_s = select i1 %carry_12_s, i1 %p_41_i_i3_s, i1 %Range1_all_ones_2_s

]]></Node>
<StgValue><ssdm name="deleted_ones_2_s"/></StgValue>
</operation>

<operation id="3294" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:880  %p_38_i_i3_s = and i1 %carry_12_s, %Range1_all_ones_2_s

]]></Node>
<StgValue><ssdm name="p_38_i_i3_s"/></StgValue>
</operation>

<operation id="3295" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:881  %p_not_i_i2_s = xor i1 %deleted_zeros_2_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_s"/></StgValue>
</operation>

<operation id="3296" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:882  %brmerge_i_i8_s = or i1 %tmp_621, %p_not_i_i2_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_s"/></StgValue>
</operation>

<operation id="3297" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:883  %tmp_204_s = xor i1 %tmp_618, true

]]></Node>
<StgValue><ssdm name="tmp_204_s"/></StgValue>
</operation>

<operation id="3298" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:884  %overflow_11_s = and i1 %brmerge_i_i8_s, %tmp_204_s

]]></Node>
<StgValue><ssdm name="overflow_11_s"/></StgValue>
</operation>

<operation id="3299" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:885  %brmerge40_demorgan_i_67 = and i1 %tmp_621, %deleted_ones_2_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_67"/></StgValue>
</operation>

<operation id="3300" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:886  %tmp137_demorgan = or i1 %p_38_i_i3_s, %brmerge40_demorgan_i_67

]]></Node>
<StgValue><ssdm name="tmp137_demorgan"/></StgValue>
</operation>

<operation id="3301" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:887  %tmp137 = xor i1 %tmp137_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="3302" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:888  %underflow_11_s = and i1 %tmp_618, %tmp137

]]></Node>
<StgValue><ssdm name="underflow_11_s"/></StgValue>
</operation>

<operation id="3303" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:889  %brmerge_i_i_i2_s = or i1 %underflow_11_s, %overflow_11_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_s"/></StgValue>
</operation>

<operation id="3304" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp><literal name="carry_12_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:955  %tmp_632 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_60_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>

<operation id="3305" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:961  %deleted_zeros_2_10 = select i1 %carry_12_10, i1 %Range1_all_ones_2_10, i1 %Range1_all_zeros_2_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_2_10"/></StgValue>
</operation>

<operation id="3306" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="carry_12_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:962  %tmp_200_10 = xor i1 %tmp_632, true

]]></Node>
<StgValue><ssdm name="tmp_200_10"/></StgValue>
</operation>

<operation id="3307" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="carry_12_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:963  %p_41_i_i3_10 = and i1 %Range2_all_ones_2_10, %tmp_200_10

]]></Node>
<StgValue><ssdm name="p_41_i_i3_10"/></StgValue>
</operation>

<operation id="3308" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:964  %deleted_ones_2_10 = select i1 %carry_12_10, i1 %p_41_i_i3_10, i1 %Range1_all_ones_2_10

]]></Node>
<StgValue><ssdm name="deleted_ones_2_10"/></StgValue>
</operation>

<operation id="3309" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:965  %p_38_i_i3_10 = and i1 %carry_12_10, %Range1_all_ones_2_10

]]></Node>
<StgValue><ssdm name="p_38_i_i3_10"/></StgValue>
</operation>

<operation id="3310" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:966  %p_not_i_i2_10 = xor i1 %deleted_zeros_2_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_10"/></StgValue>
</operation>

<operation id="3311" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:967  %brmerge_i_i8_10 = or i1 %tmp_631, %p_not_i_i2_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_10"/></StgValue>
</operation>

<operation id="3312" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:968  %tmp_204_10 = xor i1 %tmp_628, true

]]></Node>
<StgValue><ssdm name="tmp_204_10"/></StgValue>
</operation>

<operation id="3313" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:969  %overflow_11_10 = and i1 %brmerge_i_i8_10, %tmp_204_10

]]></Node>
<StgValue><ssdm name="overflow_11_10"/></StgValue>
</operation>

<operation id="3314" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:970  %brmerge40_demorgan_i_69 = and i1 %tmp_631, %deleted_ones_2_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_69"/></StgValue>
</operation>

<operation id="3315" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:971  %tmp141_demorgan = or i1 %p_38_i_i3_10, %brmerge40_demorgan_i_69

]]></Node>
<StgValue><ssdm name="tmp141_demorgan"/></StgValue>
</operation>

<operation id="3316" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:972  %tmp141 = xor i1 %tmp141_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="3317" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:973  %underflow_11_10 = and i1 %tmp_628, %tmp141

]]></Node>
<StgValue><ssdm name="underflow_11_10"/></StgValue>
</operation>

<operation id="3318" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:974  %brmerge_i_i_i2_10 = or i1 %underflow_11_10, %overflow_11_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_10"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="3319" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:40  %tmp98 = or i1 %brmerge40_demorgan_i_47, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="3320" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:41  %underflow_11_not = or i1 %tmp98, %p_38_i_i3

]]></Node>
<StgValue><ssdm name="underflow_11_not"/></StgValue>
</operation>

<operation id="3321" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:42  %p_Val2_62_mux = select i1 %brmerge_i_i_i2, i8 127, i8 %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_62_mux"/></StgValue>
</operation>

<operation id="3322" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:43  %p_Val2_2_129 = select i1 %underflow_11, i8 -128, i8 %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_2_129"/></StgValue>
</operation>

<operation id="3323" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:44  %this_assign_35_1 = select i1 %underflow_11_not, i8 %p_Val2_62_mux, i8 %p_Val2_2_129

]]></Node>
<StgValue><ssdm name="this_assign_35_1"/></StgValue>
</operation>

<operation id="3324" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:45  store i8 %this_assign_35_1, i8* %ShuffleConvs_2_Downs_203, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3325" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:125  %tmp102 = or i1 %brmerge40_demorgan_i_49, %tmp_204_1

]]></Node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="3326" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:126  %underflow_11_not_1 = or i1 %tmp102, %p_38_i_i3_1

]]></Node>
<StgValue><ssdm name="underflow_11_not_1"/></StgValue>
</operation>

<operation id="3327" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:127  %p_Val2_62_mux_1 = select i1 %brmerge_i_i_i2_1, i8 127, i8 %p_Val2_62_1

]]></Node>
<StgValue><ssdm name="p_Val2_62_mux_1"/></StgValue>
</operation>

<operation id="3328" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:128  %p_Val2_62_1_131 = select i1 %underflow_11_1, i8 -128, i8 %p_Val2_62_1

]]></Node>
<StgValue><ssdm name="p_Val2_62_1_131"/></StgValue>
</operation>

<operation id="3329" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:129  %this_assign_35_1_1 = select i1 %underflow_11_not_1, i8 %p_Val2_62_mux_1, i8 %p_Val2_62_1_131

]]></Node>
<StgValue><ssdm name="this_assign_35_1_1"/></StgValue>
</operation>

<operation id="3330" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:130  store i8 %this_assign_35_1_1, i8* %ShuffleConvs_2_Downs_211, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3331" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:210  %tmp106 = or i1 %brmerge40_demorgan_i_51, %tmp_204_2

]]></Node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="3332" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:211  %underflow_11_not_2 = or i1 %tmp106, %p_38_i_i3_2

]]></Node>
<StgValue><ssdm name="underflow_11_not_2"/></StgValue>
</operation>

<operation id="3333" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:212  %p_Val2_62_mux_2 = select i1 %brmerge_i_i_i2_2, i8 127, i8 %p_Val2_62_2

]]></Node>
<StgValue><ssdm name="p_Val2_62_mux_2"/></StgValue>
</operation>

<operation id="3334" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:213  %p_Val2_62_2_133 = select i1 %underflow_11_2, i8 -128, i8 %p_Val2_62_2

]]></Node>
<StgValue><ssdm name="p_Val2_62_2_133"/></StgValue>
</operation>

<operation id="3335" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:214  %this_assign_35_1_2 = select i1 %underflow_11_not_2, i8 %p_Val2_62_mux_2, i8 %p_Val2_62_2_133

]]></Node>
<StgValue><ssdm name="this_assign_35_1_2"/></StgValue>
</operation>

<operation id="3336" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:215  store i8 %this_assign_35_1_2, i8* %ShuffleConvs_2_Downs_199, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3337" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:295  %tmp110 = or i1 %brmerge40_demorgan_i_53, %tmp_204_3

]]></Node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="3338" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:296  %underflow_11_not_3 = or i1 %tmp110, %p_38_i_i3_3

]]></Node>
<StgValue><ssdm name="underflow_11_not_3"/></StgValue>
</operation>

<operation id="3339" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:297  %p_Val2_62_mux_3 = select i1 %brmerge_i_i_i2_3, i8 127, i8 %p_Val2_62_3

]]></Node>
<StgValue><ssdm name="p_Val2_62_mux_3"/></StgValue>
</operation>

<operation id="3340" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:298  %p_Val2_62_3_135 = select i1 %underflow_11_3, i8 -128, i8 %p_Val2_62_3

]]></Node>
<StgValue><ssdm name="p_Val2_62_3_135"/></StgValue>
</operation>

<operation id="3341" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:299  %this_assign_35_1_3 = select i1 %underflow_11_not_3, i8 %p_Val2_62_mux_3, i8 %p_Val2_62_3_135

]]></Node>
<StgValue><ssdm name="this_assign_35_1_3"/></StgValue>
</operation>

<operation id="3342" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:300  store i8 %this_assign_35_1_3, i8* %ShuffleConvs_2_Downs_207, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3343" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:380  %tmp114 = or i1 %brmerge40_demorgan_i_55, %tmp_204_4

]]></Node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="3344" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:381  %underflow_11_not_4 = or i1 %tmp114, %p_38_i_i3_4

]]></Node>
<StgValue><ssdm name="underflow_11_not_4"/></StgValue>
</operation>

<operation id="3345" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:382  %p_Val2_62_mux_4 = select i1 %brmerge_i_i_i2_4, i8 127, i8 %p_Val2_62_4

]]></Node>
<StgValue><ssdm name="p_Val2_62_mux_4"/></StgValue>
</operation>

<operation id="3346" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:383  %p_Val2_62_4_137 = select i1 %underflow_11_4, i8 -128, i8 %p_Val2_62_4

]]></Node>
<StgValue><ssdm name="p_Val2_62_4_137"/></StgValue>
</operation>

<operation id="3347" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:384  %this_assign_35_1_4 = select i1 %underflow_11_not_4, i8 %p_Val2_62_mux_4, i8 %p_Val2_62_4_137

]]></Node>
<StgValue><ssdm name="this_assign_35_1_4"/></StgValue>
</operation>

<operation id="3348" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:385  store i8 %this_assign_35_1_4, i8* %ShuffleConvs_2_Downs_205, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3349" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:465  %tmp118 = or i1 %brmerge40_demorgan_i_57, %tmp_204_5

]]></Node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="3350" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:466  %underflow_11_not_5 = or i1 %tmp118, %p_38_i_i3_5

]]></Node>
<StgValue><ssdm name="underflow_11_not_5"/></StgValue>
</operation>

<operation id="3351" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:467  %p_Val2_62_mux_5 = select i1 %brmerge_i_i_i2_5, i8 127, i8 %p_Val2_62_5

]]></Node>
<StgValue><ssdm name="p_Val2_62_mux_5"/></StgValue>
</operation>

<operation id="3352" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:468  %p_Val2_62_5_139 = select i1 %underflow_11_5, i8 -128, i8 %p_Val2_62_5

]]></Node>
<StgValue><ssdm name="p_Val2_62_5_139"/></StgValue>
</operation>

<operation id="3353" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:469  %this_assign_35_1_5 = select i1 %underflow_11_not_5, i8 %p_Val2_62_mux_5, i8 %p_Val2_62_5_139

]]></Node>
<StgValue><ssdm name="this_assign_35_1_5"/></StgValue>
</operation>

<operation id="3354" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:470  store i8 %this_assign_35_1_5, i8* %ShuffleConvs_2_Downs_197, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3355" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:550  %tmp122 = or i1 %brmerge40_demorgan_i_59, %tmp_204_6

]]></Node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="3356" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:551  %underflow_11_not_6 = or i1 %tmp122, %p_38_i_i3_6

]]></Node>
<StgValue><ssdm name="underflow_11_not_6"/></StgValue>
</operation>

<operation id="3357" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:552  %p_Val2_62_mux_6 = select i1 %brmerge_i_i_i2_6, i8 127, i8 %p_Val2_62_6

]]></Node>
<StgValue><ssdm name="p_Val2_62_mux_6"/></StgValue>
</operation>

<operation id="3358" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:553  %p_Val2_62_6_141 = select i1 %underflow_11_6, i8 -128, i8 %p_Val2_62_6

]]></Node>
<StgValue><ssdm name="p_Val2_62_6_141"/></StgValue>
</operation>

<operation id="3359" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:554  %this_assign_35_1_6 = select i1 %underflow_11_not_6, i8 %p_Val2_62_mux_6, i8 %p_Val2_62_6_141

]]></Node>
<StgValue><ssdm name="this_assign_35_1_6"/></StgValue>
</operation>

<operation id="3360" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:555  store i8 %this_assign_35_1_6, i8* %ShuffleConvs_2_Downs_201, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3361" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:635  %tmp126 = or i1 %brmerge40_demorgan_i_61, %tmp_204_7

]]></Node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="3362" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:636  %underflow_11_not_7 = or i1 %tmp126, %p_38_i_i3_7

]]></Node>
<StgValue><ssdm name="underflow_11_not_7"/></StgValue>
</operation>

<operation id="3363" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:637  %p_Val2_62_mux_7 = select i1 %brmerge_i_i_i2_7, i8 127, i8 %p_Val2_62_7

]]></Node>
<StgValue><ssdm name="p_Val2_62_mux_7"/></StgValue>
</operation>

<operation id="3364" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:638  %p_Val2_62_7_143 = select i1 %underflow_11_7, i8 -128, i8 %p_Val2_62_7

]]></Node>
<StgValue><ssdm name="p_Val2_62_7_143"/></StgValue>
</operation>

<operation id="3365" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:639  %this_assign_35_1_7 = select i1 %underflow_11_not_7, i8 %p_Val2_62_mux_7, i8 %p_Val2_62_7_143

]]></Node>
<StgValue><ssdm name="this_assign_35_1_7"/></StgValue>
</operation>

<operation id="3366" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:640  store i8 %this_assign_35_1_7, i8* %ShuffleConvs_2_Downs_213, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3367" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:720  %tmp130 = or i1 %brmerge40_demorgan_i_63, %tmp_204_8

]]></Node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="3368" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:721  %underflow_11_not_8 = or i1 %tmp130, %p_38_i_i3_8

]]></Node>
<StgValue><ssdm name="underflow_11_not_8"/></StgValue>
</operation>

<operation id="3369" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:722  %p_Val2_62_mux_8 = select i1 %brmerge_i_i_i2_8, i8 127, i8 %p_Val2_62_8

]]></Node>
<StgValue><ssdm name="p_Val2_62_mux_8"/></StgValue>
</operation>

<operation id="3370" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:723  %p_Val2_62_8_145 = select i1 %underflow_11_8, i8 -128, i8 %p_Val2_62_8

]]></Node>
<StgValue><ssdm name="p_Val2_62_8_145"/></StgValue>
</operation>

<operation id="3371" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:724  %this_assign_35_1_8 = select i1 %underflow_11_not_8, i8 %p_Val2_62_mux_8, i8 %p_Val2_62_8_145

]]></Node>
<StgValue><ssdm name="this_assign_35_1_8"/></StgValue>
</operation>

<operation id="3372" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:725  store i8 %this_assign_35_1_8, i8* %ShuffleConvs_2_Downs_209, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3373" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:805  %tmp134 = or i1 %brmerge40_demorgan_i_65, %tmp_204_9

]]></Node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="3374" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:806  %underflow_11_not_9 = or i1 %tmp134, %p_38_i_i3_9

]]></Node>
<StgValue><ssdm name="underflow_11_not_9"/></StgValue>
</operation>

<operation id="3375" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:807  %p_Val2_62_mux_9 = select i1 %brmerge_i_i_i2_9, i8 127, i8 %p_Val2_62_9

]]></Node>
<StgValue><ssdm name="p_Val2_62_mux_9"/></StgValue>
</operation>

<operation id="3376" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:808  %p_Val2_62_9_147 = select i1 %underflow_11_9, i8 -128, i8 %p_Val2_62_9

]]></Node>
<StgValue><ssdm name="p_Val2_62_9_147"/></StgValue>
</operation>

<operation id="3377" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:809  %this_assign_35_1_9 = select i1 %underflow_11_not_9, i8 %p_Val2_62_mux_9, i8 %p_Val2_62_9_147

]]></Node>
<StgValue><ssdm name="this_assign_35_1_9"/></StgValue>
</operation>

<operation id="3378" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:810  store i8 %this_assign_35_1_9, i8* %ShuffleConvs_2_Downs_193, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3379" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:890  %tmp138 = or i1 %brmerge40_demorgan_i_67, %tmp_204_s

]]></Node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="3380" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:891  %underflow_11_not_s = or i1 %tmp138, %p_38_i_i3_s

]]></Node>
<StgValue><ssdm name="underflow_11_not_s"/></StgValue>
</operation>

<operation id="3381" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:892  %p_Val2_62_mux_s = select i1 %brmerge_i_i_i2_s, i8 127, i8 %p_Val2_62_s

]]></Node>
<StgValue><ssdm name="p_Val2_62_mux_s"/></StgValue>
</operation>

<operation id="3382" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:893  %p_Val2_62_s_149 = select i1 %underflow_11_s, i8 -128, i8 %p_Val2_62_s

]]></Node>
<StgValue><ssdm name="p_Val2_62_s_149"/></StgValue>
</operation>

<operation id="3383" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:894  %this_assign_35_1_s = select i1 %underflow_11_not_s, i8 %p_Val2_62_mux_s, i8 %p_Val2_62_s_149

]]></Node>
<StgValue><ssdm name="this_assign_35_1_s"/></StgValue>
</operation>

<operation id="3384" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:895  store i8 %this_assign_35_1_s, i8* %ShuffleConvs_2_Downs_191, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3385" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:975  %tmp142 = or i1 %brmerge40_demorgan_i_69, %tmp_204_10

]]></Node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="3386" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:976  %underflow_11_not_10 = or i1 %tmp142, %p_38_i_i3_10

]]></Node>
<StgValue><ssdm name="underflow_11_not_10"/></StgValue>
</operation>

<operation id="3387" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:977  %p_Val2_62_mux_10 = select i1 %brmerge_i_i_i2_10, i8 127, i8 %p_Val2_62_10

]]></Node>
<StgValue><ssdm name="p_Val2_62_mux_10"/></StgValue>
</operation>

<operation id="3388" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:978  %p_Val2_62_10_152 = select i1 %underflow_11_10, i8 -128, i8 %p_Val2_62_10

]]></Node>
<StgValue><ssdm name="p_Val2_62_10_152"/></StgValue>
</operation>

<operation id="3389" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:979  %this_assign_35_1_10 = select i1 %underflow_11_not_10, i8 %p_Val2_62_mux_10, i8 %p_Val2_62_10_152

]]></Node>
<StgValue><ssdm name="this_assign_35_1_10"/></StgValue>
</operation>

<operation id="3390" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:980  store i8 %this_assign_35_1_10, i8* %ShuffleConvs_2_Downs_195, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="3391" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:46  %ShuffleConvs_2_Downs_216 = load i8* %ShuffleConvs_2_Downs_204, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_216"/></StgValue>
</operation>

<operation id="3392" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:131  %ShuffleConvs_2_Downs_218 = load i8* %ShuffleConvs_2_Downs_212, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_218"/></StgValue>
</operation>

<operation id="3393" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:216  %ShuffleConvs_2_Downs_220 = load i8* %ShuffleConvs_2_Downs_200, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_220"/></StgValue>
</operation>

<operation id="3394" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:301  %ShuffleConvs_2_Downs_222 = load i8* %ShuffleConvs_2_Downs_208, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_222"/></StgValue>
</operation>

<operation id="3395" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:386  %ShuffleConvs_2_Downs_224 = load i8* %ShuffleConvs_2_Downs_206, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_224"/></StgValue>
</operation>

<operation id="3396" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:471  %ShuffleConvs_2_Downs_226 = load i8* %ShuffleConvs_2_Downs_198, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_226"/></StgValue>
</operation>

<operation id="3397" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:556  %ShuffleConvs_2_Downs_228 = load i8* %ShuffleConvs_2_Downs_202, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_228"/></StgValue>
</operation>

<operation id="3398" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:641  %ShuffleConvs_2_Downs_230 = load i8* %ShuffleConvs_2_Downs_214, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_230"/></StgValue>
</operation>

<operation id="3399" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:726  %ShuffleConvs_2_Downs_232 = load i8* %ShuffleConvs_2_Downs_210, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_232"/></StgValue>
</operation>

<operation id="3400" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:811  %ShuffleConvs_2_Downs_234 = load i8* %ShuffleConvs_2_Downs_194, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_234"/></StgValue>
</operation>

<operation id="3401" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:896  %ShuffleConvs_2_Downs_236 = load i8* %ShuffleConvs_2_Downs_192, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_236"/></StgValue>
</operation>

<operation id="3402" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:981  %ShuffleConvs_2_Downs_238 = load i8* %ShuffleConvs_2_Downs_196, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_238"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="3403" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:46  %ShuffleConvs_2_Downs_216 = load i8* %ShuffleConvs_2_Downs_204, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_216"/></StgValue>
</operation>

<operation id="3404" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:131  %ShuffleConvs_2_Downs_218 = load i8* %ShuffleConvs_2_Downs_212, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_218"/></StgValue>
</operation>

<operation id="3405" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:216  %ShuffleConvs_2_Downs_220 = load i8* %ShuffleConvs_2_Downs_200, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_220"/></StgValue>
</operation>

<operation id="3406" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:301  %ShuffleConvs_2_Downs_222 = load i8* %ShuffleConvs_2_Downs_208, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_222"/></StgValue>
</operation>

<operation id="3407" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:386  %ShuffleConvs_2_Downs_224 = load i8* %ShuffleConvs_2_Downs_206, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_224"/></StgValue>
</operation>

<operation id="3408" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:471  %ShuffleConvs_2_Downs_226 = load i8* %ShuffleConvs_2_Downs_198, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_226"/></StgValue>
</operation>

<operation id="3409" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:556  %ShuffleConvs_2_Downs_228 = load i8* %ShuffleConvs_2_Downs_202, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_228"/></StgValue>
</operation>

<operation id="3410" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:641  %ShuffleConvs_2_Downs_230 = load i8* %ShuffleConvs_2_Downs_214, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_230"/></StgValue>
</operation>

<operation id="3411" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:726  %ShuffleConvs_2_Downs_232 = load i8* %ShuffleConvs_2_Downs_210, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_232"/></StgValue>
</operation>

<operation id="3412" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:811  %ShuffleConvs_2_Downs_234 = load i8* %ShuffleConvs_2_Downs_194, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_234"/></StgValue>
</operation>

<operation id="3413" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:896  %ShuffleConvs_2_Downs_236 = load i8* %ShuffleConvs_2_Downs_192, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_236"/></StgValue>
</operation>

<operation id="3414" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="8" op_0_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:981  %ShuffleConvs_2_Downs_238 = load i8* %ShuffleConvs_2_Downs_196, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_238"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="3415" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:47  %tmp_114 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_216, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="3416" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:48  %tmp_171_cast = sext i14 %tmp_114 to i17

]]></Node>
<StgValue><ssdm name="tmp_171_cast"/></StgValue>
</operation>

<operation id="3417" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:49  %tmp_115 = sext i16 %rr_1_V_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="3418" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:50  %p_Val2_18 = add i17 %tmp_115, %tmp_171_cast

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="3419" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:51  %tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_18, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="3420" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:52  %p_Val2_19 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_18, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="3421" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:54  %tmp_116 = zext i1 %tmp_524 to i8

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="3422" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:55  %tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_18, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="3423" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:56  %p_Val2_20 = add i8 %tmp_116, %p_Val2_19

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="3424" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:57  %tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_20, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="3425" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:58  %tmp_117 = xor i1 %tmp_526, true

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="3426" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:59  %carry_5 = and i1 %tmp_525, %tmp_117

]]></Node>
<StgValue><ssdm name="carry_5"/></StgValue>
</operation>

<operation id="3427" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:61  %p_Result_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_18, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="3428" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:62  %Range2_all_ones_6 = icmp eq i2 %p_Result_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6"/></StgValue>
</operation>

<operation id="3429" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:63  %p_Result_11 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_18, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="3430" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:64  %Range1_all_ones_6 = icmp eq i3 %p_Result_11, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="3431" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:65  %Range1_all_zeros_6 = icmp eq i3 %p_Result_11, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="3432" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:132  %tmp_232_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_218, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_232_1"/></StgValue>
</operation>

<operation id="3433" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:133  %tmp_232_1_cast = sext i14 %tmp_232_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_232_1_cast"/></StgValue>
</operation>

<operation id="3434" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:134  %tmp_233_1 = sext i16 %rr_1_V_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_233_1"/></StgValue>
</operation>

<operation id="3435" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:135  %p_Val2_80_1 = add i17 %tmp_233_1, %tmp_232_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_1"/></StgValue>
</operation>

<operation id="3436" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:136  %tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="3437" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:137  %p_Val2_81_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_80_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_81_1"/></StgValue>
</operation>

<operation id="3438" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:139  %tmp_236_1 = zext i1 %tmp_534 to i8

]]></Node>
<StgValue><ssdm name="tmp_236_1"/></StgValue>
</operation>

<operation id="3439" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:140  %tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="3440" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:141  %p_Val2_82_1 = add i8 %tmp_236_1, %p_Val2_81_1

]]></Node>
<StgValue><ssdm name="p_Val2_82_1"/></StgValue>
</operation>

<operation id="3441" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:142  %tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_82_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="3442" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:143  %tmp_244_1 = xor i1 %tmp_536, true

]]></Node>
<StgValue><ssdm name="tmp_244_1"/></StgValue>
</operation>

<operation id="3443" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:144  %carry_20_1 = and i1 %tmp_535, %tmp_244_1

]]></Node>
<StgValue><ssdm name="carry_20_1"/></StgValue>
</operation>

<operation id="3444" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:146  %p_Result_140_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_80_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_1"/></StgValue>
</operation>

<operation id="3445" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:147  %Range2_all_ones_6_1 = icmp eq i2 %p_Result_140_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6_1"/></StgValue>
</operation>

<operation id="3446" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:148  %p_Result_141_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_80_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_1"/></StgValue>
</operation>

<operation id="3447" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:149  %Range1_all_ones_6_1 = icmp eq i3 %p_Result_141_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6_1"/></StgValue>
</operation>

<operation id="3448" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:150  %Range1_all_zeros_6_1 = icmp eq i3 %p_Result_141_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6_1"/></StgValue>
</operation>

<operation id="3449" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:217  %tmp_232_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_220, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_232_2"/></StgValue>
</operation>

<operation id="3450" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:218  %tmp_232_2_cast = sext i14 %tmp_232_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_232_2_cast"/></StgValue>
</operation>

<operation id="3451" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:219  %tmp_233_2 = sext i16 %rr_1_V_28 to i17

]]></Node>
<StgValue><ssdm name="tmp_233_2"/></StgValue>
</operation>

<operation id="3452" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:220  %p_Val2_80_2 = add i17 %tmp_233_2, %tmp_232_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_2"/></StgValue>
</operation>

<operation id="3453" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:221  %tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="3454" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:222  %p_Val2_81_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_80_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_81_2"/></StgValue>
</operation>

<operation id="3455" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:224  %tmp_236_2 = zext i1 %tmp_544 to i8

]]></Node>
<StgValue><ssdm name="tmp_236_2"/></StgValue>
</operation>

<operation id="3456" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:225  %tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="3457" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:226  %p_Val2_82_2 = add i8 %tmp_236_2, %p_Val2_81_2

]]></Node>
<StgValue><ssdm name="p_Val2_82_2"/></StgValue>
</operation>

<operation id="3458" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:227  %tmp_546 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_82_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="3459" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:228  %tmp_244_2 = xor i1 %tmp_546, true

]]></Node>
<StgValue><ssdm name="tmp_244_2"/></StgValue>
</operation>

<operation id="3460" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:229  %carry_20_2 = and i1 %tmp_545, %tmp_244_2

]]></Node>
<StgValue><ssdm name="carry_20_2"/></StgValue>
</operation>

<operation id="3461" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:231  %p_Result_140_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_80_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_2"/></StgValue>
</operation>

<operation id="3462" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:232  %Range2_all_ones_6_2 = icmp eq i2 %p_Result_140_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6_2"/></StgValue>
</operation>

<operation id="3463" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:233  %p_Result_141_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_80_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_2"/></StgValue>
</operation>

<operation id="3464" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:234  %Range1_all_ones_6_2 = icmp eq i3 %p_Result_141_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6_2"/></StgValue>
</operation>

<operation id="3465" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:235  %Range1_all_zeros_6_2 = icmp eq i3 %p_Result_141_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6_2"/></StgValue>
</operation>

<operation id="3466" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:302  %tmp_232_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_222, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_232_3"/></StgValue>
</operation>

<operation id="3467" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:303  %tmp_232_3_cast = sext i14 %tmp_232_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_232_3_cast"/></StgValue>
</operation>

<operation id="3468" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:304  %tmp_233_3 = sext i16 %rr_1_V_29 to i17

]]></Node>
<StgValue><ssdm name="tmp_233_3"/></StgValue>
</operation>

<operation id="3469" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:305  %p_Val2_80_3 = add i17 %tmp_233_3, %tmp_232_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_3"/></StgValue>
</operation>

<operation id="3470" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:306  %tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="3471" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:307  %p_Val2_81_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_80_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_81_3"/></StgValue>
</operation>

<operation id="3472" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:309  %tmp_236_3 = zext i1 %tmp_554 to i8

]]></Node>
<StgValue><ssdm name="tmp_236_3"/></StgValue>
</operation>

<operation id="3473" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:310  %tmp_555 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="3474" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:311  %p_Val2_82_3 = add i8 %tmp_236_3, %p_Val2_81_3

]]></Node>
<StgValue><ssdm name="p_Val2_82_3"/></StgValue>
</operation>

<operation id="3475" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:312  %tmp_556 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_82_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="3476" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:313  %tmp_244_3 = xor i1 %tmp_556, true

]]></Node>
<StgValue><ssdm name="tmp_244_3"/></StgValue>
</operation>

<operation id="3477" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:314  %carry_20_3 = and i1 %tmp_555, %tmp_244_3

]]></Node>
<StgValue><ssdm name="carry_20_3"/></StgValue>
</operation>

<operation id="3478" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:316  %p_Result_140_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_80_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_3"/></StgValue>
</operation>

<operation id="3479" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:317  %Range2_all_ones_6_3 = icmp eq i2 %p_Result_140_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6_3"/></StgValue>
</operation>

<operation id="3480" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:318  %p_Result_141_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_80_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_3"/></StgValue>
</operation>

<operation id="3481" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:319  %Range1_all_ones_6_3 = icmp eq i3 %p_Result_141_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6_3"/></StgValue>
</operation>

<operation id="3482" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:320  %Range1_all_zeros_6_3 = icmp eq i3 %p_Result_141_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6_3"/></StgValue>
</operation>

<operation id="3483" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:387  %tmp_232_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_224, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_232_4"/></StgValue>
</operation>

<operation id="3484" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:388  %tmp_232_4_cast = sext i14 %tmp_232_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_232_4_cast"/></StgValue>
</operation>

<operation id="3485" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:389  %tmp_233_4 = sext i16 %rr_1_V_30 to i17

]]></Node>
<StgValue><ssdm name="tmp_233_4"/></StgValue>
</operation>

<operation id="3486" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:390  %p_Val2_80_4 = add i17 %tmp_233_4, %tmp_232_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_4"/></StgValue>
</operation>

<operation id="3487" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:391  %tmp_563 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="3488" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:392  %p_Val2_81_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_80_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_81_4"/></StgValue>
</operation>

<operation id="3489" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:394  %tmp_236_4 = zext i1 %tmp_564 to i8

]]></Node>
<StgValue><ssdm name="tmp_236_4"/></StgValue>
</operation>

<operation id="3490" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:395  %tmp_565 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="3491" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:396  %p_Val2_82_4 = add i8 %tmp_236_4, %p_Val2_81_4

]]></Node>
<StgValue><ssdm name="p_Val2_82_4"/></StgValue>
</operation>

<operation id="3492" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:397  %tmp_566 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_82_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="3493" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:398  %tmp_244_4 = xor i1 %tmp_566, true

]]></Node>
<StgValue><ssdm name="tmp_244_4"/></StgValue>
</operation>

<operation id="3494" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:399  %carry_20_4 = and i1 %tmp_565, %tmp_244_4

]]></Node>
<StgValue><ssdm name="carry_20_4"/></StgValue>
</operation>

<operation id="3495" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:401  %p_Result_140_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_80_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_4"/></StgValue>
</operation>

<operation id="3496" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:402  %Range2_all_ones_6_4 = icmp eq i2 %p_Result_140_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6_4"/></StgValue>
</operation>

<operation id="3497" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:403  %p_Result_141_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_80_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_4"/></StgValue>
</operation>

<operation id="3498" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:404  %Range1_all_ones_6_4 = icmp eq i3 %p_Result_141_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6_4"/></StgValue>
</operation>

<operation id="3499" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:405  %Range1_all_zeros_6_4 = icmp eq i3 %p_Result_141_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6_4"/></StgValue>
</operation>

<operation id="3500" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:472  %tmp_232_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_226, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_232_5"/></StgValue>
</operation>

<operation id="3501" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:473  %tmp_232_5_cast = sext i14 %tmp_232_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_232_5_cast"/></StgValue>
</operation>

<operation id="3502" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:474  %tmp_233_5 = sext i16 %rr_1_V_31 to i17

]]></Node>
<StgValue><ssdm name="tmp_233_5"/></StgValue>
</operation>

<operation id="3503" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:475  %p_Val2_80_5 = add i17 %tmp_233_5, %tmp_232_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_5"/></StgValue>
</operation>

<operation id="3504" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:476  %tmp_573 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="3505" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:477  %p_Val2_81_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_80_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_81_5"/></StgValue>
</operation>

<operation id="3506" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:479  %tmp_236_5 = zext i1 %tmp_574 to i8

]]></Node>
<StgValue><ssdm name="tmp_236_5"/></StgValue>
</operation>

<operation id="3507" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:480  %tmp_575 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="3508" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:481  %p_Val2_82_5 = add i8 %tmp_236_5, %p_Val2_81_5

]]></Node>
<StgValue><ssdm name="p_Val2_82_5"/></StgValue>
</operation>

<operation id="3509" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:482  %tmp_576 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_82_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="3510" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:483  %tmp_244_5 = xor i1 %tmp_576, true

]]></Node>
<StgValue><ssdm name="tmp_244_5"/></StgValue>
</operation>

<operation id="3511" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:484  %carry_20_5 = and i1 %tmp_575, %tmp_244_5

]]></Node>
<StgValue><ssdm name="carry_20_5"/></StgValue>
</operation>

<operation id="3512" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:486  %p_Result_140_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_80_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_5"/></StgValue>
</operation>

<operation id="3513" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:487  %Range2_all_ones_6_5 = icmp eq i2 %p_Result_140_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6_5"/></StgValue>
</operation>

<operation id="3514" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:488  %p_Result_141_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_80_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_5"/></StgValue>
</operation>

<operation id="3515" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:489  %Range1_all_ones_6_5 = icmp eq i3 %p_Result_141_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6_5"/></StgValue>
</operation>

<operation id="3516" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:490  %Range1_all_zeros_6_5 = icmp eq i3 %p_Result_141_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6_5"/></StgValue>
</operation>

<operation id="3517" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:557  %tmp_232_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_228, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_232_6"/></StgValue>
</operation>

<operation id="3518" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:558  %tmp_232_6_cast = sext i14 %tmp_232_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_232_6_cast"/></StgValue>
</operation>

<operation id="3519" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:559  %tmp_233_6 = sext i16 %rr_1_V_32 to i17

]]></Node>
<StgValue><ssdm name="tmp_233_6"/></StgValue>
</operation>

<operation id="3520" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:560  %p_Val2_80_6 = add i17 %tmp_233_6, %tmp_232_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_6"/></StgValue>
</operation>

<operation id="3521" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:561  %tmp_583 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="3522" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:562  %p_Val2_81_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_80_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_81_6"/></StgValue>
</operation>

<operation id="3523" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:564  %tmp_236_6 = zext i1 %tmp_584 to i8

]]></Node>
<StgValue><ssdm name="tmp_236_6"/></StgValue>
</operation>

<operation id="3524" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:565  %tmp_585 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="3525" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:566  %p_Val2_82_6 = add i8 %tmp_236_6, %p_Val2_81_6

]]></Node>
<StgValue><ssdm name="p_Val2_82_6"/></StgValue>
</operation>

<operation id="3526" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:567  %tmp_586 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_82_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="3527" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:568  %tmp_244_6 = xor i1 %tmp_586, true

]]></Node>
<StgValue><ssdm name="tmp_244_6"/></StgValue>
</operation>

<operation id="3528" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:569  %carry_20_6 = and i1 %tmp_585, %tmp_244_6

]]></Node>
<StgValue><ssdm name="carry_20_6"/></StgValue>
</operation>

<operation id="3529" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:571  %p_Result_140_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_80_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_6"/></StgValue>
</operation>

<operation id="3530" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:572  %Range2_all_ones_6_6 = icmp eq i2 %p_Result_140_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6_6"/></StgValue>
</operation>

<operation id="3531" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:573  %p_Result_141_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_80_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_6"/></StgValue>
</operation>

<operation id="3532" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:574  %Range1_all_ones_6_6 = icmp eq i3 %p_Result_141_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6_6"/></StgValue>
</operation>

<operation id="3533" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:575  %Range1_all_zeros_6_6 = icmp eq i3 %p_Result_141_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6_6"/></StgValue>
</operation>

<operation id="3534" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:642  %tmp_232_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_230, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_232_7"/></StgValue>
</operation>

<operation id="3535" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:643  %tmp_232_7_cast = sext i14 %tmp_232_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_232_7_cast"/></StgValue>
</operation>

<operation id="3536" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:644  %tmp_233_7 = sext i16 %rr_1_V_33 to i17

]]></Node>
<StgValue><ssdm name="tmp_233_7"/></StgValue>
</operation>

<operation id="3537" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:645  %p_Val2_80_7 = add i17 %tmp_233_7, %tmp_232_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_7"/></StgValue>
</operation>

<operation id="3538" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:646  %tmp_593 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="3539" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:647  %p_Val2_81_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_80_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_81_7"/></StgValue>
</operation>

<operation id="3540" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:649  %tmp_236_7 = zext i1 %tmp_594 to i8

]]></Node>
<StgValue><ssdm name="tmp_236_7"/></StgValue>
</operation>

<operation id="3541" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:650  %tmp_595 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="3542" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:651  %p_Val2_82_7 = add i8 %tmp_236_7, %p_Val2_81_7

]]></Node>
<StgValue><ssdm name="p_Val2_82_7"/></StgValue>
</operation>

<operation id="3543" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:652  %tmp_596 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_82_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="3544" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:653  %tmp_244_7 = xor i1 %tmp_596, true

]]></Node>
<StgValue><ssdm name="tmp_244_7"/></StgValue>
</operation>

<operation id="3545" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:654  %carry_20_7 = and i1 %tmp_595, %tmp_244_7

]]></Node>
<StgValue><ssdm name="carry_20_7"/></StgValue>
</operation>

<operation id="3546" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:656  %p_Result_140_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_80_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_7"/></StgValue>
</operation>

<operation id="3547" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:657  %Range2_all_ones_6_7 = icmp eq i2 %p_Result_140_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6_7"/></StgValue>
</operation>

<operation id="3548" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:658  %p_Result_141_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_80_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_7"/></StgValue>
</operation>

<operation id="3549" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:659  %Range1_all_ones_6_7 = icmp eq i3 %p_Result_141_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6_7"/></StgValue>
</operation>

<operation id="3550" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:660  %Range1_all_zeros_6_7 = icmp eq i3 %p_Result_141_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6_7"/></StgValue>
</operation>

<operation id="3551" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:727  %tmp_232_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_232, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_232_8"/></StgValue>
</operation>

<operation id="3552" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:728  %tmp_232_8_cast = sext i14 %tmp_232_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_232_8_cast"/></StgValue>
</operation>

<operation id="3553" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:729  %tmp_233_8 = sext i16 %rr_1_V_34 to i17

]]></Node>
<StgValue><ssdm name="tmp_233_8"/></StgValue>
</operation>

<operation id="3554" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:730  %p_Val2_80_8 = add i17 %tmp_233_8, %tmp_232_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_8"/></StgValue>
</operation>

<operation id="3555" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:731  %tmp_603 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="3556" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:732  %p_Val2_81_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_80_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_81_8"/></StgValue>
</operation>

<operation id="3557" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:734  %tmp_236_8 = zext i1 %tmp_604 to i8

]]></Node>
<StgValue><ssdm name="tmp_236_8"/></StgValue>
</operation>

<operation id="3558" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:735  %tmp_605 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="3559" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:736  %p_Val2_82_8 = add i8 %tmp_236_8, %p_Val2_81_8

]]></Node>
<StgValue><ssdm name="p_Val2_82_8"/></StgValue>
</operation>

<operation id="3560" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:737  %tmp_606 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_82_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="3561" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:738  %tmp_244_8 = xor i1 %tmp_606, true

]]></Node>
<StgValue><ssdm name="tmp_244_8"/></StgValue>
</operation>

<operation id="3562" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:739  %carry_20_8 = and i1 %tmp_605, %tmp_244_8

]]></Node>
<StgValue><ssdm name="carry_20_8"/></StgValue>
</operation>

<operation id="3563" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:741  %p_Result_140_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_80_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_8"/></StgValue>
</operation>

<operation id="3564" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:742  %Range2_all_ones_6_8 = icmp eq i2 %p_Result_140_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6_8"/></StgValue>
</operation>

<operation id="3565" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:743  %p_Result_141_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_80_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_8"/></StgValue>
</operation>

<operation id="3566" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:744  %Range1_all_ones_6_8 = icmp eq i3 %p_Result_141_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6_8"/></StgValue>
</operation>

<operation id="3567" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:745  %Range1_all_zeros_6_8 = icmp eq i3 %p_Result_141_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6_8"/></StgValue>
</operation>

<operation id="3568" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:812  %tmp_232_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_234, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_232_9"/></StgValue>
</operation>

<operation id="3569" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:813  %tmp_232_9_cast = sext i14 %tmp_232_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_232_9_cast"/></StgValue>
</operation>

<operation id="3570" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:814  %tmp_233_9 = sext i16 %rr_1_V_35 to i17

]]></Node>
<StgValue><ssdm name="tmp_233_9"/></StgValue>
</operation>

<operation id="3571" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:815  %p_Val2_80_9 = add i17 %tmp_233_9, %tmp_232_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_9"/></StgValue>
</operation>

<operation id="3572" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:816  %tmp_613 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="3573" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:817  %p_Val2_81_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_80_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_81_9"/></StgValue>
</operation>

<operation id="3574" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:819  %tmp_236_9 = zext i1 %tmp_614 to i8

]]></Node>
<StgValue><ssdm name="tmp_236_9"/></StgValue>
</operation>

<operation id="3575" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:820  %tmp_615 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="3576" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:821  %p_Val2_82_9 = add i8 %tmp_236_9, %p_Val2_81_9

]]></Node>
<StgValue><ssdm name="p_Val2_82_9"/></StgValue>
</operation>

<operation id="3577" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:822  %tmp_616 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_82_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="3578" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:823  %tmp_244_9 = xor i1 %tmp_616, true

]]></Node>
<StgValue><ssdm name="tmp_244_9"/></StgValue>
</operation>

<operation id="3579" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:824  %carry_20_9 = and i1 %tmp_615, %tmp_244_9

]]></Node>
<StgValue><ssdm name="carry_20_9"/></StgValue>
</operation>

<operation id="3580" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:826  %p_Result_140_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_80_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_9"/></StgValue>
</operation>

<operation id="3581" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:827  %Range2_all_ones_6_9 = icmp eq i2 %p_Result_140_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6_9"/></StgValue>
</operation>

<operation id="3582" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:828  %p_Result_141_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_80_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_9"/></StgValue>
</operation>

<operation id="3583" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:829  %Range1_all_ones_6_9 = icmp eq i3 %p_Result_141_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6_9"/></StgValue>
</operation>

<operation id="3584" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:830  %Range1_all_zeros_6_9 = icmp eq i3 %p_Result_141_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6_9"/></StgValue>
</operation>

<operation id="3585" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:897  %tmp_232_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_236, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_232_s"/></StgValue>
</operation>

<operation id="3586" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:898  %tmp_232_cast_150 = sext i14 %tmp_232_s to i17

]]></Node>
<StgValue><ssdm name="tmp_232_cast_150"/></StgValue>
</operation>

<operation id="3587" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:899  %tmp_233_s = sext i16 %rr_1_V_36 to i17

]]></Node>
<StgValue><ssdm name="tmp_233_s"/></StgValue>
</operation>

<operation id="3588" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:900  %p_Val2_80_s = add i17 %tmp_233_s, %tmp_232_cast_150

]]></Node>
<StgValue><ssdm name="p_Val2_80_s"/></StgValue>
</operation>

<operation id="3589" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:901  %tmp_623 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="3590" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:902  %p_Val2_81_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_80_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_81_s"/></StgValue>
</operation>

<operation id="3591" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:904  %tmp_236_s = zext i1 %tmp_624 to i8

]]></Node>
<StgValue><ssdm name="tmp_236_s"/></StgValue>
</operation>

<operation id="3592" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:905  %tmp_625 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="3593" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:906  %p_Val2_82_s = add i8 %tmp_236_s, %p_Val2_81_s

]]></Node>
<StgValue><ssdm name="p_Val2_82_s"/></StgValue>
</operation>

<operation id="3594" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:907  %tmp_626 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_82_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="3595" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:908  %tmp_244_s = xor i1 %tmp_626, true

]]></Node>
<StgValue><ssdm name="tmp_244_s"/></StgValue>
</operation>

<operation id="3596" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:909  %carry_20_s = and i1 %tmp_625, %tmp_244_s

]]></Node>
<StgValue><ssdm name="carry_20_s"/></StgValue>
</operation>

<operation id="3597" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:911  %p_Result_140_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_80_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_s"/></StgValue>
</operation>

<operation id="3598" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:912  %Range2_all_ones_6_s = icmp eq i2 %p_Result_140_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6_s"/></StgValue>
</operation>

<operation id="3599" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:913  %p_Result_141_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_80_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_s"/></StgValue>
</operation>

<operation id="3600" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:914  %Range1_all_ones_6_s = icmp eq i3 %p_Result_141_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6_s"/></StgValue>
</operation>

<operation id="3601" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:915  %Range1_all_zeros_6_s = icmp eq i3 %p_Result_141_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6_s"/></StgValue>
</operation>

<operation id="3602" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader144.preheader_ifconv:982  %tmp_232_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_238, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_232_10"/></StgValue>
</operation>

<operation id="3603" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="17" op_0_bw="14">
<![CDATA[
.preheader144.preheader_ifconv:983  %tmp_232_10_cast = sext i14 %tmp_232_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_232_10_cast"/></StgValue>
</operation>

<operation id="3604" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="17" op_0_bw="16">
<![CDATA[
.preheader144.preheader_ifconv:984  %tmp_233_10 = sext i16 %rr_1_V_37 to i17

]]></Node>
<StgValue><ssdm name="tmp_233_10"/></StgValue>
</operation>

<operation id="3605" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader144.preheader_ifconv:985  %p_Val2_80_10 = add i17 %tmp_233_10, %tmp_232_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_80_10"/></StgValue>
</operation>

<operation id="3606" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:986  %tmp_633 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>

<operation id="3607" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:987  %p_Val2_81_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_80_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_81_10"/></StgValue>
</operation>

<operation id="3608" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="8" op_0_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:989  %tmp_236_10 = zext i1 %tmp_634 to i8

]]></Node>
<StgValue><ssdm name="tmp_236_10"/></StgValue>
</operation>

<operation id="3609" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:990  %tmp_635 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>

<operation id="3610" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:991  %p_Val2_82_10 = add i8 %tmp_236_10, %p_Val2_81_10

]]></Node>
<StgValue><ssdm name="p_Val2_82_10"/></StgValue>
</operation>

<operation id="3611" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:992  %tmp_636 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_82_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_636"/></StgValue>
</operation>

<operation id="3612" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:993  %tmp_244_10 = xor i1 %tmp_636, true

]]></Node>
<StgValue><ssdm name="tmp_244_10"/></StgValue>
</operation>

<operation id="3613" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:994  %carry_20_10 = and i1 %tmp_635, %tmp_244_10

]]></Node>
<StgValue><ssdm name="carry_20_10"/></StgValue>
</operation>

<operation id="3614" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:996  %p_Result_140_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_80_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_140_10"/></StgValue>
</operation>

<operation id="3615" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader144.preheader_ifconv:997  %Range2_all_ones_6_10 = icmp eq i2 %p_Result_140_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6_10"/></StgValue>
</operation>

<operation id="3616" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:998  %p_Result_141_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_80_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_141_10"/></StgValue>
</operation>

<operation id="3617" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:999  %Range1_all_ones_6_10 = icmp eq i3 %p_Result_141_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6_10"/></StgValue>
</operation>

<operation id="3618" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader144.preheader_ifconv:1000  %Range1_all_zeros_6_10 = icmp eq i3 %p_Result_141_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="3619" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="carry_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:60  %tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_18, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="3620" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:66  %deleted_zeros_6 = select i1 %carry_5, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="3621" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="carry_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:67  %tmp_118 = xor i1 %tmp_527, true

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="3622" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="carry_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:68  %p_41_i_i7 = and i1 %Range2_all_ones_6, %tmp_118

]]></Node>
<StgValue><ssdm name="p_41_i_i7"/></StgValue>
</operation>

<operation id="3623" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:69  %deleted_ones_6 = select i1 %carry_5, i1 %p_41_i_i7, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="3624" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:70  %p_38_i_i7 = and i1 %carry_5, %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="p_38_i_i7"/></StgValue>
</operation>

<operation id="3625" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:71  %p_not_i_i6 = xor i1 %deleted_zeros_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6"/></StgValue>
</operation>

<operation id="3626" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:72  %brmerge_i_i3 = or i1 %tmp_526, %p_not_i_i6

]]></Node>
<StgValue><ssdm name="brmerge_i_i3"/></StgValue>
</operation>

<operation id="3627" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:73  %tmp_119 = xor i1 %tmp_523, true

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="3628" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:74  %overflow_12 = and i1 %brmerge_i_i3, %tmp_119

]]></Node>
<StgValue><ssdm name="overflow_12"/></StgValue>
</operation>

<operation id="3629" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:75  %brmerge40_demorgan_i_48 = and i1 %tmp_526, %deleted_ones_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_48"/></StgValue>
</operation>

<operation id="3630" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:76  %tmp99_demorgan = or i1 %p_38_i_i7, %brmerge40_demorgan_i_48

]]></Node>
<StgValue><ssdm name="tmp99_demorgan"/></StgValue>
</operation>

<operation id="3631" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:77  %tmp99 = xor i1 %tmp99_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="3632" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:78  %underflow_12 = and i1 %tmp_523, %tmp99

]]></Node>
<StgValue><ssdm name="underflow_12"/></StgValue>
</operation>

<operation id="3633" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:79  %brmerge_i_i_i6 = or i1 %underflow_12, %overflow_12

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6"/></StgValue>
</operation>

<operation id="3634" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="carry_20_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:145  %tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="3635" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:151  %deleted_zeros_6_1 = select i1 %carry_20_1, i1 %Range1_all_ones_6_1, i1 %Range1_all_zeros_6_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_6_1"/></StgValue>
</operation>

<operation id="3636" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="carry_20_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:152  %tmp_260_1 = xor i1 %tmp_537, true

]]></Node>
<StgValue><ssdm name="tmp_260_1"/></StgValue>
</operation>

<operation id="3637" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="carry_20_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:153  %p_41_i_i7_1 = and i1 %Range2_all_ones_6_1, %tmp_260_1

]]></Node>
<StgValue><ssdm name="p_41_i_i7_1"/></StgValue>
</operation>

<operation id="3638" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:154  %deleted_ones_6_1 = select i1 %carry_20_1, i1 %p_41_i_i7_1, i1 %Range1_all_ones_6_1

]]></Node>
<StgValue><ssdm name="deleted_ones_6_1"/></StgValue>
</operation>

<operation id="3639" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:155  %p_38_i_i7_1 = and i1 %carry_20_1, %Range1_all_ones_6_1

]]></Node>
<StgValue><ssdm name="p_38_i_i7_1"/></StgValue>
</operation>

<operation id="3640" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:156  %p_not_i_i6_1 = xor i1 %deleted_zeros_6_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_1"/></StgValue>
</operation>

<operation id="3641" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:157  %brmerge_i_i3_1 = or i1 %tmp_536, %p_not_i_i6_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_1"/></StgValue>
</operation>

<operation id="3642" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:158  %tmp_264_1 = xor i1 %tmp_533, true

]]></Node>
<StgValue><ssdm name="tmp_264_1"/></StgValue>
</operation>

<operation id="3643" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:159  %overflow_12_1 = and i1 %brmerge_i_i3_1, %tmp_264_1

]]></Node>
<StgValue><ssdm name="overflow_12_1"/></StgValue>
</operation>

<operation id="3644" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:160  %brmerge40_demorgan_i_50 = and i1 %tmp_536, %deleted_ones_6_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_50"/></StgValue>
</operation>

<operation id="3645" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:161  %tmp103_demorgan = or i1 %p_38_i_i7_1, %brmerge40_demorgan_i_50

]]></Node>
<StgValue><ssdm name="tmp103_demorgan"/></StgValue>
</operation>

<operation id="3646" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:162  %tmp103 = xor i1 %tmp103_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="3647" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:163  %underflow_12_1 = and i1 %tmp_533, %tmp103

]]></Node>
<StgValue><ssdm name="underflow_12_1"/></StgValue>
</operation>

<operation id="3648" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:164  %brmerge_i_i_i6_1 = or i1 %underflow_12_1, %overflow_12_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_1"/></StgValue>
</operation>

<operation id="3649" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="carry_20_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:230  %tmp_547 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="3650" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:236  %deleted_zeros_6_2 = select i1 %carry_20_2, i1 %Range1_all_ones_6_2, i1 %Range1_all_zeros_6_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_6_2"/></StgValue>
</operation>

<operation id="3651" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="carry_20_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:237  %tmp_260_2 = xor i1 %tmp_547, true

]]></Node>
<StgValue><ssdm name="tmp_260_2"/></StgValue>
</operation>

<operation id="3652" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="carry_20_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:238  %p_41_i_i7_2 = and i1 %Range2_all_ones_6_2, %tmp_260_2

]]></Node>
<StgValue><ssdm name="p_41_i_i7_2"/></StgValue>
</operation>

<operation id="3653" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:239  %deleted_ones_6_2 = select i1 %carry_20_2, i1 %p_41_i_i7_2, i1 %Range1_all_ones_6_2

]]></Node>
<StgValue><ssdm name="deleted_ones_6_2"/></StgValue>
</operation>

<operation id="3654" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:240  %p_38_i_i7_2 = and i1 %carry_20_2, %Range1_all_ones_6_2

]]></Node>
<StgValue><ssdm name="p_38_i_i7_2"/></StgValue>
</operation>

<operation id="3655" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:241  %p_not_i_i6_2 = xor i1 %deleted_zeros_6_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_2"/></StgValue>
</operation>

<operation id="3656" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:242  %brmerge_i_i3_2 = or i1 %tmp_546, %p_not_i_i6_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_2"/></StgValue>
</operation>

<operation id="3657" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:243  %tmp_264_2 = xor i1 %tmp_543, true

]]></Node>
<StgValue><ssdm name="tmp_264_2"/></StgValue>
</operation>

<operation id="3658" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:244  %overflow_12_2 = and i1 %brmerge_i_i3_2, %tmp_264_2

]]></Node>
<StgValue><ssdm name="overflow_12_2"/></StgValue>
</operation>

<operation id="3659" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:245  %brmerge40_demorgan_i_52 = and i1 %tmp_546, %deleted_ones_6_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_52"/></StgValue>
</operation>

<operation id="3660" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:246  %tmp107_demorgan = or i1 %p_38_i_i7_2, %brmerge40_demorgan_i_52

]]></Node>
<StgValue><ssdm name="tmp107_demorgan"/></StgValue>
</operation>

<operation id="3661" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:247  %tmp107 = xor i1 %tmp107_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="3662" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:248  %underflow_12_2 = and i1 %tmp_543, %tmp107

]]></Node>
<StgValue><ssdm name="underflow_12_2"/></StgValue>
</operation>

<operation id="3663" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:249  %brmerge_i_i_i6_2 = or i1 %underflow_12_2, %overflow_12_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_2"/></StgValue>
</operation>

<operation id="3664" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="carry_20_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:315  %tmp_557 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="3665" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:321  %deleted_zeros_6_3 = select i1 %carry_20_3, i1 %Range1_all_ones_6_3, i1 %Range1_all_zeros_6_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_6_3"/></StgValue>
</operation>

<operation id="3666" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp><literal name="carry_20_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:322  %tmp_260_3 = xor i1 %tmp_557, true

]]></Node>
<StgValue><ssdm name="tmp_260_3"/></StgValue>
</operation>

<operation id="3667" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="carry_20_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:323  %p_41_i_i7_3 = and i1 %Range2_all_ones_6_3, %tmp_260_3

]]></Node>
<StgValue><ssdm name="p_41_i_i7_3"/></StgValue>
</operation>

<operation id="3668" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:324  %deleted_ones_6_3 = select i1 %carry_20_3, i1 %p_41_i_i7_3, i1 %Range1_all_ones_6_3

]]></Node>
<StgValue><ssdm name="deleted_ones_6_3"/></StgValue>
</operation>

<operation id="3669" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:325  %p_38_i_i7_3 = and i1 %carry_20_3, %Range1_all_ones_6_3

]]></Node>
<StgValue><ssdm name="p_38_i_i7_3"/></StgValue>
</operation>

<operation id="3670" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:326  %p_not_i_i6_3 = xor i1 %deleted_zeros_6_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_3"/></StgValue>
</operation>

<operation id="3671" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:327  %brmerge_i_i3_3 = or i1 %tmp_556, %p_not_i_i6_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_3"/></StgValue>
</operation>

<operation id="3672" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:328  %tmp_264_3 = xor i1 %tmp_553, true

]]></Node>
<StgValue><ssdm name="tmp_264_3"/></StgValue>
</operation>

<operation id="3673" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:329  %overflow_12_3 = and i1 %brmerge_i_i3_3, %tmp_264_3

]]></Node>
<StgValue><ssdm name="overflow_12_3"/></StgValue>
</operation>

<operation id="3674" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:330  %brmerge40_demorgan_i_54 = and i1 %tmp_556, %deleted_ones_6_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_54"/></StgValue>
</operation>

<operation id="3675" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:331  %tmp111_demorgan = or i1 %p_38_i_i7_3, %brmerge40_demorgan_i_54

]]></Node>
<StgValue><ssdm name="tmp111_demorgan"/></StgValue>
</operation>

<operation id="3676" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:332  %tmp111 = xor i1 %tmp111_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="3677" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:333  %underflow_12_3 = and i1 %tmp_553, %tmp111

]]></Node>
<StgValue><ssdm name="underflow_12_3"/></StgValue>
</operation>

<operation id="3678" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:334  %brmerge_i_i_i6_3 = or i1 %underflow_12_3, %overflow_12_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_3"/></StgValue>
</operation>

<operation id="3679" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="928">
<or_exp><and_exp><literal name="carry_20_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:400  %tmp_567 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="3680" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:406  %deleted_zeros_6_4 = select i1 %carry_20_4, i1 %Range1_all_ones_6_4, i1 %Range1_all_zeros_6_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_6_4"/></StgValue>
</operation>

<operation id="3681" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="carry_20_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:407  %tmp_260_4 = xor i1 %tmp_567, true

]]></Node>
<StgValue><ssdm name="tmp_260_4"/></StgValue>
</operation>

<operation id="3682" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="926">
<or_exp><and_exp><literal name="carry_20_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:408  %p_41_i_i7_4 = and i1 %Range2_all_ones_6_4, %tmp_260_4

]]></Node>
<StgValue><ssdm name="p_41_i_i7_4"/></StgValue>
</operation>

<operation id="3683" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:409  %deleted_ones_6_4 = select i1 %carry_20_4, i1 %p_41_i_i7_4, i1 %Range1_all_ones_6_4

]]></Node>
<StgValue><ssdm name="deleted_ones_6_4"/></StgValue>
</operation>

<operation id="3684" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:410  %p_38_i_i7_4 = and i1 %carry_20_4, %Range1_all_ones_6_4

]]></Node>
<StgValue><ssdm name="p_38_i_i7_4"/></StgValue>
</operation>

<operation id="3685" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:411  %p_not_i_i6_4 = xor i1 %deleted_zeros_6_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_4"/></StgValue>
</operation>

<operation id="3686" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:412  %brmerge_i_i3_4 = or i1 %tmp_566, %p_not_i_i6_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_4"/></StgValue>
</operation>

<operation id="3687" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:413  %tmp_264_4 = xor i1 %tmp_563, true

]]></Node>
<StgValue><ssdm name="tmp_264_4"/></StgValue>
</operation>

<operation id="3688" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:414  %overflow_12_4 = and i1 %brmerge_i_i3_4, %tmp_264_4

]]></Node>
<StgValue><ssdm name="overflow_12_4"/></StgValue>
</operation>

<operation id="3689" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:415  %brmerge40_demorgan_i_56 = and i1 %tmp_566, %deleted_ones_6_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_56"/></StgValue>
</operation>

<operation id="3690" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:416  %tmp115_demorgan = or i1 %p_38_i_i7_4, %brmerge40_demorgan_i_56

]]></Node>
<StgValue><ssdm name="tmp115_demorgan"/></StgValue>
</operation>

<operation id="3691" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:417  %tmp115 = xor i1 %tmp115_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>

<operation id="3692" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:418  %underflow_12_4 = and i1 %tmp_563, %tmp115

]]></Node>
<StgValue><ssdm name="underflow_12_4"/></StgValue>
</operation>

<operation id="3693" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:419  %brmerge_i_i_i6_4 = or i1 %underflow_12_4, %overflow_12_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_4"/></StgValue>
</operation>

<operation id="3694" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="932">
<or_exp><and_exp><literal name="carry_20_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:485  %tmp_577 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="3695" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:491  %deleted_zeros_6_5 = select i1 %carry_20_5, i1 %Range1_all_ones_6_5, i1 %Range1_all_zeros_6_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_6_5"/></StgValue>
</operation>

<operation id="3696" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="carry_20_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:492  %tmp_260_5 = xor i1 %tmp_577, true

]]></Node>
<StgValue><ssdm name="tmp_260_5"/></StgValue>
</operation>

<operation id="3697" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="carry_20_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:493  %p_41_i_i7_5 = and i1 %Range2_all_ones_6_5, %tmp_260_5

]]></Node>
<StgValue><ssdm name="p_41_i_i7_5"/></StgValue>
</operation>

<operation id="3698" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:494  %deleted_ones_6_5 = select i1 %carry_20_5, i1 %p_41_i_i7_5, i1 %Range1_all_ones_6_5

]]></Node>
<StgValue><ssdm name="deleted_ones_6_5"/></StgValue>
</operation>

<operation id="3699" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:495  %p_38_i_i7_5 = and i1 %carry_20_5, %Range1_all_ones_6_5

]]></Node>
<StgValue><ssdm name="p_38_i_i7_5"/></StgValue>
</operation>

<operation id="3700" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:496  %p_not_i_i6_5 = xor i1 %deleted_zeros_6_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_5"/></StgValue>
</operation>

<operation id="3701" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:497  %brmerge_i_i3_5 = or i1 %tmp_576, %p_not_i_i6_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_5"/></StgValue>
</operation>

<operation id="3702" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:498  %tmp_264_5 = xor i1 %tmp_573, true

]]></Node>
<StgValue><ssdm name="tmp_264_5"/></StgValue>
</operation>

<operation id="3703" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:499  %overflow_12_5 = and i1 %brmerge_i_i3_5, %tmp_264_5

]]></Node>
<StgValue><ssdm name="overflow_12_5"/></StgValue>
</operation>

<operation id="3704" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:500  %brmerge40_demorgan_i_58 = and i1 %tmp_576, %deleted_ones_6_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_58"/></StgValue>
</operation>

<operation id="3705" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:501  %tmp119_demorgan = or i1 %p_38_i_i7_5, %brmerge40_demorgan_i_58

]]></Node>
<StgValue><ssdm name="tmp119_demorgan"/></StgValue>
</operation>

<operation id="3706" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:502  %tmp119 = xor i1 %tmp119_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="3707" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:503  %underflow_12_5 = and i1 %tmp_573, %tmp119

]]></Node>
<StgValue><ssdm name="underflow_12_5"/></StgValue>
</operation>

<operation id="3708" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:504  %brmerge_i_i_i6_5 = or i1 %underflow_12_5, %overflow_12_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_5"/></StgValue>
</operation>

<operation id="3709" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="carry_20_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:570  %tmp_587 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="3710" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:576  %deleted_zeros_6_6 = select i1 %carry_20_6, i1 %Range1_all_ones_6_6, i1 %Range1_all_zeros_6_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6_6"/></StgValue>
</operation>

<operation id="3711" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp><literal name="carry_20_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:577  %tmp_260_6 = xor i1 %tmp_587, true

]]></Node>
<StgValue><ssdm name="tmp_260_6"/></StgValue>
</operation>

<operation id="3712" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="carry_20_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:578  %p_41_i_i7_6 = and i1 %Range2_all_ones_6_6, %tmp_260_6

]]></Node>
<StgValue><ssdm name="p_41_i_i7_6"/></StgValue>
</operation>

<operation id="3713" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:579  %deleted_ones_6_6 = select i1 %carry_20_6, i1 %p_41_i_i7_6, i1 %Range1_all_ones_6_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6_6"/></StgValue>
</operation>

<operation id="3714" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:580  %p_38_i_i7_6 = and i1 %carry_20_6, %Range1_all_ones_6_6

]]></Node>
<StgValue><ssdm name="p_38_i_i7_6"/></StgValue>
</operation>

<operation id="3715" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:581  %p_not_i_i6_6 = xor i1 %deleted_zeros_6_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_6"/></StgValue>
</operation>

<operation id="3716" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:582  %brmerge_i_i3_6 = or i1 %tmp_586, %p_not_i_i6_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_6"/></StgValue>
</operation>

<operation id="3717" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:583  %tmp_264_6 = xor i1 %tmp_583, true

]]></Node>
<StgValue><ssdm name="tmp_264_6"/></StgValue>
</operation>

<operation id="3718" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:584  %overflow_12_6 = and i1 %brmerge_i_i3_6, %tmp_264_6

]]></Node>
<StgValue><ssdm name="overflow_12_6"/></StgValue>
</operation>

<operation id="3719" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:585  %brmerge40_demorgan_i_60 = and i1 %tmp_586, %deleted_ones_6_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_60"/></StgValue>
</operation>

<operation id="3720" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:586  %tmp123_demorgan = or i1 %p_38_i_i7_6, %brmerge40_demorgan_i_60

]]></Node>
<StgValue><ssdm name="tmp123_demorgan"/></StgValue>
</operation>

<operation id="3721" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:587  %tmp123 = xor i1 %tmp123_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="3722" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:588  %underflow_12_6 = and i1 %tmp_583, %tmp123

]]></Node>
<StgValue><ssdm name="underflow_12_6"/></StgValue>
</operation>

<operation id="3723" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:589  %brmerge_i_i_i6_6 = or i1 %underflow_12_6, %overflow_12_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_6"/></StgValue>
</operation>

<operation id="3724" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="940">
<or_exp><and_exp><literal name="carry_20_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:655  %tmp_597 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="3725" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:661  %deleted_zeros_6_7 = select i1 %carry_20_7, i1 %Range1_all_ones_6_7, i1 %Range1_all_zeros_6_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_6_7"/></StgValue>
</operation>

<operation id="3726" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="carry_20_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:662  %tmp_260_7 = xor i1 %tmp_597, true

]]></Node>
<StgValue><ssdm name="tmp_260_7"/></StgValue>
</operation>

<operation id="3727" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp><literal name="carry_20_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:663  %p_41_i_i7_7 = and i1 %Range2_all_ones_6_7, %tmp_260_7

]]></Node>
<StgValue><ssdm name="p_41_i_i7_7"/></StgValue>
</operation>

<operation id="3728" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:664  %deleted_ones_6_7 = select i1 %carry_20_7, i1 %p_41_i_i7_7, i1 %Range1_all_ones_6_7

]]></Node>
<StgValue><ssdm name="deleted_ones_6_7"/></StgValue>
</operation>

<operation id="3729" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:665  %p_38_i_i7_7 = and i1 %carry_20_7, %Range1_all_ones_6_7

]]></Node>
<StgValue><ssdm name="p_38_i_i7_7"/></StgValue>
</operation>

<operation id="3730" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:666  %p_not_i_i6_7 = xor i1 %deleted_zeros_6_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_7"/></StgValue>
</operation>

<operation id="3731" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:667  %brmerge_i_i3_7 = or i1 %tmp_596, %p_not_i_i6_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_7"/></StgValue>
</operation>

<operation id="3732" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:668  %tmp_264_7 = xor i1 %tmp_593, true

]]></Node>
<StgValue><ssdm name="tmp_264_7"/></StgValue>
</operation>

<operation id="3733" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:669  %overflow_12_7 = and i1 %brmerge_i_i3_7, %tmp_264_7

]]></Node>
<StgValue><ssdm name="overflow_12_7"/></StgValue>
</operation>

<operation id="3734" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:670  %brmerge40_demorgan_i_62 = and i1 %tmp_596, %deleted_ones_6_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_62"/></StgValue>
</operation>

<operation id="3735" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:671  %tmp127_demorgan = or i1 %p_38_i_i7_7, %brmerge40_demorgan_i_62

]]></Node>
<StgValue><ssdm name="tmp127_demorgan"/></StgValue>
</operation>

<operation id="3736" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:672  %tmp127 = xor i1 %tmp127_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="3737" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:673  %underflow_12_7 = and i1 %tmp_593, %tmp127

]]></Node>
<StgValue><ssdm name="underflow_12_7"/></StgValue>
</operation>

<operation id="3738" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:674  %brmerge_i_i_i6_7 = or i1 %underflow_12_7, %overflow_12_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_7"/></StgValue>
</operation>

<operation id="3739" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="944">
<or_exp><and_exp><literal name="carry_20_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:740  %tmp_607 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="3740" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:746  %deleted_zeros_6_8 = select i1 %carry_20_8, i1 %Range1_all_ones_6_8, i1 %Range1_all_zeros_6_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_6_8"/></StgValue>
</operation>

<operation id="3741" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="carry_20_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:747  %tmp_260_8 = xor i1 %tmp_607, true

]]></Node>
<StgValue><ssdm name="tmp_260_8"/></StgValue>
</operation>

<operation id="3742" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="942">
<or_exp><and_exp><literal name="carry_20_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:748  %p_41_i_i7_8 = and i1 %Range2_all_ones_6_8, %tmp_260_8

]]></Node>
<StgValue><ssdm name="p_41_i_i7_8"/></StgValue>
</operation>

<operation id="3743" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:749  %deleted_ones_6_8 = select i1 %carry_20_8, i1 %p_41_i_i7_8, i1 %Range1_all_ones_6_8

]]></Node>
<StgValue><ssdm name="deleted_ones_6_8"/></StgValue>
</operation>

<operation id="3744" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:750  %p_38_i_i7_8 = and i1 %carry_20_8, %Range1_all_ones_6_8

]]></Node>
<StgValue><ssdm name="p_38_i_i7_8"/></StgValue>
</operation>

<operation id="3745" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:751  %p_not_i_i6_8 = xor i1 %deleted_zeros_6_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_8"/></StgValue>
</operation>

<operation id="3746" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:752  %brmerge_i_i3_8 = or i1 %tmp_606, %p_not_i_i6_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_8"/></StgValue>
</operation>

<operation id="3747" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:753  %tmp_264_8 = xor i1 %tmp_603, true

]]></Node>
<StgValue><ssdm name="tmp_264_8"/></StgValue>
</operation>

<operation id="3748" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:754  %overflow_12_8 = and i1 %brmerge_i_i3_8, %tmp_264_8

]]></Node>
<StgValue><ssdm name="overflow_12_8"/></StgValue>
</operation>

<operation id="3749" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:755  %brmerge40_demorgan_i_64 = and i1 %tmp_606, %deleted_ones_6_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_64"/></StgValue>
</operation>

<operation id="3750" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:756  %tmp131_demorgan = or i1 %p_38_i_i7_8, %brmerge40_demorgan_i_64

]]></Node>
<StgValue><ssdm name="tmp131_demorgan"/></StgValue>
</operation>

<operation id="3751" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:757  %tmp131 = xor i1 %tmp131_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="3752" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:758  %underflow_12_8 = and i1 %tmp_603, %tmp131

]]></Node>
<StgValue><ssdm name="underflow_12_8"/></StgValue>
</operation>

<operation id="3753" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:759  %brmerge_i_i_i6_8 = or i1 %underflow_12_8, %overflow_12_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_8"/></StgValue>
</operation>

<operation id="3754" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="948">
<or_exp><and_exp><literal name="carry_20_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:825  %tmp_617 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>

<operation id="3755" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:831  %deleted_zeros_6_9 = select i1 %carry_20_9, i1 %Range1_all_ones_6_9, i1 %Range1_all_zeros_6_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_6_9"/></StgValue>
</operation>

<operation id="3756" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="947">
<or_exp><and_exp><literal name="carry_20_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:832  %tmp_260_9 = xor i1 %tmp_617, true

]]></Node>
<StgValue><ssdm name="tmp_260_9"/></StgValue>
</operation>

<operation id="3757" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="946">
<or_exp><and_exp><literal name="carry_20_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:833  %p_41_i_i7_9 = and i1 %Range2_all_ones_6_9, %tmp_260_9

]]></Node>
<StgValue><ssdm name="p_41_i_i7_9"/></StgValue>
</operation>

<operation id="3758" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:834  %deleted_ones_6_9 = select i1 %carry_20_9, i1 %p_41_i_i7_9, i1 %Range1_all_ones_6_9

]]></Node>
<StgValue><ssdm name="deleted_ones_6_9"/></StgValue>
</operation>

<operation id="3759" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:835  %p_38_i_i7_9 = and i1 %carry_20_9, %Range1_all_ones_6_9

]]></Node>
<StgValue><ssdm name="p_38_i_i7_9"/></StgValue>
</operation>

<operation id="3760" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:836  %p_not_i_i6_9 = xor i1 %deleted_zeros_6_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_9"/></StgValue>
</operation>

<operation id="3761" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:837  %brmerge_i_i3_9 = or i1 %tmp_616, %p_not_i_i6_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_9"/></StgValue>
</operation>

<operation id="3762" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:838  %tmp_264_9 = xor i1 %tmp_613, true

]]></Node>
<StgValue><ssdm name="tmp_264_9"/></StgValue>
</operation>

<operation id="3763" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:839  %overflow_12_9 = and i1 %brmerge_i_i3_9, %tmp_264_9

]]></Node>
<StgValue><ssdm name="overflow_12_9"/></StgValue>
</operation>

<operation id="3764" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:840  %brmerge40_demorgan_i_66 = and i1 %tmp_616, %deleted_ones_6_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_66"/></StgValue>
</operation>

<operation id="3765" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:841  %tmp135_demorgan = or i1 %p_38_i_i7_9, %brmerge40_demorgan_i_66

]]></Node>
<StgValue><ssdm name="tmp135_demorgan"/></StgValue>
</operation>

<operation id="3766" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:842  %tmp135 = xor i1 %tmp135_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="3767" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:843  %underflow_12_9 = and i1 %tmp_613, %tmp135

]]></Node>
<StgValue><ssdm name="underflow_12_9"/></StgValue>
</operation>

<operation id="3768" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:844  %brmerge_i_i_i6_9 = or i1 %underflow_12_9, %overflow_12_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_9"/></StgValue>
</operation>

<operation id="3769" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp><literal name="carry_20_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:910  %tmp_627 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="3770" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:916  %deleted_zeros_6_s = select i1 %carry_20_s, i1 %Range1_all_ones_6_s, i1 %Range1_all_zeros_6_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_6_s"/></StgValue>
</operation>

<operation id="3771" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp><literal name="carry_20_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:917  %tmp_260_s = xor i1 %tmp_627, true

]]></Node>
<StgValue><ssdm name="tmp_260_s"/></StgValue>
</operation>

<operation id="3772" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp><literal name="carry_20_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:918  %p_41_i_i7_s = and i1 %Range2_all_ones_6_s, %tmp_260_s

]]></Node>
<StgValue><ssdm name="p_41_i_i7_s"/></StgValue>
</operation>

<operation id="3773" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:919  %deleted_ones_6_s = select i1 %carry_20_s, i1 %p_41_i_i7_s, i1 %Range1_all_ones_6_s

]]></Node>
<StgValue><ssdm name="deleted_ones_6_s"/></StgValue>
</operation>

<operation id="3774" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:920  %p_38_i_i7_s = and i1 %carry_20_s, %Range1_all_ones_6_s

]]></Node>
<StgValue><ssdm name="p_38_i_i7_s"/></StgValue>
</operation>

<operation id="3775" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:921  %p_not_i_i6_s = xor i1 %deleted_zeros_6_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_s"/></StgValue>
</operation>

<operation id="3776" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:922  %brmerge_i_i3_s = or i1 %tmp_626, %p_not_i_i6_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_s"/></StgValue>
</operation>

<operation id="3777" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:923  %tmp_264_s = xor i1 %tmp_623, true

]]></Node>
<StgValue><ssdm name="tmp_264_s"/></StgValue>
</operation>

<operation id="3778" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:924  %overflow_12_s = and i1 %brmerge_i_i3_s, %tmp_264_s

]]></Node>
<StgValue><ssdm name="overflow_12_s"/></StgValue>
</operation>

<operation id="3779" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:925  %brmerge40_demorgan_i_68 = and i1 %tmp_626, %deleted_ones_6_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_68"/></StgValue>
</operation>

<operation id="3780" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:926  %tmp139_demorgan = or i1 %p_38_i_i7_s, %brmerge40_demorgan_i_68

]]></Node>
<StgValue><ssdm name="tmp139_demorgan"/></StgValue>
</operation>

<operation id="3781" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:927  %tmp139 = xor i1 %tmp139_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="3782" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:928  %underflow_12_s = and i1 %tmp_623, %tmp139

]]></Node>
<StgValue><ssdm name="underflow_12_s"/></StgValue>
</operation>

<operation id="3783" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:929  %brmerge_i_i_i6_s = or i1 %underflow_12_s, %overflow_12_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_s"/></StgValue>
</operation>

<operation id="3784" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="956">
<or_exp><and_exp><literal name="carry_20_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader144.preheader_ifconv:995  %tmp_637 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_80_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>

<operation id="3785" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1001  %deleted_zeros_6_10 = select i1 %carry_20_10, i1 %Range1_all_ones_6_10, i1 %Range1_all_zeros_6_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_6_10"/></StgValue>
</operation>

<operation id="3786" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp><literal name="carry_20_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1002  %tmp_260_10 = xor i1 %tmp_637, true

]]></Node>
<StgValue><ssdm name="tmp_260_10"/></StgValue>
</operation>

<operation id="3787" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp><literal name="carry_20_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1003  %p_41_i_i7_10 = and i1 %Range2_all_ones_6_10, %tmp_260_10

]]></Node>
<StgValue><ssdm name="p_41_i_i7_10"/></StgValue>
</operation>

<operation id="3788" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1004  %deleted_ones_6_10 = select i1 %carry_20_10, i1 %p_41_i_i7_10, i1 %Range1_all_ones_6_10

]]></Node>
<StgValue><ssdm name="deleted_ones_6_10"/></StgValue>
</operation>

<operation id="3789" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1005  %p_38_i_i7_10 = and i1 %carry_20_10, %Range1_all_ones_6_10

]]></Node>
<StgValue><ssdm name="p_38_i_i7_10"/></StgValue>
</operation>

<operation id="3790" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1006  %p_not_i_i6_10 = xor i1 %deleted_zeros_6_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i6_10"/></StgValue>
</operation>

<operation id="3791" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1007  %brmerge_i_i3_10 = or i1 %tmp_636, %p_not_i_i6_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_10"/></StgValue>
</operation>

<operation id="3792" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1008  %tmp_264_10 = xor i1 %tmp_633, true

]]></Node>
<StgValue><ssdm name="tmp_264_10"/></StgValue>
</operation>

<operation id="3793" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1009  %overflow_12_10 = and i1 %brmerge_i_i3_10, %tmp_264_10

]]></Node>
<StgValue><ssdm name="overflow_12_10"/></StgValue>
</operation>

<operation id="3794" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1010  %brmerge40_demorgan_i_70 = and i1 %tmp_636, %deleted_ones_6_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_70"/></StgValue>
</operation>

<operation id="3795" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1011  %tmp143_demorgan = or i1 %p_38_i_i7_10, %brmerge40_demorgan_i_70

]]></Node>
<StgValue><ssdm name="tmp143_demorgan"/></StgValue>
</operation>

<operation id="3796" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1012  %tmp143 = xor i1 %tmp143_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="3797" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1013  %underflow_12_10 = and i1 %tmp_633, %tmp143

]]></Node>
<StgValue><ssdm name="underflow_12_10"/></StgValue>
</operation>

<operation id="3798" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1014  %brmerge_i_i_i6_10 = or i1 %underflow_12_10, %overflow_12_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i6_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="3799" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:80  %tmp100 = or i1 %brmerge40_demorgan_i_48, %tmp_119

]]></Node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="3800" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:81  %underflow_12_not = or i1 %tmp100, %p_38_i_i7

]]></Node>
<StgValue><ssdm name="underflow_12_not"/></StgValue>
</operation>

<operation id="3801" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:82  %p_Val2_82_mux = select i1 %brmerge_i_i_i6, i8 127, i8 %p_Val2_20

]]></Node>
<StgValue><ssdm name="p_Val2_82_mux"/></StgValue>
</operation>

<operation id="3802" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:83  %p_Val2_6_130 = select i1 %underflow_12, i8 -128, i8 %p_Val2_20

]]></Node>
<StgValue><ssdm name="p_Val2_6_130"/></StgValue>
</operation>

<operation id="3803" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:84  %this_assign_36_1 = select i1 %underflow_12_not, i8 %p_Val2_82_mux, i8 %p_Val2_6_130

]]></Node>
<StgValue><ssdm name="this_assign_36_1"/></StgValue>
</operation>

<operation id="3804" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:85  store i8 %this_assign_36_1, i8* %ShuffleConvs_2_Downs_204, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3805" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:165  %tmp104 = or i1 %brmerge40_demorgan_i_50, %tmp_264_1

]]></Node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="3806" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:166  %underflow_12_not_1 = or i1 %tmp104, %p_38_i_i7_1

]]></Node>
<StgValue><ssdm name="underflow_12_not_1"/></StgValue>
</operation>

<operation id="3807" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:167  %p_Val2_82_mux_1 = select i1 %brmerge_i_i_i6_1, i8 127, i8 %p_Val2_82_1

]]></Node>
<StgValue><ssdm name="p_Val2_82_mux_1"/></StgValue>
</operation>

<operation id="3808" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:168  %p_Val2_82_1_132 = select i1 %underflow_12_1, i8 -128, i8 %p_Val2_82_1

]]></Node>
<StgValue><ssdm name="p_Val2_82_1_132"/></StgValue>
</operation>

<operation id="3809" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:169  %this_assign_36_1_1 = select i1 %underflow_12_not_1, i8 %p_Val2_82_mux_1, i8 %p_Val2_82_1_132

]]></Node>
<StgValue><ssdm name="this_assign_36_1_1"/></StgValue>
</operation>

<operation id="3810" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:170  store i8 %this_assign_36_1_1, i8* %ShuffleConvs_2_Downs_212, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3811" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:250  %tmp108 = or i1 %brmerge40_demorgan_i_52, %tmp_264_2

]]></Node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="3812" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:251  %underflow_12_not_2 = or i1 %tmp108, %p_38_i_i7_2

]]></Node>
<StgValue><ssdm name="underflow_12_not_2"/></StgValue>
</operation>

<operation id="3813" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:252  %p_Val2_82_mux_2 = select i1 %brmerge_i_i_i6_2, i8 127, i8 %p_Val2_82_2

]]></Node>
<StgValue><ssdm name="p_Val2_82_mux_2"/></StgValue>
</operation>

<operation id="3814" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:253  %p_Val2_82_2_134 = select i1 %underflow_12_2, i8 -128, i8 %p_Val2_82_2

]]></Node>
<StgValue><ssdm name="p_Val2_82_2_134"/></StgValue>
</operation>

<operation id="3815" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:254  %this_assign_36_1_2 = select i1 %underflow_12_not_2, i8 %p_Val2_82_mux_2, i8 %p_Val2_82_2_134

]]></Node>
<StgValue><ssdm name="this_assign_36_1_2"/></StgValue>
</operation>

<operation id="3816" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:255  store i8 %this_assign_36_1_2, i8* %ShuffleConvs_2_Downs_200, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3817" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:335  %tmp112 = or i1 %brmerge40_demorgan_i_54, %tmp_264_3

]]></Node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="3818" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:336  %underflow_12_not_3 = or i1 %tmp112, %p_38_i_i7_3

]]></Node>
<StgValue><ssdm name="underflow_12_not_3"/></StgValue>
</operation>

<operation id="3819" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:337  %p_Val2_82_mux_3 = select i1 %brmerge_i_i_i6_3, i8 127, i8 %p_Val2_82_3

]]></Node>
<StgValue><ssdm name="p_Val2_82_mux_3"/></StgValue>
</operation>

<operation id="3820" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:338  %p_Val2_82_3_136 = select i1 %underflow_12_3, i8 -128, i8 %p_Val2_82_3

]]></Node>
<StgValue><ssdm name="p_Val2_82_3_136"/></StgValue>
</operation>

<operation id="3821" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:339  %this_assign_36_1_3 = select i1 %underflow_12_not_3, i8 %p_Val2_82_mux_3, i8 %p_Val2_82_3_136

]]></Node>
<StgValue><ssdm name="this_assign_36_1_3"/></StgValue>
</operation>

<operation id="3822" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:340  store i8 %this_assign_36_1_3, i8* %ShuffleConvs_2_Downs_208, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3823" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:420  %tmp116 = or i1 %brmerge40_demorgan_i_56, %tmp_264_4

]]></Node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="3824" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:421  %underflow_12_not_4 = or i1 %tmp116, %p_38_i_i7_4

]]></Node>
<StgValue><ssdm name="underflow_12_not_4"/></StgValue>
</operation>

<operation id="3825" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:422  %p_Val2_82_mux_4 = select i1 %brmerge_i_i_i6_4, i8 127, i8 %p_Val2_82_4

]]></Node>
<StgValue><ssdm name="p_Val2_82_mux_4"/></StgValue>
</operation>

<operation id="3826" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:423  %p_Val2_82_4_138 = select i1 %underflow_12_4, i8 -128, i8 %p_Val2_82_4

]]></Node>
<StgValue><ssdm name="p_Val2_82_4_138"/></StgValue>
</operation>

<operation id="3827" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:424  %this_assign_36_1_4 = select i1 %underflow_12_not_4, i8 %p_Val2_82_mux_4, i8 %p_Val2_82_4_138

]]></Node>
<StgValue><ssdm name="this_assign_36_1_4"/></StgValue>
</operation>

<operation id="3828" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:425  store i8 %this_assign_36_1_4, i8* %ShuffleConvs_2_Downs_206, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3829" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:505  %tmp120 = or i1 %brmerge40_demorgan_i_58, %tmp_264_5

]]></Node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="3830" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:506  %underflow_12_not_5 = or i1 %tmp120, %p_38_i_i7_5

]]></Node>
<StgValue><ssdm name="underflow_12_not_5"/></StgValue>
</operation>

<operation id="3831" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:507  %p_Val2_82_mux_5 = select i1 %brmerge_i_i_i6_5, i8 127, i8 %p_Val2_82_5

]]></Node>
<StgValue><ssdm name="p_Val2_82_mux_5"/></StgValue>
</operation>

<operation id="3832" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:508  %p_Val2_82_5_140 = select i1 %underflow_12_5, i8 -128, i8 %p_Val2_82_5

]]></Node>
<StgValue><ssdm name="p_Val2_82_5_140"/></StgValue>
</operation>

<operation id="3833" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:509  %this_assign_36_1_5 = select i1 %underflow_12_not_5, i8 %p_Val2_82_mux_5, i8 %p_Val2_82_5_140

]]></Node>
<StgValue><ssdm name="this_assign_36_1_5"/></StgValue>
</operation>

<operation id="3834" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:510  store i8 %this_assign_36_1_5, i8* %ShuffleConvs_2_Downs_198, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3835" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:590  %tmp124 = or i1 %brmerge40_demorgan_i_60, %tmp_264_6

]]></Node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="3836" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:591  %underflow_12_not_6 = or i1 %tmp124, %p_38_i_i7_6

]]></Node>
<StgValue><ssdm name="underflow_12_not_6"/></StgValue>
</operation>

<operation id="3837" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:592  %p_Val2_82_mux_6 = select i1 %brmerge_i_i_i6_6, i8 127, i8 %p_Val2_82_6

]]></Node>
<StgValue><ssdm name="p_Val2_82_mux_6"/></StgValue>
</operation>

<operation id="3838" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:593  %p_Val2_82_6_142 = select i1 %underflow_12_6, i8 -128, i8 %p_Val2_82_6

]]></Node>
<StgValue><ssdm name="p_Val2_82_6_142"/></StgValue>
</operation>

<operation id="3839" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:594  %this_assign_36_1_6 = select i1 %underflow_12_not_6, i8 %p_Val2_82_mux_6, i8 %p_Val2_82_6_142

]]></Node>
<StgValue><ssdm name="this_assign_36_1_6"/></StgValue>
</operation>

<operation id="3840" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:595  store i8 %this_assign_36_1_6, i8* %ShuffleConvs_2_Downs_202, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3841" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:675  %tmp128 = or i1 %brmerge40_demorgan_i_62, %tmp_264_7

]]></Node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="3842" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:676  %underflow_12_not_7 = or i1 %tmp128, %p_38_i_i7_7

]]></Node>
<StgValue><ssdm name="underflow_12_not_7"/></StgValue>
</operation>

<operation id="3843" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:677  %p_Val2_82_mux_7 = select i1 %brmerge_i_i_i6_7, i8 127, i8 %p_Val2_82_7

]]></Node>
<StgValue><ssdm name="p_Val2_82_mux_7"/></StgValue>
</operation>

<operation id="3844" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:678  %p_Val2_82_7_144 = select i1 %underflow_12_7, i8 -128, i8 %p_Val2_82_7

]]></Node>
<StgValue><ssdm name="p_Val2_82_7_144"/></StgValue>
</operation>

<operation id="3845" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:679  %this_assign_36_1_7 = select i1 %underflow_12_not_7, i8 %p_Val2_82_mux_7, i8 %p_Val2_82_7_144

]]></Node>
<StgValue><ssdm name="this_assign_36_1_7"/></StgValue>
</operation>

<operation id="3846" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:680  store i8 %this_assign_36_1_7, i8* %ShuffleConvs_2_Downs_214, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3847" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:760  %tmp132 = or i1 %brmerge40_demorgan_i_64, %tmp_264_8

]]></Node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="3848" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:761  %underflow_12_not_8 = or i1 %tmp132, %p_38_i_i7_8

]]></Node>
<StgValue><ssdm name="underflow_12_not_8"/></StgValue>
</operation>

<operation id="3849" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:762  %p_Val2_82_mux_8 = select i1 %brmerge_i_i_i6_8, i8 127, i8 %p_Val2_82_8

]]></Node>
<StgValue><ssdm name="p_Val2_82_mux_8"/></StgValue>
</operation>

<operation id="3850" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:763  %p_Val2_82_8_146 = select i1 %underflow_12_8, i8 -128, i8 %p_Val2_82_8

]]></Node>
<StgValue><ssdm name="p_Val2_82_8_146"/></StgValue>
</operation>

<operation id="3851" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:764  %this_assign_36_1_8 = select i1 %underflow_12_not_8, i8 %p_Val2_82_mux_8, i8 %p_Val2_82_8_146

]]></Node>
<StgValue><ssdm name="this_assign_36_1_8"/></StgValue>
</operation>

<operation id="3852" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:765  store i8 %this_assign_36_1_8, i8* %ShuffleConvs_2_Downs_210, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3853" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:845  %tmp136 = or i1 %brmerge40_demorgan_i_66, %tmp_264_9

]]></Node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="3854" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:846  %underflow_12_not_9 = or i1 %tmp136, %p_38_i_i7_9

]]></Node>
<StgValue><ssdm name="underflow_12_not_9"/></StgValue>
</operation>

<operation id="3855" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:847  %p_Val2_82_mux_9 = select i1 %brmerge_i_i_i6_9, i8 127, i8 %p_Val2_82_9

]]></Node>
<StgValue><ssdm name="p_Val2_82_mux_9"/></StgValue>
</operation>

<operation id="3856" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:848  %p_Val2_82_9_148 = select i1 %underflow_12_9, i8 -128, i8 %p_Val2_82_9

]]></Node>
<StgValue><ssdm name="p_Val2_82_9_148"/></StgValue>
</operation>

<operation id="3857" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:849  %this_assign_36_1_9 = select i1 %underflow_12_not_9, i8 %p_Val2_82_mux_9, i8 %p_Val2_82_9_148

]]></Node>
<StgValue><ssdm name="this_assign_36_1_9"/></StgValue>
</operation>

<operation id="3858" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:850  store i8 %this_assign_36_1_9, i8* %ShuffleConvs_2_Downs_194, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3859" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:930  %tmp140 = or i1 %brmerge40_demorgan_i_68, %tmp_264_s

]]></Node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="3860" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:931  %underflow_12_not_s = or i1 %tmp140, %p_38_i_i7_s

]]></Node>
<StgValue><ssdm name="underflow_12_not_s"/></StgValue>
</operation>

<operation id="3861" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:932  %p_Val2_82_mux_s = select i1 %brmerge_i_i_i6_s, i8 127, i8 %p_Val2_82_s

]]></Node>
<StgValue><ssdm name="p_Val2_82_mux_s"/></StgValue>
</operation>

<operation id="3862" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:933  %p_Val2_82_s_151 = select i1 %underflow_12_s, i8 -128, i8 %p_Val2_82_s

]]></Node>
<StgValue><ssdm name="p_Val2_82_s_151"/></StgValue>
</operation>

<operation id="3863" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:934  %this_assign_36_1_s = select i1 %underflow_12_not_s, i8 %p_Val2_82_mux_s, i8 %p_Val2_82_s_151

]]></Node>
<StgValue><ssdm name="this_assign_36_1_s"/></StgValue>
</operation>

<operation id="3864" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:935  store i8 %this_assign_36_1_s, i8* %ShuffleConvs_2_Downs_192, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3865" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1015  %tmp144 = or i1 %brmerge40_demorgan_i_70, %tmp_264_10

]]></Node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="3866" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader144.preheader_ifconv:1016  %underflow_12_not_10 = or i1 %tmp144, %p_38_i_i7_10

]]></Node>
<StgValue><ssdm name="underflow_12_not_10"/></StgValue>
</operation>

<operation id="3867" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:1017  %p_Val2_82_mux_10 = select i1 %brmerge_i_i_i6_10, i8 127, i8 %p_Val2_82_10

]]></Node>
<StgValue><ssdm name="p_Val2_82_mux_10"/></StgValue>
</operation>

<operation id="3868" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:1018  %p_Val2_82_10_153 = select i1 %underflow_12_10, i8 -128, i8 %p_Val2_82_10

]]></Node>
<StgValue><ssdm name="p_Val2_82_10_153"/></StgValue>
</operation>

<operation id="3869" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader144.preheader_ifconv:1019  %this_assign_36_1_10 = select i1 %underflow_12_not_10, i8 %p_Val2_82_mux_10, i8 %p_Val2_82_10_153

]]></Node>
<StgValue><ssdm name="this_assign_36_1_10"/></StgValue>
</operation>

<operation id="3870" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader144.preheader_ifconv:1020  store i8 %this_assign_36_1_10, i8* %ShuffleConvs_2_Downs_196, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3871" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="0" op_0_bw="0">
<![CDATA[
.preheader144.preheader_ifconv:1021  br label %.preheader145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="3872" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader143:0  %h9 = phi i4 [ %h_1, %9 ], [ 1, %.preheader143.preheader ]

]]></Node>
<StgValue><ssdm name="h9"/></StgValue>
</operation>

<operation id="3873" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="8" op_0_bw="4">
<![CDATA[
.preheader143:1  %h9_cast_cast1 = zext i4 %h9 to i8

]]></Node>
<StgValue><ssdm name="h9_cast_cast1"/></StgValue>
</operation>

<operation id="3874" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="11" op_0_bw="4">
<![CDATA[
.preheader143:2  %h9_cast_cast = zext i4 %h9 to i11

]]></Node>
<StgValue><ssdm name="h9_cast_cast"/></StgValue>
</operation>

<operation id="3875" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader143:3  %tmp_233 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h9, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="3876" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="8" op_0_bw="7">
<![CDATA[
.preheader143:4  %p_shl22_cast = zext i7 %tmp_233 to i8

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="3877" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader143:5  %tmp_234 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="3878" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="8" op_0_bw="5">
<![CDATA[
.preheader143:6  %p_shl23_cast = zext i5 %tmp_234 to i8

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="3879" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader143:7  %tmp_235 = add i8 %p_shl23_cast, %p_shl22_cast

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="3880" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="9" op_0_bw="8">
<![CDATA[
.preheader143:8  %tmp_235_cast = zext i8 %tmp_235 to i9

]]></Node>
<StgValue><ssdm name="tmp_235_cast"/></StgValue>
</operation>

<operation id="3881" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader143:9  %tmp_236 = add i9 %tmp_235_cast, 100

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="3882" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader143:10  %tmp_237 = add i9 %tmp_235_cast, -212

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="3883" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader143:11  %exitcond2 = icmp eq i4 %h9, -7

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="3884" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader143:12  %empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="3885" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader143:13  br i1 %exitcond2, label %.preheader.preheader, label %.preheader142.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3886" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="0" op_0_bw="0">
<![CDATA[
.preheader142.preheader:0  br label %.preheader142

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3887" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4753" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="3888" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader142:0  %w10 = phi i4 [ %w_13, %8 ], [ 1, %.preheader142.preheader ]

]]></Node>
<StgValue><ssdm name="w10"/></StgValue>
</operation>

<operation id="3889" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="8" op_0_bw="4">
<![CDATA[
.preheader142:1  %w10_cast_cast1 = zext i4 %w10 to i8

]]></Node>
<StgValue><ssdm name="w10_cast_cast1"/></StgValue>
</operation>

<operation id="3890" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="15" op_0_bw="4">
<![CDATA[
.preheader142:2  %w10_cast_cast2 = zext i4 %w10 to i15

]]></Node>
<StgValue><ssdm name="w10_cast_cast2"/></StgValue>
</operation>

<operation id="3891" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="9" op_0_bw="4">
<![CDATA[
.preheader142:3  %w10_cast_cast = zext i4 %w10 to i9

]]></Node>
<StgValue><ssdm name="w10_cast_cast"/></StgValue>
</operation>

<operation id="3892" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader142:4  %tmp_251 = add i9 %tmp_236, %w10_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="3893" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="32" op_0_bw="9">
<![CDATA[
.preheader142:5  %tmp_251_cast = zext i9 %tmp_251 to i32

]]></Node>
<StgValue><ssdm name="tmp_251_cast"/></StgValue>
</operation>

<operation id="3894" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:6  %ShuffleConvs_2_Downs_239 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_239"/></StgValue>
</operation>

<operation id="3895" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader142:7  %tmp_252 = add i9 %tmp_237, %w10_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="3896" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="32" op_0_bw="9">
<![CDATA[
.preheader142:8  %tmp_252_cast = zext i9 %tmp_252 to i32

]]></Node>
<StgValue><ssdm name="tmp_252_cast"/></StgValue>
</operation>

<operation id="3897" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:9  %ShuffleConvs_2_Downs_240 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_240"/></StgValue>
</operation>

<operation id="3898" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:10  %ShuffleConvs_2_Downs_241 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_241"/></StgValue>
</operation>

<operation id="3899" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:11  %ShuffleConvs_2_Downs_242 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_242"/></StgValue>
</operation>

<operation id="3900" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:12  %ShuffleConvs_2_Downs_243 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_243"/></StgValue>
</operation>

<operation id="3901" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:13  %ShuffleConvs_2_Downs_244 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_244"/></StgValue>
</operation>

<operation id="3902" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:14  %ShuffleConvs_2_Downs_245 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_245"/></StgValue>
</operation>

<operation id="3903" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:15  %ShuffleConvs_2_Downs_246 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_246"/></StgValue>
</operation>

<operation id="3904" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:16  %ShuffleConvs_2_Downs_247 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_247"/></StgValue>
</operation>

<operation id="3905" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:17  %ShuffleConvs_2_Downs_248 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_248"/></StgValue>
</operation>

<operation id="3906" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:18  %ShuffleConvs_2_Downs_249 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_249"/></StgValue>
</operation>

<operation id="3907" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:19  %ShuffleConvs_2_Downs_250 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_250"/></StgValue>
</operation>

<operation id="3908" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:20  %ShuffleConvs_2_Downs_251 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_251"/></StgValue>
</operation>

<operation id="3909" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:21  %ShuffleConvs_2_Downs_252 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_252"/></StgValue>
</operation>

<operation id="3910" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:22  %ShuffleConvs_2_Downs_253 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_253"/></StgValue>
</operation>

<operation id="3911" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:23  %ShuffleConvs_2_Downs_254 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_254"/></StgValue>
</operation>

<operation id="3912" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:24  %ShuffleConvs_2_Downs_255 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_255"/></StgValue>
</operation>

<operation id="3913" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:25  %ShuffleConvs_2_Downs_256 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_256"/></StgValue>
</operation>

<operation id="3914" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:26  %ShuffleConvs_2_Downs_257 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_257"/></StgValue>
</operation>

<operation id="3915" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:27  %ShuffleConvs_2_Downs_258 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_258"/></StgValue>
</operation>

<operation id="3916" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:28  %ShuffleConvs_2_Downs_259 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_259"/></StgValue>
</operation>

<operation id="3917" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:29  %ShuffleConvs_2_Downs_260 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_260"/></StgValue>
</operation>

<operation id="3918" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:30  %ShuffleConvs_2_Downs_261 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_261"/></StgValue>
</operation>

<operation id="3919" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142:31  %ShuffleConvs_2_Downs_262 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_262"/></StgValue>
</operation>

<operation id="3920" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader142:32  %exitcond10 = icmp eq i4 %w10, -7

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="3921" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader142:33  %empty_155 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="3922" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader142:34  br i1 %exitcond10, label %9, label %.preheader141.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3923" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="0" op_0_bw="0">
<![CDATA[
.preheader141.preheader:0  br label %.preheader141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3924" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4750" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_1 = add i4 %h9, 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="3925" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4751" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="3926" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader141:0  %ci3 = phi i7 [ %ci_4, %.preheader140.preheader_ifconv ], [ 0, %.preheader141.preheader ]

]]></Node>
<StgValue><ssdm name="ci3"/></StgValue>
</operation>

<operation id="3927" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="9" op_0_bw="7">
<![CDATA[
.preheader141:1  %ci3_cast_cast1 = zext i7 %ci3 to i9

]]></Node>
<StgValue><ssdm name="ci3_cast_cast1"/></StgValue>
</operation>

<operation id="3928" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="8" op_0_bw="7">
<![CDATA[
.preheader141:2  %ci3_cast_cast = zext i7 %ci3 to i8

]]></Node>
<StgValue><ssdm name="ci3_cast_cast"/></StgValue>
</operation>

<operation id="3929" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader141:3  %tmp_276 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="3930" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="11" op_0_bw="10">
<![CDATA[
.preheader141:4  %p_shl26_cast = zext i10 %tmp_276 to i11

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="3931" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader141:5  %tmp_277 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="3932" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="11" op_0_bw="8">
<![CDATA[
.preheader141:6  %p_shl27_cast = zext i8 %tmp_277 to i11

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="3933" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader141:7  %tmp_278 = add i11 %p_shl26_cast, %p_shl27_cast

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="3934" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader141:8  %tmp_279 = add i11 %h9_cast_cast, %tmp_278

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="3935" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader141:9  %tmp_638 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_279, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>

<operation id="3936" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="15" op_0_bw="14">
<![CDATA[
.preheader141:10  %p_shl24_cast = zext i14 %tmp_638 to i15

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="3937" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader141:11  %tmp_639 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_279, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>

<operation id="3938" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="15" op_0_bw="12">
<![CDATA[
.preheader141:12  %p_shl25_cast = zext i12 %tmp_639 to i15

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="3939" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader141:13  %tmp_282 = add i15 %p_shl24_cast, %p_shl25_cast

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="3940" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader141:14  %tmp_283 = add i15 %w10_cast_cast2, %tmp_282

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="3941" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="32" op_0_bw="15">
<![CDATA[
.preheader141:15  %tmp_283_cast = zext i15 %tmp_283 to i32

]]></Node>
<StgValue><ssdm name="tmp_283_cast"/></StgValue>
</operation>

<operation id="3942" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:16  %input_V_addr_3 = getelementptr [9600 x i8]* %input_V, i32 0, i32 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_3"/></StgValue>
</operation>

<operation id="3943" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader141:17  %tmp_284 = add i8 %ci3_cast_cast, 96

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="3944" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader141:18  %tmp_285 = add i8 %h9_cast_cast1, %tmp_284

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="3945" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader141:19  %tmp_286 = add i8 %w10_cast_cast1, %tmp_285

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="3946" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="32" op_0_bw="8">
<![CDATA[
.preheader141:20  %tmp_286_cast = zext i8 %tmp_286 to i32

]]></Node>
<StgValue><ssdm name="tmp_286_cast"/></StgValue>
</operation>

<operation id="3947" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:21  %weight_12_V_addr_2 = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr_2"/></StgValue>
</operation>

<operation id="3948" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader141:22  %tmp_287 = add i9 %ci3_cast_cast1, -224

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="3949" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="32" op_0_bw="9">
<![CDATA[
.preheader141:23  %tmp_287_cast = zext i9 %tmp_287 to i32

]]></Node>
<StgValue><ssdm name="tmp_287_cast"/></StgValue>
</operation>

<operation id="3950" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:24  %weight_12_V_addr_3 = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr_3"/></StgValue>
</operation>

<operation id="3951" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:25  %weight_13_V_addr_2 = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr_2"/></StgValue>
</operation>

<operation id="3952" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:26  %weight_13_V_addr_3 = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr_3"/></StgValue>
</operation>

<operation id="3953" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:27  %weight_14_V_addr_2 = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr_2"/></StgValue>
</operation>

<operation id="3954" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:28  %weight_14_V_addr_3 = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr_3"/></StgValue>
</operation>

<operation id="3955" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:29  %weight_15_V_addr_2 = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr_2"/></StgValue>
</operation>

<operation id="3956" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:30  %weight_15_V_addr_3 = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr_3"/></StgValue>
</operation>

<operation id="3957" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:31  %weight_16_V_addr_2 = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr_2"/></StgValue>
</operation>

<operation id="3958" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:32  %weight_16_V_addr_3 = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr_3"/></StgValue>
</operation>

<operation id="3959" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:33  %weight_17_V_addr_2 = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr_2"/></StgValue>
</operation>

<operation id="3960" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:34  %weight_17_V_addr_3 = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr_3"/></StgValue>
</operation>

<operation id="3961" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:35  %weight_18_V_addr_2 = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr_2"/></StgValue>
</operation>

<operation id="3962" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:36  %weight_18_V_addr_3 = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr_3"/></StgValue>
</operation>

<operation id="3963" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:37  %weight_19_V_addr_2 = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr_2"/></StgValue>
</operation>

<operation id="3964" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:38  %weight_19_V_addr_3 = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr_3"/></StgValue>
</operation>

<operation id="3965" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:39  %weight_20_V_addr_2 = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr_2"/></StgValue>
</operation>

<operation id="3966" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:40  %weight_20_V_addr_3 = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr_3"/></StgValue>
</operation>

<operation id="3967" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:41  %weight_21_V_addr_2 = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr_2"/></StgValue>
</operation>

<operation id="3968" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:42  %weight_21_V_addr_3 = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr_3"/></StgValue>
</operation>

<operation id="3969" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:43  %weight_22_V_addr_2 = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr_2"/></StgValue>
</operation>

<operation id="3970" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:44  %weight_22_V_addr_3 = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr_3"/></StgValue>
</operation>

<operation id="3971" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:45  %weight_23_V_addr_2 = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr_2"/></StgValue>
</operation>

<operation id="3972" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader141:46  %weight_23_V_addr_3 = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr_3"/></StgValue>
</operation>

<operation id="3973" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader141:47  %exitcond13 = icmp eq i7 %ci3, -32

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="3974" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader141:48  %empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="3975" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader141:49  %ci_4 = add i7 %ci3, 1

]]></Node>
<StgValue><ssdm name="ci_4"/></StgValue>
</operation>

<operation id="3976" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader141:50  br i1 %exitcond13, label %8, label %.preheader140.preheader_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3977" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:1  %weight_12_V_load_3 = load i8* %weight_12_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_3"/></StgValue>
</operation>

<operation id="3978" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:87  %weight_13_V_load_3 = load i8* %weight_13_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_3"/></StgValue>
</operation>

<operation id="3979" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:172  %weight_14_V_load_3 = load i8* %weight_14_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_3"/></StgValue>
</operation>

<operation id="3980" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:257  %weight_15_V_load_3 = load i8* %weight_15_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_3"/></StgValue>
</operation>

<operation id="3981" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4066" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:342  %weight_16_V_load_3 = load i8* %weight_16_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_3"/></StgValue>
</operation>

<operation id="3982" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4151" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:427  %weight_17_V_load_3 = load i8* %weight_17_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_3"/></StgValue>
</operation>

<operation id="3983" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4236" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:512  %weight_18_V_load_3 = load i8* %weight_18_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_3"/></StgValue>
</operation>

<operation id="3984" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4321" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:597  %weight_19_V_load_3 = load i8* %weight_19_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_3"/></StgValue>
</operation>

<operation id="3985" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4406" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:682  %weight_20_V_load_3 = load i8* %weight_20_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_3"/></StgValue>
</operation>

<operation id="3986" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4491" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:767  %weight_21_V_load_3 = load i8* %weight_21_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_3"/></StgValue>
</operation>

<operation id="3987" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4576" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:852  %weight_22_V_load_3 = load i8* %weight_22_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_3"/></StgValue>
</operation>

<operation id="3988" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4661" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:937  %weight_23_V_load_3 = load i8* %weight_23_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_3"/></StgValue>
</operation>

<operation id="3989" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4747" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %w_13 = add i4 %w10, 1

]]></Node>
<StgValue><ssdm name="w_13"/></StgValue>
</operation>

<operation id="3990" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4748" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader142

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="3991" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:0  %weight_12_V_load_2 = load i8* %weight_12_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_2"/></StgValue>
</operation>

<operation id="3992" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:1  %weight_12_V_load_3 = load i8* %weight_12_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_3"/></StgValue>
</operation>

<operation id="3993" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="8" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:2  %input_V_load_3 = load i8* %input_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_3"/></StgValue>
</operation>

<operation id="3994" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:86  %weight_13_V_load_2 = load i8* %weight_13_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_2"/></StgValue>
</operation>

<operation id="3995" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:87  %weight_13_V_load_3 = load i8* %weight_13_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_3"/></StgValue>
</operation>

<operation id="3996" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:171  %weight_14_V_load_2 = load i8* %weight_14_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_2"/></StgValue>
</operation>

<operation id="3997" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:172  %weight_14_V_load_3 = load i8* %weight_14_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_3"/></StgValue>
</operation>

<operation id="3998" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:256  %weight_15_V_load_2 = load i8* %weight_15_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_2"/></StgValue>
</operation>

<operation id="3999" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:257  %weight_15_V_load_3 = load i8* %weight_15_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_3"/></StgValue>
</operation>

<operation id="4000" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:341  %weight_16_V_load_2 = load i8* %weight_16_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_2"/></StgValue>
</operation>

<operation id="4001" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:342  %weight_16_V_load_3 = load i8* %weight_16_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_3"/></StgValue>
</operation>

<operation id="4002" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:426  %weight_17_V_load_2 = load i8* %weight_17_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_2"/></StgValue>
</operation>

<operation id="4003" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:427  %weight_17_V_load_3 = load i8* %weight_17_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_3"/></StgValue>
</operation>

<operation id="4004" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:511  %weight_18_V_load_2 = load i8* %weight_18_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_2"/></StgValue>
</operation>

<operation id="4005" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:512  %weight_18_V_load_3 = load i8* %weight_18_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_3"/></StgValue>
</operation>

<operation id="4006" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:596  %weight_19_V_load_2 = load i8* %weight_19_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_2"/></StgValue>
</operation>

<operation id="4007" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:597  %weight_19_V_load_3 = load i8* %weight_19_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_3"/></StgValue>
</operation>

<operation id="4008" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:681  %weight_20_V_load_2 = load i8* %weight_20_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_2"/></StgValue>
</operation>

<operation id="4009" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:682  %weight_20_V_load_3 = load i8* %weight_20_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_3"/></StgValue>
</operation>

<operation id="4010" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:766  %weight_21_V_load_2 = load i8* %weight_21_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_2"/></StgValue>
</operation>

<operation id="4011" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:767  %weight_21_V_load_3 = load i8* %weight_21_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_3"/></StgValue>
</operation>

<operation id="4012" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:851  %weight_22_V_load_2 = load i8* %weight_22_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_2"/></StgValue>
</operation>

<operation id="4013" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:852  %weight_22_V_load_3 = load i8* %weight_22_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_3"/></StgValue>
</operation>

<operation id="4014" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:936  %weight_23_V_load_2 = load i8* %weight_23_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_2"/></StgValue>
</operation>

<operation id="4015" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:937  %weight_23_V_load_3 = load i8* %weight_23_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="4016" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:0  %weight_12_V_load_2 = load i8* %weight_12_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_2"/></StgValue>
</operation>

<operation id="4017" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="8" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:2  %input_V_load_3 = load i8* %input_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_3"/></StgValue>
</operation>

<operation id="4018" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:86  %weight_13_V_load_2 = load i8* %weight_13_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_2"/></StgValue>
</operation>

<operation id="4019" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:171  %weight_14_V_load_2 = load i8* %weight_14_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_2"/></StgValue>
</operation>

<operation id="4020" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:256  %weight_15_V_load_2 = load i8* %weight_15_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_2"/></StgValue>
</operation>

<operation id="4021" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:341  %weight_16_V_load_2 = load i8* %weight_16_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_2"/></StgValue>
</operation>

<operation id="4022" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:426  %weight_17_V_load_2 = load i8* %weight_17_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_2"/></StgValue>
</operation>

<operation id="4023" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:511  %weight_18_V_load_2 = load i8* %weight_18_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_2"/></StgValue>
</operation>

<operation id="4024" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:596  %weight_19_V_load_2 = load i8* %weight_19_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_2"/></StgValue>
</operation>

<operation id="4025" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:681  %weight_20_V_load_2 = load i8* %weight_20_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_2"/></StgValue>
</operation>

<operation id="4026" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:766  %weight_21_V_load_2 = load i8* %weight_21_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_2"/></StgValue>
</operation>

<operation id="4027" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:851  %weight_22_V_load_2 = load i8* %weight_22_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_2"/></StgValue>
</operation>

<operation id="4028" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:936  %weight_23_V_load_2 = load i8* %weight_23_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="4029" st_id="71" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:3  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_2, i8 %weight_12_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="4030" st_id="71" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:88  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_2, i8 %weight_13_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="4031" st_id="71" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:173  %MUL_DP_ret12 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_2, i8 %weight_14_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret12"/></StgValue>
</operation>

<operation id="4032" st_id="71" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:258  %MUL_DP_ret16 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_2, i8 %weight_15_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret16"/></StgValue>
</operation>

<operation id="4033" st_id="71" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:343  %MUL_DP_ret20 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_2, i8 %weight_16_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret20"/></StgValue>
</operation>

<operation id="4034" st_id="71" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:428  %MUL_DP_ret24 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_2, i8 %weight_17_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret24"/></StgValue>
</operation>

<operation id="4035" st_id="71" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:513  %MUL_DP_ret28 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_2, i8 %weight_18_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret28"/></StgValue>
</operation>

<operation id="4036" st_id="71" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:598  %MUL_DP_ret32 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_2, i8 %weight_19_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret32"/></StgValue>
</operation>

<operation id="4037" st_id="71" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:683  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_2, i8 %weight_20_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>

<operation id="4038" st_id="71" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:768  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_2, i8 %weight_21_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="4039" st_id="71" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:853  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_2, i8 %weight_22_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="4040" st_id="71" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_2, i8 %weight_23_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="4041" st_id="72" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:3  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_2, i8 %weight_12_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="4042" st_id="72" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:88  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_2, i8 %weight_13_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="4043" st_id="72" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:173  %MUL_DP_ret12 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_2, i8 %weight_14_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret12"/></StgValue>
</operation>

<operation id="4044" st_id="72" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:258  %MUL_DP_ret16 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_2, i8 %weight_15_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret16"/></StgValue>
</operation>

<operation id="4045" st_id="72" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:343  %MUL_DP_ret20 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_2, i8 %weight_16_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret20"/></StgValue>
</operation>

<operation id="4046" st_id="72" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:428  %MUL_DP_ret24 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_2, i8 %weight_17_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret24"/></StgValue>
</operation>

<operation id="4047" st_id="72" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:513  %MUL_DP_ret28 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_2, i8 %weight_18_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret28"/></StgValue>
</operation>

<operation id="4048" st_id="72" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:598  %MUL_DP_ret32 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_2, i8 %weight_19_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret32"/></StgValue>
</operation>

<operation id="4049" st_id="72" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:683  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_2, i8 %weight_20_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>

<operation id="4050" st_id="72" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:768  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_2, i8 %weight_21_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="4051" st_id="72" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:853  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_2, i8 %weight_22_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="4052" st_id="72" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_2, i8 %weight_23_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="4053" st_id="73" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:3  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_2, i8 %weight_12_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="4054" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:6  %ShuffleConvs_2_Downs_263 = load i8* %ShuffleConvs_2_Downs_239, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_263"/></StgValue>
</operation>

<operation id="4055" st_id="73" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:88  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_2, i8 %weight_13_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="4056" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:91  %ShuffleConvs_2_Downs_265 = load i8* %ShuffleConvs_2_Downs_255, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_265"/></StgValue>
</operation>

<operation id="4057" st_id="73" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:173  %MUL_DP_ret12 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_2, i8 %weight_14_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret12"/></StgValue>
</operation>

<operation id="4058" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:176  %ShuffleConvs_2_Downs_267 = load i8* %ShuffleConvs_2_Downs_261, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_267"/></StgValue>
</operation>

<operation id="4059" st_id="73" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:258  %MUL_DP_ret16 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_2, i8 %weight_15_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret16"/></StgValue>
</operation>

<operation id="4060" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:261  %ShuffleConvs_2_Downs_269 = load i8* %ShuffleConvs_2_Downs_247, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_269"/></StgValue>
</operation>

<operation id="4061" st_id="73" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:343  %MUL_DP_ret20 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_2, i8 %weight_16_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret20"/></StgValue>
</operation>

<operation id="4062" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:346  %ShuffleConvs_2_Downs_271 = load i8* %ShuffleConvs_2_Downs_259, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_271"/></StgValue>
</operation>

<operation id="4063" st_id="73" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:428  %MUL_DP_ret24 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_2, i8 %weight_17_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret24"/></StgValue>
</operation>

<operation id="4064" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:431  %ShuffleConvs_2_Downs_273 = load i8* %ShuffleConvs_2_Downs_253, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_273"/></StgValue>
</operation>

<operation id="4065" st_id="73" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:513  %MUL_DP_ret28 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_2, i8 %weight_18_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret28"/></StgValue>
</operation>

<operation id="4066" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:516  %ShuffleConvs_2_Downs_275 = load i8* %ShuffleConvs_2_Downs_241, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_275"/></StgValue>
</operation>

<operation id="4067" st_id="73" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:598  %MUL_DP_ret32 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_2, i8 %weight_19_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret32"/></StgValue>
</operation>

<operation id="4068" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:601  %ShuffleConvs_2_Downs_277 = load i8* %ShuffleConvs_2_Downs_249, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_277"/></StgValue>
</operation>

<operation id="4069" st_id="73" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:683  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_2, i8 %weight_20_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>

<operation id="4070" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:686  %ShuffleConvs_2_Downs_279 = load i8* %ShuffleConvs_2_Downs_245, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_279"/></StgValue>
</operation>

<operation id="4071" st_id="73" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:768  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_2, i8 %weight_21_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="4072" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:771  %ShuffleConvs_2_Downs_281 = load i8* %ShuffleConvs_2_Downs_251, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_281"/></StgValue>
</operation>

<operation id="4073" st_id="73" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:853  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_2, i8 %weight_22_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="4074" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:856  %ShuffleConvs_2_Downs_283 = load i8* %ShuffleConvs_2_Downs_243, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_283"/></StgValue>
</operation>

<operation id="4075" st_id="73" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_2, i8 %weight_23_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="4076" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:941  %ShuffleConvs_2_Downs_285 = load i8* %ShuffleConvs_2_Downs_257, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_285"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="4077" st_id="74" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:3  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_2, i8 %weight_12_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="4078" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:4  %rr_0_V_3 = extractvalue { i16, i16 } %MUL_DP_ret4, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_3"/></StgValue>
</operation>

<operation id="4079" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:5  %rr_1_V_3 = extractvalue { i16, i16 } %MUL_DP_ret4, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_3"/></StgValue>
</operation>

<operation id="4080" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:6  %ShuffleConvs_2_Downs_263 = load i8* %ShuffleConvs_2_Downs_239, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_263"/></StgValue>
</operation>

<operation id="4081" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:13  %tmp_641 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="4082" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:53  %tmp_646 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="4083" st_id="74" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:88  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_2, i8 %weight_13_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="4084" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:89  %rr_0_V_7 = extractvalue { i16, i16 } %MUL_DP_ret8, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_7"/></StgValue>
</operation>

<operation id="4085" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:90  %rr_1_V_7 = extractvalue { i16, i16 } %MUL_DP_ret8, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_7"/></StgValue>
</operation>

<operation id="4086" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:91  %ShuffleConvs_2_Downs_265 = load i8* %ShuffleConvs_2_Downs_255, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_265"/></StgValue>
</operation>

<operation id="4087" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:98  %tmp_651 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_7, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="4088" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:138  %tmp_656 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_7, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_656"/></StgValue>
</operation>

<operation id="4089" st_id="74" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:173  %MUL_DP_ret12 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_2, i8 %weight_14_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret12"/></StgValue>
</operation>

<operation id="4090" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:174  %rr_0_V_38 = extractvalue { i16, i16 } %MUL_DP_ret12, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_38"/></StgValue>
</operation>

<operation id="4091" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:175  %rr_1_V_38 = extractvalue { i16, i16 } %MUL_DP_ret12, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_38"/></StgValue>
</operation>

<operation id="4092" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:176  %ShuffleConvs_2_Downs_267 = load i8* %ShuffleConvs_2_Downs_261, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_267"/></StgValue>
</operation>

<operation id="4093" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:183  %tmp_661 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_38, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_661"/></StgValue>
</operation>

<operation id="4094" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:223  %tmp_666 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_38, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_666"/></StgValue>
</operation>

<operation id="4095" st_id="74" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:258  %MUL_DP_ret16 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_2, i8 %weight_15_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret16"/></StgValue>
</operation>

<operation id="4096" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:259  %rr_0_V_39 = extractvalue { i16, i16 } %MUL_DP_ret16, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_39"/></StgValue>
</operation>

<operation id="4097" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:260  %rr_1_V_39 = extractvalue { i16, i16 } %MUL_DP_ret16, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_39"/></StgValue>
</operation>

<operation id="4098" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:261  %ShuffleConvs_2_Downs_269 = load i8* %ShuffleConvs_2_Downs_247, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_269"/></StgValue>
</operation>

<operation id="4099" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:268  %tmp_671 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_39, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_671"/></StgValue>
</operation>

<operation id="4100" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:308  %tmp_676 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_39, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_676"/></StgValue>
</operation>

<operation id="4101" st_id="74" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:343  %MUL_DP_ret20 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_2, i8 %weight_16_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret20"/></StgValue>
</operation>

<operation id="4102" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:344  %rr_0_V_40 = extractvalue { i16, i16 } %MUL_DP_ret20, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_40"/></StgValue>
</operation>

<operation id="4103" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:345  %rr_1_V_40 = extractvalue { i16, i16 } %MUL_DP_ret20, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_40"/></StgValue>
</operation>

<operation id="4104" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:346  %ShuffleConvs_2_Downs_271 = load i8* %ShuffleConvs_2_Downs_259, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_271"/></StgValue>
</operation>

<operation id="4105" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:353  %tmp_681 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_40, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_681"/></StgValue>
</operation>

<operation id="4106" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:393  %tmp_686 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_40, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_686"/></StgValue>
</operation>

<operation id="4107" st_id="74" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:428  %MUL_DP_ret24 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_2, i8 %weight_17_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret24"/></StgValue>
</operation>

<operation id="4108" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:429  %rr_0_V_41 = extractvalue { i16, i16 } %MUL_DP_ret24, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_41"/></StgValue>
</operation>

<operation id="4109" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:430  %rr_1_V_41 = extractvalue { i16, i16 } %MUL_DP_ret24, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_41"/></StgValue>
</operation>

<operation id="4110" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:431  %ShuffleConvs_2_Downs_273 = load i8* %ShuffleConvs_2_Downs_253, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_273"/></StgValue>
</operation>

<operation id="4111" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:438  %tmp_691 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_41, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_691"/></StgValue>
</operation>

<operation id="4112" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:478  %tmp_696 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_41, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_696"/></StgValue>
</operation>

<operation id="4113" st_id="74" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:513  %MUL_DP_ret28 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_2, i8 %weight_18_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret28"/></StgValue>
</operation>

<operation id="4114" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:514  %rr_0_V_42 = extractvalue { i16, i16 } %MUL_DP_ret28, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_42"/></StgValue>
</operation>

<operation id="4115" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:515  %rr_1_V_42 = extractvalue { i16, i16 } %MUL_DP_ret28, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_42"/></StgValue>
</operation>

<operation id="4116" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:516  %ShuffleConvs_2_Downs_275 = load i8* %ShuffleConvs_2_Downs_241, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_275"/></StgValue>
</operation>

<operation id="4117" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:523  %tmp_701 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_42, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_701"/></StgValue>
</operation>

<operation id="4118" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:563  %tmp_706 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_42, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_706"/></StgValue>
</operation>

<operation id="4119" st_id="74" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:598  %MUL_DP_ret32 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_2, i8 %weight_19_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret32"/></StgValue>
</operation>

<operation id="4120" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:599  %rr_0_V_43 = extractvalue { i16, i16 } %MUL_DP_ret32, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_43"/></StgValue>
</operation>

<operation id="4121" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:600  %rr_1_V_43 = extractvalue { i16, i16 } %MUL_DP_ret32, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_43"/></StgValue>
</operation>

<operation id="4122" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:601  %ShuffleConvs_2_Downs_277 = load i8* %ShuffleConvs_2_Downs_249, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_277"/></StgValue>
</operation>

<operation id="4123" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:608  %tmp_711 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_43, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_711"/></StgValue>
</operation>

<operation id="4124" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:648  %tmp_716 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_43, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_716"/></StgValue>
</operation>

<operation id="4125" st_id="74" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:683  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_2, i8 %weight_20_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>

<operation id="4126" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:684  %rr_0_V_44 = extractvalue { i16, i16 } %MUL_DP_ret36, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_44"/></StgValue>
</operation>

<operation id="4127" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:685  %rr_1_V_44 = extractvalue { i16, i16 } %MUL_DP_ret36, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_44"/></StgValue>
</operation>

<operation id="4128" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:686  %ShuffleConvs_2_Downs_279 = load i8* %ShuffleConvs_2_Downs_245, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_279"/></StgValue>
</operation>

<operation id="4129" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:693  %tmp_721 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_44, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_721"/></StgValue>
</operation>

<operation id="4130" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:733  %tmp_726 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_44, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_726"/></StgValue>
</operation>

<operation id="4131" st_id="74" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:768  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_2, i8 %weight_21_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="4132" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:769  %rr_0_V_45 = extractvalue { i16, i16 } %MUL_DP_ret40, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_45"/></StgValue>
</operation>

<operation id="4133" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:770  %rr_1_V_45 = extractvalue { i16, i16 } %MUL_DP_ret40, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_45"/></StgValue>
</operation>

<operation id="4134" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:771  %ShuffleConvs_2_Downs_281 = load i8* %ShuffleConvs_2_Downs_251, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_281"/></StgValue>
</operation>

<operation id="4135" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:778  %tmp_731 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_45, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_731"/></StgValue>
</operation>

<operation id="4136" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:818  %tmp_736 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_45, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>

<operation id="4137" st_id="74" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:853  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_2, i8 %weight_22_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="4138" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:854  %rr_0_V_46 = extractvalue { i16, i16 } %MUL_DP_ret44, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_46"/></StgValue>
</operation>

<operation id="4139" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:855  %rr_1_V_46 = extractvalue { i16, i16 } %MUL_DP_ret44, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_46"/></StgValue>
</operation>

<operation id="4140" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:856  %ShuffleConvs_2_Downs_283 = load i8* %ShuffleConvs_2_Downs_243, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_283"/></StgValue>
</operation>

<operation id="4141" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:863  %tmp_741 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_46, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="4142" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:903  %tmp_746 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_46, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="4143" st_id="74" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_2, i8 %weight_23_V_load_3, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="4144" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:939  %rr_0_V_47 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_47"/></StgValue>
</operation>

<operation id="4145" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="16" op_0_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:940  %rr_1_V_47 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_47"/></StgValue>
</operation>

<operation id="4146" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:941  %ShuffleConvs_2_Downs_285 = load i8* %ShuffleConvs_2_Downs_257, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_285"/></StgValue>
</operation>

<operation id="4147" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:948  %tmp_751 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_47, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="4148" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:988  %tmp_756 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_47, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_756"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="4149" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:7  %tmp_120 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_263, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="4150" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:8  %tmp_149_cast = sext i14 %tmp_120 to i17

]]></Node>
<StgValue><ssdm name="tmp_149_cast"/></StgValue>
</operation>

<operation id="4151" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:9  %tmp_121 = sext i16 %rr_0_V_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="4152" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:10  %p_Val2_12 = add i17 %tmp_121, %tmp_149_cast

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="4153" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:11  %tmp_640 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_12, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="4154" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:12  %p_Val2_13 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_12, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="4155" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:14  %tmp_122 = zext i1 %tmp_641 to i8

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="4156" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:15  %tmp_642 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_12, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="4157" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:16  %p_Val2_14 = add i8 %tmp_122, %p_Val2_13

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="4158" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:17  %tmp_643 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_14, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="4159" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:18  %tmp_123 = xor i1 %tmp_643, true

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="4160" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:19  %carry_3 = and i1 %tmp_642, %tmp_123

]]></Node>
<StgValue><ssdm name="carry_3"/></StgValue>
</operation>

<operation id="4161" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:21  %p_Result_12 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_12, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="4162" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:22  %Range2_all_ones_3 = icmp eq i2 %p_Result_12, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="4163" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:23  %p_Result_13 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_12, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="4164" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:24  %Range1_all_ones_3 = icmp eq i3 %p_Result_13, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="4165" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:25  %Range1_all_zeros_3 = icmp eq i3 %p_Result_13, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="4166" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:92  %tmp_187_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_265, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_187_1"/></StgValue>
</operation>

<operation id="4167" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:93  %tmp_187_1_cast = sext i14 %tmp_187_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_187_1_cast"/></StgValue>
</operation>

<operation id="4168" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:94  %tmp_188_1 = sext i16 %rr_0_V_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_188_1"/></StgValue>
</operation>

<operation id="4169" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:95  %p_Val2_65_1 = add i17 %tmp_188_1, %tmp_187_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_65_1"/></StgValue>
</operation>

<operation id="4170" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:96  %tmp_650 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>

<operation id="4171" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:97  %p_Val2_66_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_65_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_66_1"/></StgValue>
</operation>

<operation id="4172" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:99  %tmp_191_1 = zext i1 %tmp_651 to i8

]]></Node>
<StgValue><ssdm name="tmp_191_1"/></StgValue>
</operation>

<operation id="4173" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:100  %tmp_652 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>

<operation id="4174" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:101  %p_Val2_67_1 = add i8 %tmp_191_1, %p_Val2_66_1

]]></Node>
<StgValue><ssdm name="p_Val2_67_1"/></StgValue>
</operation>

<operation id="4175" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:102  %tmp_653 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_67_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>

<operation id="4176" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:103  %tmp_199_1 = xor i1 %tmp_653, true

]]></Node>
<StgValue><ssdm name="tmp_199_1"/></StgValue>
</operation>

<operation id="4177" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:104  %carry_13_1 = and i1 %tmp_652, %tmp_199_1

]]></Node>
<StgValue><ssdm name="carry_13_1"/></StgValue>
</operation>

<operation id="4178" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:106  %p_Result_142_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_65_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_1"/></StgValue>
</operation>

<operation id="4179" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:107  %Range2_all_ones_3_1 = icmp eq i2 %p_Result_142_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_1"/></StgValue>
</operation>

<operation id="4180" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:108  %p_Result_143_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_65_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_1"/></StgValue>
</operation>

<operation id="4181" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:109  %Range1_all_ones_3_1 = icmp eq i3 %p_Result_143_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_1"/></StgValue>
</operation>

<operation id="4182" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:110  %Range1_all_zeros_3_1 = icmp eq i3 %p_Result_143_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_1"/></StgValue>
</operation>

<operation id="4183" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:177  %tmp_187_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_267, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_187_2"/></StgValue>
</operation>

<operation id="4184" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:178  %tmp_187_2_cast = sext i14 %tmp_187_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_187_2_cast"/></StgValue>
</operation>

<operation id="4185" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:179  %tmp_188_2 = sext i16 %rr_0_V_38 to i17

]]></Node>
<StgValue><ssdm name="tmp_188_2"/></StgValue>
</operation>

<operation id="4186" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:180  %p_Val2_65_2 = add i17 %tmp_188_2, %tmp_187_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_65_2"/></StgValue>
</operation>

<operation id="4187" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:181  %tmp_660 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_660"/></StgValue>
</operation>

<operation id="4188" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:182  %p_Val2_66_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_65_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_66_2"/></StgValue>
</operation>

<operation id="4189" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:184  %tmp_191_2 = zext i1 %tmp_661 to i8

]]></Node>
<StgValue><ssdm name="tmp_191_2"/></StgValue>
</operation>

<operation id="4190" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:185  %tmp_662 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_662"/></StgValue>
</operation>

<operation id="4191" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:186  %p_Val2_67_2 = add i8 %tmp_191_2, %p_Val2_66_2

]]></Node>
<StgValue><ssdm name="p_Val2_67_2"/></StgValue>
</operation>

<operation id="4192" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:187  %tmp_663 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_67_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_663"/></StgValue>
</operation>

<operation id="4193" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:188  %tmp_199_2 = xor i1 %tmp_663, true

]]></Node>
<StgValue><ssdm name="tmp_199_2"/></StgValue>
</operation>

<operation id="4194" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:189  %carry_13_2 = and i1 %tmp_662, %tmp_199_2

]]></Node>
<StgValue><ssdm name="carry_13_2"/></StgValue>
</operation>

<operation id="4195" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:191  %p_Result_142_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_65_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_2"/></StgValue>
</operation>

<operation id="4196" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:192  %Range2_all_ones_3_2 = icmp eq i2 %p_Result_142_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_2"/></StgValue>
</operation>

<operation id="4197" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:193  %p_Result_143_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_65_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_2"/></StgValue>
</operation>

<operation id="4198" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:194  %Range1_all_ones_3_2 = icmp eq i3 %p_Result_143_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_2"/></StgValue>
</operation>

<operation id="4199" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:195  %Range1_all_zeros_3_2 = icmp eq i3 %p_Result_143_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_2"/></StgValue>
</operation>

<operation id="4200" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:262  %tmp_187_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_269, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_187_3"/></StgValue>
</operation>

<operation id="4201" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:263  %tmp_187_3_cast = sext i14 %tmp_187_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_187_3_cast"/></StgValue>
</operation>

<operation id="4202" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:264  %tmp_188_3 = sext i16 %rr_0_V_39 to i17

]]></Node>
<StgValue><ssdm name="tmp_188_3"/></StgValue>
</operation>

<operation id="4203" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:265  %p_Val2_65_3 = add i17 %tmp_188_3, %tmp_187_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_65_3"/></StgValue>
</operation>

<operation id="4204" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:266  %tmp_670 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="4205" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:267  %p_Val2_66_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_65_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_66_3"/></StgValue>
</operation>

<operation id="4206" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:269  %tmp_191_3 = zext i1 %tmp_671 to i8

]]></Node>
<StgValue><ssdm name="tmp_191_3"/></StgValue>
</operation>

<operation id="4207" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:270  %tmp_672 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_672"/></StgValue>
</operation>

<operation id="4208" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:271  %p_Val2_67_3 = add i8 %tmp_191_3, %p_Val2_66_3

]]></Node>
<StgValue><ssdm name="p_Val2_67_3"/></StgValue>
</operation>

<operation id="4209" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:272  %tmp_673 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_67_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_673"/></StgValue>
</operation>

<operation id="4210" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:273  %tmp_199_3 = xor i1 %tmp_673, true

]]></Node>
<StgValue><ssdm name="tmp_199_3"/></StgValue>
</operation>

<operation id="4211" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:274  %carry_13_3 = and i1 %tmp_672, %tmp_199_3

]]></Node>
<StgValue><ssdm name="carry_13_3"/></StgValue>
</operation>

<operation id="4212" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:276  %p_Result_142_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_65_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_3"/></StgValue>
</operation>

<operation id="4213" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:277  %Range2_all_ones_3_3 = icmp eq i2 %p_Result_142_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_3"/></StgValue>
</operation>

<operation id="4214" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:278  %p_Result_143_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_65_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_3"/></StgValue>
</operation>

<operation id="4215" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:279  %Range1_all_ones_3_3 = icmp eq i3 %p_Result_143_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_3"/></StgValue>
</operation>

<operation id="4216" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:280  %Range1_all_zeros_3_3 = icmp eq i3 %p_Result_143_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_3"/></StgValue>
</operation>

<operation id="4217" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:347  %tmp_187_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_271, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_187_4"/></StgValue>
</operation>

<operation id="4218" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:348  %tmp_187_4_cast = sext i14 %tmp_187_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_187_4_cast"/></StgValue>
</operation>

<operation id="4219" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:349  %tmp_188_4 = sext i16 %rr_0_V_40 to i17

]]></Node>
<StgValue><ssdm name="tmp_188_4"/></StgValue>
</operation>

<operation id="4220" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:350  %p_Val2_65_4 = add i17 %tmp_188_4, %tmp_187_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_65_4"/></StgValue>
</operation>

<operation id="4221" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:351  %tmp_680 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_680"/></StgValue>
</operation>

<operation id="4222" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:352  %p_Val2_66_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_65_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_66_4"/></StgValue>
</operation>

<operation id="4223" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:354  %tmp_191_4 = zext i1 %tmp_681 to i8

]]></Node>
<StgValue><ssdm name="tmp_191_4"/></StgValue>
</operation>

<operation id="4224" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:355  %tmp_682 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_682"/></StgValue>
</operation>

<operation id="4225" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:356  %p_Val2_67_4 = add i8 %tmp_191_4, %p_Val2_66_4

]]></Node>
<StgValue><ssdm name="p_Val2_67_4"/></StgValue>
</operation>

<operation id="4226" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:357  %tmp_683 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_67_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_683"/></StgValue>
</operation>

<operation id="4227" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:358  %tmp_199_4 = xor i1 %tmp_683, true

]]></Node>
<StgValue><ssdm name="tmp_199_4"/></StgValue>
</operation>

<operation id="4228" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:359  %carry_13_4 = and i1 %tmp_682, %tmp_199_4

]]></Node>
<StgValue><ssdm name="carry_13_4"/></StgValue>
</operation>

<operation id="4229" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:361  %p_Result_142_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_65_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_4"/></StgValue>
</operation>

<operation id="4230" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:362  %Range2_all_ones_3_4 = icmp eq i2 %p_Result_142_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_4"/></StgValue>
</operation>

<operation id="4231" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:363  %p_Result_143_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_65_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_4"/></StgValue>
</operation>

<operation id="4232" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:364  %Range1_all_ones_3_4 = icmp eq i3 %p_Result_143_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_4"/></StgValue>
</operation>

<operation id="4233" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:365  %Range1_all_zeros_3_4 = icmp eq i3 %p_Result_143_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_4"/></StgValue>
</operation>

<operation id="4234" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:432  %tmp_187_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_273, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_187_5"/></StgValue>
</operation>

<operation id="4235" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:433  %tmp_187_5_cast = sext i14 %tmp_187_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_187_5_cast"/></StgValue>
</operation>

<operation id="4236" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:434  %tmp_188_5 = sext i16 %rr_0_V_41 to i17

]]></Node>
<StgValue><ssdm name="tmp_188_5"/></StgValue>
</operation>

<operation id="4237" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:435  %p_Val2_65_5 = add i17 %tmp_188_5, %tmp_187_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_65_5"/></StgValue>
</operation>

<operation id="4238" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:436  %tmp_690 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_690"/></StgValue>
</operation>

<operation id="4239" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:437  %p_Val2_66_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_65_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_66_5"/></StgValue>
</operation>

<operation id="4240" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:439  %tmp_191_5 = zext i1 %tmp_691 to i8

]]></Node>
<StgValue><ssdm name="tmp_191_5"/></StgValue>
</operation>

<operation id="4241" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:440  %tmp_692 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_692"/></StgValue>
</operation>

<operation id="4242" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:441  %p_Val2_67_5 = add i8 %tmp_191_5, %p_Val2_66_5

]]></Node>
<StgValue><ssdm name="p_Val2_67_5"/></StgValue>
</operation>

<operation id="4243" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:442  %tmp_693 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_67_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_693"/></StgValue>
</operation>

<operation id="4244" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:443  %tmp_199_5 = xor i1 %tmp_693, true

]]></Node>
<StgValue><ssdm name="tmp_199_5"/></StgValue>
</operation>

<operation id="4245" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:444  %carry_13_5 = and i1 %tmp_692, %tmp_199_5

]]></Node>
<StgValue><ssdm name="carry_13_5"/></StgValue>
</operation>

<operation id="4246" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:446  %p_Result_142_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_65_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_5"/></StgValue>
</operation>

<operation id="4247" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:447  %Range2_all_ones_3_5 = icmp eq i2 %p_Result_142_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_5"/></StgValue>
</operation>

<operation id="4248" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:448  %p_Result_143_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_65_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_5"/></StgValue>
</operation>

<operation id="4249" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:449  %Range1_all_ones_3_5 = icmp eq i3 %p_Result_143_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_5"/></StgValue>
</operation>

<operation id="4250" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:450  %Range1_all_zeros_3_5 = icmp eq i3 %p_Result_143_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_5"/></StgValue>
</operation>

<operation id="4251" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:517  %tmp_187_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_275, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_187_6"/></StgValue>
</operation>

<operation id="4252" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:518  %tmp_187_6_cast = sext i14 %tmp_187_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_187_6_cast"/></StgValue>
</operation>

<operation id="4253" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:519  %tmp_188_6 = sext i16 %rr_0_V_42 to i17

]]></Node>
<StgValue><ssdm name="tmp_188_6"/></StgValue>
</operation>

<operation id="4254" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:520  %p_Val2_65_6 = add i17 %tmp_188_6, %tmp_187_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_65_6"/></StgValue>
</operation>

<operation id="4255" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:521  %tmp_700 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_700"/></StgValue>
</operation>

<operation id="4256" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:522  %p_Val2_66_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_65_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_66_6"/></StgValue>
</operation>

<operation id="4257" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:524  %tmp_191_6 = zext i1 %tmp_701 to i8

]]></Node>
<StgValue><ssdm name="tmp_191_6"/></StgValue>
</operation>

<operation id="4258" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:525  %tmp_702 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_702"/></StgValue>
</operation>

<operation id="4259" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:526  %p_Val2_67_6 = add i8 %tmp_191_6, %p_Val2_66_6

]]></Node>
<StgValue><ssdm name="p_Val2_67_6"/></StgValue>
</operation>

<operation id="4260" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:527  %tmp_703 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_67_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_703"/></StgValue>
</operation>

<operation id="4261" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:528  %tmp_199_6 = xor i1 %tmp_703, true

]]></Node>
<StgValue><ssdm name="tmp_199_6"/></StgValue>
</operation>

<operation id="4262" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:529  %carry_13_6 = and i1 %tmp_702, %tmp_199_6

]]></Node>
<StgValue><ssdm name="carry_13_6"/></StgValue>
</operation>

<operation id="4263" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:531  %p_Result_142_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_65_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_6"/></StgValue>
</operation>

<operation id="4264" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:532  %Range2_all_ones_3_6 = icmp eq i2 %p_Result_142_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_6"/></StgValue>
</operation>

<operation id="4265" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:533  %p_Result_143_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_65_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_6"/></StgValue>
</operation>

<operation id="4266" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:534  %Range1_all_ones_3_6 = icmp eq i3 %p_Result_143_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_6"/></StgValue>
</operation>

<operation id="4267" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:535  %Range1_all_zeros_3_6 = icmp eq i3 %p_Result_143_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_6"/></StgValue>
</operation>

<operation id="4268" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:602  %tmp_187_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_277, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_187_7"/></StgValue>
</operation>

<operation id="4269" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:603  %tmp_187_7_cast = sext i14 %tmp_187_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_187_7_cast"/></StgValue>
</operation>

<operation id="4270" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:604  %tmp_188_7 = sext i16 %rr_0_V_43 to i17

]]></Node>
<StgValue><ssdm name="tmp_188_7"/></StgValue>
</operation>

<operation id="4271" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:605  %p_Val2_65_7 = add i17 %tmp_188_7, %tmp_187_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_65_7"/></StgValue>
</operation>

<operation id="4272" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:606  %tmp_710 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="4273" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:607  %p_Val2_66_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_65_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_66_7"/></StgValue>
</operation>

<operation id="4274" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:609  %tmp_191_7 = zext i1 %tmp_711 to i8

]]></Node>
<StgValue><ssdm name="tmp_191_7"/></StgValue>
</operation>

<operation id="4275" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:610  %tmp_712 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_712"/></StgValue>
</operation>

<operation id="4276" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:611  %p_Val2_67_7 = add i8 %tmp_191_7, %p_Val2_66_7

]]></Node>
<StgValue><ssdm name="p_Val2_67_7"/></StgValue>
</operation>

<operation id="4277" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:612  %tmp_713 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_67_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_713"/></StgValue>
</operation>

<operation id="4278" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:613  %tmp_199_7 = xor i1 %tmp_713, true

]]></Node>
<StgValue><ssdm name="tmp_199_7"/></StgValue>
</operation>

<operation id="4279" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:614  %carry_13_7 = and i1 %tmp_712, %tmp_199_7

]]></Node>
<StgValue><ssdm name="carry_13_7"/></StgValue>
</operation>

<operation id="4280" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:616  %p_Result_142_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_65_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_7"/></StgValue>
</operation>

<operation id="4281" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:617  %Range2_all_ones_3_7 = icmp eq i2 %p_Result_142_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_7"/></StgValue>
</operation>

<operation id="4282" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:618  %p_Result_143_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_65_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_7"/></StgValue>
</operation>

<operation id="4283" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:619  %Range1_all_ones_3_7 = icmp eq i3 %p_Result_143_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_7"/></StgValue>
</operation>

<operation id="4284" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:620  %Range1_all_zeros_3_7 = icmp eq i3 %p_Result_143_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_7"/></StgValue>
</operation>

<operation id="4285" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:687  %tmp_187_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_279, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_187_8"/></StgValue>
</operation>

<operation id="4286" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:688  %tmp_187_8_cast = sext i14 %tmp_187_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_187_8_cast"/></StgValue>
</operation>

<operation id="4287" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:689  %tmp_188_8 = sext i16 %rr_0_V_44 to i17

]]></Node>
<StgValue><ssdm name="tmp_188_8"/></StgValue>
</operation>

<operation id="4288" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:690  %p_Val2_65_8 = add i17 %tmp_188_8, %tmp_187_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_65_8"/></StgValue>
</operation>

<operation id="4289" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:691  %tmp_720 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_720"/></StgValue>
</operation>

<operation id="4290" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:692  %p_Val2_66_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_65_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_66_8"/></StgValue>
</operation>

<operation id="4291" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:694  %tmp_191_8 = zext i1 %tmp_721 to i8

]]></Node>
<StgValue><ssdm name="tmp_191_8"/></StgValue>
</operation>

<operation id="4292" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:695  %tmp_722 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_722"/></StgValue>
</operation>

<operation id="4293" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:696  %p_Val2_67_8 = add i8 %tmp_191_8, %p_Val2_66_8

]]></Node>
<StgValue><ssdm name="p_Val2_67_8"/></StgValue>
</operation>

<operation id="4294" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:697  %tmp_723 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_67_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_723"/></StgValue>
</operation>

<operation id="4295" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:698  %tmp_199_8 = xor i1 %tmp_723, true

]]></Node>
<StgValue><ssdm name="tmp_199_8"/></StgValue>
</operation>

<operation id="4296" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:699  %carry_13_8 = and i1 %tmp_722, %tmp_199_8

]]></Node>
<StgValue><ssdm name="carry_13_8"/></StgValue>
</operation>

<operation id="4297" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:701  %p_Result_142_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_65_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_8"/></StgValue>
</operation>

<operation id="4298" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:702  %Range2_all_ones_3_8 = icmp eq i2 %p_Result_142_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_8"/></StgValue>
</operation>

<operation id="4299" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:703  %p_Result_143_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_65_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_8"/></StgValue>
</operation>

<operation id="4300" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:704  %Range1_all_ones_3_8 = icmp eq i3 %p_Result_143_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_8"/></StgValue>
</operation>

<operation id="4301" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:705  %Range1_all_zeros_3_8 = icmp eq i3 %p_Result_143_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_8"/></StgValue>
</operation>

<operation id="4302" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:772  %tmp_187_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_281, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_187_9"/></StgValue>
</operation>

<operation id="4303" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:773  %tmp_187_9_cast = sext i14 %tmp_187_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_187_9_cast"/></StgValue>
</operation>

<operation id="4304" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:774  %tmp_188_9 = sext i16 %rr_0_V_45 to i17

]]></Node>
<StgValue><ssdm name="tmp_188_9"/></StgValue>
</operation>

<operation id="4305" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:775  %p_Val2_65_9 = add i17 %tmp_188_9, %tmp_187_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_65_9"/></StgValue>
</operation>

<operation id="4306" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:776  %tmp_730 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_730"/></StgValue>
</operation>

<operation id="4307" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:777  %p_Val2_66_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_65_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_66_9"/></StgValue>
</operation>

<operation id="4308" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:779  %tmp_191_9 = zext i1 %tmp_731 to i8

]]></Node>
<StgValue><ssdm name="tmp_191_9"/></StgValue>
</operation>

<operation id="4309" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:780  %tmp_732 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_732"/></StgValue>
</operation>

<operation id="4310" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:781  %p_Val2_67_9 = add i8 %tmp_191_9, %p_Val2_66_9

]]></Node>
<StgValue><ssdm name="p_Val2_67_9"/></StgValue>
</operation>

<operation id="4311" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:782  %tmp_733 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_67_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_733"/></StgValue>
</operation>

<operation id="4312" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:783  %tmp_199_9 = xor i1 %tmp_733, true

]]></Node>
<StgValue><ssdm name="tmp_199_9"/></StgValue>
</operation>

<operation id="4313" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:784  %carry_13_9 = and i1 %tmp_732, %tmp_199_9

]]></Node>
<StgValue><ssdm name="carry_13_9"/></StgValue>
</operation>

<operation id="4314" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:786  %p_Result_142_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_65_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_9"/></StgValue>
</operation>

<operation id="4315" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:787  %Range2_all_ones_3_9 = icmp eq i2 %p_Result_142_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_9"/></StgValue>
</operation>

<operation id="4316" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:788  %p_Result_143_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_65_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_9"/></StgValue>
</operation>

<operation id="4317" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:789  %Range1_all_ones_3_9 = icmp eq i3 %p_Result_143_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_9"/></StgValue>
</operation>

<operation id="4318" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:790  %Range1_all_zeros_3_9 = icmp eq i3 %p_Result_143_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_9"/></StgValue>
</operation>

<operation id="4319" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:857  %tmp_187_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_283, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_187_s"/></StgValue>
</operation>

<operation id="4320" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:858  %tmp_187_cast = sext i14 %tmp_187_s to i17

]]></Node>
<StgValue><ssdm name="tmp_187_cast"/></StgValue>
</operation>

<operation id="4321" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:859  %tmp_188_s = sext i16 %rr_0_V_46 to i17

]]></Node>
<StgValue><ssdm name="tmp_188_s"/></StgValue>
</operation>

<operation id="4322" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:860  %p_Val2_65_s = add i17 %tmp_188_s, %tmp_187_cast

]]></Node>
<StgValue><ssdm name="p_Val2_65_s"/></StgValue>
</operation>

<operation id="4323" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:861  %tmp_740 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="4324" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:862  %p_Val2_66_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_65_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_66_s"/></StgValue>
</operation>

<operation id="4325" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:864  %tmp_191_s = zext i1 %tmp_741 to i8

]]></Node>
<StgValue><ssdm name="tmp_191_s"/></StgValue>
</operation>

<operation id="4326" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:865  %tmp_742 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="4327" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:866  %p_Val2_67_s = add i8 %tmp_191_s, %p_Val2_66_s

]]></Node>
<StgValue><ssdm name="p_Val2_67_s"/></StgValue>
</operation>

<operation id="4328" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:867  %tmp_743 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_67_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>

<operation id="4329" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:868  %tmp_199_s = xor i1 %tmp_743, true

]]></Node>
<StgValue><ssdm name="tmp_199_s"/></StgValue>
</operation>

<operation id="4330" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:869  %carry_13_s = and i1 %tmp_742, %tmp_199_s

]]></Node>
<StgValue><ssdm name="carry_13_s"/></StgValue>
</operation>

<operation id="4331" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:871  %p_Result_142_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_65_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_s"/></StgValue>
</operation>

<operation id="4332" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:872  %Range2_all_ones_3_s = icmp eq i2 %p_Result_142_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_s"/></StgValue>
</operation>

<operation id="4333" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:873  %p_Result_143_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_65_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_s"/></StgValue>
</operation>

<operation id="4334" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:874  %Range1_all_ones_3_s = icmp eq i3 %p_Result_143_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_s"/></StgValue>
</operation>

<operation id="4335" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:875  %Range1_all_zeros_3_s = icmp eq i3 %p_Result_143_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_s"/></StgValue>
</operation>

<operation id="4336" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:942  %tmp_187_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_285, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_187_10"/></StgValue>
</operation>

<operation id="4337" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:943  %tmp_187_10_cast = sext i14 %tmp_187_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_187_10_cast"/></StgValue>
</operation>

<operation id="4338" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:944  %tmp_188_10 = sext i16 %rr_0_V_47 to i17

]]></Node>
<StgValue><ssdm name="tmp_188_10"/></StgValue>
</operation>

<operation id="4339" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:945  %p_Val2_65_10 = add i17 %tmp_188_10, %tmp_187_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_65_10"/></StgValue>
</operation>

<operation id="4340" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:946  %tmp_750 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_750"/></StgValue>
</operation>

<operation id="4341" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:947  %p_Val2_66_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_65_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_66_10"/></StgValue>
</operation>

<operation id="4342" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:949  %tmp_191_10 = zext i1 %tmp_751 to i8

]]></Node>
<StgValue><ssdm name="tmp_191_10"/></StgValue>
</operation>

<operation id="4343" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:950  %tmp_752 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_752"/></StgValue>
</operation>

<operation id="4344" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:951  %p_Val2_67_10 = add i8 %tmp_191_10, %p_Val2_66_10

]]></Node>
<StgValue><ssdm name="p_Val2_67_10"/></StgValue>
</operation>

<operation id="4345" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:952  %tmp_753 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_67_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_753"/></StgValue>
</operation>

<operation id="4346" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:953  %tmp_199_10 = xor i1 %tmp_753, true

]]></Node>
<StgValue><ssdm name="tmp_199_10"/></StgValue>
</operation>

<operation id="4347" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:954  %carry_13_10 = and i1 %tmp_752, %tmp_199_10

]]></Node>
<StgValue><ssdm name="carry_13_10"/></StgValue>
</operation>

<operation id="4348" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:956  %p_Result_142_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_65_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_142_10"/></StgValue>
</operation>

<operation id="4349" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:957  %Range2_all_ones_3_10 = icmp eq i2 %p_Result_142_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3_10"/></StgValue>
</operation>

<operation id="4350" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:958  %p_Result_143_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_65_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_143_10"/></StgValue>
</operation>

<operation id="4351" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:959  %Range1_all_ones_3_10 = icmp eq i3 %p_Result_143_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3_10"/></StgValue>
</operation>

<operation id="4352" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:960  %Range1_all_zeros_3_10 = icmp eq i3 %p_Result_143_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3_10"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="4353" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp><literal name="carry_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:20  %tmp_644 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_12, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>

<operation id="4354" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:26  %deleted_zeros_3 = select i1 %carry_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="4355" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="carry_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:27  %tmp_124 = xor i1 %tmp_644, true

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="4356" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="carry_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:28  %p_41_i_i4 = and i1 %Range2_all_ones_3, %tmp_124

]]></Node>
<StgValue><ssdm name="p_41_i_i4"/></StgValue>
</operation>

<operation id="4357" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:29  %deleted_ones_3 = select i1 %carry_3, i1 %p_41_i_i4, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="4358" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:30  %p_38_i_i4 = and i1 %carry_3, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="p_38_i_i4"/></StgValue>
</operation>

<operation id="4359" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:31  %p_not_i_i3 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3"/></StgValue>
</operation>

<operation id="4360" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:32  %brmerge_i_i9 = or i1 %tmp_643, %p_not_i_i3

]]></Node>
<StgValue><ssdm name="brmerge_i_i9"/></StgValue>
</operation>

<operation id="4361" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:33  %tmp_125 = xor i1 %tmp_640, true

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="4362" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:34  %overflow_13 = and i1 %brmerge_i_i9, %tmp_125

]]></Node>
<StgValue><ssdm name="overflow_13"/></StgValue>
</operation>

<operation id="4363" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:35  %brmerge40_demorgan_i_71 = and i1 %tmp_643, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_71"/></StgValue>
</operation>

<operation id="4364" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:36  %tmp145_demorgan = or i1 %p_38_i_i4, %brmerge40_demorgan_i_71

]]></Node>
<StgValue><ssdm name="tmp145_demorgan"/></StgValue>
</operation>

<operation id="4365" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:37  %tmp145 = xor i1 %tmp145_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>

<operation id="4366" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:38  %underflow_13 = and i1 %tmp_640, %tmp145

]]></Node>
<StgValue><ssdm name="underflow_13"/></StgValue>
</operation>

<operation id="4367" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:39  %brmerge_i_i_i3 = or i1 %underflow_13, %overflow_13

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3"/></StgValue>
</operation>

<operation id="4368" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp><literal name="carry_13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3829" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:105  %tmp_654 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_654"/></StgValue>
</operation>

<operation id="4369" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:111  %deleted_zeros_3_1 = select i1 %carry_13_1, i1 %Range1_all_ones_3_1, i1 %Range1_all_zeros_3_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_1"/></StgValue>
</operation>

<operation id="4370" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp><literal name="carry_13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:112  %tmp_213_1 = xor i1 %tmp_654, true

]]></Node>
<StgValue><ssdm name="tmp_213_1"/></StgValue>
</operation>

<operation id="4371" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="962">
<or_exp><and_exp><literal name="carry_13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:113  %p_41_i_i4_1 = and i1 %Range2_all_ones_3_1, %tmp_213_1

]]></Node>
<StgValue><ssdm name="p_41_i_i4_1"/></StgValue>
</operation>

<operation id="4372" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:114  %deleted_ones_3_1 = select i1 %carry_13_1, i1 %p_41_i_i4_1, i1 %Range1_all_ones_3_1

]]></Node>
<StgValue><ssdm name="deleted_ones_3_1"/></StgValue>
</operation>

<operation id="4373" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:115  %p_38_i_i4_1 = and i1 %carry_13_1, %Range1_all_ones_3_1

]]></Node>
<StgValue><ssdm name="p_38_i_i4_1"/></StgValue>
</operation>

<operation id="4374" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:116  %p_not_i_i3_1 = xor i1 %deleted_zeros_3_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_1"/></StgValue>
</operation>

<operation id="4375" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:117  %brmerge_i_i9_1 = or i1 %tmp_653, %p_not_i_i3_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_1"/></StgValue>
</operation>

<operation id="4376" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:118  %tmp_217_1 = xor i1 %tmp_650, true

]]></Node>
<StgValue><ssdm name="tmp_217_1"/></StgValue>
</operation>

<operation id="4377" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:119  %overflow_13_1 = and i1 %brmerge_i_i9_1, %tmp_217_1

]]></Node>
<StgValue><ssdm name="overflow_13_1"/></StgValue>
</operation>

<operation id="4378" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:120  %brmerge40_demorgan_i_73 = and i1 %tmp_653, %deleted_ones_3_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_73"/></StgValue>
</operation>

<operation id="4379" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:121  %tmp149_demorgan = or i1 %p_38_i_i4_1, %brmerge40_demorgan_i_73

]]></Node>
<StgValue><ssdm name="tmp149_demorgan"/></StgValue>
</operation>

<operation id="4380" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:122  %tmp149 = xor i1 %tmp149_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="4381" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:123  %underflow_13_1 = and i1 %tmp_650, %tmp149

]]></Node>
<StgValue><ssdm name="underflow_13_1"/></StgValue>
</operation>

<operation id="4382" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:124  %brmerge_i_i_i3_1 = or i1 %underflow_13_1, %overflow_13_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_1"/></StgValue>
</operation>

<operation id="4383" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp><literal name="carry_13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:190  %tmp_664 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_664"/></StgValue>
</operation>

<operation id="4384" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:196  %deleted_zeros_3_2 = select i1 %carry_13_2, i1 %Range1_all_ones_3_2, i1 %Range1_all_zeros_3_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_2"/></StgValue>
</operation>

<operation id="4385" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp><literal name="carry_13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:197  %tmp_213_2 = xor i1 %tmp_664, true

]]></Node>
<StgValue><ssdm name="tmp_213_2"/></StgValue>
</operation>

<operation id="4386" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="carry_13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:198  %p_41_i_i4_2 = and i1 %Range2_all_ones_3_2, %tmp_213_2

]]></Node>
<StgValue><ssdm name="p_41_i_i4_2"/></StgValue>
</operation>

<operation id="4387" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:199  %deleted_ones_3_2 = select i1 %carry_13_2, i1 %p_41_i_i4_2, i1 %Range1_all_ones_3_2

]]></Node>
<StgValue><ssdm name="deleted_ones_3_2"/></StgValue>
</operation>

<operation id="4388" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:200  %p_38_i_i4_2 = and i1 %carry_13_2, %Range1_all_ones_3_2

]]></Node>
<StgValue><ssdm name="p_38_i_i4_2"/></StgValue>
</operation>

<operation id="4389" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:201  %p_not_i_i3_2 = xor i1 %deleted_zeros_3_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_2"/></StgValue>
</operation>

<operation id="4390" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:202  %brmerge_i_i9_2 = or i1 %tmp_663, %p_not_i_i3_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_2"/></StgValue>
</operation>

<operation id="4391" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:203  %tmp_217_2 = xor i1 %tmp_660, true

]]></Node>
<StgValue><ssdm name="tmp_217_2"/></StgValue>
</operation>

<operation id="4392" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:204  %overflow_13_2 = and i1 %brmerge_i_i9_2, %tmp_217_2

]]></Node>
<StgValue><ssdm name="overflow_13_2"/></StgValue>
</operation>

<operation id="4393" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:205  %brmerge40_demorgan_i_75 = and i1 %tmp_663, %deleted_ones_3_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_75"/></StgValue>
</operation>

<operation id="4394" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:206  %tmp153_demorgan = or i1 %p_38_i_i4_2, %brmerge40_demorgan_i_75

]]></Node>
<StgValue><ssdm name="tmp153_demorgan"/></StgValue>
</operation>

<operation id="4395" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:207  %tmp153 = xor i1 %tmp153_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="4396" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:208  %underflow_13_2 = and i1 %tmp_660, %tmp153

]]></Node>
<StgValue><ssdm name="underflow_13_2"/></StgValue>
</operation>

<operation id="4397" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:209  %brmerge_i_i_i3_2 = or i1 %underflow_13_2, %overflow_13_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_2"/></StgValue>
</operation>

<operation id="4398" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp><literal name="carry_13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3999" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:275  %tmp_674 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_674"/></StgValue>
</operation>

<operation id="4399" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:281  %deleted_zeros_3_3 = select i1 %carry_13_3, i1 %Range1_all_ones_3_3, i1 %Range1_all_zeros_3_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_3"/></StgValue>
</operation>

<operation id="4400" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="carry_13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:282  %tmp_213_3 = xor i1 %tmp_674, true

]]></Node>
<StgValue><ssdm name="tmp_213_3"/></StgValue>
</operation>

<operation id="4401" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp><literal name="carry_13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:283  %p_41_i_i4_3 = and i1 %Range2_all_ones_3_3, %tmp_213_3

]]></Node>
<StgValue><ssdm name="p_41_i_i4_3"/></StgValue>
</operation>

<operation id="4402" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:284  %deleted_ones_3_3 = select i1 %carry_13_3, i1 %p_41_i_i4_3, i1 %Range1_all_ones_3_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3_3"/></StgValue>
</operation>

<operation id="4403" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:285  %p_38_i_i4_3 = and i1 %carry_13_3, %Range1_all_ones_3_3

]]></Node>
<StgValue><ssdm name="p_38_i_i4_3"/></StgValue>
</operation>

<operation id="4404" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:286  %p_not_i_i3_3 = xor i1 %deleted_zeros_3_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_3"/></StgValue>
</operation>

<operation id="4405" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:287  %brmerge_i_i9_3 = or i1 %tmp_673, %p_not_i_i3_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_3"/></StgValue>
</operation>

<operation id="4406" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:288  %tmp_217_3 = xor i1 %tmp_670, true

]]></Node>
<StgValue><ssdm name="tmp_217_3"/></StgValue>
</operation>

<operation id="4407" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:289  %overflow_13_3 = and i1 %brmerge_i_i9_3, %tmp_217_3

]]></Node>
<StgValue><ssdm name="overflow_13_3"/></StgValue>
</operation>

<operation id="4408" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:290  %brmerge40_demorgan_i_77 = and i1 %tmp_673, %deleted_ones_3_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_77"/></StgValue>
</operation>

<operation id="4409" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:291  %tmp157_demorgan = or i1 %p_38_i_i4_3, %brmerge40_demorgan_i_77

]]></Node>
<StgValue><ssdm name="tmp157_demorgan"/></StgValue>
</operation>

<operation id="4410" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:292  %tmp157 = xor i1 %tmp157_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="4411" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:293  %underflow_13_3 = and i1 %tmp_670, %tmp157

]]></Node>
<StgValue><ssdm name="underflow_13_3"/></StgValue>
</operation>

<operation id="4412" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:294  %brmerge_i_i_i3_3 = or i1 %underflow_13_3, %overflow_13_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_3"/></StgValue>
</operation>

<operation id="4413" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="carry_13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4084" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:360  %tmp_684 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_684"/></StgValue>
</operation>

<operation id="4414" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:366  %deleted_zeros_3_4 = select i1 %carry_13_4, i1 %Range1_all_ones_3_4, i1 %Range1_all_zeros_3_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_4"/></StgValue>
</operation>

<operation id="4415" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="975">
<or_exp><and_exp><literal name="carry_13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:367  %tmp_213_4 = xor i1 %tmp_684, true

]]></Node>
<StgValue><ssdm name="tmp_213_4"/></StgValue>
</operation>

<operation id="4416" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp><literal name="carry_13_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:368  %p_41_i_i4_4 = and i1 %Range2_all_ones_3_4, %tmp_213_4

]]></Node>
<StgValue><ssdm name="p_41_i_i4_4"/></StgValue>
</operation>

<operation id="4417" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:369  %deleted_ones_3_4 = select i1 %carry_13_4, i1 %p_41_i_i4_4, i1 %Range1_all_ones_3_4

]]></Node>
<StgValue><ssdm name="deleted_ones_3_4"/></StgValue>
</operation>

<operation id="4418" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:370  %p_38_i_i4_4 = and i1 %carry_13_4, %Range1_all_ones_3_4

]]></Node>
<StgValue><ssdm name="p_38_i_i4_4"/></StgValue>
</operation>

<operation id="4419" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:371  %p_not_i_i3_4 = xor i1 %deleted_zeros_3_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_4"/></StgValue>
</operation>

<operation id="4420" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:372  %brmerge_i_i9_4 = or i1 %tmp_683, %p_not_i_i3_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_4"/></StgValue>
</operation>

<operation id="4421" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:373  %tmp_217_4 = xor i1 %tmp_680, true

]]></Node>
<StgValue><ssdm name="tmp_217_4"/></StgValue>
</operation>

<operation id="4422" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:374  %overflow_13_4 = and i1 %brmerge_i_i9_4, %tmp_217_4

]]></Node>
<StgValue><ssdm name="overflow_13_4"/></StgValue>
</operation>

<operation id="4423" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:375  %brmerge40_demorgan_i_79 = and i1 %tmp_683, %deleted_ones_3_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_79"/></StgValue>
</operation>

<operation id="4424" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:376  %tmp161_demorgan = or i1 %p_38_i_i4_4, %brmerge40_demorgan_i_79

]]></Node>
<StgValue><ssdm name="tmp161_demorgan"/></StgValue>
</operation>

<operation id="4425" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:377  %tmp161 = xor i1 %tmp161_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="4426" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:378  %underflow_13_4 = and i1 %tmp_680, %tmp161

]]></Node>
<StgValue><ssdm name="underflow_13_4"/></StgValue>
</operation>

<operation id="4427" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:379  %brmerge_i_i_i3_4 = or i1 %underflow_13_4, %overflow_13_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_4"/></StgValue>
</operation>

<operation id="4428" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="980">
<or_exp><and_exp><literal name="carry_13_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:445  %tmp_694 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_694"/></StgValue>
</operation>

<operation id="4429" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:451  %deleted_zeros_3_5 = select i1 %carry_13_5, i1 %Range1_all_ones_3_5, i1 %Range1_all_zeros_3_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_5"/></StgValue>
</operation>

<operation id="4430" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp><literal name="carry_13_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:452  %tmp_213_5 = xor i1 %tmp_694, true

]]></Node>
<StgValue><ssdm name="tmp_213_5"/></StgValue>
</operation>

<operation id="4431" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp><literal name="carry_13_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:453  %p_41_i_i4_5 = and i1 %Range2_all_ones_3_5, %tmp_213_5

]]></Node>
<StgValue><ssdm name="p_41_i_i4_5"/></StgValue>
</operation>

<operation id="4432" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:454  %deleted_ones_3_5 = select i1 %carry_13_5, i1 %p_41_i_i4_5, i1 %Range1_all_ones_3_5

]]></Node>
<StgValue><ssdm name="deleted_ones_3_5"/></StgValue>
</operation>

<operation id="4433" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:455  %p_38_i_i4_5 = and i1 %carry_13_5, %Range1_all_ones_3_5

]]></Node>
<StgValue><ssdm name="p_38_i_i4_5"/></StgValue>
</operation>

<operation id="4434" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:456  %p_not_i_i3_5 = xor i1 %deleted_zeros_3_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_5"/></StgValue>
</operation>

<operation id="4435" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:457  %brmerge_i_i9_5 = or i1 %tmp_693, %p_not_i_i3_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_5"/></StgValue>
</operation>

<operation id="4436" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:458  %tmp_217_5 = xor i1 %tmp_690, true

]]></Node>
<StgValue><ssdm name="tmp_217_5"/></StgValue>
</operation>

<operation id="4437" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:459  %overflow_13_5 = and i1 %brmerge_i_i9_5, %tmp_217_5

]]></Node>
<StgValue><ssdm name="overflow_13_5"/></StgValue>
</operation>

<operation id="4438" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:460  %brmerge40_demorgan_i_81 = and i1 %tmp_693, %deleted_ones_3_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_81"/></StgValue>
</operation>

<operation id="4439" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:461  %tmp165_demorgan = or i1 %p_38_i_i4_5, %brmerge40_demorgan_i_81

]]></Node>
<StgValue><ssdm name="tmp165_demorgan"/></StgValue>
</operation>

<operation id="4440" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:462  %tmp165 = xor i1 %tmp165_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="4441" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:463  %underflow_13_5 = and i1 %tmp_690, %tmp165

]]></Node>
<StgValue><ssdm name="underflow_13_5"/></StgValue>
</operation>

<operation id="4442" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:464  %brmerge_i_i_i3_5 = or i1 %underflow_13_5, %overflow_13_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_5"/></StgValue>
</operation>

<operation id="4443" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp><literal name="carry_13_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4254" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:530  %tmp_704 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_704"/></StgValue>
</operation>

<operation id="4444" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:536  %deleted_zeros_3_6 = select i1 %carry_13_6, i1 %Range1_all_ones_3_6, i1 %Range1_all_zeros_3_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_6"/></StgValue>
</operation>

<operation id="4445" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp><literal name="carry_13_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:537  %tmp_213_6 = xor i1 %tmp_704, true

]]></Node>
<StgValue><ssdm name="tmp_213_6"/></StgValue>
</operation>

<operation id="4446" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="982">
<or_exp><and_exp><literal name="carry_13_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:538  %p_41_i_i4_6 = and i1 %Range2_all_ones_3_6, %tmp_213_6

]]></Node>
<StgValue><ssdm name="p_41_i_i4_6"/></StgValue>
</operation>

<operation id="4447" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:539  %deleted_ones_3_6 = select i1 %carry_13_6, i1 %p_41_i_i4_6, i1 %Range1_all_ones_3_6

]]></Node>
<StgValue><ssdm name="deleted_ones_3_6"/></StgValue>
</operation>

<operation id="4448" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:540  %p_38_i_i4_6 = and i1 %carry_13_6, %Range1_all_ones_3_6

]]></Node>
<StgValue><ssdm name="p_38_i_i4_6"/></StgValue>
</operation>

<operation id="4449" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:541  %p_not_i_i3_6 = xor i1 %deleted_zeros_3_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_6"/></StgValue>
</operation>

<operation id="4450" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:542  %brmerge_i_i9_6 = or i1 %tmp_703, %p_not_i_i3_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_6"/></StgValue>
</operation>

<operation id="4451" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:543  %tmp_217_6 = xor i1 %tmp_700, true

]]></Node>
<StgValue><ssdm name="tmp_217_6"/></StgValue>
</operation>

<operation id="4452" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:544  %overflow_13_6 = and i1 %brmerge_i_i9_6, %tmp_217_6

]]></Node>
<StgValue><ssdm name="overflow_13_6"/></StgValue>
</operation>

<operation id="4453" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:545  %brmerge40_demorgan_i_83 = and i1 %tmp_703, %deleted_ones_3_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_83"/></StgValue>
</operation>

<operation id="4454" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:546  %tmp169_demorgan = or i1 %p_38_i_i4_6, %brmerge40_demorgan_i_83

]]></Node>
<StgValue><ssdm name="tmp169_demorgan"/></StgValue>
</operation>

<operation id="4455" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:547  %tmp169 = xor i1 %tmp169_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="4456" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:548  %underflow_13_6 = and i1 %tmp_700, %tmp169

]]></Node>
<StgValue><ssdm name="underflow_13_6"/></StgValue>
</operation>

<operation id="4457" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:549  %brmerge_i_i_i3_6 = or i1 %underflow_13_6, %overflow_13_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_6"/></StgValue>
</operation>

<operation id="4458" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="988">
<or_exp><and_exp><literal name="carry_13_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4339" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:615  %tmp_714 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_714"/></StgValue>
</operation>

<operation id="4459" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:621  %deleted_zeros_3_7 = select i1 %carry_13_7, i1 %Range1_all_ones_3_7, i1 %Range1_all_zeros_3_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_7"/></StgValue>
</operation>

<operation id="4460" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="carry_13_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:622  %tmp_213_7 = xor i1 %tmp_714, true

]]></Node>
<StgValue><ssdm name="tmp_213_7"/></StgValue>
</operation>

<operation id="4461" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp><literal name="carry_13_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:623  %p_41_i_i4_7 = and i1 %Range2_all_ones_3_7, %tmp_213_7

]]></Node>
<StgValue><ssdm name="p_41_i_i4_7"/></StgValue>
</operation>

<operation id="4462" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:624  %deleted_ones_3_7 = select i1 %carry_13_7, i1 %p_41_i_i4_7, i1 %Range1_all_ones_3_7

]]></Node>
<StgValue><ssdm name="deleted_ones_3_7"/></StgValue>
</operation>

<operation id="4463" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:625  %p_38_i_i4_7 = and i1 %carry_13_7, %Range1_all_ones_3_7

]]></Node>
<StgValue><ssdm name="p_38_i_i4_7"/></StgValue>
</operation>

<operation id="4464" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:626  %p_not_i_i3_7 = xor i1 %deleted_zeros_3_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_7"/></StgValue>
</operation>

<operation id="4465" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:627  %brmerge_i_i9_7 = or i1 %tmp_713, %p_not_i_i3_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_7"/></StgValue>
</operation>

<operation id="4466" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:628  %tmp_217_7 = xor i1 %tmp_710, true

]]></Node>
<StgValue><ssdm name="tmp_217_7"/></StgValue>
</operation>

<operation id="4467" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:629  %overflow_13_7 = and i1 %brmerge_i_i9_7, %tmp_217_7

]]></Node>
<StgValue><ssdm name="overflow_13_7"/></StgValue>
</operation>

<operation id="4468" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:630  %brmerge40_demorgan_i_85 = and i1 %tmp_713, %deleted_ones_3_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_85"/></StgValue>
</operation>

<operation id="4469" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:631  %tmp173_demorgan = or i1 %p_38_i_i4_7, %brmerge40_demorgan_i_85

]]></Node>
<StgValue><ssdm name="tmp173_demorgan"/></StgValue>
</operation>

<operation id="4470" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:632  %tmp173 = xor i1 %tmp173_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="4471" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:633  %underflow_13_7 = and i1 %tmp_710, %tmp173

]]></Node>
<StgValue><ssdm name="underflow_13_7"/></StgValue>
</operation>

<operation id="4472" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:634  %brmerge_i_i_i3_7 = or i1 %underflow_13_7, %overflow_13_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_7"/></StgValue>
</operation>

<operation id="4473" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="992">
<or_exp><and_exp><literal name="carry_13_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4424" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:700  %tmp_724 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_724"/></StgValue>
</operation>

<operation id="4474" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:706  %deleted_zeros_3_8 = select i1 %carry_13_8, i1 %Range1_all_ones_3_8, i1 %Range1_all_zeros_3_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_8"/></StgValue>
</operation>

<operation id="4475" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp><literal name="carry_13_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:707  %tmp_213_8 = xor i1 %tmp_724, true

]]></Node>
<StgValue><ssdm name="tmp_213_8"/></StgValue>
</operation>

<operation id="4476" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp><literal name="carry_13_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:708  %p_41_i_i4_8 = and i1 %Range2_all_ones_3_8, %tmp_213_8

]]></Node>
<StgValue><ssdm name="p_41_i_i4_8"/></StgValue>
</operation>

<operation id="4477" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:709  %deleted_ones_3_8 = select i1 %carry_13_8, i1 %p_41_i_i4_8, i1 %Range1_all_ones_3_8

]]></Node>
<StgValue><ssdm name="deleted_ones_3_8"/></StgValue>
</operation>

<operation id="4478" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:710  %p_38_i_i4_8 = and i1 %carry_13_8, %Range1_all_ones_3_8

]]></Node>
<StgValue><ssdm name="p_38_i_i4_8"/></StgValue>
</operation>

<operation id="4479" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:711  %p_not_i_i3_8 = xor i1 %deleted_zeros_3_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_8"/></StgValue>
</operation>

<operation id="4480" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:712  %brmerge_i_i9_8 = or i1 %tmp_723, %p_not_i_i3_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_8"/></StgValue>
</operation>

<operation id="4481" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:713  %tmp_217_8 = xor i1 %tmp_720, true

]]></Node>
<StgValue><ssdm name="tmp_217_8"/></StgValue>
</operation>

<operation id="4482" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:714  %overflow_13_8 = and i1 %brmerge_i_i9_8, %tmp_217_8

]]></Node>
<StgValue><ssdm name="overflow_13_8"/></StgValue>
</operation>

<operation id="4483" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:715  %brmerge40_demorgan_i_87 = and i1 %tmp_723, %deleted_ones_3_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_87"/></StgValue>
</operation>

<operation id="4484" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:716  %tmp177_demorgan = or i1 %p_38_i_i4_8, %brmerge40_demorgan_i_87

]]></Node>
<StgValue><ssdm name="tmp177_demorgan"/></StgValue>
</operation>

<operation id="4485" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:717  %tmp177 = xor i1 %tmp177_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="4486" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:718  %underflow_13_8 = and i1 %tmp_720, %tmp177

]]></Node>
<StgValue><ssdm name="underflow_13_8"/></StgValue>
</operation>

<operation id="4487" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:719  %brmerge_i_i_i3_8 = or i1 %underflow_13_8, %overflow_13_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_8"/></StgValue>
</operation>

<operation id="4488" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="996">
<or_exp><and_exp><literal name="carry_13_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4509" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:785  %tmp_734 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_734"/></StgValue>
</operation>

<operation id="4489" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:791  %deleted_zeros_3_9 = select i1 %carry_13_9, i1 %Range1_all_ones_3_9, i1 %Range1_all_zeros_3_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_9"/></StgValue>
</operation>

<operation id="4490" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp><literal name="carry_13_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:792  %tmp_213_9 = xor i1 %tmp_734, true

]]></Node>
<StgValue><ssdm name="tmp_213_9"/></StgValue>
</operation>

<operation id="4491" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp><literal name="carry_13_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:793  %p_41_i_i4_9 = and i1 %Range2_all_ones_3_9, %tmp_213_9

]]></Node>
<StgValue><ssdm name="p_41_i_i4_9"/></StgValue>
</operation>

<operation id="4492" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:794  %deleted_ones_3_9 = select i1 %carry_13_9, i1 %p_41_i_i4_9, i1 %Range1_all_ones_3_9

]]></Node>
<StgValue><ssdm name="deleted_ones_3_9"/></StgValue>
</operation>

<operation id="4493" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:795  %p_38_i_i4_9 = and i1 %carry_13_9, %Range1_all_ones_3_9

]]></Node>
<StgValue><ssdm name="p_38_i_i4_9"/></StgValue>
</operation>

<operation id="4494" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:796  %p_not_i_i3_9 = xor i1 %deleted_zeros_3_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_9"/></StgValue>
</operation>

<operation id="4495" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:797  %brmerge_i_i9_9 = or i1 %tmp_733, %p_not_i_i3_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_9"/></StgValue>
</operation>

<operation id="4496" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:798  %tmp_217_9 = xor i1 %tmp_730, true

]]></Node>
<StgValue><ssdm name="tmp_217_9"/></StgValue>
</operation>

<operation id="4497" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:799  %overflow_13_9 = and i1 %brmerge_i_i9_9, %tmp_217_9

]]></Node>
<StgValue><ssdm name="overflow_13_9"/></StgValue>
</operation>

<operation id="4498" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:800  %brmerge40_demorgan_i_89 = and i1 %tmp_733, %deleted_ones_3_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_89"/></StgValue>
</operation>

<operation id="4499" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:801  %tmp181_demorgan = or i1 %p_38_i_i4_9, %brmerge40_demorgan_i_89

]]></Node>
<StgValue><ssdm name="tmp181_demorgan"/></StgValue>
</operation>

<operation id="4500" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:802  %tmp181 = xor i1 %tmp181_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="4501" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:803  %underflow_13_9 = and i1 %tmp_730, %tmp181

]]></Node>
<StgValue><ssdm name="underflow_13_9"/></StgValue>
</operation>

<operation id="4502" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:804  %brmerge_i_i_i3_9 = or i1 %underflow_13_9, %overflow_13_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_9"/></StgValue>
</operation>

<operation id="4503" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1000">
<or_exp><and_exp><literal name="carry_13_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4594" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:870  %tmp_744 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="4504" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:876  %deleted_zeros_3_s = select i1 %carry_13_s, i1 %Range1_all_ones_3_s, i1 %Range1_all_zeros_3_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_s"/></StgValue>
</operation>

<operation id="4505" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp><literal name="carry_13_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:877  %tmp_213_s = xor i1 %tmp_744, true

]]></Node>
<StgValue><ssdm name="tmp_213_s"/></StgValue>
</operation>

<operation id="4506" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="998">
<or_exp><and_exp><literal name="carry_13_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:878  %p_41_i_i4_s = and i1 %Range2_all_ones_3_s, %tmp_213_s

]]></Node>
<StgValue><ssdm name="p_41_i_i4_s"/></StgValue>
</operation>

<operation id="4507" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:879  %deleted_ones_3_s = select i1 %carry_13_s, i1 %p_41_i_i4_s, i1 %Range1_all_ones_3_s

]]></Node>
<StgValue><ssdm name="deleted_ones_3_s"/></StgValue>
</operation>

<operation id="4508" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:880  %p_38_i_i4_s = and i1 %carry_13_s, %Range1_all_ones_3_s

]]></Node>
<StgValue><ssdm name="p_38_i_i4_s"/></StgValue>
</operation>

<operation id="4509" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:881  %p_not_i_i3_s = xor i1 %deleted_zeros_3_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_s"/></StgValue>
</operation>

<operation id="4510" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:882  %brmerge_i_i9_s = or i1 %tmp_743, %p_not_i_i3_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_s"/></StgValue>
</operation>

<operation id="4511" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:883  %tmp_217_s = xor i1 %tmp_740, true

]]></Node>
<StgValue><ssdm name="tmp_217_s"/></StgValue>
</operation>

<operation id="4512" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:884  %overflow_13_s = and i1 %brmerge_i_i9_s, %tmp_217_s

]]></Node>
<StgValue><ssdm name="overflow_13_s"/></StgValue>
</operation>

<operation id="4513" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:885  %brmerge40_demorgan_i_91 = and i1 %tmp_743, %deleted_ones_3_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_91"/></StgValue>
</operation>

<operation id="4514" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:886  %tmp185_demorgan = or i1 %p_38_i_i4_s, %brmerge40_demorgan_i_91

]]></Node>
<StgValue><ssdm name="tmp185_demorgan"/></StgValue>
</operation>

<operation id="4515" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:887  %tmp185 = xor i1 %tmp185_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="4516" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:888  %underflow_13_s = and i1 %tmp_740, %tmp185

]]></Node>
<StgValue><ssdm name="underflow_13_s"/></StgValue>
</operation>

<operation id="4517" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:889  %brmerge_i_i_i3_s = or i1 %underflow_13_s, %overflow_13_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_s"/></StgValue>
</operation>

<operation id="4518" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1004">
<or_exp><and_exp><literal name="carry_13_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4679" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:955  %tmp_754 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_754"/></StgValue>
</operation>

<operation id="4519" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:961  %deleted_zeros_3_10 = select i1 %carry_13_10, i1 %Range1_all_ones_3_10, i1 %Range1_all_zeros_3_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_3_10"/></StgValue>
</operation>

<operation id="4520" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1003">
<or_exp><and_exp><literal name="carry_13_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:962  %tmp_213_10 = xor i1 %tmp_754, true

]]></Node>
<StgValue><ssdm name="tmp_213_10"/></StgValue>
</operation>

<operation id="4521" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1002">
<or_exp><and_exp><literal name="carry_13_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:963  %p_41_i_i4_10 = and i1 %Range2_all_ones_3_10, %tmp_213_10

]]></Node>
<StgValue><ssdm name="p_41_i_i4_10"/></StgValue>
</operation>

<operation id="4522" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:964  %deleted_ones_3_10 = select i1 %carry_13_10, i1 %p_41_i_i4_10, i1 %Range1_all_ones_3_10

]]></Node>
<StgValue><ssdm name="deleted_ones_3_10"/></StgValue>
</operation>

<operation id="4523" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:965  %p_38_i_i4_10 = and i1 %carry_13_10, %Range1_all_ones_3_10

]]></Node>
<StgValue><ssdm name="p_38_i_i4_10"/></StgValue>
</operation>

<operation id="4524" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:966  %p_not_i_i3_10 = xor i1 %deleted_zeros_3_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3_10"/></StgValue>
</operation>

<operation id="4525" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:967  %brmerge_i_i9_10 = or i1 %tmp_753, %p_not_i_i3_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_10"/></StgValue>
</operation>

<operation id="4526" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:968  %tmp_217_10 = xor i1 %tmp_750, true

]]></Node>
<StgValue><ssdm name="tmp_217_10"/></StgValue>
</operation>

<operation id="4527" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:969  %overflow_13_10 = and i1 %brmerge_i_i9_10, %tmp_217_10

]]></Node>
<StgValue><ssdm name="overflow_13_10"/></StgValue>
</operation>

<operation id="4528" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:970  %brmerge40_demorgan_i_93 = and i1 %tmp_753, %deleted_ones_3_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_93"/></StgValue>
</operation>

<operation id="4529" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:971  %tmp189_demorgan = or i1 %p_38_i_i4_10, %brmerge40_demorgan_i_93

]]></Node>
<StgValue><ssdm name="tmp189_demorgan"/></StgValue>
</operation>

<operation id="4530" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:972  %tmp189 = xor i1 %tmp189_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="4531" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:973  %underflow_13_10 = and i1 %tmp_750, %tmp189

]]></Node>
<StgValue><ssdm name="underflow_13_10"/></StgValue>
</operation>

<operation id="4532" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:974  %brmerge_i_i_i3_10 = or i1 %underflow_13_10, %overflow_13_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3_10"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="4533" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:40  %tmp146 = or i1 %brmerge40_demorgan_i_71, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="4534" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:41  %underflow_13_not = or i1 %tmp146, %p_38_i_i4

]]></Node>
<StgValue><ssdm name="underflow_13_not"/></StgValue>
</operation>

<operation id="4535" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:42  %p_Val2_67_mux = select i1 %brmerge_i_i_i3, i8 127, i8 %p_Val2_14

]]></Node>
<StgValue><ssdm name="p_Val2_67_mux"/></StgValue>
</operation>

<operation id="4536" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:43  %p_Val2_4_157 = select i1 %underflow_13, i8 -128, i8 %p_Val2_14

]]></Node>
<StgValue><ssdm name="p_Val2_4_157"/></StgValue>
</operation>

<operation id="4537" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:44  %this_assign_37_1 = select i1 %underflow_13_not, i8 %p_Val2_67_mux, i8 %p_Val2_4_157

]]></Node>
<StgValue><ssdm name="this_assign_37_1"/></StgValue>
</operation>

<operation id="4538" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:45  store i8 %this_assign_37_1, i8* %ShuffleConvs_2_Downs_239, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4539" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:125  %tmp150 = or i1 %brmerge40_demorgan_i_73, %tmp_217_1

]]></Node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="4540" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:126  %underflow_13_not_1 = or i1 %tmp150, %p_38_i_i4_1

]]></Node>
<StgValue><ssdm name="underflow_13_not_1"/></StgValue>
</operation>

<operation id="4541" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:127  %p_Val2_67_mux_1 = select i1 %brmerge_i_i_i3_1, i8 127, i8 %p_Val2_67_1

]]></Node>
<StgValue><ssdm name="p_Val2_67_mux_1"/></StgValue>
</operation>

<operation id="4542" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:128  %p_Val2_67_1_159 = select i1 %underflow_13_1, i8 -128, i8 %p_Val2_67_1

]]></Node>
<StgValue><ssdm name="p_Val2_67_1_159"/></StgValue>
</operation>

<operation id="4543" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:129  %this_assign_37_1_1 = select i1 %underflow_13_not_1, i8 %p_Val2_67_mux_1, i8 %p_Val2_67_1_159

]]></Node>
<StgValue><ssdm name="this_assign_37_1_1"/></StgValue>
</operation>

<operation id="4544" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:130  store i8 %this_assign_37_1_1, i8* %ShuffleConvs_2_Downs_255, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4545" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:210  %tmp154 = or i1 %brmerge40_demorgan_i_75, %tmp_217_2

]]></Node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="4546" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:211  %underflow_13_not_2 = or i1 %tmp154, %p_38_i_i4_2

]]></Node>
<StgValue><ssdm name="underflow_13_not_2"/></StgValue>
</operation>

<operation id="4547" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:212  %p_Val2_67_mux_2 = select i1 %brmerge_i_i_i3_2, i8 127, i8 %p_Val2_67_2

]]></Node>
<StgValue><ssdm name="p_Val2_67_mux_2"/></StgValue>
</operation>

<operation id="4548" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:213  %p_Val2_67_2_161 = select i1 %underflow_13_2, i8 -128, i8 %p_Val2_67_2

]]></Node>
<StgValue><ssdm name="p_Val2_67_2_161"/></StgValue>
</operation>

<operation id="4549" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:214  %this_assign_37_1_2 = select i1 %underflow_13_not_2, i8 %p_Val2_67_mux_2, i8 %p_Val2_67_2_161

]]></Node>
<StgValue><ssdm name="this_assign_37_1_2"/></StgValue>
</operation>

<operation id="4550" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:215  store i8 %this_assign_37_1_2, i8* %ShuffleConvs_2_Downs_261, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4551" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:295  %tmp158 = or i1 %brmerge40_demorgan_i_77, %tmp_217_3

]]></Node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="4552" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:296  %underflow_13_not_3 = or i1 %tmp158, %p_38_i_i4_3

]]></Node>
<StgValue><ssdm name="underflow_13_not_3"/></StgValue>
</operation>

<operation id="4553" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:297  %p_Val2_67_mux_3 = select i1 %brmerge_i_i_i3_3, i8 127, i8 %p_Val2_67_3

]]></Node>
<StgValue><ssdm name="p_Val2_67_mux_3"/></StgValue>
</operation>

<operation id="4554" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:298  %p_Val2_67_3_163 = select i1 %underflow_13_3, i8 -128, i8 %p_Val2_67_3

]]></Node>
<StgValue><ssdm name="p_Val2_67_3_163"/></StgValue>
</operation>

<operation id="4555" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:299  %this_assign_37_1_3 = select i1 %underflow_13_not_3, i8 %p_Val2_67_mux_3, i8 %p_Val2_67_3_163

]]></Node>
<StgValue><ssdm name="this_assign_37_1_3"/></StgValue>
</operation>

<operation id="4556" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:300  store i8 %this_assign_37_1_3, i8* %ShuffleConvs_2_Downs_247, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4557" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:380  %tmp162 = or i1 %brmerge40_demorgan_i_79, %tmp_217_4

]]></Node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="4558" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:381  %underflow_13_not_4 = or i1 %tmp162, %p_38_i_i4_4

]]></Node>
<StgValue><ssdm name="underflow_13_not_4"/></StgValue>
</operation>

<operation id="4559" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:382  %p_Val2_67_mux_4 = select i1 %brmerge_i_i_i3_4, i8 127, i8 %p_Val2_67_4

]]></Node>
<StgValue><ssdm name="p_Val2_67_mux_4"/></StgValue>
</operation>

<operation id="4560" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:383  %p_Val2_67_4_165 = select i1 %underflow_13_4, i8 -128, i8 %p_Val2_67_4

]]></Node>
<StgValue><ssdm name="p_Val2_67_4_165"/></StgValue>
</operation>

<operation id="4561" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:384  %this_assign_37_1_4 = select i1 %underflow_13_not_4, i8 %p_Val2_67_mux_4, i8 %p_Val2_67_4_165

]]></Node>
<StgValue><ssdm name="this_assign_37_1_4"/></StgValue>
</operation>

<operation id="4562" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:385  store i8 %this_assign_37_1_4, i8* %ShuffleConvs_2_Downs_259, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4563" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:465  %tmp166 = or i1 %brmerge40_demorgan_i_81, %tmp_217_5

]]></Node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="4564" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:466  %underflow_13_not_5 = or i1 %tmp166, %p_38_i_i4_5

]]></Node>
<StgValue><ssdm name="underflow_13_not_5"/></StgValue>
</operation>

<operation id="4565" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:467  %p_Val2_67_mux_5 = select i1 %brmerge_i_i_i3_5, i8 127, i8 %p_Val2_67_5

]]></Node>
<StgValue><ssdm name="p_Val2_67_mux_5"/></StgValue>
</operation>

<operation id="4566" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:468  %p_Val2_67_5_167 = select i1 %underflow_13_5, i8 -128, i8 %p_Val2_67_5

]]></Node>
<StgValue><ssdm name="p_Val2_67_5_167"/></StgValue>
</operation>

<operation id="4567" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:469  %this_assign_37_1_5 = select i1 %underflow_13_not_5, i8 %p_Val2_67_mux_5, i8 %p_Val2_67_5_167

]]></Node>
<StgValue><ssdm name="this_assign_37_1_5"/></StgValue>
</operation>

<operation id="4568" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:470  store i8 %this_assign_37_1_5, i8* %ShuffleConvs_2_Downs_253, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4569" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:550  %tmp170 = or i1 %brmerge40_demorgan_i_83, %tmp_217_6

]]></Node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="4570" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:551  %underflow_13_not_6 = or i1 %tmp170, %p_38_i_i4_6

]]></Node>
<StgValue><ssdm name="underflow_13_not_6"/></StgValue>
</operation>

<operation id="4571" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:552  %p_Val2_67_mux_6 = select i1 %brmerge_i_i_i3_6, i8 127, i8 %p_Val2_67_6

]]></Node>
<StgValue><ssdm name="p_Val2_67_mux_6"/></StgValue>
</operation>

<operation id="4572" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:553  %p_Val2_67_6_169 = select i1 %underflow_13_6, i8 -128, i8 %p_Val2_67_6

]]></Node>
<StgValue><ssdm name="p_Val2_67_6_169"/></StgValue>
</operation>

<operation id="4573" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:554  %this_assign_37_1_6 = select i1 %underflow_13_not_6, i8 %p_Val2_67_mux_6, i8 %p_Val2_67_6_169

]]></Node>
<StgValue><ssdm name="this_assign_37_1_6"/></StgValue>
</operation>

<operation id="4574" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:555  store i8 %this_assign_37_1_6, i8* %ShuffleConvs_2_Downs_241, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4575" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:635  %tmp174 = or i1 %brmerge40_demorgan_i_85, %tmp_217_7

]]></Node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="4576" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:636  %underflow_13_not_7 = or i1 %tmp174, %p_38_i_i4_7

]]></Node>
<StgValue><ssdm name="underflow_13_not_7"/></StgValue>
</operation>

<operation id="4577" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:637  %p_Val2_67_mux_7 = select i1 %brmerge_i_i_i3_7, i8 127, i8 %p_Val2_67_7

]]></Node>
<StgValue><ssdm name="p_Val2_67_mux_7"/></StgValue>
</operation>

<operation id="4578" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:638  %p_Val2_67_7_171 = select i1 %underflow_13_7, i8 -128, i8 %p_Val2_67_7

]]></Node>
<StgValue><ssdm name="p_Val2_67_7_171"/></StgValue>
</operation>

<operation id="4579" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:639  %this_assign_37_1_7 = select i1 %underflow_13_not_7, i8 %p_Val2_67_mux_7, i8 %p_Val2_67_7_171

]]></Node>
<StgValue><ssdm name="this_assign_37_1_7"/></StgValue>
</operation>

<operation id="4580" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:640  store i8 %this_assign_37_1_7, i8* %ShuffleConvs_2_Downs_249, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4581" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:720  %tmp178 = or i1 %brmerge40_demorgan_i_87, %tmp_217_8

]]></Node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="4582" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:721  %underflow_13_not_8 = or i1 %tmp178, %p_38_i_i4_8

]]></Node>
<StgValue><ssdm name="underflow_13_not_8"/></StgValue>
</operation>

<operation id="4583" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:722  %p_Val2_67_mux_8 = select i1 %brmerge_i_i_i3_8, i8 127, i8 %p_Val2_67_8

]]></Node>
<StgValue><ssdm name="p_Val2_67_mux_8"/></StgValue>
</operation>

<operation id="4584" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:723  %p_Val2_67_8_173 = select i1 %underflow_13_8, i8 -128, i8 %p_Val2_67_8

]]></Node>
<StgValue><ssdm name="p_Val2_67_8_173"/></StgValue>
</operation>

<operation id="4585" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:724  %this_assign_37_1_8 = select i1 %underflow_13_not_8, i8 %p_Val2_67_mux_8, i8 %p_Val2_67_8_173

]]></Node>
<StgValue><ssdm name="this_assign_37_1_8"/></StgValue>
</operation>

<operation id="4586" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:725  store i8 %this_assign_37_1_8, i8* %ShuffleConvs_2_Downs_245, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4587" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:805  %tmp182 = or i1 %brmerge40_demorgan_i_89, %tmp_217_9

]]></Node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="4588" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:806  %underflow_13_not_9 = or i1 %tmp182, %p_38_i_i4_9

]]></Node>
<StgValue><ssdm name="underflow_13_not_9"/></StgValue>
</operation>

<operation id="4589" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:807  %p_Val2_67_mux_9 = select i1 %brmerge_i_i_i3_9, i8 127, i8 %p_Val2_67_9

]]></Node>
<StgValue><ssdm name="p_Val2_67_mux_9"/></StgValue>
</operation>

<operation id="4590" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:808  %p_Val2_67_9_175 = select i1 %underflow_13_9, i8 -128, i8 %p_Val2_67_9

]]></Node>
<StgValue><ssdm name="p_Val2_67_9_175"/></StgValue>
</operation>

<operation id="4591" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:809  %this_assign_37_1_9 = select i1 %underflow_13_not_9, i8 %p_Val2_67_mux_9, i8 %p_Val2_67_9_175

]]></Node>
<StgValue><ssdm name="this_assign_37_1_9"/></StgValue>
</operation>

<operation id="4592" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:810  store i8 %this_assign_37_1_9, i8* %ShuffleConvs_2_Downs_251, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4593" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:890  %tmp186 = or i1 %brmerge40_demorgan_i_91, %tmp_217_s

]]></Node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="4594" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:891  %underflow_13_not_s = or i1 %tmp186, %p_38_i_i4_s

]]></Node>
<StgValue><ssdm name="underflow_13_not_s"/></StgValue>
</operation>

<operation id="4595" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:892  %p_Val2_67_mux_s = select i1 %brmerge_i_i_i3_s, i8 127, i8 %p_Val2_67_s

]]></Node>
<StgValue><ssdm name="p_Val2_67_mux_s"/></StgValue>
</operation>

<operation id="4596" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:893  %p_Val2_67_s_177 = select i1 %underflow_13_s, i8 -128, i8 %p_Val2_67_s

]]></Node>
<StgValue><ssdm name="p_Val2_67_s_177"/></StgValue>
</operation>

<operation id="4597" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:894  %this_assign_37_1_s = select i1 %underflow_13_not_s, i8 %p_Val2_67_mux_s, i8 %p_Val2_67_s_177

]]></Node>
<StgValue><ssdm name="this_assign_37_1_s"/></StgValue>
</operation>

<operation id="4598" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:895  store i8 %this_assign_37_1_s, i8* %ShuffleConvs_2_Downs_243, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4599" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:975  %tmp190 = or i1 %brmerge40_demorgan_i_93, %tmp_217_10

]]></Node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="4600" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:976  %underflow_13_not_10 = or i1 %tmp190, %p_38_i_i4_10

]]></Node>
<StgValue><ssdm name="underflow_13_not_10"/></StgValue>
</operation>

<operation id="4601" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:977  %p_Val2_67_mux_10 = select i1 %brmerge_i_i_i3_10, i8 127, i8 %p_Val2_67_10

]]></Node>
<StgValue><ssdm name="p_Val2_67_mux_10"/></StgValue>
</operation>

<operation id="4602" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:978  %p_Val2_67_10_180 = select i1 %underflow_13_10, i8 -128, i8 %p_Val2_67_10

]]></Node>
<StgValue><ssdm name="p_Val2_67_10_180"/></StgValue>
</operation>

<operation id="4603" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:979  %this_assign_37_1_10 = select i1 %underflow_13_not_10, i8 %p_Val2_67_mux_10, i8 %p_Val2_67_10_180

]]></Node>
<StgValue><ssdm name="this_assign_37_1_10"/></StgValue>
</operation>

<operation id="4604" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:980  store i8 %this_assign_37_1_10, i8* %ShuffleConvs_2_Downs_257, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="4605" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:46  %ShuffleConvs_2_Downs_264 = load i8* %ShuffleConvs_2_Downs_240, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_264"/></StgValue>
</operation>

<operation id="4606" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:131  %ShuffleConvs_2_Downs_266 = load i8* %ShuffleConvs_2_Downs_256, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_266"/></StgValue>
</operation>

<operation id="4607" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:216  %ShuffleConvs_2_Downs_268 = load i8* %ShuffleConvs_2_Downs_262, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_268"/></StgValue>
</operation>

<operation id="4608" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:301  %ShuffleConvs_2_Downs_270 = load i8* %ShuffleConvs_2_Downs_248, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_270"/></StgValue>
</operation>

<operation id="4609" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:386  %ShuffleConvs_2_Downs_272 = load i8* %ShuffleConvs_2_Downs_260, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_272"/></StgValue>
</operation>

<operation id="4610" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:471  %ShuffleConvs_2_Downs_274 = load i8* %ShuffleConvs_2_Downs_254, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_274"/></StgValue>
</operation>

<operation id="4611" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:556  %ShuffleConvs_2_Downs_276 = load i8* %ShuffleConvs_2_Downs_242, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_276"/></StgValue>
</operation>

<operation id="4612" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:641  %ShuffleConvs_2_Downs_278 = load i8* %ShuffleConvs_2_Downs_250, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_278"/></StgValue>
</operation>

<operation id="4613" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:726  %ShuffleConvs_2_Downs_280 = load i8* %ShuffleConvs_2_Downs_246, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_280"/></StgValue>
</operation>

<operation id="4614" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:811  %ShuffleConvs_2_Downs_282 = load i8* %ShuffleConvs_2_Downs_252, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_282"/></StgValue>
</operation>

<operation id="4615" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:896  %ShuffleConvs_2_Downs_284 = load i8* %ShuffleConvs_2_Downs_244, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_284"/></StgValue>
</operation>

<operation id="4616" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:981  %ShuffleConvs_2_Downs_286 = load i8* %ShuffleConvs_2_Downs_258, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_286"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="4617" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:46  %ShuffleConvs_2_Downs_264 = load i8* %ShuffleConvs_2_Downs_240, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_264"/></StgValue>
</operation>

<operation id="4618" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:131  %ShuffleConvs_2_Downs_266 = load i8* %ShuffleConvs_2_Downs_256, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_266"/></StgValue>
</operation>

<operation id="4619" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:216  %ShuffleConvs_2_Downs_268 = load i8* %ShuffleConvs_2_Downs_262, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_268"/></StgValue>
</operation>

<operation id="4620" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:301  %ShuffleConvs_2_Downs_270 = load i8* %ShuffleConvs_2_Downs_248, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_270"/></StgValue>
</operation>

<operation id="4621" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:386  %ShuffleConvs_2_Downs_272 = load i8* %ShuffleConvs_2_Downs_260, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_272"/></StgValue>
</operation>

<operation id="4622" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:471  %ShuffleConvs_2_Downs_274 = load i8* %ShuffleConvs_2_Downs_254, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_274"/></StgValue>
</operation>

<operation id="4623" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:556  %ShuffleConvs_2_Downs_276 = load i8* %ShuffleConvs_2_Downs_242, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_276"/></StgValue>
</operation>

<operation id="4624" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:641  %ShuffleConvs_2_Downs_278 = load i8* %ShuffleConvs_2_Downs_250, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_278"/></StgValue>
</operation>

<operation id="4625" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:726  %ShuffleConvs_2_Downs_280 = load i8* %ShuffleConvs_2_Downs_246, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_280"/></StgValue>
</operation>

<operation id="4626" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:811  %ShuffleConvs_2_Downs_282 = load i8* %ShuffleConvs_2_Downs_252, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_282"/></StgValue>
</operation>

<operation id="4627" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:896  %ShuffleConvs_2_Downs_284 = load i8* %ShuffleConvs_2_Downs_244, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_284"/></StgValue>
</operation>

<operation id="4628" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="8" op_0_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:981  %ShuffleConvs_2_Downs_286 = load i8* %ShuffleConvs_2_Downs_258, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_286"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="4629" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:47  %tmp_126 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_264, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="4630" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:48  %tmp_180_cast = sext i14 %tmp_126 to i17

]]></Node>
<StgValue><ssdm name="tmp_180_cast"/></StgValue>
</operation>

<operation id="4631" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:49  %tmp_127 = sext i16 %rr_1_V_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="4632" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:50  %p_Val2_21 = add i17 %tmp_127, %tmp_180_cast

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="4633" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:51  %tmp_645 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_21, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="4634" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:52  %p_Val2_22 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_21, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="4635" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:54  %tmp_128 = zext i1 %tmp_646 to i8

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="4636" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:55  %tmp_647 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_21, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="4637" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:56  %p_Val2_23 = add i8 %tmp_128, %p_Val2_22

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="4638" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:57  %tmp_648 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_23, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="4639" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:58  %tmp_129 = xor i1 %tmp_648, true

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="4640" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:59  %carry_6 = and i1 %tmp_647, %tmp_129

]]></Node>
<StgValue><ssdm name="carry_6"/></StgValue>
</operation>

<operation id="4641" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:61  %p_Result_14 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_21, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="4642" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:62  %Range2_all_ones_7 = icmp eq i2 %p_Result_14, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7"/></StgValue>
</operation>

<operation id="4643" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:63  %p_Result_15 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_21, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="4644" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:64  %Range1_all_ones_7 = icmp eq i3 %p_Result_15, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7"/></StgValue>
</operation>

<operation id="4645" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:65  %Range1_all_zeros_7 = icmp eq i3 %p_Result_15, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="4646" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:132  %tmp_247_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_266, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_1"/></StgValue>
</operation>

<operation id="4647" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:133  %tmp_247_1_cast = sext i14 %tmp_247_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_1_cast"/></StgValue>
</operation>

<operation id="4648" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:134  %tmp_248_1 = sext i16 %rr_1_V_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_1"/></StgValue>
</operation>

<operation id="4649" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:135  %p_Val2_85_1 = add i17 %tmp_248_1, %tmp_247_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_1"/></StgValue>
</operation>

<operation id="4650" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:136  %tmp_655 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_655"/></StgValue>
</operation>

<operation id="4651" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:137  %p_Val2_86_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_85_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_1"/></StgValue>
</operation>

<operation id="4652" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:139  %tmp_251_1 = zext i1 %tmp_656 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_1"/></StgValue>
</operation>

<operation id="4653" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:140  %tmp_657 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_657"/></StgValue>
</operation>

<operation id="4654" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:141  %p_Val2_87_1 = add i8 %tmp_251_1, %p_Val2_86_1

]]></Node>
<StgValue><ssdm name="p_Val2_87_1"/></StgValue>
</operation>

<operation id="4655" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:142  %tmp_658 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_658"/></StgValue>
</operation>

<operation id="4656" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:143  %tmp_259_1 = xor i1 %tmp_658, true

]]></Node>
<StgValue><ssdm name="tmp_259_1"/></StgValue>
</operation>

<operation id="4657" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:144  %carry_21_1 = and i1 %tmp_657, %tmp_259_1

]]></Node>
<StgValue><ssdm name="carry_21_1"/></StgValue>
</operation>

<operation id="4658" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:146  %p_Result_144_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_85_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_144_1"/></StgValue>
</operation>

<operation id="4659" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:147  %Range2_all_ones_7_1 = icmp eq i2 %p_Result_144_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7_1"/></StgValue>
</operation>

<operation id="4660" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:148  %p_Result_145_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_85_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_145_1"/></StgValue>
</operation>

<operation id="4661" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:149  %Range1_all_ones_7_1 = icmp eq i3 %p_Result_145_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7_1"/></StgValue>
</operation>

<operation id="4662" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:150  %Range1_all_zeros_7_1 = icmp eq i3 %p_Result_145_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7_1"/></StgValue>
</operation>

<operation id="4663" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:217  %tmp_247_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_268, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_2"/></StgValue>
</operation>

<operation id="4664" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:218  %tmp_247_2_cast = sext i14 %tmp_247_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_2_cast"/></StgValue>
</operation>

<operation id="4665" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:219  %tmp_248_2 = sext i16 %rr_1_V_38 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_2"/></StgValue>
</operation>

<operation id="4666" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:220  %p_Val2_85_2 = add i17 %tmp_248_2, %tmp_247_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_2"/></StgValue>
</operation>

<operation id="4667" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:221  %tmp_665 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_665"/></StgValue>
</operation>

<operation id="4668" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:222  %p_Val2_86_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_85_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_2"/></StgValue>
</operation>

<operation id="4669" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:224  %tmp_251_2 = zext i1 %tmp_666 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_2"/></StgValue>
</operation>

<operation id="4670" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:225  %tmp_667 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_667"/></StgValue>
</operation>

<operation id="4671" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:226  %p_Val2_87_2 = add i8 %tmp_251_2, %p_Val2_86_2

]]></Node>
<StgValue><ssdm name="p_Val2_87_2"/></StgValue>
</operation>

<operation id="4672" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:227  %tmp_668 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_668"/></StgValue>
</operation>

<operation id="4673" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:228  %tmp_259_2 = xor i1 %tmp_668, true

]]></Node>
<StgValue><ssdm name="tmp_259_2"/></StgValue>
</operation>

<operation id="4674" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:229  %carry_21_2 = and i1 %tmp_667, %tmp_259_2

]]></Node>
<StgValue><ssdm name="carry_21_2"/></StgValue>
</operation>

<operation id="4675" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:231  %p_Result_144_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_85_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_144_2"/></StgValue>
</operation>

<operation id="4676" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:232  %Range2_all_ones_7_2 = icmp eq i2 %p_Result_144_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7_2"/></StgValue>
</operation>

<operation id="4677" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:233  %p_Result_145_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_85_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_145_2"/></StgValue>
</operation>

<operation id="4678" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:234  %Range1_all_ones_7_2 = icmp eq i3 %p_Result_145_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7_2"/></StgValue>
</operation>

<operation id="4679" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:235  %Range1_all_zeros_7_2 = icmp eq i3 %p_Result_145_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7_2"/></StgValue>
</operation>

<operation id="4680" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:302  %tmp_247_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_270, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_3"/></StgValue>
</operation>

<operation id="4681" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:303  %tmp_247_3_cast = sext i14 %tmp_247_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_3_cast"/></StgValue>
</operation>

<operation id="4682" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:304  %tmp_248_3 = sext i16 %rr_1_V_39 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_3"/></StgValue>
</operation>

<operation id="4683" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:305  %p_Val2_85_3 = add i17 %tmp_248_3, %tmp_247_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_3"/></StgValue>
</operation>

<operation id="4684" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:306  %tmp_675 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_675"/></StgValue>
</operation>

<operation id="4685" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:307  %p_Val2_86_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_85_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_3"/></StgValue>
</operation>

<operation id="4686" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:309  %tmp_251_3 = zext i1 %tmp_676 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_3"/></StgValue>
</operation>

<operation id="4687" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:310  %tmp_677 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_677"/></StgValue>
</operation>

<operation id="4688" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:311  %p_Val2_87_3 = add i8 %tmp_251_3, %p_Val2_86_3

]]></Node>
<StgValue><ssdm name="p_Val2_87_3"/></StgValue>
</operation>

<operation id="4689" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:312  %tmp_678 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_678"/></StgValue>
</operation>

<operation id="4690" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:313  %tmp_259_3 = xor i1 %tmp_678, true

]]></Node>
<StgValue><ssdm name="tmp_259_3"/></StgValue>
</operation>

<operation id="4691" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:314  %carry_21_3 = and i1 %tmp_677, %tmp_259_3

]]></Node>
<StgValue><ssdm name="carry_21_3"/></StgValue>
</operation>

<operation id="4692" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:316  %p_Result_144_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_85_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_144_3"/></StgValue>
</operation>

<operation id="4693" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:317  %Range2_all_ones_7_3 = icmp eq i2 %p_Result_144_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7_3"/></StgValue>
</operation>

<operation id="4694" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:318  %p_Result_145_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_85_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_145_3"/></StgValue>
</operation>

<operation id="4695" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:319  %Range1_all_ones_7_3 = icmp eq i3 %p_Result_145_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7_3"/></StgValue>
</operation>

<operation id="4696" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:320  %Range1_all_zeros_7_3 = icmp eq i3 %p_Result_145_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7_3"/></StgValue>
</operation>

<operation id="4697" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:387  %tmp_247_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_272, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_4"/></StgValue>
</operation>

<operation id="4698" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:388  %tmp_247_4_cast = sext i14 %tmp_247_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_4_cast"/></StgValue>
</operation>

<operation id="4699" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:389  %tmp_248_4 = sext i16 %rr_1_V_40 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_4"/></StgValue>
</operation>

<operation id="4700" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:390  %p_Val2_85_4 = add i17 %tmp_248_4, %tmp_247_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_4"/></StgValue>
</operation>

<operation id="4701" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:391  %tmp_685 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_685"/></StgValue>
</operation>

<operation id="4702" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:392  %p_Val2_86_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_85_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_4"/></StgValue>
</operation>

<operation id="4703" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:394  %tmp_251_4 = zext i1 %tmp_686 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_4"/></StgValue>
</operation>

<operation id="4704" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:395  %tmp_687 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_687"/></StgValue>
</operation>

<operation id="4705" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:396  %p_Val2_87_4 = add i8 %tmp_251_4, %p_Val2_86_4

]]></Node>
<StgValue><ssdm name="p_Val2_87_4"/></StgValue>
</operation>

<operation id="4706" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:397  %tmp_688 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>

<operation id="4707" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:398  %tmp_259_4 = xor i1 %tmp_688, true

]]></Node>
<StgValue><ssdm name="tmp_259_4"/></StgValue>
</operation>

<operation id="4708" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:399  %carry_21_4 = and i1 %tmp_687, %tmp_259_4

]]></Node>
<StgValue><ssdm name="carry_21_4"/></StgValue>
</operation>

<operation id="4709" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:401  %p_Result_144_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_85_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_144_4"/></StgValue>
</operation>

<operation id="4710" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:402  %Range2_all_ones_7_4 = icmp eq i2 %p_Result_144_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7_4"/></StgValue>
</operation>

<operation id="4711" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:403  %p_Result_145_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_85_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_145_4"/></StgValue>
</operation>

<operation id="4712" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:404  %Range1_all_ones_7_4 = icmp eq i3 %p_Result_145_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7_4"/></StgValue>
</operation>

<operation id="4713" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:405  %Range1_all_zeros_7_4 = icmp eq i3 %p_Result_145_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7_4"/></StgValue>
</operation>

<operation id="4714" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:472  %tmp_247_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_274, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_5"/></StgValue>
</operation>

<operation id="4715" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:473  %tmp_247_5_cast = sext i14 %tmp_247_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_5_cast"/></StgValue>
</operation>

<operation id="4716" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:474  %tmp_248_5 = sext i16 %rr_1_V_41 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_5"/></StgValue>
</operation>

<operation id="4717" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:475  %p_Val2_85_5 = add i17 %tmp_248_5, %tmp_247_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_5"/></StgValue>
</operation>

<operation id="4718" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:476  %tmp_695 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_695"/></StgValue>
</operation>

<operation id="4719" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:477  %p_Val2_86_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_85_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_5"/></StgValue>
</operation>

<operation id="4720" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:479  %tmp_251_5 = zext i1 %tmp_696 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_5"/></StgValue>
</operation>

<operation id="4721" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:480  %tmp_697 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_697"/></StgValue>
</operation>

<operation id="4722" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:481  %p_Val2_87_5 = add i8 %tmp_251_5, %p_Val2_86_5

]]></Node>
<StgValue><ssdm name="p_Val2_87_5"/></StgValue>
</operation>

<operation id="4723" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:482  %tmp_698 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_698"/></StgValue>
</operation>

<operation id="4724" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:483  %tmp_259_5 = xor i1 %tmp_698, true

]]></Node>
<StgValue><ssdm name="tmp_259_5"/></StgValue>
</operation>

<operation id="4725" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:484  %carry_21_5 = and i1 %tmp_697, %tmp_259_5

]]></Node>
<StgValue><ssdm name="carry_21_5"/></StgValue>
</operation>

<operation id="4726" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:486  %p_Result_144_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_85_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_144_5"/></StgValue>
</operation>

<operation id="4727" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:487  %Range2_all_ones_7_5 = icmp eq i2 %p_Result_144_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7_5"/></StgValue>
</operation>

<operation id="4728" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:488  %p_Result_145_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_85_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_145_5"/></StgValue>
</operation>

<operation id="4729" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:489  %Range1_all_ones_7_5 = icmp eq i3 %p_Result_145_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7_5"/></StgValue>
</operation>

<operation id="4730" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:490  %Range1_all_zeros_7_5 = icmp eq i3 %p_Result_145_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7_5"/></StgValue>
</operation>

<operation id="4731" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:557  %tmp_247_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_276, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_6"/></StgValue>
</operation>

<operation id="4732" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:558  %tmp_247_6_cast = sext i14 %tmp_247_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_6_cast"/></StgValue>
</operation>

<operation id="4733" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:559  %tmp_248_6 = sext i16 %rr_1_V_42 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_6"/></StgValue>
</operation>

<operation id="4734" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:560  %p_Val2_85_6 = add i17 %tmp_248_6, %tmp_247_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_6"/></StgValue>
</operation>

<operation id="4735" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:561  %tmp_705 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_705"/></StgValue>
</operation>

<operation id="4736" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:562  %p_Val2_86_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_85_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_6"/></StgValue>
</operation>

<operation id="4737" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:564  %tmp_251_6 = zext i1 %tmp_706 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_6"/></StgValue>
</operation>

<operation id="4738" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:565  %tmp_707 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_707"/></StgValue>
</operation>

<operation id="4739" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:566  %p_Val2_87_6 = add i8 %tmp_251_6, %p_Val2_86_6

]]></Node>
<StgValue><ssdm name="p_Val2_87_6"/></StgValue>
</operation>

<operation id="4740" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:567  %tmp_708 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_708"/></StgValue>
</operation>

<operation id="4741" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:568  %tmp_259_6 = xor i1 %tmp_708, true

]]></Node>
<StgValue><ssdm name="tmp_259_6"/></StgValue>
</operation>

<operation id="4742" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:569  %carry_21_6 = and i1 %tmp_707, %tmp_259_6

]]></Node>
<StgValue><ssdm name="carry_21_6"/></StgValue>
</operation>

<operation id="4743" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:571  %p_Result_144_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_85_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_144_6"/></StgValue>
</operation>

<operation id="4744" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:572  %Range2_all_ones_7_6 = icmp eq i2 %p_Result_144_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7_6"/></StgValue>
</operation>

<operation id="4745" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:573  %p_Result_145_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_85_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_145_6"/></StgValue>
</operation>

<operation id="4746" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:574  %Range1_all_ones_7_6 = icmp eq i3 %p_Result_145_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7_6"/></StgValue>
</operation>

<operation id="4747" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:575  %Range1_all_zeros_7_6 = icmp eq i3 %p_Result_145_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7_6"/></StgValue>
</operation>

<operation id="4748" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:642  %tmp_247_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_278, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_7"/></StgValue>
</operation>

<operation id="4749" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:643  %tmp_247_7_cast = sext i14 %tmp_247_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_7_cast"/></StgValue>
</operation>

<operation id="4750" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:644  %tmp_248_7 = sext i16 %rr_1_V_43 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_7"/></StgValue>
</operation>

<operation id="4751" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:645  %p_Val2_85_7 = add i17 %tmp_248_7, %tmp_247_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_7"/></StgValue>
</operation>

<operation id="4752" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:646  %tmp_715 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_715"/></StgValue>
</operation>

<operation id="4753" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:647  %p_Val2_86_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_85_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_7"/></StgValue>
</operation>

<operation id="4754" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:649  %tmp_251_7 = zext i1 %tmp_716 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_7"/></StgValue>
</operation>

<operation id="4755" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:650  %tmp_717 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_717"/></StgValue>
</operation>

<operation id="4756" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:651  %p_Val2_87_7 = add i8 %tmp_251_7, %p_Val2_86_7

]]></Node>
<StgValue><ssdm name="p_Val2_87_7"/></StgValue>
</operation>

<operation id="4757" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:652  %tmp_718 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_718"/></StgValue>
</operation>

<operation id="4758" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:653  %tmp_259_7 = xor i1 %tmp_718, true

]]></Node>
<StgValue><ssdm name="tmp_259_7"/></StgValue>
</operation>

<operation id="4759" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:654  %carry_21_7 = and i1 %tmp_717, %tmp_259_7

]]></Node>
<StgValue><ssdm name="carry_21_7"/></StgValue>
</operation>

<operation id="4760" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:656  %p_Result_144_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_85_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_144_7"/></StgValue>
</operation>

<operation id="4761" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:657  %Range2_all_ones_7_7 = icmp eq i2 %p_Result_144_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7_7"/></StgValue>
</operation>

<operation id="4762" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:658  %p_Result_145_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_85_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_145_7"/></StgValue>
</operation>

<operation id="4763" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:659  %Range1_all_ones_7_7 = icmp eq i3 %p_Result_145_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7_7"/></StgValue>
</operation>

<operation id="4764" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:660  %Range1_all_zeros_7_7 = icmp eq i3 %p_Result_145_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7_7"/></StgValue>
</operation>

<operation id="4765" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:727  %tmp_247_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_280, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_8"/></StgValue>
</operation>

<operation id="4766" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:728  %tmp_247_8_cast = sext i14 %tmp_247_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_8_cast"/></StgValue>
</operation>

<operation id="4767" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:729  %tmp_248_8 = sext i16 %rr_1_V_44 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_8"/></StgValue>
</operation>

<operation id="4768" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:730  %p_Val2_85_8 = add i17 %tmp_248_8, %tmp_247_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_8"/></StgValue>
</operation>

<operation id="4769" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:731  %tmp_725 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="4770" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:732  %p_Val2_86_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_85_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_8"/></StgValue>
</operation>

<operation id="4771" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:734  %tmp_251_8 = zext i1 %tmp_726 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_8"/></StgValue>
</operation>

<operation id="4772" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:735  %tmp_727 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_727"/></StgValue>
</operation>

<operation id="4773" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:736  %p_Val2_87_8 = add i8 %tmp_251_8, %p_Val2_86_8

]]></Node>
<StgValue><ssdm name="p_Val2_87_8"/></StgValue>
</operation>

<operation id="4774" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:737  %tmp_728 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_728"/></StgValue>
</operation>

<operation id="4775" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:738  %tmp_259_8 = xor i1 %tmp_728, true

]]></Node>
<StgValue><ssdm name="tmp_259_8"/></StgValue>
</operation>

<operation id="4776" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:739  %carry_21_8 = and i1 %tmp_727, %tmp_259_8

]]></Node>
<StgValue><ssdm name="carry_21_8"/></StgValue>
</operation>

<operation id="4777" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:741  %p_Result_144_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_85_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_144_8"/></StgValue>
</operation>

<operation id="4778" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:742  %Range2_all_ones_7_8 = icmp eq i2 %p_Result_144_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7_8"/></StgValue>
</operation>

<operation id="4779" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:743  %p_Result_145_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_85_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_145_8"/></StgValue>
</operation>

<operation id="4780" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:744  %Range1_all_ones_7_8 = icmp eq i3 %p_Result_145_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7_8"/></StgValue>
</operation>

<operation id="4781" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:745  %Range1_all_zeros_7_8 = icmp eq i3 %p_Result_145_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7_8"/></StgValue>
</operation>

<operation id="4782" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:812  %tmp_247_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_282, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_9"/></StgValue>
</operation>

<operation id="4783" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:813  %tmp_247_9_cast = sext i14 %tmp_247_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_9_cast"/></StgValue>
</operation>

<operation id="4784" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:814  %tmp_248_9 = sext i16 %rr_1_V_45 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_9"/></StgValue>
</operation>

<operation id="4785" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:815  %p_Val2_85_9 = add i17 %tmp_248_9, %tmp_247_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_9"/></StgValue>
</operation>

<operation id="4786" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:816  %tmp_735 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="4787" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:817  %p_Val2_86_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_85_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_9"/></StgValue>
</operation>

<operation id="4788" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:819  %tmp_251_9 = zext i1 %tmp_736 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_9"/></StgValue>
</operation>

<operation id="4789" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:820  %tmp_737 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="4790" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:821  %p_Val2_87_9 = add i8 %tmp_251_9, %p_Val2_86_9

]]></Node>
<StgValue><ssdm name="p_Val2_87_9"/></StgValue>
</operation>

<operation id="4791" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:822  %tmp_738 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="4792" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:823  %tmp_259_9 = xor i1 %tmp_738, true

]]></Node>
<StgValue><ssdm name="tmp_259_9"/></StgValue>
</operation>

<operation id="4793" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:824  %carry_21_9 = and i1 %tmp_737, %tmp_259_9

]]></Node>
<StgValue><ssdm name="carry_21_9"/></StgValue>
</operation>

<operation id="4794" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:826  %p_Result_144_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_85_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_144_9"/></StgValue>
</operation>

<operation id="4795" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:827  %Range2_all_ones_7_9 = icmp eq i2 %p_Result_144_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7_9"/></StgValue>
</operation>

<operation id="4796" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:828  %p_Result_145_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_85_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_145_9"/></StgValue>
</operation>

<operation id="4797" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:829  %Range1_all_ones_7_9 = icmp eq i3 %p_Result_145_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7_9"/></StgValue>
</operation>

<operation id="4798" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:830  %Range1_all_zeros_7_9 = icmp eq i3 %p_Result_145_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7_9"/></StgValue>
</operation>

<operation id="4799" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:897  %tmp_247_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_284, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_s"/></StgValue>
</operation>

<operation id="4800" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:898  %tmp_247_cast_178 = sext i14 %tmp_247_s to i17

]]></Node>
<StgValue><ssdm name="tmp_247_cast_178"/></StgValue>
</operation>

<operation id="4801" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:899  %tmp_248_s = sext i16 %rr_1_V_46 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_s"/></StgValue>
</operation>

<operation id="4802" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:900  %p_Val2_85_s = add i17 %tmp_248_s, %tmp_247_cast_178

]]></Node>
<StgValue><ssdm name="p_Val2_85_s"/></StgValue>
</operation>

<operation id="4803" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:901  %tmp_745 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="4804" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:902  %p_Val2_86_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_85_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_s"/></StgValue>
</operation>

<operation id="4805" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:904  %tmp_251_s = zext i1 %tmp_746 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_s"/></StgValue>
</operation>

<operation id="4806" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:905  %tmp_747 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>

<operation id="4807" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:906  %p_Val2_87_s = add i8 %tmp_251_s, %p_Val2_86_s

]]></Node>
<StgValue><ssdm name="p_Val2_87_s"/></StgValue>
</operation>

<operation id="4808" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:907  %tmp_748 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="4809" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:908  %tmp_259_s = xor i1 %tmp_748, true

]]></Node>
<StgValue><ssdm name="tmp_259_s"/></StgValue>
</operation>

<operation id="4810" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:909  %carry_21_s = and i1 %tmp_747, %tmp_259_s

]]></Node>
<StgValue><ssdm name="carry_21_s"/></StgValue>
</operation>

<operation id="4811" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:911  %p_Result_144_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_85_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_144_s"/></StgValue>
</operation>

<operation id="4812" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:912  %Range2_all_ones_7_s = icmp eq i2 %p_Result_144_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7_s"/></StgValue>
</operation>

<operation id="4813" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:913  %p_Result_145_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_85_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_145_s"/></StgValue>
</operation>

<operation id="4814" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:914  %Range1_all_ones_7_s = icmp eq i3 %p_Result_145_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7_s"/></StgValue>
</operation>

<operation id="4815" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:915  %Range1_all_zeros_7_s = icmp eq i3 %p_Result_145_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7_s"/></StgValue>
</operation>

<operation id="4816" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader140.preheader_ifconv:982  %tmp_247_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_286, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_247_10"/></StgValue>
</operation>

<operation id="4817" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="17" op_0_bw="14">
<![CDATA[
.preheader140.preheader_ifconv:983  %tmp_247_10_cast = sext i14 %tmp_247_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_247_10_cast"/></StgValue>
</operation>

<operation id="4818" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="17" op_0_bw="16">
<![CDATA[
.preheader140.preheader_ifconv:984  %tmp_248_10 = sext i16 %rr_1_V_47 to i17

]]></Node>
<StgValue><ssdm name="tmp_248_10"/></StgValue>
</operation>

<operation id="4819" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader140.preheader_ifconv:985  %p_Val2_85_10 = add i17 %tmp_248_10, %tmp_247_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_85_10"/></StgValue>
</operation>

<operation id="4820" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:986  %tmp_755 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_755"/></StgValue>
</operation>

<operation id="4821" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:987  %p_Val2_86_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_85_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_86_10"/></StgValue>
</operation>

<operation id="4822" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="8" op_0_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:989  %tmp_251_10 = zext i1 %tmp_756 to i8

]]></Node>
<StgValue><ssdm name="tmp_251_10"/></StgValue>
</operation>

<operation id="4823" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:990  %tmp_757 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_757"/></StgValue>
</operation>

<operation id="4824" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:991  %p_Val2_87_10 = add i8 %tmp_251_10, %p_Val2_86_10

]]></Node>
<StgValue><ssdm name="p_Val2_87_10"/></StgValue>
</operation>

<operation id="4825" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:992  %tmp_758 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_87_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_758"/></StgValue>
</operation>

<operation id="4826" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:993  %tmp_259_10 = xor i1 %tmp_758, true

]]></Node>
<StgValue><ssdm name="tmp_259_10"/></StgValue>
</operation>

<operation id="4827" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:994  %carry_21_10 = and i1 %tmp_757, %tmp_259_10

]]></Node>
<StgValue><ssdm name="carry_21_10"/></StgValue>
</operation>

<operation id="4828" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:996  %p_Result_144_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_85_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_144_10"/></StgValue>
</operation>

<operation id="4829" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader140.preheader_ifconv:997  %Range2_all_ones_7_10 = icmp eq i2 %p_Result_144_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7_10"/></StgValue>
</operation>

<operation id="4830" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:998  %p_Result_145_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_85_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_145_10"/></StgValue>
</operation>

<operation id="4831" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:999  %Range1_all_ones_7_10 = icmp eq i3 %p_Result_145_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7_10"/></StgValue>
</operation>

<operation id="4832" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader140.preheader_ifconv:1000  %Range1_all_zeros_7_10 = icmp eq i3 %p_Result_145_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7_10"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="4833" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1008">
<or_exp><and_exp><literal name="carry_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:60  %tmp_649 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_21, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>

<operation id="4834" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:66  %deleted_zeros_7 = select i1 %carry_6, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="4835" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp><literal name="carry_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:67  %tmp_130 = xor i1 %tmp_649, true

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="4836" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp><literal name="carry_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:68  %p_41_i_i = and i1 %Range2_all_ones_7, %tmp_130

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="4837" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:69  %deleted_ones_7 = select i1 %carry_6, i1 %p_41_i_i, i1 %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="4838" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:70  %p_38_i_i = and i1 %carry_6, %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="4839" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:71  %p_not_i_i7 = xor i1 %deleted_zeros_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7"/></StgValue>
</operation>

<operation id="4840" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:72  %brmerge_i_i4 = or i1 %tmp_648, %p_not_i_i7

]]></Node>
<StgValue><ssdm name="brmerge_i_i4"/></StgValue>
</operation>

<operation id="4841" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:73  %tmp_131 = xor i1 %tmp_645, true

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="4842" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:74  %overflow_14 = and i1 %brmerge_i_i4, %tmp_131

]]></Node>
<StgValue><ssdm name="overflow_14"/></StgValue>
</operation>

<operation id="4843" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:75  %brmerge40_demorgan_i_72 = and i1 %tmp_648, %deleted_ones_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_72"/></StgValue>
</operation>

<operation id="4844" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:76  %tmp147_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i_72

]]></Node>
<StgValue><ssdm name="tmp147_demorgan"/></StgValue>
</operation>

<operation id="4845" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:77  %tmp147 = xor i1 %tmp147_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="4846" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:78  %underflow_14 = and i1 %tmp_645, %tmp147

]]></Node>
<StgValue><ssdm name="underflow_14"/></StgValue>
</operation>

<operation id="4847" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:79  %brmerge_i_i_i7 = or i1 %underflow_14, %overflow_14

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7"/></StgValue>
</operation>

<operation id="4848" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp><literal name="carry_21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:145  %tmp_659 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_659"/></StgValue>
</operation>

<operation id="4849" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:151  %deleted_zeros_7_1 = select i1 %carry_21_1, i1 %Range1_all_ones_7_1, i1 %Range1_all_zeros_7_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_7_1"/></StgValue>
</operation>

<operation id="4850" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="carry_21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:152  %tmp_265_1 = xor i1 %tmp_659, true

]]></Node>
<StgValue><ssdm name="tmp_265_1"/></StgValue>
</operation>

<operation id="4851" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1010">
<or_exp><and_exp><literal name="carry_21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:153  %p_41_i_i_1 = and i1 %Range2_all_ones_7_1, %tmp_265_1

]]></Node>
<StgValue><ssdm name="p_41_i_i_1"/></StgValue>
</operation>

<operation id="4852" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:154  %deleted_ones_7_1 = select i1 %carry_21_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_7_1

]]></Node>
<StgValue><ssdm name="deleted_ones_7_1"/></StgValue>
</operation>

<operation id="4853" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:155  %p_38_i_i_1 = and i1 %carry_21_1, %Range1_all_ones_7_1

]]></Node>
<StgValue><ssdm name="p_38_i_i_1"/></StgValue>
</operation>

<operation id="4854" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:156  %p_not_i_i7_1 = xor i1 %deleted_zeros_7_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_1"/></StgValue>
</operation>

<operation id="4855" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:157  %brmerge_i_i4_1 = or i1 %tmp_658, %p_not_i_i7_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i4_1"/></StgValue>
</operation>

<operation id="4856" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:158  %tmp_267_1 = xor i1 %tmp_655, true

]]></Node>
<StgValue><ssdm name="tmp_267_1"/></StgValue>
</operation>

<operation id="4857" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:159  %overflow_14_1 = and i1 %brmerge_i_i4_1, %tmp_267_1

]]></Node>
<StgValue><ssdm name="overflow_14_1"/></StgValue>
</operation>

<operation id="4858" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:160  %brmerge40_demorgan_i_74 = and i1 %tmp_658, %deleted_ones_7_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_74"/></StgValue>
</operation>

<operation id="4859" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:161  %tmp151_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_74

]]></Node>
<StgValue><ssdm name="tmp151_demorgan"/></StgValue>
</operation>

<operation id="4860" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:162  %tmp151 = xor i1 %tmp151_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="4861" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:163  %underflow_14_1 = and i1 %tmp_655, %tmp151

]]></Node>
<StgValue><ssdm name="underflow_14_1"/></StgValue>
</operation>

<operation id="4862" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:164  %brmerge_i_i_i7_1 = or i1 %underflow_14_1, %overflow_14_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_1"/></StgValue>
</operation>

<operation id="4863" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1016">
<or_exp><and_exp><literal name="carry_21_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:230  %tmp_669 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_669"/></StgValue>
</operation>

<operation id="4864" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:236  %deleted_zeros_7_2 = select i1 %carry_21_2, i1 %Range1_all_ones_7_2, i1 %Range1_all_zeros_7_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_7_2"/></StgValue>
</operation>

<operation id="4865" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp><literal name="carry_21_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:237  %tmp_265_2 = xor i1 %tmp_669, true

]]></Node>
<StgValue><ssdm name="tmp_265_2"/></StgValue>
</operation>

<operation id="4866" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1014">
<or_exp><and_exp><literal name="carry_21_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:238  %p_41_i_i_2 = and i1 %Range2_all_ones_7_2, %tmp_265_2

]]></Node>
<StgValue><ssdm name="p_41_i_i_2"/></StgValue>
</operation>

<operation id="4867" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:239  %deleted_ones_7_2 = select i1 %carry_21_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_7_2

]]></Node>
<StgValue><ssdm name="deleted_ones_7_2"/></StgValue>
</operation>

<operation id="4868" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:240  %p_38_i_i_2 = and i1 %carry_21_2, %Range1_all_ones_7_2

]]></Node>
<StgValue><ssdm name="p_38_i_i_2"/></StgValue>
</operation>

<operation id="4869" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:241  %p_not_i_i7_2 = xor i1 %deleted_zeros_7_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_2"/></StgValue>
</operation>

<operation id="4870" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:242  %brmerge_i_i4_2 = or i1 %tmp_668, %p_not_i_i7_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i4_2"/></StgValue>
</operation>

<operation id="4871" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:243  %tmp_267_2 = xor i1 %tmp_665, true

]]></Node>
<StgValue><ssdm name="tmp_267_2"/></StgValue>
</operation>

<operation id="4872" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:244  %overflow_14_2 = and i1 %brmerge_i_i4_2, %tmp_267_2

]]></Node>
<StgValue><ssdm name="overflow_14_2"/></StgValue>
</operation>

<operation id="4873" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:245  %brmerge40_demorgan_i_76 = and i1 %tmp_668, %deleted_ones_7_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_76"/></StgValue>
</operation>

<operation id="4874" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:246  %tmp155_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_76

]]></Node>
<StgValue><ssdm name="tmp155_demorgan"/></StgValue>
</operation>

<operation id="4875" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:247  %tmp155 = xor i1 %tmp155_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="4876" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:248  %underflow_14_2 = and i1 %tmp_665, %tmp155

]]></Node>
<StgValue><ssdm name="underflow_14_2"/></StgValue>
</operation>

<operation id="4877" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:249  %brmerge_i_i_i7_2 = or i1 %underflow_14_2, %overflow_14_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_2"/></StgValue>
</operation>

<operation id="4878" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1020">
<or_exp><and_exp><literal name="carry_21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:315  %tmp_679 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_679"/></StgValue>
</operation>

<operation id="4879" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:321  %deleted_zeros_7_3 = select i1 %carry_21_3, i1 %Range1_all_ones_7_3, i1 %Range1_all_zeros_7_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_7_3"/></StgValue>
</operation>

<operation id="4880" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp><literal name="carry_21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:322  %tmp_265_3 = xor i1 %tmp_679, true

]]></Node>
<StgValue><ssdm name="tmp_265_3"/></StgValue>
</operation>

<operation id="4881" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1018">
<or_exp><and_exp><literal name="carry_21_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:323  %p_41_i_i_3 = and i1 %Range2_all_ones_7_3, %tmp_265_3

]]></Node>
<StgValue><ssdm name="p_41_i_i_3"/></StgValue>
</operation>

<operation id="4882" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:324  %deleted_ones_7_3 = select i1 %carry_21_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_7_3

]]></Node>
<StgValue><ssdm name="deleted_ones_7_3"/></StgValue>
</operation>

<operation id="4883" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:325  %p_38_i_i_3 = and i1 %carry_21_3, %Range1_all_ones_7_3

]]></Node>
<StgValue><ssdm name="p_38_i_i_3"/></StgValue>
</operation>

<operation id="4884" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:326  %p_not_i_i7_3 = xor i1 %deleted_zeros_7_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_3"/></StgValue>
</operation>

<operation id="4885" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:327  %brmerge_i_i4_3 = or i1 %tmp_678, %p_not_i_i7_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i4_3"/></StgValue>
</operation>

<operation id="4886" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:328  %tmp_267_3 = xor i1 %tmp_675, true

]]></Node>
<StgValue><ssdm name="tmp_267_3"/></StgValue>
</operation>

<operation id="4887" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:329  %overflow_14_3 = and i1 %brmerge_i_i4_3, %tmp_267_3

]]></Node>
<StgValue><ssdm name="overflow_14_3"/></StgValue>
</operation>

<operation id="4888" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:330  %brmerge40_demorgan_i_78 = and i1 %tmp_678, %deleted_ones_7_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_78"/></StgValue>
</operation>

<operation id="4889" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:331  %tmp159_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_78

]]></Node>
<StgValue><ssdm name="tmp159_demorgan"/></StgValue>
</operation>

<operation id="4890" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:332  %tmp159 = xor i1 %tmp159_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="4891" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:333  %underflow_14_3 = and i1 %tmp_675, %tmp159

]]></Node>
<StgValue><ssdm name="underflow_14_3"/></StgValue>
</operation>

<operation id="4892" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:334  %brmerge_i_i_i7_3 = or i1 %underflow_14_3, %overflow_14_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_3"/></StgValue>
</operation>

<operation id="4893" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1024">
<or_exp><and_exp><literal name="carry_21_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:400  %tmp_689 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_689"/></StgValue>
</operation>

<operation id="4894" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:406  %deleted_zeros_7_4 = select i1 %carry_21_4, i1 %Range1_all_ones_7_4, i1 %Range1_all_zeros_7_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_7_4"/></StgValue>
</operation>

<operation id="4895" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1023">
<or_exp><and_exp><literal name="carry_21_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:407  %tmp_265_4 = xor i1 %tmp_689, true

]]></Node>
<StgValue><ssdm name="tmp_265_4"/></StgValue>
</operation>

<operation id="4896" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1022">
<or_exp><and_exp><literal name="carry_21_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:408  %p_41_i_i_4 = and i1 %Range2_all_ones_7_4, %tmp_265_4

]]></Node>
<StgValue><ssdm name="p_41_i_i_4"/></StgValue>
</operation>

<operation id="4897" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:409  %deleted_ones_7_4 = select i1 %carry_21_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_7_4

]]></Node>
<StgValue><ssdm name="deleted_ones_7_4"/></StgValue>
</operation>

<operation id="4898" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:410  %p_38_i_i_4 = and i1 %carry_21_4, %Range1_all_ones_7_4

]]></Node>
<StgValue><ssdm name="p_38_i_i_4"/></StgValue>
</operation>

<operation id="4899" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:411  %p_not_i_i7_4 = xor i1 %deleted_zeros_7_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_4"/></StgValue>
</operation>

<operation id="4900" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:412  %brmerge_i_i4_4 = or i1 %tmp_688, %p_not_i_i7_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i4_4"/></StgValue>
</operation>

<operation id="4901" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:413  %tmp_267_4 = xor i1 %tmp_685, true

]]></Node>
<StgValue><ssdm name="tmp_267_4"/></StgValue>
</operation>

<operation id="4902" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:414  %overflow_14_4 = and i1 %brmerge_i_i4_4, %tmp_267_4

]]></Node>
<StgValue><ssdm name="overflow_14_4"/></StgValue>
</operation>

<operation id="4903" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:415  %brmerge40_demorgan_i_80 = and i1 %tmp_688, %deleted_ones_7_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_80"/></StgValue>
</operation>

<operation id="4904" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:416  %tmp163_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_80

]]></Node>
<StgValue><ssdm name="tmp163_demorgan"/></StgValue>
</operation>

<operation id="4905" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:417  %tmp163 = xor i1 %tmp163_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="4906" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:418  %underflow_14_4 = and i1 %tmp_685, %tmp163

]]></Node>
<StgValue><ssdm name="underflow_14_4"/></StgValue>
</operation>

<operation id="4907" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:419  %brmerge_i_i_i7_4 = or i1 %underflow_14_4, %overflow_14_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_4"/></StgValue>
</operation>

<operation id="4908" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1028">
<or_exp><and_exp><literal name="carry_21_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4209" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:485  %tmp_699 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_699"/></StgValue>
</operation>

<operation id="4909" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:491  %deleted_zeros_7_5 = select i1 %carry_21_5, i1 %Range1_all_ones_7_5, i1 %Range1_all_zeros_7_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_7_5"/></StgValue>
</operation>

<operation id="4910" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp><literal name="carry_21_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:492  %tmp_265_5 = xor i1 %tmp_699, true

]]></Node>
<StgValue><ssdm name="tmp_265_5"/></StgValue>
</operation>

<operation id="4911" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1026">
<or_exp><and_exp><literal name="carry_21_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:493  %p_41_i_i_5 = and i1 %Range2_all_ones_7_5, %tmp_265_5

]]></Node>
<StgValue><ssdm name="p_41_i_i_5"/></StgValue>
</operation>

<operation id="4912" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:494  %deleted_ones_7_5 = select i1 %carry_21_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_7_5

]]></Node>
<StgValue><ssdm name="deleted_ones_7_5"/></StgValue>
</operation>

<operation id="4913" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:495  %p_38_i_i_5 = and i1 %carry_21_5, %Range1_all_ones_7_5

]]></Node>
<StgValue><ssdm name="p_38_i_i_5"/></StgValue>
</operation>

<operation id="4914" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:496  %p_not_i_i7_5 = xor i1 %deleted_zeros_7_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_5"/></StgValue>
</operation>

<operation id="4915" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:497  %brmerge_i_i4_5 = or i1 %tmp_698, %p_not_i_i7_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i4_5"/></StgValue>
</operation>

<operation id="4916" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:498  %tmp_267_5 = xor i1 %tmp_695, true

]]></Node>
<StgValue><ssdm name="tmp_267_5"/></StgValue>
</operation>

<operation id="4917" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:499  %overflow_14_5 = and i1 %brmerge_i_i4_5, %tmp_267_5

]]></Node>
<StgValue><ssdm name="overflow_14_5"/></StgValue>
</operation>

<operation id="4918" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:500  %brmerge40_demorgan_i_82 = and i1 %tmp_698, %deleted_ones_7_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_82"/></StgValue>
</operation>

<operation id="4919" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:501  %tmp167_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_82

]]></Node>
<StgValue><ssdm name="tmp167_demorgan"/></StgValue>
</operation>

<operation id="4920" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:502  %tmp167 = xor i1 %tmp167_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="4921" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:503  %underflow_14_5 = and i1 %tmp_695, %tmp167

]]></Node>
<StgValue><ssdm name="underflow_14_5"/></StgValue>
</operation>

<operation id="4922" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:504  %brmerge_i_i_i7_5 = or i1 %underflow_14_5, %overflow_14_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_5"/></StgValue>
</operation>

<operation id="4923" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1032">
<or_exp><and_exp><literal name="carry_21_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4294" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:570  %tmp_709 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="4924" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:576  %deleted_zeros_7_6 = select i1 %carry_21_6, i1 %Range1_all_ones_7_6, i1 %Range1_all_zeros_7_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_7_6"/></StgValue>
</operation>

<operation id="4925" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1031">
<or_exp><and_exp><literal name="carry_21_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:577  %tmp_265_6 = xor i1 %tmp_709, true

]]></Node>
<StgValue><ssdm name="tmp_265_6"/></StgValue>
</operation>

<operation id="4926" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp><literal name="carry_21_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:578  %p_41_i_i_6 = and i1 %Range2_all_ones_7_6, %tmp_265_6

]]></Node>
<StgValue><ssdm name="p_41_i_i_6"/></StgValue>
</operation>

<operation id="4927" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:579  %deleted_ones_7_6 = select i1 %carry_21_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_7_6

]]></Node>
<StgValue><ssdm name="deleted_ones_7_6"/></StgValue>
</operation>

<operation id="4928" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:580  %p_38_i_i_6 = and i1 %carry_21_6, %Range1_all_ones_7_6

]]></Node>
<StgValue><ssdm name="p_38_i_i_6"/></StgValue>
</operation>

<operation id="4929" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:581  %p_not_i_i7_6 = xor i1 %deleted_zeros_7_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_6"/></StgValue>
</operation>

<operation id="4930" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:582  %brmerge_i_i4_6 = or i1 %tmp_708, %p_not_i_i7_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i4_6"/></StgValue>
</operation>

<operation id="4931" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:583  %tmp_267_6 = xor i1 %tmp_705, true

]]></Node>
<StgValue><ssdm name="tmp_267_6"/></StgValue>
</operation>

<operation id="4932" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:584  %overflow_14_6 = and i1 %brmerge_i_i4_6, %tmp_267_6

]]></Node>
<StgValue><ssdm name="overflow_14_6"/></StgValue>
</operation>

<operation id="4933" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:585  %brmerge40_demorgan_i_84 = and i1 %tmp_708, %deleted_ones_7_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_84"/></StgValue>
</operation>

<operation id="4934" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:586  %tmp171_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_84

]]></Node>
<StgValue><ssdm name="tmp171_demorgan"/></StgValue>
</operation>

<operation id="4935" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:587  %tmp171 = xor i1 %tmp171_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="4936" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:588  %underflow_14_6 = and i1 %tmp_705, %tmp171

]]></Node>
<StgValue><ssdm name="underflow_14_6"/></StgValue>
</operation>

<operation id="4937" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:589  %brmerge_i_i_i7_6 = or i1 %underflow_14_6, %overflow_14_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_6"/></StgValue>
</operation>

<operation id="4938" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1036">
<or_exp><and_exp><literal name="carry_21_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4379" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:655  %tmp_719 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_719"/></StgValue>
</operation>

<operation id="4939" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:661  %deleted_zeros_7_7 = select i1 %carry_21_7, i1 %Range1_all_ones_7_7, i1 %Range1_all_zeros_7_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7_7"/></StgValue>
</operation>

<operation id="4940" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp><literal name="carry_21_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:662  %tmp_265_7 = xor i1 %tmp_719, true

]]></Node>
<StgValue><ssdm name="tmp_265_7"/></StgValue>
</operation>

<operation id="4941" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1034">
<or_exp><and_exp><literal name="carry_21_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:663  %p_41_i_i_7 = and i1 %Range2_all_ones_7_7, %tmp_265_7

]]></Node>
<StgValue><ssdm name="p_41_i_i_7"/></StgValue>
</operation>

<operation id="4942" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:664  %deleted_ones_7_7 = select i1 %carry_21_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_7_7

]]></Node>
<StgValue><ssdm name="deleted_ones_7_7"/></StgValue>
</operation>

<operation id="4943" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:665  %p_38_i_i_7 = and i1 %carry_21_7, %Range1_all_ones_7_7

]]></Node>
<StgValue><ssdm name="p_38_i_i_7"/></StgValue>
</operation>

<operation id="4944" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:666  %p_not_i_i7_7 = xor i1 %deleted_zeros_7_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_7"/></StgValue>
</operation>

<operation id="4945" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:667  %brmerge_i_i4_7 = or i1 %tmp_718, %p_not_i_i7_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i4_7"/></StgValue>
</operation>

<operation id="4946" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:668  %tmp_267_7 = xor i1 %tmp_715, true

]]></Node>
<StgValue><ssdm name="tmp_267_7"/></StgValue>
</operation>

<operation id="4947" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:669  %overflow_14_7 = and i1 %brmerge_i_i4_7, %tmp_267_7

]]></Node>
<StgValue><ssdm name="overflow_14_7"/></StgValue>
</operation>

<operation id="4948" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:670  %brmerge40_demorgan_i_86 = and i1 %tmp_718, %deleted_ones_7_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_86"/></StgValue>
</operation>

<operation id="4949" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:671  %tmp175_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_86

]]></Node>
<StgValue><ssdm name="tmp175_demorgan"/></StgValue>
</operation>

<operation id="4950" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:672  %tmp175 = xor i1 %tmp175_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="4951" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:673  %underflow_14_7 = and i1 %tmp_715, %tmp175

]]></Node>
<StgValue><ssdm name="underflow_14_7"/></StgValue>
</operation>

<operation id="4952" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:674  %brmerge_i_i_i7_7 = or i1 %underflow_14_7, %overflow_14_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_7"/></StgValue>
</operation>

<operation id="4953" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1040">
<or_exp><and_exp><literal name="carry_21_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4464" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:740  %tmp_729 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_729"/></StgValue>
</operation>

<operation id="4954" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:746  %deleted_zeros_7_8 = select i1 %carry_21_8, i1 %Range1_all_ones_7_8, i1 %Range1_all_zeros_7_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_7_8"/></StgValue>
</operation>

<operation id="4955" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1039">
<or_exp><and_exp><literal name="carry_21_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:747  %tmp_265_8 = xor i1 %tmp_729, true

]]></Node>
<StgValue><ssdm name="tmp_265_8"/></StgValue>
</operation>

<operation id="4956" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1038">
<or_exp><and_exp><literal name="carry_21_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:748  %p_41_i_i_8 = and i1 %Range2_all_ones_7_8, %tmp_265_8

]]></Node>
<StgValue><ssdm name="p_41_i_i_8"/></StgValue>
</operation>

<operation id="4957" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:749  %deleted_ones_7_8 = select i1 %carry_21_8, i1 %p_41_i_i_8, i1 %Range1_all_ones_7_8

]]></Node>
<StgValue><ssdm name="deleted_ones_7_8"/></StgValue>
</operation>

<operation id="4958" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:750  %p_38_i_i_8 = and i1 %carry_21_8, %Range1_all_ones_7_8

]]></Node>
<StgValue><ssdm name="p_38_i_i_8"/></StgValue>
</operation>

<operation id="4959" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:751  %p_not_i_i7_8 = xor i1 %deleted_zeros_7_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_8"/></StgValue>
</operation>

<operation id="4960" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:752  %brmerge_i_i4_8 = or i1 %tmp_728, %p_not_i_i7_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i4_8"/></StgValue>
</operation>

<operation id="4961" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:753  %tmp_267_8 = xor i1 %tmp_725, true

]]></Node>
<StgValue><ssdm name="tmp_267_8"/></StgValue>
</operation>

<operation id="4962" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:754  %overflow_14_8 = and i1 %brmerge_i_i4_8, %tmp_267_8

]]></Node>
<StgValue><ssdm name="overflow_14_8"/></StgValue>
</operation>

<operation id="4963" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:755  %brmerge40_demorgan_i_88 = and i1 %tmp_728, %deleted_ones_7_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_88"/></StgValue>
</operation>

<operation id="4964" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:756  %tmp179_demorgan = or i1 %p_38_i_i_8, %brmerge40_demorgan_i_88

]]></Node>
<StgValue><ssdm name="tmp179_demorgan"/></StgValue>
</operation>

<operation id="4965" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:757  %tmp179 = xor i1 %tmp179_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="4966" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:758  %underflow_14_8 = and i1 %tmp_725, %tmp179

]]></Node>
<StgValue><ssdm name="underflow_14_8"/></StgValue>
</operation>

<operation id="4967" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:759  %brmerge_i_i_i7_8 = or i1 %underflow_14_8, %overflow_14_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_8"/></StgValue>
</operation>

<operation id="4968" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp><literal name="carry_21_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4549" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:825  %tmp_739 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="4969" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:831  %deleted_zeros_7_9 = select i1 %carry_21_9, i1 %Range1_all_ones_7_9, i1 %Range1_all_zeros_7_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_7_9"/></StgValue>
</operation>

<operation id="4970" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp><literal name="carry_21_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:832  %tmp_265_9 = xor i1 %tmp_739, true

]]></Node>
<StgValue><ssdm name="tmp_265_9"/></StgValue>
</operation>

<operation id="4971" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="carry_21_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:833  %p_41_i_i_9 = and i1 %Range2_all_ones_7_9, %tmp_265_9

]]></Node>
<StgValue><ssdm name="p_41_i_i_9"/></StgValue>
</operation>

<operation id="4972" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:834  %deleted_ones_7_9 = select i1 %carry_21_9, i1 %p_41_i_i_9, i1 %Range1_all_ones_7_9

]]></Node>
<StgValue><ssdm name="deleted_ones_7_9"/></StgValue>
</operation>

<operation id="4973" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:835  %p_38_i_i_9 = and i1 %carry_21_9, %Range1_all_ones_7_9

]]></Node>
<StgValue><ssdm name="p_38_i_i_9"/></StgValue>
</operation>

<operation id="4974" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:836  %p_not_i_i7_9 = xor i1 %deleted_zeros_7_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_9"/></StgValue>
</operation>

<operation id="4975" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:837  %brmerge_i_i4_9 = or i1 %tmp_738, %p_not_i_i7_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i4_9"/></StgValue>
</operation>

<operation id="4976" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:838  %tmp_267_9 = xor i1 %tmp_735, true

]]></Node>
<StgValue><ssdm name="tmp_267_9"/></StgValue>
</operation>

<operation id="4977" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:839  %overflow_14_9 = and i1 %brmerge_i_i4_9, %tmp_267_9

]]></Node>
<StgValue><ssdm name="overflow_14_9"/></StgValue>
</operation>

<operation id="4978" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:840  %brmerge40_demorgan_i_90 = and i1 %tmp_738, %deleted_ones_7_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_90"/></StgValue>
</operation>

<operation id="4979" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:841  %tmp183_demorgan = or i1 %p_38_i_i_9, %brmerge40_demorgan_i_90

]]></Node>
<StgValue><ssdm name="tmp183_demorgan"/></StgValue>
</operation>

<operation id="4980" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:842  %tmp183 = xor i1 %tmp183_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="4981" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:843  %underflow_14_9 = and i1 %tmp_735, %tmp183

]]></Node>
<StgValue><ssdm name="underflow_14_9"/></StgValue>
</operation>

<operation id="4982" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:844  %brmerge_i_i_i7_9 = or i1 %underflow_14_9, %overflow_14_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_9"/></StgValue>
</operation>

<operation id="4983" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp><literal name="carry_21_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4634" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:910  %tmp_749 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_749"/></StgValue>
</operation>

<operation id="4984" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:916  %deleted_zeros_7_s = select i1 %carry_21_s, i1 %Range1_all_ones_7_s, i1 %Range1_all_zeros_7_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_7_s"/></StgValue>
</operation>

<operation id="4985" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1047">
<or_exp><and_exp><literal name="carry_21_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:917  %tmp_265_s = xor i1 %tmp_749, true

]]></Node>
<StgValue><ssdm name="tmp_265_s"/></StgValue>
</operation>

<operation id="4986" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp><literal name="carry_21_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:918  %p_41_i_i_s = and i1 %Range2_all_ones_7_s, %tmp_265_s

]]></Node>
<StgValue><ssdm name="p_41_i_i_s"/></StgValue>
</operation>

<operation id="4987" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:919  %deleted_ones_7_s = select i1 %carry_21_s, i1 %p_41_i_i_s, i1 %Range1_all_ones_7_s

]]></Node>
<StgValue><ssdm name="deleted_ones_7_s"/></StgValue>
</operation>

<operation id="4988" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:920  %p_38_i_i_s = and i1 %carry_21_s, %Range1_all_ones_7_s

]]></Node>
<StgValue><ssdm name="p_38_i_i_s"/></StgValue>
</operation>

<operation id="4989" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:921  %p_not_i_i7_s = xor i1 %deleted_zeros_7_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_s"/></StgValue>
</operation>

<operation id="4990" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:922  %brmerge_i_i4_s = or i1 %tmp_748, %p_not_i_i7_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i4_s"/></StgValue>
</operation>

<operation id="4991" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:923  %tmp_267_s = xor i1 %tmp_745, true

]]></Node>
<StgValue><ssdm name="tmp_267_s"/></StgValue>
</operation>

<operation id="4992" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:924  %overflow_14_s = and i1 %brmerge_i_i4_s, %tmp_267_s

]]></Node>
<StgValue><ssdm name="overflow_14_s"/></StgValue>
</operation>

<operation id="4993" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:925  %brmerge40_demorgan_i_92 = and i1 %tmp_748, %deleted_ones_7_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_92"/></StgValue>
</operation>

<operation id="4994" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:926  %tmp187_demorgan = or i1 %p_38_i_i_s, %brmerge40_demorgan_i_92

]]></Node>
<StgValue><ssdm name="tmp187_demorgan"/></StgValue>
</operation>

<operation id="4995" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:927  %tmp187 = xor i1 %tmp187_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="4996" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:928  %underflow_14_s = and i1 %tmp_745, %tmp187

]]></Node>
<StgValue><ssdm name="underflow_14_s"/></StgValue>
</operation>

<operation id="4997" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:929  %brmerge_i_i_i7_s = or i1 %underflow_14_s, %overflow_14_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_s"/></StgValue>
</operation>

<operation id="4998" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1052">
<or_exp><and_exp><literal name="carry_21_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4719" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader140.preheader_ifconv:995  %tmp_759 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_85_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_759"/></StgValue>
</operation>

<operation id="4999" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1001  %deleted_zeros_7_10 = select i1 %carry_21_10, i1 %Range1_all_ones_7_10, i1 %Range1_all_zeros_7_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_7_10"/></StgValue>
</operation>

<operation id="5000" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="carry_21_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1002  %tmp_265_10 = xor i1 %tmp_759, true

]]></Node>
<StgValue><ssdm name="tmp_265_10"/></StgValue>
</operation>

<operation id="5001" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1050">
<or_exp><and_exp><literal name="carry_21_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1003  %p_41_i_i_10 = and i1 %Range2_all_ones_7_10, %tmp_265_10

]]></Node>
<StgValue><ssdm name="p_41_i_i_10"/></StgValue>
</operation>

<operation id="5002" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1004  %deleted_ones_7_10 = select i1 %carry_21_10, i1 %p_41_i_i_10, i1 %Range1_all_ones_7_10

]]></Node>
<StgValue><ssdm name="deleted_ones_7_10"/></StgValue>
</operation>

<operation id="5003" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1005  %p_38_i_i_10 = and i1 %carry_21_10, %Range1_all_ones_7_10

]]></Node>
<StgValue><ssdm name="p_38_i_i_10"/></StgValue>
</operation>

<operation id="5004" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1006  %p_not_i_i7_10 = xor i1 %deleted_zeros_7_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i7_10"/></StgValue>
</operation>

<operation id="5005" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1007  %brmerge_i_i4_10 = or i1 %tmp_758, %p_not_i_i7_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i4_10"/></StgValue>
</operation>

<operation id="5006" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1008  %tmp_267_10 = xor i1 %tmp_755, true

]]></Node>
<StgValue><ssdm name="tmp_267_10"/></StgValue>
</operation>

<operation id="5007" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1009  %overflow_14_10 = and i1 %brmerge_i_i4_10, %tmp_267_10

]]></Node>
<StgValue><ssdm name="overflow_14_10"/></StgValue>
</operation>

<operation id="5008" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1010  %brmerge40_demorgan_i_94 = and i1 %tmp_758, %deleted_ones_7_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_94"/></StgValue>
</operation>

<operation id="5009" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1011  %tmp191_demorgan = or i1 %p_38_i_i_10, %brmerge40_demorgan_i_94

]]></Node>
<StgValue><ssdm name="tmp191_demorgan"/></StgValue>
</operation>

<operation id="5010" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1012  %tmp191 = xor i1 %tmp191_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="5011" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1013  %underflow_14_10 = and i1 %tmp_755, %tmp191

]]></Node>
<StgValue><ssdm name="underflow_14_10"/></StgValue>
</operation>

<operation id="5012" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1014  %brmerge_i_i_i7_10 = or i1 %underflow_14_10, %overflow_14_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i7_10"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="5013" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:80  %tmp148 = or i1 %brmerge40_demorgan_i_72, %tmp_131

]]></Node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="5014" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:81  %underflow_14_not = or i1 %tmp148, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_14_not"/></StgValue>
</operation>

<operation id="5015" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:82  %p_Val2_87_mux = select i1 %brmerge_i_i_i7, i8 127, i8 %p_Val2_23

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux"/></StgValue>
</operation>

<operation id="5016" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:83  %p_Val2_7_158 = select i1 %underflow_14, i8 -128, i8 %p_Val2_23

]]></Node>
<StgValue><ssdm name="p_Val2_7_158"/></StgValue>
</operation>

<operation id="5017" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:84  %this_assign_38_1 = select i1 %underflow_14_not, i8 %p_Val2_87_mux, i8 %p_Val2_7_158

]]></Node>
<StgValue><ssdm name="this_assign_38_1"/></StgValue>
</operation>

<operation id="5018" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:85  store i8 %this_assign_38_1, i8* %ShuffleConvs_2_Downs_240, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5019" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:165  %tmp152 = or i1 %brmerge40_demorgan_i_74, %tmp_267_1

]]></Node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="5020" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:166  %underflow_14_not_1 = or i1 %tmp152, %p_38_i_i_1

]]></Node>
<StgValue><ssdm name="underflow_14_not_1"/></StgValue>
</operation>

<operation id="5021" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:167  %p_Val2_87_mux_1 = select i1 %brmerge_i_i_i7_1, i8 127, i8 %p_Val2_87_1

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_1"/></StgValue>
</operation>

<operation id="5022" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:168  %p_Val2_87_1_160 = select i1 %underflow_14_1, i8 -128, i8 %p_Val2_87_1

]]></Node>
<StgValue><ssdm name="p_Val2_87_1_160"/></StgValue>
</operation>

<operation id="5023" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:169  %this_assign_38_1_1 = select i1 %underflow_14_not_1, i8 %p_Val2_87_mux_1, i8 %p_Val2_87_1_160

]]></Node>
<StgValue><ssdm name="this_assign_38_1_1"/></StgValue>
</operation>

<operation id="5024" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:170  store i8 %this_assign_38_1_1, i8* %ShuffleConvs_2_Downs_256, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5025" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:250  %tmp156 = or i1 %brmerge40_demorgan_i_76, %tmp_267_2

]]></Node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="5026" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:251  %underflow_14_not_2 = or i1 %tmp156, %p_38_i_i_2

]]></Node>
<StgValue><ssdm name="underflow_14_not_2"/></StgValue>
</operation>

<operation id="5027" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:252  %p_Val2_87_mux_2 = select i1 %brmerge_i_i_i7_2, i8 127, i8 %p_Val2_87_2

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_2"/></StgValue>
</operation>

<operation id="5028" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:253  %p_Val2_87_2_162 = select i1 %underflow_14_2, i8 -128, i8 %p_Val2_87_2

]]></Node>
<StgValue><ssdm name="p_Val2_87_2_162"/></StgValue>
</operation>

<operation id="5029" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:254  %this_assign_38_1_2 = select i1 %underflow_14_not_2, i8 %p_Val2_87_mux_2, i8 %p_Val2_87_2_162

]]></Node>
<StgValue><ssdm name="this_assign_38_1_2"/></StgValue>
</operation>

<operation id="5030" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:255  store i8 %this_assign_38_1_2, i8* %ShuffleConvs_2_Downs_262, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5031" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:335  %tmp160 = or i1 %brmerge40_demorgan_i_78, %tmp_267_3

]]></Node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="5032" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:336  %underflow_14_not_3 = or i1 %tmp160, %p_38_i_i_3

]]></Node>
<StgValue><ssdm name="underflow_14_not_3"/></StgValue>
</operation>

<operation id="5033" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:337  %p_Val2_87_mux_3 = select i1 %brmerge_i_i_i7_3, i8 127, i8 %p_Val2_87_3

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_3"/></StgValue>
</operation>

<operation id="5034" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:338  %p_Val2_87_3_164 = select i1 %underflow_14_3, i8 -128, i8 %p_Val2_87_3

]]></Node>
<StgValue><ssdm name="p_Val2_87_3_164"/></StgValue>
</operation>

<operation id="5035" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:339  %this_assign_38_1_3 = select i1 %underflow_14_not_3, i8 %p_Val2_87_mux_3, i8 %p_Val2_87_3_164

]]></Node>
<StgValue><ssdm name="this_assign_38_1_3"/></StgValue>
</operation>

<operation id="5036" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:340  store i8 %this_assign_38_1_3, i8* %ShuffleConvs_2_Downs_248, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5037" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:420  %tmp164 = or i1 %brmerge40_demorgan_i_80, %tmp_267_4

]]></Node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="5038" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:421  %underflow_14_not_4 = or i1 %tmp164, %p_38_i_i_4

]]></Node>
<StgValue><ssdm name="underflow_14_not_4"/></StgValue>
</operation>

<operation id="5039" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:422  %p_Val2_87_mux_4 = select i1 %brmerge_i_i_i7_4, i8 127, i8 %p_Val2_87_4

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_4"/></StgValue>
</operation>

<operation id="5040" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:423  %p_Val2_87_4_166 = select i1 %underflow_14_4, i8 -128, i8 %p_Val2_87_4

]]></Node>
<StgValue><ssdm name="p_Val2_87_4_166"/></StgValue>
</operation>

<operation id="5041" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:424  %this_assign_38_1_4 = select i1 %underflow_14_not_4, i8 %p_Val2_87_mux_4, i8 %p_Val2_87_4_166

]]></Node>
<StgValue><ssdm name="this_assign_38_1_4"/></StgValue>
</operation>

<operation id="5042" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:425  store i8 %this_assign_38_1_4, i8* %ShuffleConvs_2_Downs_260, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5043" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:505  %tmp168 = or i1 %brmerge40_demorgan_i_82, %tmp_267_5

]]></Node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="5044" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:506  %underflow_14_not_5 = or i1 %tmp168, %p_38_i_i_5

]]></Node>
<StgValue><ssdm name="underflow_14_not_5"/></StgValue>
</operation>

<operation id="5045" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:507  %p_Val2_87_mux_5 = select i1 %brmerge_i_i_i7_5, i8 127, i8 %p_Val2_87_5

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_5"/></StgValue>
</operation>

<operation id="5046" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:508  %p_Val2_87_5_168 = select i1 %underflow_14_5, i8 -128, i8 %p_Val2_87_5

]]></Node>
<StgValue><ssdm name="p_Val2_87_5_168"/></StgValue>
</operation>

<operation id="5047" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:509  %this_assign_38_1_5 = select i1 %underflow_14_not_5, i8 %p_Val2_87_mux_5, i8 %p_Val2_87_5_168

]]></Node>
<StgValue><ssdm name="this_assign_38_1_5"/></StgValue>
</operation>

<operation id="5048" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:510  store i8 %this_assign_38_1_5, i8* %ShuffleConvs_2_Downs_254, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5049" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:590  %tmp172 = or i1 %brmerge40_demorgan_i_84, %tmp_267_6

]]></Node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="5050" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:591  %underflow_14_not_6 = or i1 %tmp172, %p_38_i_i_6

]]></Node>
<StgValue><ssdm name="underflow_14_not_6"/></StgValue>
</operation>

<operation id="5051" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:592  %p_Val2_87_mux_6 = select i1 %brmerge_i_i_i7_6, i8 127, i8 %p_Val2_87_6

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_6"/></StgValue>
</operation>

<operation id="5052" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:593  %p_Val2_87_6_170 = select i1 %underflow_14_6, i8 -128, i8 %p_Val2_87_6

]]></Node>
<StgValue><ssdm name="p_Val2_87_6_170"/></StgValue>
</operation>

<operation id="5053" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:594  %this_assign_38_1_6 = select i1 %underflow_14_not_6, i8 %p_Val2_87_mux_6, i8 %p_Val2_87_6_170

]]></Node>
<StgValue><ssdm name="this_assign_38_1_6"/></StgValue>
</operation>

<operation id="5054" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:595  store i8 %this_assign_38_1_6, i8* %ShuffleConvs_2_Downs_242, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5055" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:675  %tmp176 = or i1 %brmerge40_demorgan_i_86, %tmp_267_7

]]></Node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="5056" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:676  %underflow_14_not_7 = or i1 %tmp176, %p_38_i_i_7

]]></Node>
<StgValue><ssdm name="underflow_14_not_7"/></StgValue>
</operation>

<operation id="5057" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:677  %p_Val2_87_mux_7 = select i1 %brmerge_i_i_i7_7, i8 127, i8 %p_Val2_87_7

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_7"/></StgValue>
</operation>

<operation id="5058" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:678  %p_Val2_87_7_172 = select i1 %underflow_14_7, i8 -128, i8 %p_Val2_87_7

]]></Node>
<StgValue><ssdm name="p_Val2_87_7_172"/></StgValue>
</operation>

<operation id="5059" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:679  %this_assign_38_1_7 = select i1 %underflow_14_not_7, i8 %p_Val2_87_mux_7, i8 %p_Val2_87_7_172

]]></Node>
<StgValue><ssdm name="this_assign_38_1_7"/></StgValue>
</operation>

<operation id="5060" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:680  store i8 %this_assign_38_1_7, i8* %ShuffleConvs_2_Downs_250, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5061" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:760  %tmp180 = or i1 %brmerge40_demorgan_i_88, %tmp_267_8

]]></Node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="5062" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:761  %underflow_14_not_8 = or i1 %tmp180, %p_38_i_i_8

]]></Node>
<StgValue><ssdm name="underflow_14_not_8"/></StgValue>
</operation>

<operation id="5063" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:762  %p_Val2_87_mux_8 = select i1 %brmerge_i_i_i7_8, i8 127, i8 %p_Val2_87_8

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_8"/></StgValue>
</operation>

<operation id="5064" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:763  %p_Val2_87_8_174 = select i1 %underflow_14_8, i8 -128, i8 %p_Val2_87_8

]]></Node>
<StgValue><ssdm name="p_Val2_87_8_174"/></StgValue>
</operation>

<operation id="5065" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:764  %this_assign_38_1_8 = select i1 %underflow_14_not_8, i8 %p_Val2_87_mux_8, i8 %p_Val2_87_8_174

]]></Node>
<StgValue><ssdm name="this_assign_38_1_8"/></StgValue>
</operation>

<operation id="5066" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:765  store i8 %this_assign_38_1_8, i8* %ShuffleConvs_2_Downs_246, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5067" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:845  %tmp184 = or i1 %brmerge40_demorgan_i_90, %tmp_267_9

]]></Node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="5068" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:846  %underflow_14_not_9 = or i1 %tmp184, %p_38_i_i_9

]]></Node>
<StgValue><ssdm name="underflow_14_not_9"/></StgValue>
</operation>

<operation id="5069" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:847  %p_Val2_87_mux_9 = select i1 %brmerge_i_i_i7_9, i8 127, i8 %p_Val2_87_9

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_9"/></StgValue>
</operation>

<operation id="5070" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:848  %p_Val2_87_9_176 = select i1 %underflow_14_9, i8 -128, i8 %p_Val2_87_9

]]></Node>
<StgValue><ssdm name="p_Val2_87_9_176"/></StgValue>
</operation>

<operation id="5071" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:849  %this_assign_38_1_9 = select i1 %underflow_14_not_9, i8 %p_Val2_87_mux_9, i8 %p_Val2_87_9_176

]]></Node>
<StgValue><ssdm name="this_assign_38_1_9"/></StgValue>
</operation>

<operation id="5072" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:850  store i8 %this_assign_38_1_9, i8* %ShuffleConvs_2_Downs_252, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5073" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:930  %tmp188 = or i1 %brmerge40_demorgan_i_92, %tmp_267_s

]]></Node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="5074" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:931  %underflow_14_not_s = or i1 %tmp188, %p_38_i_i_s

]]></Node>
<StgValue><ssdm name="underflow_14_not_s"/></StgValue>
</operation>

<operation id="5075" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:932  %p_Val2_87_mux_s = select i1 %brmerge_i_i_i7_s, i8 127, i8 %p_Val2_87_s

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_s"/></StgValue>
</operation>

<operation id="5076" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:933  %p_Val2_87_s_179 = select i1 %underflow_14_s, i8 -128, i8 %p_Val2_87_s

]]></Node>
<StgValue><ssdm name="p_Val2_87_s_179"/></StgValue>
</operation>

<operation id="5077" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:934  %this_assign_38_1_s = select i1 %underflow_14_not_s, i8 %p_Val2_87_mux_s, i8 %p_Val2_87_s_179

]]></Node>
<StgValue><ssdm name="this_assign_38_1_s"/></StgValue>
</operation>

<operation id="5078" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:935  store i8 %this_assign_38_1_s, i8* %ShuffleConvs_2_Downs_244, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5079" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1015  %tmp192 = or i1 %brmerge40_demorgan_i_94, %tmp_267_10

]]></Node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="5080" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader140.preheader_ifconv:1016  %underflow_14_not_10 = or i1 %tmp192, %p_38_i_i_10

]]></Node>
<StgValue><ssdm name="underflow_14_not_10"/></StgValue>
</operation>

<operation id="5081" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:1017  %p_Val2_87_mux_10 = select i1 %brmerge_i_i_i7_10, i8 127, i8 %p_Val2_87_10

]]></Node>
<StgValue><ssdm name="p_Val2_87_mux_10"/></StgValue>
</operation>

<operation id="5082" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:1018  %p_Val2_87_10_181 = select i1 %underflow_14_10, i8 -128, i8 %p_Val2_87_10

]]></Node>
<StgValue><ssdm name="p_Val2_87_10_181"/></StgValue>
</operation>

<operation id="5083" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader140.preheader_ifconv:1019  %this_assign_38_1_10 = select i1 %underflow_14_not_10, i8 %p_Val2_87_mux_10, i8 %p_Val2_87_10_181

]]></Node>
<StgValue><ssdm name="this_assign_38_1_10"/></StgValue>
</operation>

<operation id="5084" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader140.preheader_ifconv:1020  store i8 %this_assign_38_1_10, i8* %ShuffleConvs_2_Downs_258, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5085" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="0" op_0_bw="0">
<![CDATA[
.preheader140.preheader_ifconv:1021  br label %.preheader141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="5086" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten2 = phi i13 [ %indvar_flatten_next3, %._crit_edge158 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="5087" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:1  %co8 = phi i7 [ %arrayNo_cast1_mid2_v_1, %._crit_edge158 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co8"/></StgValue>
</operation>

<operation id="5088" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten3 = phi i8 [ %indvar_flatten_next2, %._crit_edge158 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="5089" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:3  %h11 = phi i4 [ %h11_cast_mid2, %._crit_edge158 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h11"/></StgValue>
</operation>

<operation id="5090" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:4  %w11 = phi i4 [ %w_14, %._crit_edge158 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w11"/></StgValue>
</operation>

<operation id="5091" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:5  %exitcond_flatten3 = icmp eq i13 %indvar_flatten2, -2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="5092" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:6  %indvar_flatten_next3 = add i13 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="5093" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten3, label %10, label %.preheader139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5094" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4764" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139:0  %co_8 = add i7 1, %co8

]]></Node>
<StgValue><ssdm name="co_8"/></StgValue>
</operation>

<operation id="5095" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4766" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader139:2  %exitcond_flatten2 = icmp eq i8 %indvar_flatten3, 64

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="5096" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4768" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader139:4  %arrayNo_cast1_mid2_v_1 = select i1 %exitcond_flatten2, i7 %co_8, i7 %co8

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v_1"/></StgValue>
</operation>

<operation id="5097" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4823" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader139:59  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="5098" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4931" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge158:2  %indvar_flatten21_op = add i8 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="5099" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4932" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge158:3  %indvar_flatten_next2 = select i1 %exitcond_flatten2, i8 1, i8 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="5100" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4767" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader139:3  %h11_mid = select i1 %exitcond_flatten2, i4 1, i4 %h11

]]></Node>
<StgValue><ssdm name="h11_mid"/></StgValue>
</operation>

<operation id="5101" st_id="84" stage="11" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>

<operation id="5102" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4772" bw="16" op_0_bw="7">
<![CDATA[
.preheader139:8  %zext1_cast = zext i7 %arrayNo_cast1_mid2_v_1 to i16

]]></Node>
<StgValue><ssdm name="zext1_cast"/></StgValue>
</operation>

<operation id="5103" st_id="84" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4773" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader139:9  %mul1 = mul i16 171, %zext1_cast

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="5104" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4774" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader139:10  %tmp_512 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %mul1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="5105" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader139:18  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten2, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="5106" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4783" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader139:19  %exitcond12 = icmp eq i4 %w11, -7

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="5107" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader139:20  %exitcond_mid = and i1 %exitcond12, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="5108" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4785" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader139:21  %h_13 = add i4 1, %h11_mid

]]></Node>
<StgValue><ssdm name="h_13"/></StgValue>
</operation>

<operation id="5109" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader139:22  %tmp_270 = or i1 %exitcond_mid, %exitcond_flatten2

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="5110" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4787" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader139:23  %w12_mid2 = select i1 %tmp_270, i4 1, i4 %w11

]]></Node>
<StgValue><ssdm name="w12_mid2"/></StgValue>
</operation>

<operation id="5111" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4788" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader139:24  %h11_cast_mid2 = select i1 %exitcond_mid, i4 %h_13, i4 %h11_mid

]]></Node>
<StgValue><ssdm name="h11_cast_mid2"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="5112" st_id="85" stage="10" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>

<operation id="5113" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4775" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader139:11  %tmp_513 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_512, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="5114" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4776" bw="10" op_0_bw="7">
<![CDATA[
.preheader139:12  %tmp_266 = sext i7 %tmp_513 to i10

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="5115" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4777" bw="11" op_0_bw="10">
<![CDATA[
.preheader139:13  %p_shl30_cast = zext i10 %tmp_266 to i11

]]></Node>
<StgValue><ssdm name="p_shl30_cast"/></StgValue>
</operation>

<operation id="5116" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4778" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader139:14  %tmp_514 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_512, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="5117" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4779" bw="8" op_0_bw="5">
<![CDATA[
.preheader139:15  %tmp_268 = sext i5 %tmp_514 to i8

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="5118" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4780" bw="11" op_0_bw="8">
<![CDATA[
.preheader139:16  %p_shl31_cast = zext i8 %tmp_268 to i11

]]></Node>
<StgValue><ssdm name="p_shl31_cast"/></StgValue>
</operation>

<operation id="5119" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4781" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader139:17  %tmp_269 = add i11 %p_shl30_cast, %p_shl31_cast

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="5120" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4789" bw="11" op_0_bw="4">
<![CDATA[
.preheader139:25  %h11_cast_mid2_cast = zext i4 %h11_cast_mid2 to i11

]]></Node>
<StgValue><ssdm name="h11_cast_mid2_cast"/></StgValue>
</operation>

<operation id="5121" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4790" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader139:26  %tmp_271 = add i11 %h11_cast_mid2_cast, %tmp_269

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="5122" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4791" bw="7" op_0_bw="11">
<![CDATA[
.preheader139:27  %tmp_515 = trunc i11 %tmp_271 to i7

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="5123" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4792" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader139:28  %p_shl28_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_515, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="5124" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4793" bw="9" op_0_bw="11">
<![CDATA[
.preheader139:29  %tmp_516 = trunc i11 %tmp_271 to i9

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="5125" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4794" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader139:30  %p_shl29_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_516, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl29_cast"/></StgValue>
</operation>

<operation id="5126" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4795" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader139:31  %tmp_274 = add i10 %p_shl28_cast, %p_shl29_cast

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="5127" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4796" bw="10" op_0_bw="4">
<![CDATA[
.preheader139:32  %w12_cast_cast = zext i4 %w12_mid2 to i10

]]></Node>
<StgValue><ssdm name="w12_cast_cast"/></StgValue>
</operation>

<operation id="5128" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4797" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader139:33  %tmp_275 = add i10 %w12_cast_cast, %tmp_274

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="5129" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4929" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge158:0  %empty_182 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="5130" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4930" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge158:1  %w_14 = add i4 %w12_mid2, 1

]]></Node>
<StgValue><ssdm name="w_14"/></StgValue>
</operation>

<operation id="5131" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4933" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge158:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="5132" st_id="86" stage="9" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="5133" st_id="87" stage="8" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="5134" st_id="88" stage="7" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="5135" st_id="89" stage="6" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="5136" st_id="90" stage="5" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="5137" st_id="91" stage="4" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="5138" st_id="92" stage="3" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="5139" st_id="93" stage="2" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>

<operation id="5140" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4798" bw="32" op_0_bw="10">
<![CDATA[
.preheader139:34  %tmp_275_cast = zext i10 %tmp_275 to i32

]]></Node>
<StgValue><ssdm name="tmp_275_cast"/></StgValue>
</operation>

<operation id="5141" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4799" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:35  %ShuffleConvs_2_Downs_287 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_287"/></StgValue>
</operation>

<operation id="5142" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4800" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:36  %ShuffleConvs_2_Downs_288 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_288"/></StgValue>
</operation>

<operation id="5143" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4801" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:37  %ShuffleConvs_2_Downs_289 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_289"/></StgValue>
</operation>

<operation id="5144" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4802" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:38  %ShuffleConvs_2_Downs_290 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_290"/></StgValue>
</operation>

<operation id="5145" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4803" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:39  %ShuffleConvs_2_Downs_291 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_291"/></StgValue>
</operation>

<operation id="5146" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4804" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:40  %ShuffleConvs_2_Downs_292 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_292"/></StgValue>
</operation>

<operation id="5147" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4805" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:41  %ShuffleConvs_2_Downs_293 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_293"/></StgValue>
</operation>

<operation id="5148" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4806" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:42  %ShuffleConvs_2_Downs_294 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_294"/></StgValue>
</operation>

<operation id="5149" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4807" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:43  %ShuffleConvs_2_Downs_295 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_295"/></StgValue>
</operation>

<operation id="5150" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4808" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:44  %ShuffleConvs_2_Downs_296 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_296"/></StgValue>
</operation>

<operation id="5151" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4809" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:45  %ShuffleConvs_2_Downs_297 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_297"/></StgValue>
</operation>

<operation id="5152" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4810" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:46  %ShuffleConvs_2_Downs_298 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_298"/></StgValue>
</operation>

<operation id="5153" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4811" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:47  %ShuffleConvs_2_Downs_299 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_299"/></StgValue>
</operation>

<operation id="5154" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4812" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:48  %ShuffleConvs_2_Downs_300 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_300"/></StgValue>
</operation>

<operation id="5155" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4813" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:49  %ShuffleConvs_2_Downs_301 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_301"/></StgValue>
</operation>

<operation id="5156" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4814" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:50  %ShuffleConvs_2_Downs_302 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_302"/></StgValue>
</operation>

<operation id="5157" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4815" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:51  %ShuffleConvs_2_Downs_303 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_303"/></StgValue>
</operation>

<operation id="5158" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4816" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:52  %ShuffleConvs_2_Downs_304 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_304"/></StgValue>
</operation>

<operation id="5159" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4817" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:53  %ShuffleConvs_2_Downs_305 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_305"/></StgValue>
</operation>

<operation id="5160" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4818" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:54  %ShuffleConvs_2_Downs_306 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_306"/></StgValue>
</operation>

<operation id="5161" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4819" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:55  %ShuffleConvs_2_Downs_307 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_307"/></StgValue>
</operation>

<operation id="5162" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4820" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:56  %ShuffleConvs_2_Downs_308 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_308"/></StgValue>
</operation>

<operation id="5163" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4821" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:57  %ShuffleConvs_2_Downs_309 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_309"/></StgValue>
</operation>

<operation id="5164" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4822" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader139:58  %ShuffleConvs_2_Downs_310 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_310"/></StgValue>
</operation>

<operation id="5165" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4825" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:61  %ShuffleConvs_2_Downs_311 = load i8* %ShuffleConvs_2_Downs_300, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_311"/></StgValue>
</operation>

<operation id="5166" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4826" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:62  %ShuffleConvs_2_Downs_312 = load i8* %ShuffleConvs_2_Downs_308, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_312"/></StgValue>
</operation>

<operation id="5167" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4827" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:63  %ShuffleConvs_2_Downs_313 = load i8* %ShuffleConvs_2_Downs_295, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_313"/></StgValue>
</operation>

<operation id="5168" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4828" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:64  %ShuffleConvs_2_Downs_314 = load i8* %ShuffleConvs_2_Downs_306, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_314"/></StgValue>
</operation>

<operation id="5169" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4829" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:65  %ShuffleConvs_2_Downs_315 = load i8* %ShuffleConvs_2_Downs_301, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_315"/></StgValue>
</operation>

<operation id="5170" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4830" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:66  %ShuffleConvs_2_Downs_316 = load i8* %ShuffleConvs_2_Downs_294, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_316"/></StgValue>
</operation>

<operation id="5171" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4831" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:67  %ShuffleConvs_2_Downs_317 = load i8* %ShuffleConvs_2_Downs_297, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_317"/></StgValue>
</operation>

<operation id="5172" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4832" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:68  %ShuffleConvs_2_Downs_318 = load i8* %ShuffleConvs_2_Downs_310, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_318"/></StgValue>
</operation>

<operation id="5173" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:69  %ShuffleConvs_2_Downs_319 = load i8* %ShuffleConvs_2_Downs_307, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_319"/></StgValue>
</operation>

<operation id="5174" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4834" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:70  %ShuffleConvs_2_Downs_320 = load i8* %ShuffleConvs_2_Downs_289, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_320"/></StgValue>
</operation>

<operation id="5175" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4835" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:71  %ShuffleConvs_2_Downs_321 = load i8* %ShuffleConvs_2_Downs_287, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_321"/></StgValue>
</operation>

<operation id="5176" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4836" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:72  %ShuffleConvs_2_Downs_322 = load i8* %ShuffleConvs_2_Downs_292, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_322"/></StgValue>
</operation>

<operation id="5177" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4837" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:73  %ShuffleConvs_2_Downs_323 = load i8* %ShuffleConvs_2_Downs_288, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_323"/></StgValue>
</operation>

<operation id="5178" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4838" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:74  %ShuffleConvs_2_Downs_324 = load i8* %ShuffleConvs_2_Downs_303, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_324"/></StgValue>
</operation>

<operation id="5179" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4839" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:75  %ShuffleConvs_2_Downs_325 = load i8* %ShuffleConvs_2_Downs_309, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_325"/></StgValue>
</operation>

<operation id="5180" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4840" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:76  %ShuffleConvs_2_Downs_326 = load i8* %ShuffleConvs_2_Downs_296, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_326"/></StgValue>
</operation>

<operation id="5181" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4841" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:77  %ShuffleConvs_2_Downs_327 = load i8* %ShuffleConvs_2_Downs_305, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_327"/></StgValue>
</operation>

<operation id="5182" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4842" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:78  %ShuffleConvs_2_Downs_328 = load i8* %ShuffleConvs_2_Downs_302, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_328"/></StgValue>
</operation>

<operation id="5183" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4843" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:79  %ShuffleConvs_2_Downs_329 = load i8* %ShuffleConvs_2_Downs_290, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_329"/></StgValue>
</operation>

<operation id="5184" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4844" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:80  %ShuffleConvs_2_Downs_330 = load i8* %ShuffleConvs_2_Downs_298, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_330"/></StgValue>
</operation>

<operation id="5185" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4845" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:81  %ShuffleConvs_2_Downs_331 = load i8* %ShuffleConvs_2_Downs_293, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_331"/></StgValue>
</operation>

<operation id="5186" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4846" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:82  %ShuffleConvs_2_Downs_332 = load i8* %ShuffleConvs_2_Downs_299, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_332"/></StgValue>
</operation>

<operation id="5187" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4847" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:83  %ShuffleConvs_2_Downs_333 = load i8* %ShuffleConvs_2_Downs_291, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_333"/></StgValue>
</operation>

<operation id="5188" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4848" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:84  %ShuffleConvs_2_Downs_334 = load i8* %ShuffleConvs_2_Downs_304, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_334"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="5189" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4765" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader139:1  %empty_183 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="5190" st_id="94" stage="1" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>

<operation id="5191" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4770" bw="32" op_0_bw="7">
<![CDATA[
.preheader139:6  %arrayNo_cast1_mid2 = zext i7 %arrayNo_cast1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2"/></StgValue>
</operation>

<operation id="5192" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4771" bw="6" op_0_bw="7">
<![CDATA[
.preheader139:7  %tmp_511 = trunc i7 %arrayNo_cast1_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="5193" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4824" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader139:60  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5194" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4825" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:61  %ShuffleConvs_2_Downs_311 = load i8* %ShuffleConvs_2_Downs_300, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_311"/></StgValue>
</operation>

<operation id="5195" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4826" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:62  %ShuffleConvs_2_Downs_312 = load i8* %ShuffleConvs_2_Downs_308, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_312"/></StgValue>
</operation>

<operation id="5196" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4827" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:63  %ShuffleConvs_2_Downs_313 = load i8* %ShuffleConvs_2_Downs_295, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_313"/></StgValue>
</operation>

<operation id="5197" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4828" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:64  %ShuffleConvs_2_Downs_314 = load i8* %ShuffleConvs_2_Downs_306, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_314"/></StgValue>
</operation>

<operation id="5198" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4829" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:65  %ShuffleConvs_2_Downs_315 = load i8* %ShuffleConvs_2_Downs_301, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_315"/></StgValue>
</operation>

<operation id="5199" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4830" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:66  %ShuffleConvs_2_Downs_316 = load i8* %ShuffleConvs_2_Downs_294, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_316"/></StgValue>
</operation>

<operation id="5200" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4831" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:67  %ShuffleConvs_2_Downs_317 = load i8* %ShuffleConvs_2_Downs_297, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_317"/></StgValue>
</operation>

<operation id="5201" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4832" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:68  %ShuffleConvs_2_Downs_318 = load i8* %ShuffleConvs_2_Downs_310, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_318"/></StgValue>
</operation>

<operation id="5202" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:69  %ShuffleConvs_2_Downs_319 = load i8* %ShuffleConvs_2_Downs_307, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_319"/></StgValue>
</operation>

<operation id="5203" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4834" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:70  %ShuffleConvs_2_Downs_320 = load i8* %ShuffleConvs_2_Downs_289, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_320"/></StgValue>
</operation>

<operation id="5204" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4835" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:71  %ShuffleConvs_2_Downs_321 = load i8* %ShuffleConvs_2_Downs_287, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_321"/></StgValue>
</operation>

<operation id="5205" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4836" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:72  %ShuffleConvs_2_Downs_322 = load i8* %ShuffleConvs_2_Downs_292, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_322"/></StgValue>
</operation>

<operation id="5206" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4837" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:73  %ShuffleConvs_2_Downs_323 = load i8* %ShuffleConvs_2_Downs_288, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_323"/></StgValue>
</operation>

<operation id="5207" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4838" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:74  %ShuffleConvs_2_Downs_324 = load i8* %ShuffleConvs_2_Downs_303, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_324"/></StgValue>
</operation>

<operation id="5208" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4839" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:75  %ShuffleConvs_2_Downs_325 = load i8* %ShuffleConvs_2_Downs_309, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_325"/></StgValue>
</operation>

<operation id="5209" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4840" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:76  %ShuffleConvs_2_Downs_326 = load i8* %ShuffleConvs_2_Downs_296, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_326"/></StgValue>
</operation>

<operation id="5210" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4841" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:77  %ShuffleConvs_2_Downs_327 = load i8* %ShuffleConvs_2_Downs_305, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_327"/></StgValue>
</operation>

<operation id="5211" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4842" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:78  %ShuffleConvs_2_Downs_328 = load i8* %ShuffleConvs_2_Downs_302, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_328"/></StgValue>
</operation>

<operation id="5212" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4843" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:79  %ShuffleConvs_2_Downs_329 = load i8* %ShuffleConvs_2_Downs_290, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_329"/></StgValue>
</operation>

<operation id="5213" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4844" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:80  %ShuffleConvs_2_Downs_330 = load i8* %ShuffleConvs_2_Downs_298, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_330"/></StgValue>
</operation>

<operation id="5214" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4845" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:81  %ShuffleConvs_2_Downs_331 = load i8* %ShuffleConvs_2_Downs_293, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_331"/></StgValue>
</operation>

<operation id="5215" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4846" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:82  %ShuffleConvs_2_Downs_332 = load i8* %ShuffleConvs_2_Downs_299, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_332"/></StgValue>
</operation>

<operation id="5216" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4847" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:83  %ShuffleConvs_2_Downs_333 = load i8* %ShuffleConvs_2_Downs_291, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_333"/></StgValue>
</operation>

<operation id="5217" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4848" bw="8" op_0_bw="9">
<![CDATA[
.preheader139:84  %ShuffleConvs_2_Downs_334 = load i8* %ShuffleConvs_2_Downs_304, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_334"/></StgValue>
</operation>

<operation id="5218" st_id="94" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4849" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="32">
<![CDATA[
.preheader139:85  %tmp_106 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %ShuffleConvs_2_Downs_311, i8 %ShuffleConvs_2_Downs_312, i8 %ShuffleConvs_2_Downs_313, i8 %ShuffleConvs_2_Downs_314, i8 %ShuffleConvs_2_Downs_315, i8 %ShuffleConvs_2_Downs_316, i8 %ShuffleConvs_2_Downs_317, i8 %ShuffleConvs_2_Downs_318, i8 %ShuffleConvs_2_Downs_319, i8 %ShuffleConvs_2_Downs_320, i8 %ShuffleConvs_2_Downs_321, i8 %ShuffleConvs_2_Downs_322, i8 %ShuffleConvs_2_Downs_323, i8 %ShuffleConvs_2_Downs_324, i8 %ShuffleConvs_2_Downs_325, i8 %ShuffleConvs_2_Downs_326, i8 %ShuffleConvs_2_Downs_327, i8 %ShuffleConvs_2_Downs_328, i8 %ShuffleConvs_2_Downs_329, i8 %ShuffleConvs_2_Downs_330, i8 %ShuffleConvs_2_Downs_331, i8 %ShuffleConvs_2_Downs_332, i8 %ShuffleConvs_2_Downs_333, i8 %ShuffleConvs_2_Downs_334, i32 %arrayNo_cast1_mid2)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="5219" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader139:86  %tmp_517 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_106, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="5220" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4851" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader139:87  br i1 %tmp_517, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5221" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4853" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i6 %tmp_511, label %branch23 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5222" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="4855" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch22:0  store i8 0, i8* %ShuffleConvs_2_Downs_291, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5223" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="4856" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5224" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="4858" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch21:0  store i8 0, i8* %ShuffleConvs_2_Downs_299, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5225" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="4859" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5226" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4861" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch20:0  store i8 0, i8* %ShuffleConvs_2_Downs_293, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5227" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4862" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5228" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4864" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch19:0  store i8 0, i8* %ShuffleConvs_2_Downs_298, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5229" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4865" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5230" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4867" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch18:0  store i8 0, i8* %ShuffleConvs_2_Downs_290, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5231" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4868" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5232" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4870" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch17:0  store i8 0, i8* %ShuffleConvs_2_Downs_302, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5233" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4871" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5234" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4873" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch16:0  store i8 0, i8* %ShuffleConvs_2_Downs_305, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5235" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4874" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5236" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4876" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch15:0  store i8 0, i8* %ShuffleConvs_2_Downs_296, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5237" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4877" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5238" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4879" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch14:0  store i8 0, i8* %ShuffleConvs_2_Downs_309, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5239" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4880" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5240" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4882" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch13:0  store i8 0, i8* %ShuffleConvs_2_Downs_303, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5241" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4883" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5242" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4885" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch12:0  store i8 0, i8* %ShuffleConvs_2_Downs_288, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5243" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4886" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5244" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4888" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch11:0  store i8 0, i8* %ShuffleConvs_2_Downs_292, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5245" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4889" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5246" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4891" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch10:0  store i8 0, i8* %ShuffleConvs_2_Downs_287, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5247" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4892" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5248" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4894" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch9:0  store i8 0, i8* %ShuffleConvs_2_Downs_289, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5249" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4895" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5250" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4897" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch8:0  store i8 0, i8* %ShuffleConvs_2_Downs_307, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5251" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4898" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5252" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4900" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch7:0  store i8 0, i8* %ShuffleConvs_2_Downs_310, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5253" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4901" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5254" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4903" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch6:0  store i8 0, i8* %ShuffleConvs_2_Downs_297, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5255" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4904" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5256" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4906" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch5:0  store i8 0, i8* %ShuffleConvs_2_Downs_294, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5257" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4907" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5258" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4909" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch4:0  store i8 0, i8* %ShuffleConvs_2_Downs_301, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5259" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4910" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5260" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4912" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch3:0  store i8 0, i8* %ShuffleConvs_2_Downs_306, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5261" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4913" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5262" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4915" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch2:0  store i8 0, i8* %ShuffleConvs_2_Downs_295, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5263" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4916" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5264" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4918" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1:0  store i8 0, i8* %ShuffleConvs_2_Downs_308, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5265" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4919" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5266" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4921" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch0:0  store i8 0, i8* %ShuffleConvs_2_Downs_300, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5267" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4922" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5268" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="!0"/>
<literal name="tmp_511" val="!1"/>
<literal name="tmp_511" val="!2"/>
<literal name="tmp_511" val="!3"/>
<literal name="tmp_511" val="!4"/>
<literal name="tmp_511" val="!5"/>
<literal name="tmp_511" val="!6"/>
<literal name="tmp_511" val="!7"/>
<literal name="tmp_511" val="!8"/>
<literal name="tmp_511" val="!9"/>
<literal name="tmp_511" val="!10"/>
<literal name="tmp_511" val="!11"/>
<literal name="tmp_511" val="!12"/>
<literal name="tmp_511" val="!13"/>
<literal name="tmp_511" val="!14"/>
<literal name="tmp_511" val="!15"/>
<literal name="tmp_511" val="!16"/>
<literal name="tmp_511" val="!17"/>
<literal name="tmp_511" val="!18"/>
<literal name="tmp_511" val="!19"/>
<literal name="tmp_511" val="!20"/>
<literal name="tmp_511" val="!21"/>
<literal name="tmp_511" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="4924" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch23:0  store i8 0, i8* %ShuffleConvs_2_Downs_304, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5269" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
<literal name="tmp_511" val="!0"/>
<literal name="tmp_511" val="!1"/>
<literal name="tmp_511" val="!2"/>
<literal name="tmp_511" val="!3"/>
<literal name="tmp_511" val="!4"/>
<literal name="tmp_511" val="!5"/>
<literal name="tmp_511" val="!6"/>
<literal name="tmp_511" val="!7"/>
<literal name="tmp_511" val="!8"/>
<literal name="tmp_511" val="!9"/>
<literal name="tmp_511" val="!10"/>
<literal name="tmp_511" val="!11"/>
<literal name="tmp_511" val="!12"/>
<literal name="tmp_511" val="!13"/>
<literal name="tmp_511" val="!14"/>
<literal name="tmp_511" val="!15"/>
<literal name="tmp_511" val="!16"/>
<literal name="tmp_511" val="!17"/>
<literal name="tmp_511" val="!18"/>
<literal name="tmp_511" val="!19"/>
<literal name="tmp_511" val="!20"/>
<literal name="tmp_511" val="!21"/>
<literal name="tmp_511" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="4925" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5270" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_517" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4927" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470:0  br label %._crit_edge158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="5271" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4935" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
