`timescale 1ns / 1ps

module demux(
    input wire clk,
    input wire [5:0] sw,
    output reg [0:0] led
  );

  always @(*) begin
    
  end
endmodule
