Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to W:/CCIP_fslCheck/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to W:/CCIP_fslCheck/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: duf_ip_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "duf_ip_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "duf_ip_top"
Output Format                      : NGC
Target Device                      : xc5vlx50-2-ff324

---- Source Options
Top Module Name                    : duf_ip_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : duf_ip_top.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/duf_ip_top is now defined in a different file.  It was defined in "W:/CCIP/duf_ip_top.vhd", and is now defined in "W:/CCIP_fslCheck/duf_ip_top.vhd".
WARNING:HDLParsers:3607 - Unit work/duf_ip_top/rtl is now defined in a different file.  It was defined in "W:/CCIP/duf_ip_top.vhd", and is now defined in "W:/CCIP_fslCheck/duf_ip_top.vhd".
WARNING:HDLParsers:3607 - Unit work/Communication_top is now defined in a different file.  It was defined in "W:/CCIP/Communication_top.vhd", and is now defined in "W:/CCIP_fslCheck/Communication_top.vhd".
WARNING:HDLParsers:3607 - Unit work/Communication_top/Behavioral is now defined in a different file.  It was defined in "W:/CCIP/Communication_top.vhd", and is now defined in "W:/CCIP_fslCheck/Communication_top.vhd".
WARNING:HDLParsers:3607 - Unit work/PowerUnit_top is now defined in a different file.  It was defined in "W:/CCIP/PowerUnit_top.vhd", and is now defined in "W:/CCIP_fslCheck/PowerUnit_top.vhd".
WARNING:HDLParsers:3607 - Unit work/PowerUnit_top/RTL is now defined in a different file.  It was defined in "W:/CCIP/PowerUnit_top.vhd", and is now defined in "W:/CCIP_fslCheck/PowerUnit_top.vhd".
WARNING:HDLParsers:3607 - Unit work/SlaveController_top is now defined in a different file.  It was defined in "W:/CCIP/SlaveController_top.vhd", and is now defined in "W:/CCIP_fslCheck/SlaveController_top.vhd".
WARNING:HDLParsers:3607 - Unit work/SlaveController_top/rtl is now defined in a different file.  It was defined in "W:/CCIP/SlaveController_top.vhd", and is now defined in "W:/CCIP_fslCheck/SlaveController_top.vhd".
WARNING:HDLParsers:3607 - Unit work/ADC_top is now defined in a different file.  It was defined in "W:/CCIP/ADC_TOP.vhd", and is now defined in "W:/CCIP_fslCheck/ADC_TOP.vhd".
WARNING:HDLParsers:3607 - Unit work/ADC_top/rtl is now defined in a different file.  It was defined in "W:/CCIP/ADC_TOP.vhd", and is now defined in "W:/CCIP_fslCheck/ADC_TOP.vhd".
WARNING:HDLParsers:3607 - Unit work/cfgUnit is now defined in a different file.  It was defined in "W:/CCIP/cfgUnit_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/cfgUnit_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/cfgUnit/rtl is now defined in a different file.  It was defined in "W:/CCIP/cfgUnit_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/cfgUnit_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/cyclical is now defined in a different file.  It was defined in "W:/CCIP/cyclical.vhd", and is now defined in "W:/CCIP_fslCheck/cyclical.vhd".
WARNING:HDLParsers:3607 - Unit work/cyclical/rtl is now defined in a different file.  It was defined in "W:/CCIP/cyclical.vhd", and is now defined in "W:/CCIP_fslCheck/cyclical.vhd".
WARNING:HDLParsers:3607 - Unit work/ESM is now defined in a different file.  It was defined in "W:/CCIP/ESM.vhd", and is now defined in "W:/CCIP_fslCheck/ESM.vhd".
WARNING:HDLParsers:3607 - Unit work/ESM/rtl is now defined in a different file.  It was defined in "W:/CCIP/ESM.vhd", and is now defined in "W:/CCIP_fslCheck/ESM.vhd".
WARNING:HDLParsers:3607 - Unit work/fsl_adapter is now defined in a different file.  It was defined in "W:/CCIP/fsl_adapter.vhd", and is now defined in "W:/CCIP_fslCheck/fsl_adapter.vhd".
WARNING:HDLParsers:3607 - Unit work/fsl_adapter/Behavioral is now defined in a different file.  It was defined in "W:/CCIP/fsl_adapter.vhd", and is now defined in "W:/CCIP_fslCheck/fsl_adapter.vhd".
WARNING:HDLParsers:3607 - Unit work/fwInfo is now defined in a different file.  It was defined in "W:/CCIP/fwInfo.vhd", and is now defined in "W:/CCIP_fslCheck/fwInfo.vhd".
WARNING:HDLParsers:3607 - Unit work/fwInfo/rtl is now defined in a different file.  It was defined in "W:/CCIP/fwInfo.vhd", and is now defined in "W:/CCIP_fslCheck/fwInfo.vhd".
WARNING:HDLParsers:3607 - Unit work/GPIO_top is now defined in a different file.  It was defined in "W:/CCIP/GPIO_TOP.vhd", and is now defined in "W:/CCIP_fslCheck/GPIO_TOP.vhd".
WARNING:HDLParsers:3607 - Unit work/GPIO_top/RTL is now defined in a different file.  It was defined in "W:/CCIP/GPIO_TOP.vhd", and is now defined in "W:/CCIP_fslCheck/GPIO_TOP.vhd".
WARNING:HDLParsers:3607 - Unit work/Inverter_Node_TOP is now defined in a different file.  It was defined in "W:/CCIP/Inverter_Node_Top_4K8K.vhd", and is now defined in "W:/CCIP_fslCheck/Inverter_Node_Top_4K8K.vhd".
WARNING:HDLParsers:3607 - Unit work/Inverter_Node_TOP/str is now defined in a different file.  It was defined in "W:/CCIP/Inverter_Node_Top_4K8K.vhd", and is now defined in "W:/CCIP_fslCheck/Inverter_Node_Top_4K8K.vhd".
WARNING:HDLParsers:3607 - Unit work/memCtrl is now defined in a different file.  It was defined in "W:/CCIP/memCtrl_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/memCtrl_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/memCtrl/rtl is now defined in a different file.  It was defined in "W:/CCIP/memCtrl_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/memCtrl_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/rectCtrl is now defined in a different file.  It was defined in "W:/CCIP/rectCtrl_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/rectCtrl_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/rectCtrl/rtl is now defined in a different file.  It was defined in "W:/CCIP/rectCtrl_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/rectCtrl_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/sc_dpm is now defined in a different file.  It was defined in "W:/CCIP/sc_dpm.vhd", and is now defined in "W:/CCIP_fslCheck/sc_dpm.vhd".
WARNING:HDLParsers:3607 - Unit work/sc_dpm/sc_dpm_a is now defined in a different file.  It was defined in "W:/CCIP/sc_dpm.vhd", and is now defined in "W:/CCIP_fslCheck/sc_dpm.vhd".
WARNING:HDLParsers:3607 - Unit work/sdo_adapter is now defined in a different file.  It was defined in "W:/CCIP/sdo_adapter.vhd", and is now defined in "W:/CCIP_fslCheck/sdo_adapter.vhd".
WARNING:HDLParsers:3607 - Unit work/sdo_adapter/rtl is now defined in a different file.  It was defined in "W:/CCIP/sdo_adapter.vhd", and is now defined in "W:/CCIP_fslCheck/sdo_adapter.vhd".
WARNING:HDLParsers:3607 - Unit work/slaveController is now defined in a different file.  It was defined in "W:/CCIP/slaveController.vhd", and is now defined in "W:/CCIP_fslCheck/slaveController.vhd".
WARNING:HDLParsers:3607 - Unit work/slaveController/rtl is now defined in a different file.  It was defined in "W:/CCIP/slaveController.vhd", and is now defined in "W:/CCIP_fslCheck/slaveController.vhd".
WARNING:HDLParsers:3607 - Unit work/supervision is now defined in a different file.  It was defined in "W:/CCIP/supervision.vhd", and is now defined in "W:/CCIP_fslCheck/supervision.vhd".
WARNING:HDLParsers:3607 - Unit work/supervision/rtl is now defined in a different file.  It was defined in "W:/CCIP/supervision.vhd", and is now defined in "W:/CCIP_fslCheck/supervision.vhd".
WARNING:HDLParsers:3607 - Unit work/SH_ctrl is now defined in a different file.  It was defined in "W:/CCIP/ADC_SH_CTRL.vhd", and is now defined in "W:/CCIP_fslCheck/ADC_SH_CTRL.vhd".
WARNING:HDLParsers:3607 - Unit work/SH_ctrl/rtl is now defined in a different file.  It was defined in "W:/CCIP/ADC_SH_CTRL.vhd", and is now defined in "W:/CCIP_fslCheck/ADC_SH_CTRL.vhd".
WARNING:HDLParsers:3607 - Unit work/comm_dpm_controller is now defined in a different file.  It was defined in "W:/CCIP/comm_dpm_controller.vhd", and is now defined in "W:/CCIP_fslCheck/comm_dpm_controller.vhd".
WARNING:HDLParsers:3607 - Unit work/comm_dpm_controller/Behavioral is now defined in a different file.  It was defined in "W:/CCIP/comm_dpm_controller.vhd", and is now defined in "W:/CCIP_fslCheck/comm_dpm_controller.vhd".
WARNING:HDLParsers:3607 - Unit work/inrushSupervision is now defined in a different file.  It was defined in "W:/CCIP/inrushSupervision_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/inrushSupervision_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/inrushSupervision/rtl is now defined in a different file.  It was defined in "W:/CCIP/inrushSupervision_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/inrushSupervision_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/Inverter_Node is now defined in a different file.  It was defined in "W:/CCIP/Inverter_Node_4K8K.vhd", and is now defined in "W:/CCIP_fslCheck/Inverter_Node_4K8K.vhd".
WARNING:HDLParsers:3607 - Unit work/Inverter_Node/rtl is now defined in a different file.  It was defined in "W:/CCIP/Inverter_Node_4K8K.vhd", and is now defined in "W:/CCIP_fslCheck/Inverter_Node_4K8K.vhd".
WARNING:HDLParsers:3607 - Unit work/mainsSupervision is now defined in a different file.  It was defined in "W:/CCIP/mainsSupervision_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/mainsSupervision_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/mainsSupervision/rtl is now defined in a different file.  It was defined in "W:/CCIP/mainsSupervision_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/mainsSupervision_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/mbxIf is now defined in a different file.  It was defined in "W:/CCIP/mbxIf_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/mbxIf_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/mbxIf/rtl is now defined in a different file.  It was defined in "W:/CCIP/mbxIf_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/mbxIf_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/reqMgr is now defined in a different file.  It was defined in "W:/CCIP/reqMgr_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/reqMgr_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/reqMgr/rtl is now defined in a different file.  It was defined in "W:/CCIP/reqMgr_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/reqMgr_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/spi is now defined in a different file.  It was defined in "W:/CCIP/spi_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/spi_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/spi/rtl is now defined in a different file.  It was defined in "W:/CCIP/spi_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/spi_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/spi_if is now defined in a different file.  It was defined in "W:/CCIP/ADC_SPI_IF.vhd", and is now defined in "W:/CCIP_fslCheck/ADC_SPI_IF.vhd".
WARNING:HDLParsers:3607 - Unit work/spi_if/rtl is now defined in a different file.  It was defined in "W:/CCIP/ADC_SPI_IF.vhd", and is now defined in "W:/CCIP_fslCheck/ADC_SPI_IF.vhd".
WARNING:HDLParsers:3607 - Unit work/lowPassFilter is now defined in a different file.  It was defined in "W:/CCIP/lowPassFilter_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/lowPassFilter_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/lowPassFilter/rtl is now defined in a different file.  It was defined in "W:/CCIP/lowPassFilter_rtl_ea.vhd", and is now defined in "W:/CCIP_fslCheck/lowPassFilter_rtl_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/pwm is now defined in a different file.  It was defined in "W:/CCIP/PWM_4K8K.vhd", and is now defined in "W:/CCIP_fslCheck/PWM_4K8K.vhd".
WARNING:HDLParsers:3607 - Unit work/pwm/str is now defined in a different file.  It was defined in "W:/CCIP/PWM_4K8K.vhd", and is now defined in "W:/CCIP_fslCheck/PWM_4K8K.vhd".
WARNING:HDLParsers:3607 - Unit work/medianFilter is now defined in a different file.  It was defined in "W:/CCIP/medianFilter_ea.vhd", and is now defined in "W:/CCIP_fslCheck/medianFilter_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/medianFilter/rtl is now defined in a different file.  It was defined in "W:/CCIP/medianFilter_ea.vhd", and is now defined in "W:/CCIP_fslCheck/medianFilter_ea.vhd".
WARNING:HDLParsers:3607 - Unit work/pwm_counter_asymmetric is now defined in a different file.  It was defined in "W:/CCIP/pwm_counter_asymmetric.vhd", and is now defined in "W:/CCIP_fslCheck/pwm_counter_asymmetric.vhd".
WARNING:HDLParsers:3607 - Unit work/pwm_counter_asymmetric/rtl is now defined in a different file.  It was defined in "W:/CCIP/pwm_counter_asymmetric.vhd", and is now defined in "W:/CCIP_fslCheck/pwm_counter_asymmetric.vhd".
WARNING:HDLParsers:3607 - Unit work/pwm_counter_symmetric is now defined in a different file.  It was defined in "W:/CCIP/pwm_counter_symmetric.vhd", and is now defined in "W:/CCIP_fslCheck/pwm_counter_symmetric.vhd".
WARNING:HDLParsers:3607 - Unit work/pwm_counter_symmetric/rtl is now defined in a different file.  It was defined in "W:/CCIP/pwm_counter_symmetric.vhd", and is now defined in "W:/CCIP_fslCheck/pwm_counter_symmetric.vhd".
WARNING:HDLParsers:3607 - Unit work/switch_sequence_generator is now defined in a different file.  It was defined in "W:/CCIP/switch_sequence_generator.vhd", and is now defined in "W:/CCIP_fslCheck/switch_sequence_generator.vhd".
WARNING:HDLParsers:3607 - Unit work/switch_sequence_generator/rtl is now defined in a different file.  It was defined in "W:/CCIP/switch_sequence_generator.vhd", and is now defined in "W:/CCIP_fslCheck/switch_sequence_generator.vhd".
Compiling vhdl file "W:/CCIP_fslCheck/medianFilter_ea.vhd" in Library work.
Architecture rtl of Entity medianfilter is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/pwm_counter_asymmetric.vhd" in Library work.
Architecture rtl of Entity pwm_counter_asymmetric is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/pwm_counter_symmetric.vhd" in Library work.
Architecture rtl of Entity pwm_counter_symmetric is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/switch_sequence_generator.vhd" in Library work.
Architecture rtl of Entity switch_sequence_generator is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/ADC_SPI_IF.vhd" in Library work.
Architecture rtl of Entity spi_if is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/lowPassFilter_rtl_ea.vhd" in Library work.
Architecture rtl of Entity lowpassfilter is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/PWM_4K8K.vhd" in Library work.
Architecture str of Entity pwm is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/ADC_SH_CTRL.vhd" in Library work.
Architecture rtl of Entity sh_ctrl is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/Inverter_Node_4K8K.vhd" in Library work.
Architecture rtl of Entity inverter_node is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/mainsSupervision_rtl_ea.vhd" in Library work.
Architecture rtl of Entity mainssupervision is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/inrushSupervision_rtl_ea.vhd" in Library work.
Architecture rtl of Entity inrushsupervision is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/reqMgr_rtl_ea.vhd" in Library work.
Architecture rtl of Entity reqmgr is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/mbxIf_rtl_ea.vhd" in Library work.
Architecture rtl of Entity mbxif is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/spi_rtl_ea.vhd" in Library work.
Architecture rtl of Entity spi is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/comm_dpm_controller.vhd" in Library work.
Architecture behavioral of Entity comm_dpm_controller is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/rectCtrl_rtl_ea.vhd" in Library work.
Architecture rtl of Entity rectctrl is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/Inverter_Node_Top_4K8K.vhd" in Library work.
Architecture str of Entity inverter_node_top is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/ADC_TOP.vhd" in Library work.
Architecture rtl of Entity adc_top is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/GPIO_TOP.vhd" in Library work.
Architecture rtl of Entity gpio_top is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/sc_dpm.vhd" in Library work.
Entity <sc_dpm> compiled.
Entity <sc_dpm> (Architecture <sc_dpm_a>) compiled.
Compiling vhdl file "W:/CCIP_fslCheck/supervision.vhd" in Library work.
Architecture rtl of Entity supervision is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/slaveController.vhd" in Library work.
Architecture rtl of Entity slavecontroller is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/ESM.vhd" in Library work.
Architecture rtl of Entity esm is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/cyclical.vhd" in Library work.
Architecture rtl of Entity cyclical is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/sdo_adapter.vhd" in Library work.
Architecture rtl of Entity sdo_adapter is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/fwInfo.vhd" in Library work.
Architecture rtl of Entity fwinfo is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/cfgUnit_rtl_ea.vhd" in Library work.
Architecture rtl of Entity cfgunit is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/memCtrl_rtl_ea.vhd" in Library work.
Architecture rtl of Entity memctrl is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/fsl_adapter.vhd" in Library work.
Entity <fsl_adapter> compiled.
Entity <fsl_adapter> (Architecture <behavioral>) compiled.
Compiling vhdl file "W:/CCIP_fslCheck/Communication_top.vhd" in Library work.
Architecture behavioral of Entity communication_top is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/SlaveController_top.vhd" in Library work.
Architecture rtl of Entity slavecontroller_top is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/PowerUnit_top.vhd" in Library work.
Architecture rtl of Entity powerunit_top is up to date.
Compiling vhdl file "W:/CCIP_fslCheck/duf_ip_top.vhd" in Library work.
Architecture rtl of Entity duf_ip_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <duf_ip_top> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <Communication_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SlaveController_top> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <PowerUnit_top> in library <work> (architecture <rtl>) with generics.
	C_CLK_FREQ = 100000000
	C_PWM_MIN_PULSE_WIDTH_US = 5
	C_PWM_UPDATE_RATE_US = 126

Analyzing hierarchy for entity <fsl_adapter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <supervision> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <slaveController> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <ESM> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <cyclical> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <sdo_adapter> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <fwInfo> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <cfgUnit> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <memCtrl> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <rectCtrl> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <Inverter_Node_TOP> in library <work> (architecture <str>) with generics.
	C_CLK_FREQ = 100000000
	C_PWM_MIN_PULSE_WIDTH_US = 5
	C_PWM_UPDATE_RATE_US = 126
	NR_OF_NODES = 6

Analyzing hierarchy for entity <ADC_top> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <GPIO_top> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <comm_dpm_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reqMgr> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <mbxIf> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <spi> in library <work> (architecture <rtl>) with generics.
	spiClkFreqDiv = 25

Analyzing hierarchy for entity <mainsSupervision> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <inrushSupervision> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <medianFilter> in library <work> (architecture <rtl>) with generics.
	nrOfFlipFlops = 5
	setRstPolarity = "high"

Analyzing hierarchy for entity <lowPassFilter> in library <work> (architecture <rtl>) with generics.
	decimationFactor = 100
	filterLength = 32
	setRstPolarity = "high"

Analyzing hierarchy for entity <lowPassFilter> in library <work> (architecture <rtl>) with generics.
	decimationFactor = 100
	filterLength = 64
	setRstPolarity = "high"

Analyzing hierarchy for entity <Inverter_Node> in library <work> (architecture <rtl>) with generics.
	C_CLK_FREQ = 100000000
	C_PWM_MIN_PULSE_WIDTH_US = 5
	C_PWM_UPDATE_RATE_US = 126

Analyzing hierarchy for entity <SH_ctrl> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <medianFilter> in library <work> (architecture <rtl>) with generics.
	nrOfFlipFlops = 5
	setRstPolarity = "high"

Analyzing hierarchy for entity <lowPassFilter> in library <work> (architecture <rtl>) with generics.
	decimationFactor = 100
	filterLength = 32
	setRstPolarity = "high"

Analyzing hierarchy for entity <pwm> in library <work> (architecture <str>) with generics.
	C_CLK_FREQ = 100000000
	C_PWM_MIN_PULSE_WIDTH_US = 5
	C_PWM_UPDATE_RATE_US = 126

Analyzing hierarchy for entity <spi_if> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <pwm_counter_asymmetric> in library <work> (architecture <rtl>) with generics.
	C_CLK_FREQ = 100000000
	C_PWM_MIN_PULSE_WIDTH_US = 5
	C_PWM_UPDATE_RATE_US = 126

Analyzing hierarchy for entity <pwm_counter_symmetric> in library <work> (architecture <rtl>) with generics.
	C_CLK_FREQ = 100000000
	C_PWM_MIN_PULSE_WIDTH_US = 5
	C_PWM_UPDATE_RATE_US = 126

Analyzing hierarchy for entity <switch_sequence_generator> in library <work> (architecture <rtl>) with generics.
	C_CLK_FREQ = 100000000
	C_PWM_MIN_PULSE_WIDTH_US = 5
	C_PWM_UPDATE_RATE_US = 126

Analyzing hierarchy for entity <medianFilter> in library <work> (architecture <rtl>) with generics.
	nrOfFlipFlops = 5
	setRstPolarity = "high"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <duf_ip_top> in library <work> (Architecture <rtl>).
    Set user-defined property "KEEP =  TRUE" for signal <ticksSinceLastIRQ>.
WARNING:Xst:753 - "W:/CCIP_fslCheck/duf_ip_top.vhd" line 630: Unconnected output port 'maxNoOfLostFrames' of component 'SlaveController_top'.
WARNING:Xst:753 - "W:/CCIP_fslCheck/duf_ip_top.vhd" line 630: Unconnected output port 'mduProtocolVersion' of component 'SlaveController_top'.
WARNING:Xst:753 - "W:/CCIP_fslCheck/duf_ip_top.vhd" line 690: Unconnected output port 'ADC_VIN1' of component 'PowerUnit_top'.
WARNING:Xst:753 - "W:/CCIP_fslCheck/duf_ip_top.vhd" line 690: Unconnected output port 'ADC_VIN2' of component 'PowerUnit_top'.
WARNING:Xst:753 - "W:/CCIP_fslCheck/duf_ip_top.vhd" line 690: Unconnected output port 'ADC_VIN3' of component 'PowerUnit_top'.
WARNING:Xst:753 - "W:/CCIP_fslCheck/duf_ip_top.vhd" line 690: Unconnected output port 'ADC_VIN4' of component 'PowerUnit_top'.
WARNING:Xst:753 - "W:/CCIP_fslCheck/duf_ip_top.vhd" line 690: Unconnected output port 'ADC_VIN5' of component 'PowerUnit_top'.
WARNING:Xst:753 - "W:/CCIP_fslCheck/duf_ip_top.vhd" line 690: Unconnected output port 'ADC_VIN6' of component 'PowerUnit_top'.
WARNING:Xst:753 - "W:/CCIP_fslCheck/duf_ip_top.vhd" line 690: Unconnected output port 'TP_209' of component 'PowerUnit_top'.
WARNING:Xst:1540 - "W:/CCIP_fslCheck/duf_ip_top.vhd" line 690: Different binding for component: <PowerUnit_top>. Ports <gateDriveTrip_n,gateDriveFltClr> do not match.
Entity <duf_ip_top> analyzed. Unit <duf_ip_top> generated.

Analyzing Entity <Communication_top> in library <work> (Architecture <behavioral>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "W:/CCIP_fslCheck/Communication_top.vhd" line 335: Instantiating black box module <sc_dpm>.
Entity <Communication_top> analyzed. Unit <Communication_top> generated.

Analyzing Entity <fsl_adapter> in library <work> (Architecture <behavioral>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <fsl_adapter> analyzed. Unit <fsl_adapter> generated.

Analyzing Entity <SlaveController_top> in library <work> (Architecture <rtl>).
WARNING:Xst:2211 - "W:/CCIP_fslCheck/SlaveController_top.vhd" line 649: Instantiating black box module <sc_dpm>.
Entity <SlaveController_top> analyzed. Unit <SlaveController_top> generated.

Analyzing Entity <supervision> in library <work> (Architecture <rtl>).
Entity <supervision> analyzed. Unit <supervision> generated.

Analyzing Entity <slaveController> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <EEPROMLoaded> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<15>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<14>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<13>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<12>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<11>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<10>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<9>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<8>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<7>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<6>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FdbkHeader<15>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FdbkHeader<14>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FdbkHeader<13>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FdbkHeader<12>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FdbkHeader<7>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FdbkHeader<6>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FdbkHeader<5>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FdbkHeader<4>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FdbkHeader<3>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FdbkHeader<2>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FdbkHeader<1>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FdbkHeader<0>> in unit <slaveController> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <slaveController> analyzed. Unit <slaveController> generated.

Analyzing Entity <comm_dpm_controller> in library <work> (Architecture <behavioral>).
Entity <comm_dpm_controller> analyzed. Unit <comm_dpm_controller> generated.

Analyzing Entity <ESM> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <cdc_ctrl_register<15>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<14>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<13>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<12>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<11>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<10>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<9>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<8>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<7>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<6>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<5>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<4>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<3>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<2>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <alStatus_i<7>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <alStatus_i<6>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <alStatus_i<5>> in unit <ESM> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <ESM> analyzed. Unit <ESM> generated.

Analyzing Entity <cyclical> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <cdc_ctrl_register<15>> in unit <cyclical> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<14>> in unit <cyclical> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<13>> in unit <cyclical> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<12>> in unit <cyclical> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<11>> in unit <cyclical> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<10>> in unit <cyclical> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<9>> in unit <cyclical> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<8>> in unit <cyclical> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<7>> in unit <cyclical> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<6>> in unit <cyclical> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<3>> in unit <cyclical> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<2>> in unit <cyclical> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<1>> in unit <cyclical> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<0>> in unit <cyclical> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <cyclical> analyzed. Unit <cyclical> generated.

Analyzing Entity <sdo_adapter> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <cdc_ctrl_register<15>> in unit <sdo_adapter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<14>> in unit <sdo_adapter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<13>> in unit <sdo_adapter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<12>> in unit <sdo_adapter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<11>> in unit <sdo_adapter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<10>> in unit <sdo_adapter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<9>> in unit <sdo_adapter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<8>> in unit <sdo_adapter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<7>> in unit <sdo_adapter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<6>> in unit <sdo_adapter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<5>> in unit <sdo_adapter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<4>> in unit <sdo_adapter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<3>> in unit <sdo_adapter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cdc_ctrl_register<2>> in unit <sdo_adapter> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <sdo_adapter> analyzed. Unit <sdo_adapter> generated.

Analyzing Entity <fwInfo> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <rdDataReq> in unit <fwInfo> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rdAddr> in unit <fwInfo> has a constant value of 000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sdoOpError> in unit <fwInfo> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sdoOpErrorCode> in unit <fwInfo> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <fwInfo> analyzed. Unit <fwInfo> generated.

Analyzing Entity <cfgUnit> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <sdoOpError> in unit <cfgUnit> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wrDataReq> in unit <cfgUnit> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wrAddr> in unit <cfgUnit> has a constant value of 000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wrData> in unit <cfgUnit> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
Entity <cfgUnit> analyzed. Unit <cfgUnit> generated.

Analyzing Entity <memCtrl> in library <work> (Architecture <rtl>).
Entity <memCtrl> analyzed. Unit <memCtrl> generated.

Analyzing Entity <reqMgr> in library <work> (Architecture <rtl>).
Entity <reqMgr> analyzed. Unit <reqMgr> generated.

Analyzing Entity <mbxIf> in library <work> (Architecture <rtl>).
INFO:Xst:1561 - "W:/CCIP_fslCheck/mbxIf_rtl_ea.vhd" line 346: Mux is complete : default of case is discarded
Entity <mbxIf> analyzed. Unit <mbxIf> generated.

Analyzing generic Entity <spi> in library <work> (Architecture <rtl>).
	spiClkFreqDiv = 25
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <spi> analyzed. Unit <spi> generated.

Analyzing generic Entity <PowerUnit_top> in library <work> (Architecture <rtl>).
	C_CLK_FREQ = 100000000
	C_PWM_MIN_PULSE_WIDTH_US = 5
	C_PWM_UPDATE_RATE_US = 126
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 692: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 693: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 694: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 702: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 703: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 704: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 710: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 711: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 712: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 718: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 725: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 732: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 739: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 746: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 753: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 760: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 767: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 774: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 780: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 785: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 790: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 821: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 830: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 839: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 848: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 857: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 866: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 875: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 884: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 908: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 908: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 908: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 908: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 908: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 919: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 919: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 919: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 919: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 919: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 930: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 930: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 930: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 930: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 930: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:1541 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 1055: Different binding for component: <Inverter_Node_TOP>. Port <Pwm_synch_pulse> does not match.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:1541 - "W:/CCIP_fslCheck/PowerUnit_top.vhd" line 1148: Different binding for component: <ADC_top>. Port <Sync_irq> does not match.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <PowerUnit_top> analyzed. Unit <PowerUnit_top> generated.

Analyzing Entity <rectCtrl> in library <work> (Architecture <rtl>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "W:/CCIP_fslCheck/rectCtrl_rtl_ea.vhd" line 239: Unconnected output port 'acIsCrap' of component 'mainsSupervision'.
Entity <rectCtrl> analyzed. Unit <rectCtrl> generated.

Analyzing Entity <mainsSupervision> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <hvMainsDetected> in unit <mainsSupervision> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <hvMains20msThreshold_i> in unit <mainsSupervision> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <mainsSupervision> analyzed. Unit <mainsSupervision> generated.

Analyzing Entity <inrushSupervision> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <dcRef> in unit <inrushSupervision> has a constant value of 000000000000 during circuit operation. The register is replaced by logic.
Entity <inrushSupervision> analyzed. Unit <inrushSupervision> generated.

Analyzing generic Entity <medianFilter> in library <work> (Architecture <rtl>).
	nrOfFlipFlops = 5
	setRstPolarity = "high"
INFO:Xst:2679 - Register <sum> in unit <medianFilter> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <medianFilter> analyzed. Unit <medianFilter> generated.

Analyzing generic Entity <lowPassFilter.1> in library <work> (Architecture <rtl>).
	decimationFactor = 100
	filterLength = 32
	setRstPolarity = "high"
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <lowPassFilter.1> analyzed. Unit <lowPassFilter.1> generated.

Analyzing generic Entity <lowPassFilter.2> in library <work> (Architecture <rtl>).
	decimationFactor = 100
	filterLength = 64
	setRstPolarity = "high"
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <lowPassFilter.2> analyzed. Unit <lowPassFilter.2> generated.

Analyzing generic Entity <Inverter_Node_TOP> in library <work> (Architecture <str>).
	C_CLK_FREQ = 100000000
	C_PWM_MIN_PULSE_WIDTH_US = 5
	C_PWM_UPDATE_RATE_US = 126
	NR_OF_NODES = 6
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <Inverter_Node_TOP> analyzed. Unit <Inverter_Node_TOP> generated.

Analyzing generic Entity <Inverter_Node> in library <work> (Architecture <rtl>).
	C_CLK_FREQ = 100000000
	C_PWM_MIN_PULSE_WIDTH_US = 5
	C_PWM_UPDATE_RATE_US = 126
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <Inverter_Node> analyzed. Unit <Inverter_Node> generated.

Analyzing generic Entity <pwm> in library <work> (Architecture <str>).
	C_CLK_FREQ = 100000000
	C_PWM_MIN_PULSE_WIDTH_US = 5
	C_PWM_UPDATE_RATE_US = 126
Entity <pwm> analyzed. Unit <pwm> generated.

Analyzing generic Entity <pwm_counter_asymmetric> in library <work> (Architecture <rtl>).
	C_CLK_FREQ = 100000000
	C_PWM_MIN_PULSE_WIDTH_US = 5
	C_PWM_UPDATE_RATE_US = 126
Entity <pwm_counter_asymmetric> analyzed. Unit <pwm_counter_asymmetric> generated.

Analyzing generic Entity <pwm_counter_symmetric> in library <work> (Architecture <rtl>).
	C_CLK_FREQ = 100000000
	C_PWM_MIN_PULSE_WIDTH_US = 5
	C_PWM_UPDATE_RATE_US = 126
Entity <pwm_counter_symmetric> analyzed. Unit <pwm_counter_symmetric> generated.

Analyzing generic Entity <switch_sequence_generator> in library <work> (Architecture <rtl>).
	C_CLK_FREQ = 100000000
	C_PWM_MIN_PULSE_WIDTH_US = 5
	C_PWM_UPDATE_RATE_US = 126
Entity <switch_sequence_generator> analyzed. Unit <switch_sequence_generator> generated.

Analyzing Entity <ADC_top> in library <work> (Architecture <rtl>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <ADC_top> analyzed. Unit <ADC_top> generated.

Analyzing Entity <SH_ctrl> in library <work> (Architecture <rtl>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <SH_ctrl> analyzed. Unit <SH_ctrl> generated.

Analyzing Entity <spi_if> in library <work> (Architecture <rtl>).
Entity <spi_if> analyzed. Unit <spi_if> generated.

Analyzing Entity <GPIO_top> in library <work> (Architecture <rtl>).
Entity <GPIO_top> analyzed. Unit <GPIO_top> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fsl_adapter>.
    Related source file is "W:/CCIP_fslCheck/fsl_adapter.vhd".
WARNING:Xst:647 - Input <FSL_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <fsl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit tristate buffer for signal <data_out>.
    Found 32-bit register for signal <FSL_M_Data>.
    Found 16-bit tristate buffer for signal <addrCheck>.
    Found 1-bit register for signal <done_i>.
    Found 16-bit comparator equal for signal <fsl_state$cmp_eq0000> created at line 181.
    Found 16-bit register for signal <Mtridata_addrCheck> created at line 142.
    Found 16-bit comparator not equal for signal <Mtridata_addrCheck$cmp_ne0000> created at line 181.
    Found 16-bit register for signal <Mtridata_data_out> created at line 140.
    Found 1-bit register for signal <Mtrien_addrCheck> created at line 142.
    Found 1-bit register for signal <readFslFlag>.
    Found 1-bit register for signal <writeFslFlag>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  68 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  32 Tristate(s).
Unit <fsl_adapter> synthesized.


Synthesizing Unit <supervision>.
    Related source file is "W:/CCIP_fslCheck/supervision.vhd".
    Found 1-bit register for signal <comm_error>.
    Found 1-bit register for signal <comm_failure>.
    Found 5-bit comparator less for signal <comm_failure$cmp_lt0000> created at line 101.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter$addsub0000> created at line 140.
    Found 1-bit register for signal <wdTimeout>.
    Found 16-bit adder carry out for signal <wdTimeout$addsub0000> created at line 134.
    Found 17-bit comparator equal for signal <wdTimeout$cmp_eq0000> created at line 134.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <supervision> synthesized.


Synthesizing Unit <fwInfo>.
    Related source file is "W:/CCIP_fslCheck/fwInfo.vhd".
WARNING:Xst:647 - Input <rdDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_1> for signal <fw_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | reset_n (positive)                             |
    | Power Up State     | wait_for_irq                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7x16-bit ROM for signal <wrData$mux0000> created at line 140.
    Found 16-bit register for signal <wrData>.
    Found 12-bit register for signal <wrAddr>.
    Found 1-bit register for signal <sdoOpCompleted>.
    Found 1-bit register for signal <wrDataReq>.
    Found 3-bit register for signal <index>.
    Found 3-bit adder for signal <index$addsub0000> created at line 152.
    Found 1-bit register for signal <wrDataBusy_d>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <fwInfo> synthesized.


Synthesizing Unit <cfgUnit>.
    Related source file is "W:/CCIP_fslCheck/cfgUnit_rtl_ea.vhd".
WARNING:Xst:647 - Input <wrDataBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_2> for signal <cfgState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | waitforirq                                     |
    | Power Up State     | waitforirq                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit register for signal <rdAddr>.
    Found 12-bit register for signal <deadTimeInverter1>.
    Found 12-bit register for signal <deadTimeInverter2>.
    Found 12-bit register for signal <deadTimeInverter3>.
    Found 12-bit register for signal <deadTimeInverter4>.
    Found 12-bit register for signal <deadTimeInverter5>.
    Found 12-bit register for signal <deadTimeInverter6>.
    Found 16-bit register for signal <wdtTimeoutInterval>.
    Found 12-bit register for signal <dcEngageLevel>.
    Found 1-bit register for signal <cfgDone>.
    Found 12-bit register for signal <bleederTurnOnLevel>.
    Found 1-bit register for signal <noOfPhases>.
    Found 1-bit register for signal <sdoOpCompleted>.
    Found 4-bit register for signal <mainsVACType>.
    Found 12-bit register for signal <bleederTestLevel>.
    Found 1-bit register for signal <rdDataReq>.
    Found 12-bit register for signal <dcSettleLevel>.
    Found 4-bit register for signal <maxNoOfLostFrames>.
    Found 12-bit register for signal <bleederTurnOffLevel>.
    Found 12-bit register for signal <wdtTimeout>.
    Found 8-bit register for signal <mduProtocolVersion>.
    Found 12-bit register for signal <dcDisengageLevel>.
    Found 5-bit register for signal <rdAddr_i>.
    Found 5-bit adder for signal <rdAddr_i$addsub0000> created at line 209.
    Found 4-bit register for signal <sdoType_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 213 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cfgUnit> synthesized.


Synthesizing Unit <comm_dpm_controller>.
    Related source file is "W:/CCIP_fslCheck/comm_dpm_controller.vhd".
WARNING:Xst:646 - Signal <ctrl_register_d<15:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrlRegData<15:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <cdc_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 89                                             |
    | Inputs             | 15                                             |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <data_out>.
    Found 16-bit register for signal <comm_dpm_dinb>.
    Found 6-bit register for signal <comm_dpm_addrb>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <comm_dpm_web>.
    Found 16-bit register for signal <ctrl_register_d>.
    Found 16-bit register for signal <ctrlRegData>.
    Found 2-bit register for signal <delay_time>.
    Found 2-bit subtractor for signal <delay_time$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  74 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <comm_dpm_controller> synthesized.


Synthesizing Unit <reqMgr>.
    Related source file is "W:/CCIP_fslCheck/reqMgr_rtl_ea.vhd".
INFO:Xst:1799 - State checkreqno is never reached in FSM <memCtrlState>.
    Found finite state machine <FSM_4> for signal <memCtrlState>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 27                                             |
    | Inputs             | 12                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | waitforreq                                     |
    | Power Up State     | waitforreq                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <reqNo>.
    Found 1-bit register for signal <flashValidFlagOk>.
    Found 1-bit register for signal <memSelectDone>.
    Found 1-bit register for signal <flashSelectDone>.
    Found 1-bit register for signal <flashValidCheckDone>.
    Found 1-bit register for signal <startCheckValidFlag>.
    Found 1-bit register for signal <enableFlashEeprom_n>.
    Found 6-bit register for signal <edgeCnt>.
    Found 6-bit adder for signal <edgeCnt$addsub0000> created at line 178.
    Found 1-bit register for signal <flashSelect_i>.
    Found 1-bit register for signal <flashToSel_i>.
    Found 1-bit register for signal <memSel_i>.
    Found 4-bit register for signal <reqNo>.
    Found 1-bit register for signal <validFlagStatus_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <reqMgr> synthesized.


Synthesizing Unit <mbxIf>.
    Related source file is "W:/CCIP_fslCheck/mbxIf_rtl_ea.vhd".
WARNING:Xst:647 - Input <spiDataAddr<11:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <validFlagBuffer> is used but never assigned. Tied to default value.
    Found finite state machine <FSM_5> for signal <mbxState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | waitforirq                                     |
    | Power Up State     | waitforirq                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <buffMgrState>.
    Using one-hot encoding for signal <buffMgrState_d>.
    Using one-hot encoding for signal <nextBuffMgrState>.
    Found 8x8-bit ROM for signal <$varindex0000> created at line 335.
    Found 12-bit register for signal <rdAddr>.
    Found 1-bit register for signal <validFlagCheckDone>.
    Found 16-bit register for signal <wrData>.
    Found 1-bit register for signal <spiIrq>.
    Found 1-bit register for signal <validFlagStatus>.
    Found 12-bit register for signal <wrAddr>.
    Found 1-bit register for signal <startMemSelect>.
    Found 1-bit register for signal <wrDataReq>.
    Found 1-bit register for signal <rdDataReq>.
    Found 8-bit register for signal <appData>.
    Found 4-bit register for signal <sdoOpErrorCode>.
    Found 1-bit register for signal <sdoOpError>.
    Found 1-bit register for signal <addrIsPadded>.
    Found 1-bit register for signal <appDataReq_d>.
    Found 10-bit register for signal <buffMgrState>.
    Found 10-bit register for signal <buffMgrState_d>.
    Found 1-bit register for signal <checkValidFlag>.
    Found 1-bit register for signal <checkValidFlag_i>.
    Found 2-bit register for signal <index>.
    Found 2-bit adder for signal <index$share0000> created at line 360.
    Found 1-bit register for signal <memSel_i>.
    Found 10-bit register for signal <nextBuffMgrState>.
    Found 1-bit register for signal <preloadDone>.
    Found 12-bit register for signal <rdAddr_i>.
    Found 12-bit adder for signal <rdAddr_i$addsub0000> created at line 367.
    Found 16-bit register for signal <rxBuffer>.
    Found 4-bit register for signal <sdoType_i>.
    Found 1-bit register for signal <startBuffmgr>.
    Found 8-bit register for signal <tmpBuffer>.
    Found 32-bit register for signal <txBuffer>.
    Found 2-bit adder for signal <txBuffer$add0000> created at line 364.
    Found 12-bit up counter for signal <wrAddr_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 140 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <mbxIf> synthesized.


Synthesizing Unit <spi>.
    Related source file is "W:/CCIP_fslCheck/spi_rtl_ea.vhd".
WARNING:Xst:646 - Signal <revNo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <phyState>.
    Using one-hot encoding for signal <phyState_d>.
    Using one-hot encoding for signal <appState>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <phyState> of Case statement line 375 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <phyState> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <appState> of Case statement line 219 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <appState> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <nextAppState>.
    Found 1-bit register for signal <spiDataDone>.
    Found 1-bit register for signal <spiDataUpd>.
    Found 8-bit register for signal <spiData>.
    Found 1-bit register for signal <spiClk>.
    Found 1-bit register for signal <spiCs_n>.
    Found 1-bit register for signal <mosi>.
    Found 12-bit register for signal <appDataAddr_i>.
    Found 12-bit adder for signal <appDataAddr_i$addsub0000> created at line 239.
    Found 1-bit register for signal <appDataReq_i>.
    Found 13-bit subtractor for signal <appDataReq_i$addsub0000> created at line 330.
    Found 13-bit comparator less for signal <appDataReq_i$cmp_lt0000> created at line 330.
    Found 6-bit register for signal <appState>.
    Found 12-bit register for signal <byteCnt>.
    Found 12-bit subtractor for signal <byteCnt$share0000> created at line 391.
    Found 5-bit up counter for signal <clkCnt>.
    Found 8-bit register for signal <currentByte>.
    Found 1-bit register for signal <getNewByte>.
    Found 3-bit register for signal <misoMetaReg>.
    Found 6-bit register for signal <nextAppState>.
    Found 6-bit register for signal <nextPhyState>.
    Found 12-bit register for signal <noOfBytes>.
    Found 12-bit up counter for signal <noOfBytesTransmitted>.
    Found 1-bit register for signal <opDone>.
    Found 6-bit register for signal <phyState>.
    Found 6-bit register for signal <phyState_d>.
    Found 1-bit register for signal <rdInProgess>.
    Found 12-bit comparator equal for signal <rdInProgess$cmp_eq0000> created at line 211.
    Found 12-bit comparator equal for signal <rdInProgess$cmp_eq0001> created at line 211.
    Found 3-bit register for signal <rdOffset>.
    Found 1-bit register for signal <rwn>.
    Found 4-bit up counter for signal <shiftInCnt>.
    Found 4-bit register for signal <shiftInCnt_d>.
    Found 8-bit register for signal <shiftInReg>.
    Found 3-bit up counter for signal <shiftOutCnt>.
    Found 8-bit register for signal <shiftOutReg>.
    Found 12-bit register for signal <size>.
    Found 4-bit register for signal <sizeMsb>.
    Found 1-bit register for signal <spiClkEn>.
    Found 12-bit register for signal <spiDataAddr_d>.
    Found 12-bit up counter for signal <spiDataAddr_i>.
    Found 12-bit comparator equal for signal <spiDataAddr_i$cmp_eq0000> created at line 523.
    Found 1-bit register for signal <spiPhyInProgress>.
    Found 1-bit register for signal <startOp>.
    Found 1-bit register for signal <updShiftOutReg>.
    Found 1-bit register for signal <validMiso>.
    Summary:
	inferred   5 Counter(s).
	inferred 121 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <spi> synthesized.


Synthesizing Unit <mainsSupervision>.
    Related source file is "W:/CCIP_fslCheck/mainsSupervision_rtl_ea.vhd".
WARNING:Xst:647 - Input <clk100KHzEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dcVoltage> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mainsVACType> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaseTrig_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dcDisengageLevel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <mainsMissing_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hvSupply_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hvMainsDetected> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hvMains20msThreshold_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_6> for signal <mainsMissingState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <peakDetectState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <phaseMissingState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <acIsCrap>.
    Found 12-bit comparator greater for signal <acIsCrap$cmp_gt0000> created at line 259.
    Found 12-bit register for signal <acPeakHigh>.
    Found 12-bit comparator lessequal for signal <acPeakHigh$cmp_le0000> created at line 259.
    Found 12-bit register for signal <acPeakHigh_i1>.
    Found 12-bit register for signal <acPeakHigh_i2>.
    Found 12-bit register for signal <acPeakLow>.
    Found 12-bit register for signal <acPeakLow_i1>.
    Found 12-bit register for signal <acPeakLow_i2>.
    Found 1-bit register for signal <allPhasesOk>.
    Found 12-bit subtractor for signal <allPhasesOk$addsub0000> created at line 391.
    Found 12-bit comparator greater for signal <allPhasesOk$cmp_gt0000> created at line 391.
    Found 31-bit register for signal <cnt>.
    Found 31-bit adder for signal <cnt$share0000> created at line 160.
    Found 31-bit register for signal <cntACdip>.
    Found 31-bit adder for signal <cntACdip$addsub0000> created at line 363.
    Found 31-bit up counter for signal <cntHigh>.
    Found 31-bit up counter for signal <cntLow>.
    Found 31-bit up counter for signal <cntPhaseDip>.
    Found 12-bit register for signal <highestValueOfAcPeakLow>.
    Found 12-bit comparator greater for signal <highestValueOfAcPeakLow$cmp_gt0000> created at line 245.
    Found 12-bit comparator lessequal for signal <highestValueOfAcPeakLow$cmp_le0000> created at line 245.
    Found 12-bit register for signal <lowestValueOfAcPeakHigh>.
    Found 12-bit comparator less for signal <lowestValueOfAcPeakHigh$cmp_lt0000> created at line 201.
    Found 1-bit register for signal <lvMainsDetected>.
    Found 12-bit comparator greater for signal <lvMainsDetected$cmp_gt0000> created at line 301.
    Found 1-bit register for signal <mainsMissing_i>.
    Found 12-bit comparator greater for signal <peakDetectState$cmp_gt0000> created at line 172.
    Found 12-bit comparator less for signal <peakDetectState$cmp_lt0000> created at line 212.
    Found 1-bit register for signal <phaseMissing_i>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred 163 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   9 Comparator(s).
Unit <mainsSupervision> synthesized.


Synthesizing Unit <inrushSupervision>.
    Related source file is "W:/CCIP_fslCheck/inrushSupervision_rtl_ea.vhd".
WARNING:Xst:646 - Signal <dcRef> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_9> for signal <inrushState>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 41                                             |
    | Inputs             | 15                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <bleederOn_i>.
    Found 12-bit comparator greater for signal <bleederOn_i$cmp_gt0000> created at line 521.
    Found 12-bit comparator less for signal <bleederOn_i$cmp_lt0000> created at line 522.
    Found 1-bit register for signal <bleederOpen_i>.
    Found 1-bit register for signal <bleederTestCompleted>.
    Found 3-bit register for signal <cntDcGuard>.
    Found 3-bit adder for signal <cntDcGuard$addsub0000> created at line 166.
    Found 3-bit up counter for signal <cntRe1error>.
    Found 12-bit comparator greatequal for signal <cntRe1error$cmp_ge0000> created at line 263.
    Found 12-bit comparator greater for signal <cntRe1error$cmp_gt0000> created at line 263.
    Found 12-bit comparator lessequal for signal <cntRe1error$cmp_le0000> created at line 263.
    Found 12-bit comparator less for signal <cntRe1error$cmp_lt0000> created at line 263.
    Found 3-bit up counter for signal <cntRe2error>.
    Found 12-bit comparator greatequal for signal <cntRe2error$cmp_ge0000> created at line 276.
    Found 12-bit comparator greater for signal <cntRe2error$cmp_gt0000> created at line 276.
    Found 12-bit comparator lessequal for signal <cntRe2error$cmp_le0000> created at line 276.
    Found 12-bit comparator less for signal <cntRe2error$cmp_lt0000> created at line 276.
    Found 1-bit register for signal <dcLevelGuard>.
    Found 12-bit comparator greatequal for signal <dcLevelGuard$cmp_ge0000> created at line 160.
    Found 12-bit comparator less for signal <dcLevelGuard$cmp_lt0000> created at line 173.
    Found 12-bit register for signal <dcRefLevelHigh>.
    Found 12-bit comparator greatequal for signal <dcRefLevelHigh$cmp_ge0000> created at line 231.
    Found 12-bit register for signal <dcRefLevelLow>.
    Found 12-bit comparator less for signal <dcRefLevelLow$cmp_lt0000> created at line 230.
    Found 1-bit register for signal <dcStable>.
    Found 12-bit subtractor for signal <dcStable$addsub0000> created at line 223.
    Found 12-bit comparator lessequal for signal <dcStable$cmp_le0000> created at line 223.
    Found 8-bit register for signal <dcTimer>.
    Found 8-bit adder for signal <dcTimer$addsub0000> created at line 229.
    Found 1-bit register for signal <inrushActive_i>.
    Found 1-bit register for signal <inrushResistorOpen_i>.
    Found 12-bit comparator greater for signal <inrushState$cmp_gt0000> created at line 362.
    Found 16-bit register for signal <inrushTimer>.
    Found 16-bit adder for signal <inrushTimer$add0000> created at line 396.
    Found 1-bit register for signal <re1Ok>.
    Found 1-bit register for signal <re2Ok>.
    Found 1-bit register for signal <relayFailure_i>.
    Found 1-bit register for signal <reOn_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  62 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  16 Comparator(s).
Unit <inrushSupervision> synthesized.


Synthesizing Unit <medianFilter>.
    Related source file is "W:/CCIP_fslCheck/medianFilter_ea.vhd".
    Found 1-bit register for signal <dout>.
    Found 2-bit adder for signal <dout$addsub0001> created at line 87.
    Found 3-bit adder for signal <dout$addsub0003> created at line 87.
    Found 1-bit adder carry out for signal <dout$addsub0004> created at line 87.
    Found 2-bit adder carry out for signal <dout$addsub0005> created at line 87.
    Found 3-bit comparator greater for signal <dout$cmp_gt0000> created at line 89.
    Found 5-bit register for signal <shiftIn>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <medianFilter> synthesized.


Synthesizing Unit <lowPassFilter_1>.
    Related source file is "W:/CCIP_fslCheck/lowPassFilter_rtl_ea.vhd".
    Found 1-bit register for signal <dout>.
    Found 7-bit up counter for signal <clkCnt>.
    Found 1-bit register for signal <clkEn>.
    Found 1-bit register for signal <clkEn_d>.
    Found 1-bit register for signal <dinDecimated>.
    Found 5-bit updown counter for signal <filterCnt>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <lowPassFilter_1> synthesized.


Synthesizing Unit <lowPassFilter_2>.
    Related source file is "W:/CCIP_fslCheck/lowPassFilter_rtl_ea.vhd".
    Found 1-bit register for signal <dout>.
    Found 7-bit up counter for signal <clkCnt>.
    Found 1-bit register for signal <clkEn>.
    Found 1-bit register for signal <clkEn_d>.
    Found 1-bit register for signal <dinDecimated>.
    Found 6-bit updown counter for signal <filterCnt>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <lowPassFilter_2> synthesized.


Synthesizing Unit <pwm_counter_asymmetric>.
    Related source file is "W:/CCIP_fslCheck/pwm_counter_asymmetric.vhd".
    Found 14-bit register for signal <W_switch_out>.
    Found 14-bit register for signal <U_switch_out>.
    Found 14-bit register for signal <V_switch_out>.
    Found 1-bit register for signal <pwm_cnt_direction>.
    Found 14-bit register for signal <pwm_cnt_i>.
    Found 14-bit addsub for signal <pwm_cnt_i$addsub0000>.
    Found 1-bit register for signal <pwm_restart_value>.
    Found 1-bit register for signal <pwm_state<0>>.
    Found 1-bit register for signal <pwm_switch_en>.
    Found 14-bit comparator greatequal for signal <U_switch_out$cmp_ge0000> created at line 162.
    Found 14-bit comparator greatequal for signal <V_switch_out$cmp_ge0000> created at line 170.
    Found 14-bit comparator greatequal for signal <W_switch_out$cmp_ge0000> created at line 178.
    Summary:
	inferred  60 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <pwm_counter_asymmetric> synthesized.


Synthesizing Unit <pwm_counter_symmetric>.
    Related source file is "W:/CCIP_fslCheck/pwm_counter_symmetric.vhd".
WARNING:Xst:647 - Input <V_switch_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <W_switch_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <U_switch_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <W_switch_out>.
    Found 14-bit register for signal <U_switch_out>.
    Found 14-bit register for signal <V_switch_out>.
    Found 1-bit register for signal <pwm_cnt_direction>.
    Found 14-bit register for signal <pwm_cnt_i>.
    Found 14-bit addsub for signal <pwm_cnt_i$addsub0000>.
    Found 1-bit register for signal <pwm_state<0>>.
    Found 1-bit register for signal <pwm_switch_en>.
    Found 14-bit comparator greatequal for signal <U_switch_out$cmp_ge0000> created at line 149.
    Found 14-bit comparator greatequal for signal <V_switch_out$cmp_ge0000> created at line 157.
    Found 14-bit comparator greatequal for signal <W_switch_out$cmp_ge0000> created at line 165.
    Summary:
	inferred  59 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <pwm_counter_symmetric> synthesized.


Synthesizing Unit <switch_sequence_generator>.
    Related source file is "W:/CCIP_fslCheck/switch_sequence_generator.vhd".
    Found 1-bit register for signal <Pwm_top>.
    Found 1-bit register for signal <Pwm_bottom>.
    Found 12-bit register for signal <pwm_deadtime_cnt>.
    Found 12-bit adder for signal <pwm_deadtime_cnt$addsub0000> created at line 205.
    Found 1-bit register for signal <pwm_ideal>.
    Found 14-bit comparator equal for signal <pwm_ideal$cmp_eq0000> created at line 87.
    Found 14-bit comparator greatequal for signal <pwm_ideal$cmp_ge0000> created at line 92.
    Found 15-bit comparator greater for signal <pwm_ideal$cmp_gt0000> created at line 86.
    Found 1-bit register for signal <pwm_ideal_d>.
    Found 1-bit register for signal <pwm_min_pulse_bottom>.
    Found 12-bit adder for signal <pwm_min_pulse_bottom$addsub0000> created at line 134.
    Found 12-bit comparator equal for signal <pwm_min_pulse_bottom$cmp_eq0000> created at line 134.
    Found 12-bit subtractor for signal <pwm_min_pulse_bottom$sub0000> created at line 134.
    Found 1-bit register for signal <pwm_min_pulse_bottom_d>.
    Found 1-bit register for signal <pwm_min_pulse_top>.
    Found 1-bit register for signal <pwm_min_pulse_top_d>.
    Found 12-bit register for signal <pwm_min_pulse_width_cnt>.
    Found 12-bit adder for signal <pwm_min_pulse_width_cnt$addsub0000> created at line 149.
    Found 12-bit comparator equal for signal <Pwm_top$cmp_eq0000> created at line 189.
    Found 12-bit subtractor for signal <Pwm_top$sub0000> created at line 189.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <switch_sequence_generator> synthesized.


Synthesizing Unit <Communication_top>.
    Related source file is "W:/CCIP_fslCheck/Communication_top.vhd".
WARNING:Xst:646 - Signal <ctrl_reg<15:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <comm_state>.
    Found 16-bit register for signal <addr>.
    Found 16-bit adder for signal <addr$share0000> created at line 177.
    Found 16-bit register for signal <addr_reg_data>.
    Found 9-bit register for signal <comm_state>.
    Found 16-bit register for signal <ctrl_reg>.
    Found 6-bit register for signal <dpm_addra>.
    Found 6-bit adder carry in for signal <dpm_addra$share0000> created at line 177.
    Found 16-bit register for signal <dpm_dina>.
    Found 1-bit register for signal <dpm_wea>.
    Found 9-bit register for signal <next_state>.
    Found 1-bit register for signal <read_en>.
    Found 6-bit register for signal <wordPtr>.
    Found 6-bit adder for signal <wordPtr$share0000> created at line 177.
    Found 16-bit register for signal <write_data>.
    Found 1-bit register for signal <write_en>.
    Summary:
	inferred 104 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <Communication_top> synthesized.


Synthesizing Unit <slaveController>.
    Related source file is "W:/CCIP_fslCheck/slaveController.vhd".
WARNING:Xst:647 - Input <irqLevel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alControl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eventTrigg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alStatus<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <alEvent<15:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <alEvent<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <UnitCmd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FdbkHeader<15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FdbkHeader<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EEPROMLoaded> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <RefSeq_last> equivalent to <FdbkSeq> has been removed
    Found finite state machine <FSM_10> for signal <sc_state>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 59                                             |
    | Inputs             | 25                                             |
    | Outputs            | 27                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | waitforstartupdone                             |
    | Power Up State     | waitforstartupdone                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cyclical_start>.
    Found 6-bit register for signal <activeNodes>.
    Found 1-bit register for signal <sdoWriteEvent>.
    Found 1-bit register for signal <ctrl_dpm>.
    Found 1-bit register for signal <puErrorTrigg>.
    Found 1-bit register for signal <ESM_start>.
    Found 1-bit register for signal <onlyIgnoreNodes>.
    Found 1-bit register for signal <sdoReadEvent>.
    Found 1-bit register for signal <puTrigg>.
    Found 1-bit register for signal <sampleADCEveryPeriod>.
    Found 1-bit register for signal <periodicStarted>.
    Found 1-bit register for signal <validFrame>.
    Found 5-bit register for signal <lostFrames>.
    Found 3-bit 6-to-1 multiplexer for signal <$varindex0000> created at line 503.
    Found 3-bit register for signal <actions_counter>.
    Found 3-bit adder for signal <actions_counter$share0000> created at line 282.
    Found 16-bit register for signal <alEvent>.
    Found 3-bit up counter for signal <buffer_index>.
    Found 3-bit adder for signal <buffer_index$addsub0000> created at line 505.
    Found 16-bit register for signal <cdc_addr>.
    Found 6-bit register for signal <cdc_ctrl_register<5:0>>.
    Found 3-bit comparator greatequal for signal <cdc_ctrl_register_1$cmp_ge0000> created at line 298.
    Found 16-bit register for signal <cdc_write_data>.
    Found 8-bit register for signal <driveUnitType>.
    Found 4-bit register for signal <FdbkHeader<11:8>>.
    Found 8-bit register for signal <FdbkSeq>.
    Found 1-bit register for signal <firstTriggInCommFailureDone>.
    Found 1-bit register for signal <isReferenceData>.
    Found 1-bit register for signal <isReferenceDataError>.
    Found 5-bit register for signal <lostFrames_i>.
    Found 5-bit adder for signal <lostFrames_i$addsub0000> created at line 597.
    Found 3-bit register for signal <NodeNbr>.
    Found 18-bit register for signal <NodeNbr_buffer>.
    Found 2-bit register for signal <nr_ignore_nodes>.
    Found 2-bit adder for signal <nr_ignore_nodes$addsub0000> created at line 512.
    Found 1-bit register for signal <periodicStarted_i>.
    Found 4-bit register for signal <RefSeq>.
    Found 8-bit adder for signal <RefSeq_last$addsub0000> created at line 605.
    Found 1-bit register for signal <refSeqError>.
    Found 9-bit comparator equal for signal <refSeqError$cmp_eq0000> created at line 465.
    Found 1-bit register for signal <refTimeout>.
    Found 1-bit register for signal <resetCommFailure_i>.
    Found 8-bit adder carry out for signal <sc_state$addsub0000> created at line 465.
    Found 9-bit comparator equal for signal <sc_state$cmp_eq0004> created at line 465.
    Found 4-bit comparator greatequal for signal <sc_state$cmp_ge0000> created at line 321.
    Found 4-bit comparator greatequal for signal <sc_state$cmp_ge0001> created at line 377.
    Found 3-bit comparator less for signal <sc_state$cmp_lt0000> created at line 298.
    Found 3-bit comparator less for signal <sc_state$cmp_lt0001> created at line 518.
    Found 1-bit register for signal <Updated_First_Time>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 139 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <slaveController> synthesized.


Synthesizing Unit <ESM>.
    Related source file is "W:/CCIP_fslCheck/ESM.vhd".
WARNING:Xst:647 - Input <cfgDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cdc_read_data<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_11> for signal <esm_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 3898                                           |
    | Inputs             | 21                                             |
    | Outputs            | 19                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | begin_startup                                  |
    | Power Up State     | begin_startup                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <startFlashValidCheck>.
    Found 1-bit register for signal <ctrl_dpm>.
    Found 8-bit register for signal <alControl>.
    Found 1-bit register for signal <reconfig_n>.
    Found 1-bit register for signal <flashToSel>.
    Found 1-bit register for signal <startFlashSelect>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <startUpDone>.
    Found 8-bit register for signal <alStatus>.
    Found 8-bit register for signal <alControl_i>.
    Found 4-bit register for signal <alControlState>.
    Found 5-bit register for signal <alStatus_i<4:0>>.
    Found 16-bit register for signal <alStatusCode>.
    Found 4-bit register for signal <alStatusState>.
    Found 16-bit register for signal <cdc_addr>.
    Found 2-bit register for signal <cdc_ctrl_register<1:0>>.
    Found 16-bit register for signal <cdc_write_data>.
    Found 4-bit comparator equal for signal <esm_state$cmp_eq0005> created at line 233.
    Found 4-bit comparator greater for signal <esm_state$cmp_gt0000> created at line 237.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  62 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <ESM> synthesized.


Synthesizing Unit <cyclical>.
    Related source file is "W:/CCIP_fslCheck/cyclical.vhd".
    Found finite state machine <FSM_12> for signal <cycl_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ctrl_dpm>.
    Found 1-bit register for signal <data_updated>.
    Found 1-bit register for signal <done>.
    Found 6-bit register for signal <dpm_addra>.
    Found 1-bit register for signal <dpm_wea>.
    Found 16-bit register for signal <dpm_dina>.
    Found 16-bit register for signal <cdc_addr>.
    Found 16-bit adder for signal <cdc_addr$addsub0000>.
    Found 2-bit register for signal <cdc_ctrl_register<5:4>>.
    Found 16-bit register for signal <cdc_write_data>.
    Found 16-bit register for signal <commDPMDataOut>.
    Found 5-bit register for signal <copyPtr>.
    Found 5-bit adder for signal <copyPtr$share0000> created at line 161.
    Found 6-bit adder for signal <dpm_addra$addsub0000> created at line 223.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  81 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cyclical> synthesized.


Synthesizing Unit <sdo_adapter>.
    Related source file is "W:/CCIP_fslCheck/sdo_adapter.vhd".
WARNING:Xst:647 - Input <OpErrorCode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OpError> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <wrDataBusy> equivalent to <cdc_ctrl_register<1>> has been removed
    Found finite state machine <FSM_13> for signal <mb_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_for_run_mailbox                           |
    | Power Up State     | wait_for_run_mailbox                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <memSel>.
    Found 1-bit register for signal <rdDataValid>.
    Found 1-bit register for signal <ctrl_dpm>.
    Found 1-bit register for signal <mbxIrq>.
    Found 1-bit register for signal <done>.
    Found 16-bit register for signal <rdData>.
    Found 16-bit register for signal <cdc_addr>.
    Found 16-bit adder for signal <cdc_addr$share0000> created at line 195.
    Found 2-bit register for signal <cdc_ctrl_register<1:0>>.
    Found 16-bit register for signal <cdc_write_data>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  58 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <sdo_adapter> synthesized.


Synthesizing Unit <memCtrl>.
    Related source file is "W:/CCIP_fslCheck/memCtrl_rtl_ea.vhd".
Unit <memCtrl> synthesized.


Synthesizing Unit <rectCtrl>.
    Related source file is "W:/CCIP_fslCheck/rectCtrl_rtl_ea.vhd".
WARNING:Xst:1780 - Signal <cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <fbkData>.
    Found 1-bit register for signal <bleederFltClr>.
    Found 12-bit register for signal <acVoltage>.
    Found 1-bit register for signal <adcDataUpdated>.
    Found 1-bit register for signal <bleederShortCircuit>.
    Found 12-bit register for signal <bleederVoltage>.
    Found 1-bit register for signal <clk100KHzEn>.
    Found 10-bit up counter for signal <clkCnt>.
    Found 1-bit register for signal <clrGateDriverState<0>>.
    Found 11-bit up counter for signal <clrPulseTImer>.
    Found 12-bit register for signal <dcVoltage>.
    Found 12-bit register for signal <re1Voltage>.
    Found 12-bit register for signal <re2Voltage>.
    Found 1-bit register for signal <startClrPulse>.
    Summary:
	inferred   2 Counter(s).
	inferred  66 D-type flip-flop(s).
Unit <rectCtrl> synthesized.


Synthesizing Unit <GPIO_top>.
    Related source file is "W:/CCIP_fslCheck/GPIO_TOP.vhd".
    Found 32-bit down counter for signal <WDCounter>.
    Found 1-bit register for signal <WDKick_i>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <GPIO_top> synthesized.


Synthesizing Unit <pwm>.
    Related source file is "W:/CCIP_fslCheck/PWM_4K8K.vhd".
Unit <pwm> synthesized.


Synthesizing Unit <spi_if>.
    Related source file is "W:/CCIP_fslCheck/ADC_SPI_IF.vhd".
    Register <spi_vout> equivalent to <spi_uout> has been removed
    Found finite state machine <FSM_14> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 34                                             |
    | Transitions        | 35                                             |
    | Inputs             | 1                                              |
    | Outputs            | 46                                             |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | clk_en (positive)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <spi_uout>.
    Found 12-bit register for signal <data_out_u>.
    Found 12-bit register for signal <data_out_v>.
    Found 1-bit register for signal <spi_cs_n>.
    Found 1-bit register for signal <spi_clk>.
    Found 1-bit register for signal <conversion_ready>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  28 D-type flip-flop(s).
Unit <spi_if> synthesized.


Synthesizing Unit <SlaveController_top>.
    Related source file is "W:/CCIP_fslCheck/SlaveController_top.vhd".
    Found 16-bit register for signal <comm_dpm_dinb>.
    Found 6-bit register for signal <comm_dpm_addrb>.
    Found 1-bit register for signal <comm_dpm_web>.
    Found 1-bit register for signal <cfgUnitSelected>.
    Found 16-bit register for signal <cycl_comm_dpm_doutb>.
    Found 16-bit register for signal <ESM_comm_dpm_doutb>.
    Found 1-bit register for signal <fwInfoUnitSelected>.
    Found 16-bit register for signal <mbx_comm_dpm_doutb>.
    Found 1-bit register for signal <memCtrlUnitSelected>.
    Found 12-bit register for signal <rdAddr>.
    Found 1-bit register for signal <rdDataReq>.
    Found 16-bit register for signal <sc_comm_dpm_doutb>.
    Found 12-bit register for signal <wrAddr>.
    Found 16-bit register for signal <wrData>.
    Found 1-bit register for signal <wrDataBusy_d>.
    Found 1-bit register for signal <wrDataReq>.
    Summary:
	inferred 133 D-type flip-flop(s).
Unit <SlaveController_top> synthesized.


Synthesizing Unit <Inverter_Node>.
    Related source file is "W:/CCIP_fslCheck/Inverter_Node_4K8K.vhd".
WARNING:Xst:1780 - Signal <state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <nr_of_reads> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_15> for signal <supState>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 33                                             |
    | Inputs             | 10                                             |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | waitfortrip                                    |
    | Power Up State     | waitfortrip                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <boostInProgress>.
    Found 1-bit register for signal <boostInProgress_d>.
    Found 1-bit register for signal <boostUpState<0>>.
    Found 1-bit register for signal <clk100KHzEn>.
    Found 10-bit up counter for signal <clkCnt>.
    Found 3-bit register for signal <clrPulseTimer>.
    Found 3-bit adder for signal <clrPulseTimer$addsub0000> created at line 402.
    Found 5-bit up counter for signal <counter>.
    Found 12-bit up counter for signal <faultClrCounter>.
    Found 1-bit register for signal <fltClrPulse>.
    Found 1-bit register for signal <gateDriveFltClr_i>.
    Found 1-bit register for signal <inverterFailure_i>.
    Found 3-bit comparator less for signal <inverterFailure_i$cmp_lt0000> created at line 458.
    Found 1-bit register for signal <inverterShortCircuit_i>.
    Found 1-bit register for signal <inverterTempTooHigh_i>.
    Found 3-bit register for signal <irqCnt>.
    Found 3-bit adder for signal <irqCnt$share0000> created at line 340.
    Found 2-bit register for signal <noOfShortCircuit>.
    Found 2-bit adder for signal <noOfShortCircuit$addsub0000> created at line 416.
    Found 1-bit register for signal <pwmOn_d>.
    Found 1-bit register for signal <pwmOn_i>.
    Found 1-bit register for signal <pwmSwitch>.
    Found 1-bit register for signal <rstInverterFailure_d>.
    Found 1-bit register for signal <shortCircuitDetected>.
    Found 4-bit register for signal <shortCircuitTimer>.
    Found 4-bit adder for signal <shortCircuitTimer$addsub0000> created at line 335.
    Found 2-bit comparator less for signal <supState$cmp_lt0000> created at line 434.
    Found 16-bit up counter for signal <timer_655us>.
    Found 1-bit register for signal <timer_655us_tick>.
    Found 1-bit register for signal <timer_state<0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <Inverter_Node> synthesized.


Synthesizing Unit <SH_ctrl>.
    Related source file is "W:/CCIP_fslCheck/ADC_SH_CTRL.vhd".
    Found finite state machine <FSM_16> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_for_sync                                  |
    | Power Up State     | wait_for_sync                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit register for signal <data_out_u0>.
    Found 12-bit register for signal <data_out_u1>.
    Found 12-bit register for signal <data_out_v0>.
    Found 12-bit register for signal <data_out_v1>.
    Found 1-bit register for signal <adcCh>.
    Found 3-bit up counter for signal <clk_en_counter>.
    Found 1-bit register for signal <clk_spi_en>.
    Found 1-bit register for signal <conversion_ready_d>.
    Found 1-bit register for signal <start_conversion>.
    Found 1-bit register for signal <sync_trig_d>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  53 D-type flip-flop(s).
Unit <SH_ctrl> synthesized.


Synthesizing Unit <Inverter_Node_TOP>.
    Related source file is "W:/CCIP_fslCheck/Inverter_Node_Top_4K8K.vhd".
Unit <Inverter_Node_TOP> synthesized.


Synthesizing Unit <ADC_top>.
    Related source file is "W:/CCIP_fslCheck/ADC_TOP.vhd".
Unit <ADC_top> synthesized.


Synthesizing Unit <PowerUnit_top>.
    Related source file is "W:/CCIP_fslCheck/PowerUnit_top.vhd".
WARNING:Xst:647 - Input <onlyIgnoreNodes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inverterCmdRef_C<15:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inverterCmdRef_C<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inverterCmdRef_B<15:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inverterCmdRef_B<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inverterCmdRef_A<15:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inverterCmdRef_A<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <copySCtoPUDone> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_17> for signal <address_decoder_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 38                                             |
    | Inputs             | 35                                             |
    | Outputs            | 4                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <nr_of_writes>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 16                                             |
    | Inputs             | 0                                              |
    | Outputs            | 22                                             |
    | Clock              | Clk (rising_edge)                              |
    | Clock enable       | address_decoder_state$cmp_eq0034 (positive)       |
    | Reset              | Rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <nr_of_reads>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 19                                             |
    | Inputs             | 0                                              |
    | Outputs            | 26                                             |
    | Clock              | Clk (rising_edge)                              |
    | Clock enable       | address_decoder_state$cmp_eq0033 (positive)       |
    | Reset              | Rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit subtractor for signal <$sub0000> created at line 986.
    Found 15-bit subtractor for signal <$sub0001> created at line 986.
    Found 15-bit subtractor for signal <$sub0002> created at line 986.
    Found 15-bit subtractor for signal <$sub0003> created at line 986.
    Found 15-bit subtractor for signal <$sub0004> created at line 986.
    Found 15-bit subtractor for signal <$sub0005> created at line 986.
    Found 6-bit register for signal <activeNodes_d>.
    Found 32-bit comparator not equal for signal <activeNodes_d_1$cmp_ne0000> created at line 986.
    Found 32-bit comparator not equal for signal <activeNodes_d_2$cmp_ne0000> created at line 986.
    Found 32-bit comparator not equal for signal <activeNodes_d_3$cmp_ne0000> created at line 986.
    Found 32-bit comparator not equal for signal <activeNodes_d_4$cmp_ne0001> created at line 986.
    Found 32-bit comparator not equal for signal <activeNodes_d_5$cmp_ne0000> created at line 986.
    Found 32-bit comparator not equal for signal <activeNodes_d_6$cmp_ne0000> created at line 986.
    Found 6-bit register for signal <adcTrigg>.
    Found 32-bit comparator equal for signal <adcTrigg_1$cmp_eq0000> created at line 986.
    Found 32-bit comparator equal for signal <adcTrigg_2$cmp_eq0000> created at line 986.
    Found 32-bit comparator equal for signal <adcTrigg_3$cmp_eq0000> created at line 986.
    Found 32-bit comparator equal for signal <adcTrigg_4$cmp_eq0000> created at line 986.
    Found 32-bit comparator equal for signal <adcTrigg_5$cmp_eq0000> created at line 986.
    Found 32-bit comparator equal for signal <adcTrigg_6$cmp_eq0000> created at line 986.
    Found 6-bit tristate buffer for signal <addrb_A>.
    Found 1-bit register for signal <copyPUtoSCDone>.
    Found 1-bit register for signal <copyTrig>.
    Found 16-bit register for signal <dinb_A>.
    Found 16-bit register for signal <inverterCmdRef_A>.
    Found 16-bit register for signal <inverterCmdRef_B>.
    Found 16-bit register for signal <inverterCmdRef_C>.
    Found 6-bit register for signal <inverterTrigg>.
    Found 32-bit comparator equal for signal <inverterTrigg_1$cmp_eq0000> created at line 981.
    Found 32-bit comparator equal for signal <inverterTrigg_2$cmp_eq0000> created at line 981.
    Found 32-bit comparator equal for signal <inverterTrigg_3$cmp_eq0000> created at line 981.
    Found 32-bit comparator equal for signal <inverterTrigg_4$cmp_eq0000> created at line 981.
    Found 32-bit comparator equal for signal <inverterTrigg_5$cmp_eq0000> created at line 981.
    Found 32-bit comparator equal for signal <inverterTrigg_6$cmp_eq0000> created at line 981.
    Found 6-bit register for signal <Mtridata_addrb_A> created at line 637.
    Found 1-bit register for signal <Mtrien_addrb_A> created at line 637.
    Found 3-bit register for signal <node_numA>.
    Found 3-bit register for signal <node_numB>.
    Found 3-bit register for signal <node_numC>.
    Found 84-bit register for signal <pwmDelayTime>.
    Found 6-bit register for signal <pwmOn>.
    Found 6-bit register for signal <pwmSwFreq>.
    Found 6-bit register for signal <resetInverterFailure>.
    Found 84-bit register for signal <swTimePhaseU>.
    Found 84-bit register for signal <swTimePhaseV>.
    Found 84-bit register for signal <swTimePhaseW>.
    Found 32-bit register for signal <ticksSinceEvent>.
    Found 32-bit adder for signal <ticksSinceEvent$addsub0000> created at line 975.
    Found 1-bit register for signal <web_A>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred 487 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  18 Comparator(s).
	inferred   6 Tristate(s).
Unit <PowerUnit_top> synthesized.


Synthesizing Unit <duf_ip_top>.
    Related source file is "W:/CCIP_fslCheck/duf_ip_top.vhd".
WARNING:Xst:647 - Input <TP_112> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WDOK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TP_116> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <startUpDone> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pu_dpm_clkb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <net_vcc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <net_gnd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TP_115_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TP_111_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <TP_111>.
    Found 1-bit register for signal <TP_113>.
    Found 1-bit register for signal <TP_114>.
    Found 1-bit register for signal <TP_115>.
    Found 1-bit register for signal <irq_synch_delay>.
    Found 1-bit register for signal <irq_synch_last>.
    Found 1-bit register for signal <irq_synch_now>.
    Found 1-bit register for signal <irq_synch_pulse>.
    Found 16-bit up counter for signal <ticksSinceLastIRQ>.
    Found 1-bit register for signal <toggleOnIRQ>.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <duf_ip_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 7x16-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 256
 1-bit adder carry out                                 : 22
 12-bit adder                                          : 56
 12-bit subtractor                                     : 39
 13-bit subtractor                                     : 1
 14-bit addsub                                         : 12
 15-bit subtractor                                     : 6
 16-bit adder                                          : 5
 16-bit adder carry out                                : 1
 2-bit adder                                           : 31
 2-bit adder carry out                                 : 22
 2-bit subtractor                                      : 4
 3-bit adder                                           : 38
 31-bit adder                                          : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 6
 5-bit adder                                           : 3
 6-bit adder                                           : 3
 6-bit adder carry in                                  : 1
 8-bit adder                                           : 2
 8-bit adder carry out                                 : 1
# Counters                                             : 66
 10-bit up counter                                     : 7
 11-bit up counter                                     : 1
 12-bit up counter                                     : 9
 16-bit up counter                                     : 7
 3-bit up counter                                      : 10
 31-bit up counter                                     : 3
 32-bit down counter                                   : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 7
 5-bit updown counter                                  : 7
 6-bit updown counter                                  : 3
 7-bit up counter                                      : 10
# Registers                                            : 1245
 1-bit register                                        : 923
 10-bit register                                       : 3
 12-bit register                                       : 100
 14-bit register                                       : 72
 16-bit register                                       : 52
 2-bit register                                        : 12
 3-bit register                                        : 26
 31-bit register                                       : 2
 32-bit register                                       : 1
 4-bit register                                        : 18
 5-bit register                                        : 4
 6-bit register                                        : 15
 8-bit register                                        : 15
 9-bit register                                        : 2
# Comparators                                          : 220
 12-bit comparator equal                               : 39
 12-bit comparator greatequal                          : 4
 12-bit comparator greater                             : 9
 12-bit comparator less                                : 7
 12-bit comparator lessequal                           : 5
 13-bit comparator less                                : 1
 14-bit comparator equal                               : 18
 14-bit comparator greatequal                          : 54
 15-bit comparator greater                             : 18
 16-bit comparator equal                               : 1
 16-bit comparator not equal                           : 1
 17-bit comparator equal                               : 1
 2-bit comparator less                                 : 6
 3-bit comparator greatequal                           : 1
 3-bit comparator greater                              : 22
 3-bit comparator less                                 : 8
 32-bit comparator equal                               : 12
 32-bit comparator not equal                           : 6
 4-bit comparator equal                                : 1
 4-bit comparator greatequal                           : 2
 4-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
 9-bit comparator equal                                : 2
# Multiplexers                                         : 1
 3-bit 6-to-1 multiplexer                              : 1
# Tristates                                            : 3
 16-bit tristate buffer                                : 2
 6-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_19> for best encoding.
Optimizing FSM <PowerUnit_top_i0/nr_of_reads/FSM> on signal <nr_of_reads[1:5]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00011
 00011 | 00010
 00100 | 00110
 00101 | 00111
 00110 | 00101
 00111 | 00100
 01000 | 01100
 01001 | 01101
 01010 | 01111
 01011 | 01110
 01100 | 01010
 01101 | 01011
 01110 | 01001
 01111 | 01000
 10000 | 11000
 10001 | 11001
 10010 | 11011
-------------------
Analyzing FSM <FSM_18> for best encoding.
Optimizing FSM <PowerUnit_top_i0/nr_of_writes/FSM> on signal <nr_of_writes[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0000
 00001 | 0001
 00010 | 0011
 00011 | 0010
 00100 | 0110
 00101 | 0111
 00110 | 0101
 00111 | 0100
 01000 | 1100
 01001 | 1101
 01010 | 1111
 01011 | 1110
 01100 | 1010
 01101 | 1011
 01110 | 1001
 01111 | 1000
-------------------
Analyzing FSM <FSM_17> for best encoding.
Optimizing FSM <PowerUnit_top_i0/address_decoder_state/FSM> on signal <address_decoder_state[1:2]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00
 copy_sctopu | 01
 copy_putosc | 10
-------------------------
Analyzing FSM <FSM_16> for best encoding.
Optimizing FSM <PowerUnit_top_i0/ADC/ADC_AXIS_1/state/FSM> on signal <state[1:3]> with gray encoding.
Optimizing FSM <PowerUnit_top_i0/ADC/ADC_AXIS_2/state/FSM> on signal <state[1:3]> with gray encoding.
Optimizing FSM <PowerUnit_top_i0/ADC/ADC_AXIS_3/state/FSM> on signal <state[1:3]> with gray encoding.
Optimizing FSM <PowerUnit_top_i0/ADC/ADC_AXIS_4/state/FSM> on signal <state[1:3]> with gray encoding.
Optimizing FSM <PowerUnit_top_i0/ADC/ADC_AXIS_5/state/FSM> on signal <state[1:3]> with gray encoding.
Optimizing FSM <PowerUnit_top_i0/ADC/ADC_AXIS_6/state/FSM> on signal <state[1:3]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 wait_for_sync | 000
 ch0           | 001
 ch0_done      | 011
 ch1           | 010
 ch1_done      | 110
---------------------------
Analyzing FSM <FSM_15> for best encoding.
Optimizing FSM <PowerUnit_top_i0/INVERTER/Node_1/supState/FSM> on signal <supState[1:4]> with user encoding.
Optimizing FSM <PowerUnit_top_i0/INVERTER/Node_2/supState/FSM> on signal <supState[1:4]> with user encoding.
Optimizing FSM <PowerUnit_top_i0/INVERTER/Node_3/supState/FSM> on signal <supState[1:4]> with user encoding.
Optimizing FSM <PowerUnit_top_i0/INVERTER/Node_4/supState/FSM> on signal <supState[1:4]> with user encoding.
Optimizing FSM <PowerUnit_top_i0/INVERTER/Node_5/supState/FSM> on signal <supState[1:4]> with user encoding.
Optimizing FSM <PowerUnit_top_i0/INVERTER/Node_6/supState/FSM> on signal <supState[1:4]> with user encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 waitfortrip           | 0000
 waitforsupplyok       | 0001
 waituntiltripisnormal | 0010
 waitforirq            | 0011
 doclrpulse            | 0100
 handleshortcircuit    | 0101
 handleovertemp        | 0110
 waitforreset          | 0111
 waitforfbkdataupd     | 1000
-----------------------------------
Analyzing FSM <FSM_14> for best encoding.
Optimizing FSM <PowerUnit_top_i0/ADC/ADC_AXIS_1/one_axis_spi/state/FSM> on signal <state[1:6]> with gray encoding.
Optimizing FSM <PowerUnit_top_i0/ADC/ADC_AXIS_2/one_axis_spi/state/FSM> on signal <state[1:6]> with gray encoding.
Optimizing FSM <PowerUnit_top_i0/ADC/ADC_AXIS_3/one_axis_spi/state/FSM> on signal <state[1:6]> with gray encoding.
Optimizing FSM <PowerUnit_top_i0/ADC/ADC_AXIS_4/one_axis_spi/state/FSM> on signal <state[1:6]> with gray encoding.
Optimizing FSM <PowerUnit_top_i0/ADC/ADC_AXIS_5/one_axis_spi/state/FSM> on signal <state[1:6]> with gray encoding.
Optimizing FSM <PowerUnit_top_i0/ADC/ADC_AXIS_6/one_axis_spi/state/FSM> on signal <state[1:6]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000000
 s1    | 000001
 s2    | 000011
 s3    | 000010
 s4    | 000110
 s5    | 000111
 s6    | 000101
 s7    | 000100
 s8    | 001100
 s9    | 001101
 s10   | 001111
 s11   | 001110
 s12   | 001010
 s13   | 001011
 s14   | 001001
 s15   | 001000
 s16   | 011000
 s17   | 011001
 s18   | 011011
 s19   | 011010
 s20   | 011110
 s21   | 011111
 s22   | 011101
 s23   | 011100
 s24   | 010100
 s25   | 010101
 s26   | 010111
 s27   | 010110
 s28   | 010010
 s29   | 010011
 s30   | 010001
 s31   | 010000
 s32   | 110000
 s33   | 110001
-------------------
Analyzing FSM <FSM_13> for best encoding.
Optimizing FSM <SlaveController_top_inst/sdo_adapter_inst/mb_state/FSM> on signal <mb_state[1:3]> with sequential encoding.
----------------------------------
 State                | Encoding
----------------------------------
 wait_for_run_mailbox | 000
 get_sdo_type         | 001
 running_sdo_services | 010
 run_sdo_read         | 100
 run_sdo_write        | 011
----------------------------------
Analyzing FSM <FSM_12> for best encoding.
Optimizing FSM <SlaveController_top_inst/cyclical_inst/cycl_state/FSM> on signal <cycl_state[1:3]> with sequential encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 000
 read_slave          | 001
 write_dpm           | 011
 check_missing_frame | 100
 read_dpm            | 010
 write_slave         | 101
---------------------------------
Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <SlaveController_top_inst/ESM_inst/esm_state/FSM> on signal <esm_state[1:18]> with one-hot encoding.
------------------------------------------------------
 State                          | Encoding
------------------------------------------------------
 begin_startup                  | 000000000000000001
 wait_valid_check_done          | 000000000000000100
 wait_for_flash_select_done     | 000000000000001000
 wait_for_run_esm               | 000000000000000010
 read_al_control_reg            | 000000000000010000
 check_error_ind                | 000000000000100000
 check_state_transition         | 000000000001000000
 to_init                        | 000000000100000000
 bootstrap_init                 | 000000010000000000
 init_preop                     | 000000100000000000
 init_bootstrap                 | 000000001000000000
 preop_safeop                   | 000001000000000000
 safeop_op                      | 000010000000000000
 op_safeop                      | 000100000000000000
 safeop_preop                   | 001000000000000000
 op_preop                       | 010000000000000000
 update_al_status_code_register | 000000000010000000
 update_al_status_register      | 100000000000000000
------------------------------------------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <SlaveController_top_inst/slaveController_inst/sc_state/FSM> on signal <sc_state[1:22]> with speed1 encoding.
------------------------------------------------------
 State                      | Encoding
------------------------------------------------------
 waitforstartupdone         | 0010000000000000000000
 initconnect                | 1000000000000000000000
 waitforevent               | 0001000000000000000000
 get_event                  | 0000010000000000000000
 handle_event               | 0000001000000000000000
 update_process_data_output | 0000000010000000000000
 read_refheader             | 0000000000100000000000
 check_isrefdata            | 0000000000010000000000
 check_seqnr                | 0000000000000100000000
 correct_frame_received     | 0000000000000010000000
 get_cmd                    | 0000000000001000000000
 update_intc                | 0100000000000000000000
 run_cyclical               | 0000000000000001000000
 run_esm                    | 0000000100000000000000
 run_sdo                    | 0000000001000000000000
 update_sc_status           | 0000000000000000001000
 update_fdbkheader          | 0000000000000000000100
 update_process_data_input  | 0000000000000000000010
 error                      | 0000100000000000000000
 delay1                     | 0000000000000000000001
 delay2                     | 0000000000000000100000
 run_cyclical_error         | 0000000000000000010000
------------------------------------------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <PowerUnit_top_i0/rectCtrl_i0/inrushSupervision_i0/inrushState/FSM> on signal <inrushState[1:10]> with speed1 encoding.
-----------------------------------
 State               | Encoding
-----------------------------------
 idle                | 1000000000
 chargedc            | 0100000000
 wait100ms_1         | 0001000000
 engagerelays        | 0000010000
 checkrelays         | 0000001000
 wait100ms           | 0000000100
 checkbleeder        | 0010000000
 inrushdone          | 0000000010
 disengagerelays     | 0000000001
 waitformainsmissing | 0000100000
-----------------------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <PowerUnit_top_i0/rectCtrl_i0/mainsSupervision_i0/phaseMissingState/FSM> on signal <phaseMissingState[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 phasesok | 01
 dipfound | 11
----------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <PowerUnit_top_i0/rectCtrl_i0/mainsSupervision_i0/peakDetectState/FSM> on signal <peakDetectState[1:3]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 000
 waitonacsamplehigh | 001
 storeacpeakhigh    | 011
 waitonacsamplelow  | 010
 storeacpeaklow     | 110
 outputacpeak       | 111
--------------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <PowerUnit_top_i0/rectCtrl_i0/mainsSupervision_i0/mainsMissingState/FSM> on signal <mainsMissingState[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 mainsok  | 01
 dipfound | 11
----------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <SlaveController_top_inst/memCtrl_inst/mbxIf_i0/mbxState/FSM> on signal <mbxState[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 waitforirq  | 000
 evaluateirq | 001
 sendreq     | 010
 waitforack  | 011
 runbuffmgr  | 100
-------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <SlaveController_top_inst/memCtrl_inst/reqMgr_i0/memCtrlState/FSM> on signal <memCtrlState[1:4]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 waitforreq       | 0000
 evaluatereqno    | 0001
 disableflash     | 0011
 disableeeprom    | 0010
 checkffstatus    | 0101
 generateffedge   | 1000
 checkreqno       | unreached
 invokembxif      | 0111
 waitformbxifdone | 1001
 sendack2mbxif    | 0100
 sendack2esm      | 0110
------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <SlaveController_top_inst/slaveController_inst/comm_dpm_controller_inst/cdc_state/FSM> on signal <cdc_state[1:5]> with sequential encoding.
Optimizing FSM <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/cdc_state/FSM> on signal <cdc_state[1:5]> with sequential encoding.
Optimizing FSM <SlaveController_top_inst/cyclical_inst/comm_dpm_controller_inst/cdc_state/FSM> on signal <cdc_state[1:5]> with sequential encoding.
Optimizing FSM <SlaveController_top_inst/sdo_adapter_inst/comm_dpm_controller_inst/cdc_state/FSM> on signal <cdc_state[1:5]> with sequential encoding.
-----------------------------------------------
 State                             | Encoding
-----------------------------------------------
 idle                              | 00000
 write_cmd_to_commdpm              | 00001
 read_ctrl_register                | 00110
 read_reg_command_finish           | 01000
 write_register_data               | 01001
 write_register_addr               | 00010
 write_register_ctrl               | 01010
 write_reg_command_finish          | 01100
 output_read_data                  | 01101
 read_process_data                 | 00011
 read_process_data_command_finish  | 01111
 write_process_data                | 00100
 write_process_data_command_finish | 10001
 delay1                            | 00111
 delay2                            | 00101
 delay3                            | 01110
 delay4                            | 10000
 delay5                            | 01011
-----------------------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <SlaveController_top_inst/cfgUnit_inst/cfgState/FSM> on signal <cfgState[1:2]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 waitforirq     | 00
 evaluateirq    | 01
 issuerdreq     | 11
 waitforrdvalid | 10
----------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Communication_top_inst/fsl_adapter_inst/fsl_state/FSM> on signal <fsl_state[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 read_fsl  | 01
 write_fsl | 11
 waitcheck | 10
-----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <SlaveController_top_inst/fw_info_inst/fw_state> on signal <fw_state[1:2]> with gray encoding.
--------------------------------------
 State                    | Encoding
--------------------------------------
 wait_for_irq             | 00
 start_write_fw_info_word | 01
 wait_for_write_done      | 11
--------------------------------------
Loading device for application Rf_Device from file '5vlx50.nph' in environment C:\Xilinx\Suite101i\ISE.
Reading core <sc_dpm.ngc>.
Loading core <sc_dpm> for timing and area information for instance <comm_dpm_inst>.
Loading core <sc_dpm> for timing and area information for instance <sc_dpm_inst>.
WARNING:Xst:2404 -  FFs/Latches <wrAddr<11:3>> (without init value) have a constant value of 0 in block <fwInfo>.
WARNING:Xst:2404 -  FFs/Latches <rdAddr<11:5>> (without init value) have a constant value of 0 in block <cfgUnit>.
WARNING:Xst:2404 -  FFs/Latches <U_switch_out<13:13>> (without init value) have a constant value of 0 in block <pwm_counter_symmetric>.
WARNING:Xst:2404 -  FFs/Latches <W_switch_out<13:13>> (without init value) have a constant value of 0 in block <pwm_counter_symmetric>.
WARNING:Xst:2404 -  FFs/Latches <V_switch_out<13:13>> (without init value) have a constant value of 0 in block <pwm_counter_symmetric>.
WARNING:Xst:2677 - Node <ctrlRegData_4> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrlRegData_5> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrlRegData_6> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrlRegData_7> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrlRegData_8> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrlRegData_9> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrlRegData_10> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrlRegData_11> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrlRegData_12> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrlRegData_13> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrlRegData_14> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrlRegData_15> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrl_register_d_6> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrl_register_d_7> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrl_register_d_8> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrl_register_d_9> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrl_register_d_10> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrl_register_d_11> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrl_register_d_12> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrl_register_d_13> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrl_register_d_14> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:2677 - Node <ctrl_register_d_15> of sequential type is unconnected in block <comm_dpm_controller>.
WARNING:Xst:1710 - FF/Latch <sdoOpErrorCode_1> (without init value) has a constant value of 0 in block <mbxIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdoOpErrorCode_2> (without init value) has a constant value of 0 in block <mbxIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdoOpErrorCode_3> (without init value) has a constant value of 0 in block <mbxIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_5> has a constant value of 0 in block <Communication_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_7> has a constant value of 0 in block <Communication_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_8> has a constant value of 0 in block <Communication_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ctrl_reg_4> of sequential type is unconnected in block <Communication_top>.
WARNING:Xst:2677 - Node <ctrl_reg_5> of sequential type is unconnected in block <Communication_top>.
WARNING:Xst:2677 - Node <ctrl_reg_6> of sequential type is unconnected in block <Communication_top>.
WARNING:Xst:2677 - Node <ctrl_reg_7> of sequential type is unconnected in block <Communication_top>.
WARNING:Xst:2677 - Node <ctrl_reg_8> of sequential type is unconnected in block <Communication_top>.
WARNING:Xst:2677 - Node <ctrl_reg_9> of sequential type is unconnected in block <Communication_top>.
WARNING:Xst:2677 - Node <ctrl_reg_10> of sequential type is unconnected in block <Communication_top>.
WARNING:Xst:2677 - Node <ctrl_reg_11> of sequential type is unconnected in block <Communication_top>.
WARNING:Xst:2677 - Node <ctrl_reg_12> of sequential type is unconnected in block <Communication_top>.
WARNING:Xst:2677 - Node <ctrl_reg_13> of sequential type is unconnected in block <Communication_top>.
WARNING:Xst:2677 - Node <ctrl_reg_14> of sequential type is unconnected in block <Communication_top>.
WARNING:Xst:2677 - Node <ctrl_reg_15> of sequential type is unconnected in block <Communication_top>.
WARNING:Xst:1710 - FF/Latch <cdc_write_data_12> (without init value) has a constant value of 0 in block <slaveController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_write_data_13> (without init value) has a constant value of 0 in block <slaveController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_write_data_14> (without init value) has a constant value of 0 in block <slaveController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_write_data_15> (without init value) has a constant value of 0 in block <slaveController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_6> (without init value) has a constant value of 0 in block <slaveController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_7> (without init value) has a constant value of 0 in block <slaveController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_8> (without init value) has a constant value of 0 in block <slaveController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_10> (without init value) has a constant value of 0 in block <slaveController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_11> (without init value) has a constant value of 0 in block <slaveController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_13> (without init value) has a constant value of 0 in block <slaveController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_14> (without init value) has a constant value of 0 in block <slaveController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_15> (without init value) has a constant value of 0 in block <slaveController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <alEvent_1> of sequential type is unconnected in block <slaveController>.
WARNING:Xst:2677 - Node <alEvent_2> of sequential type is unconnected in block <slaveController>.
WARNING:Xst:2677 - Node <alEvent_3> of sequential type is unconnected in block <slaveController>.
WARNING:Xst:2677 - Node <alEvent_4> of sequential type is unconnected in block <slaveController>.
WARNING:Xst:2677 - Node <alEvent_5> of sequential type is unconnected in block <slaveController>.
WARNING:Xst:2677 - Node <alEvent_6> of sequential type is unconnected in block <slaveController>.
WARNING:Xst:2677 - Node <alEvent_7> of sequential type is unconnected in block <slaveController>.
WARNING:Xst:2677 - Node <alEvent_11> of sequential type is unconnected in block <slaveController>.
WARNING:Xst:2677 - Node <alEvent_12> of sequential type is unconnected in block <slaveController>.
WARNING:Xst:2677 - Node <alEvent_13> of sequential type is unconnected in block <slaveController>.
WARNING:Xst:2677 - Node <alEvent_14> of sequential type is unconnected in block <slaveController>.
WARNING:Xst:2677 - Node <alEvent_15> of sequential type is unconnected in block <slaveController>.
WARNING:Xst:1710 - FF/Latch <cdc_write_data_10> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_write_data_11> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_write_data_12> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_write_data_13> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_write_data_14> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_write_data_15> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_0> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_1> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_3> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_6> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_7> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_9> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_10> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_11> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_12> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_13> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_14> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_15> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alStatusCode_2> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alStatusCode_3> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alStatusCode_5> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alStatusCode_6> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alStatusCode_7> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alStatusCode_8> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alStatusCode_9> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alStatusCode_10> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alStatusCode_11> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alStatusCode_12> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alStatusCode_13> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alStatusCode_14> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alStatusCode_15> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_write_data_5> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_write_data_6> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_write_data_7> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_write_data_8> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_write_data_9> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <inverterCmdRef_A_0> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_A_1> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_A_2> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_A_6> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_A_7> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_A_8> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_A_9> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_A_10> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_A_11> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_A_12> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_A_13> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_A_14> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_A_15> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_B_0> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_B_1> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_B_2> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_B_6> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_B_7> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_B_8> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_B_9> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_B_10> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_B_11> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_B_12> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_B_13> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_B_14> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_B_15> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_C_0> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_C_1> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_C_2> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_C_6> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_C_7> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_C_8> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_C_9> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_C_10> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_C_11> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_C_12> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_C_13> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_C_14> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:2677 - Node <inverterCmdRef_C_15> of sequential type is unconnected in block <PowerUnit_top>.
WARNING:Xst:1710 - FF/Latch <ctrl_register_d_2> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_register_d_3> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_addrb_3> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_addrb_4> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_addrb_5> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_register_d_2> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_register_d_3> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_register_d_4> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_register_d_5> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dinb_A_12> (without init value) has a constant value of 0 in block <PowerUnit_top_i0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dinb_A_13> (without init value) has a constant value of 0 in block <PowerUnit_top_i0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dinb_A_14> (without init value) has a constant value of 0 in block <PowerUnit_top_i0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dinb_A_15> (without init value) has a constant value of 0 in block <PowerUnit_top_i0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <3> (without init value) has a constant value of 0 in block <fbkData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <8> (without init value) has a constant value of 0 in block <fbkData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <11> (without init value) has a constant value of 0 in block <fbkData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <12> (without init value) has a constant value of 0 in block <fbkData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <13> (without init value) has a constant value of 0 in block <fbkData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <14> (without init value) has a constant value of 0 in block <fbkData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <15> (without init value) has a constant value of 0 in block <fbkData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_dinb_13> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_dinb_14> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_dinb_15> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_addrb_3> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_addrb_4> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_addrb_5> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_dinb_6> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_dinb_7> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_dinb_9> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_dinb_10> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_dinb_11> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_dinb_12> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_dinb_13> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_dinb_14> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <comm_dpm_dinb_15> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_register_d_2> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_register_d_3> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_register_d_4> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_register_d_5> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_register_d_0> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_register_d_1> (without init value) has a constant value of 0 in block <comm_dpm_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ESM_comm_dpm_doutb_5> of sequential type is unconnected in block <SlaveController_top_inst>.
WARNING:Xst:2677 - Node <ESM_comm_dpm_doutb_6> of sequential type is unconnected in block <SlaveController_top_inst>.
WARNING:Xst:2677 - Node <ESM_comm_dpm_doutb_7> of sequential type is unconnected in block <SlaveController_top_inst>.
WARNING:Xst:2677 - Node <ESM_comm_dpm_doutb_8> of sequential type is unconnected in block <SlaveController_top_inst>.
WARNING:Xst:2677 - Node <ESM_comm_dpm_doutb_9> of sequential type is unconnected in block <SlaveController_top_inst>.
WARNING:Xst:2677 - Node <ESM_comm_dpm_doutb_10> of sequential type is unconnected in block <SlaveController_top_inst>.
WARNING:Xst:2677 - Node <ESM_comm_dpm_doutb_11> of sequential type is unconnected in block <SlaveController_top_inst>.
WARNING:Xst:2677 - Node <ESM_comm_dpm_doutb_12> of sequential type is unconnected in block <SlaveController_top_inst>.
WARNING:Xst:2677 - Node <ESM_comm_dpm_doutb_13> of sequential type is unconnected in block <SlaveController_top_inst>.
WARNING:Xst:2677 - Node <ESM_comm_dpm_doutb_14> of sequential type is unconnected in block <SlaveController_top_inst>.
WARNING:Xst:2677 - Node <ESM_comm_dpm_doutb_15> of sequential type is unconnected in block <SlaveController_top_inst>.
WARNING:Xst:2677 - Node <sc_comm_dpm_doutb_12> of sequential type is unconnected in block <SlaveController_top_inst>.
WARNING:Xst:2677 - Node <sc_comm_dpm_doutb_13> of sequential type is unconnected in block <SlaveController_top_inst>.
WARNING:Xst:2677 - Node <sc_comm_dpm_doutb_14> of sequential type is unconnected in block <SlaveController_top_inst>.
WARNING:Xst:2677 - Node <onlyIgnoreNodes> of sequential type is unconnected in block <slaveController_inst>.
WARNING:Xst:2677 - Node <data_out_12> of sequential type is unconnected in block <comm_dpm_controller_inst>.
WARNING:Xst:2677 - Node <data_out_13> of sequential type is unconnected in block <comm_dpm_controller_inst>.
WARNING:Xst:2677 - Node <data_out_14> of sequential type is unconnected in block <comm_dpm_controller_inst>.
WARNING:Xst:2677 - Node <data_out_5> of sequential type is unconnected in block <comm_dpm_controller_inst>.
WARNING:Xst:2677 - Node <data_out_6> of sequential type is unconnected in block <comm_dpm_controller_inst>.
WARNING:Xst:2677 - Node <data_out_7> of sequential type is unconnected in block <comm_dpm_controller_inst>.
WARNING:Xst:2677 - Node <data_out_8> of sequential type is unconnected in block <comm_dpm_controller_inst>.
WARNING:Xst:2677 - Node <data_out_9> of sequential type is unconnected in block <comm_dpm_controller_inst>.
WARNING:Xst:2677 - Node <data_out_10> of sequential type is unconnected in block <comm_dpm_controller_inst>.
WARNING:Xst:2677 - Node <data_out_11> of sequential type is unconnected in block <comm_dpm_controller_inst>.
WARNING:Xst:2677 - Node <data_out_12> of sequential type is unconnected in block <comm_dpm_controller_inst>.
WARNING:Xst:2677 - Node <data_out_13> of sequential type is unconnected in block <comm_dpm_controller_inst>.
WARNING:Xst:2677 - Node <data_out_14> of sequential type is unconnected in block <comm_dpm_controller_inst>.
WARNING:Xst:2677 - Node <data_out_15> of sequential type is unconnected in block <comm_dpm_controller_inst>.
WARNING:Xst:2677 - Node <4> of sequential type is unconnected in block <alStatus>.
WARNING:Xst:2677 - Node <5> of sequential type is unconnected in block <alStatus>.
WARNING:Xst:2677 - Node <6> of sequential type is unconnected in block <alStatus>.
WARNING:Xst:2677 - Node <7> of sequential type is unconnected in block <alStatus>.
WARNING:Xst:2677 - Node <5> of sequential type is unconnected in block <alControl_i>.
WARNING:Xst:2677 - Node <6> of sequential type is unconnected in block <alControl_i>.
WARNING:Xst:2677 - Node <7> of sequential type is unconnected in block <alControl_i>.
WARNING:Xst:2677 - Node <mduProtocolVersion_0> of sequential type is unconnected in block <cfgUnit_inst>.
WARNING:Xst:2677 - Node <mduProtocolVersion_1> of sequential type is unconnected in block <cfgUnit_inst>.
WARNING:Xst:2677 - Node <mduProtocolVersion_2> of sequential type is unconnected in block <cfgUnit_inst>.
WARNING:Xst:2677 - Node <mduProtocolVersion_3> of sequential type is unconnected in block <cfgUnit_inst>.
WARNING:Xst:2677 - Node <mduProtocolVersion_4> of sequential type is unconnected in block <cfgUnit_inst>.
WARNING:Xst:2677 - Node <mduProtocolVersion_5> of sequential type is unconnected in block <cfgUnit_inst>.
WARNING:Xst:2677 - Node <mduProtocolVersion_6> of sequential type is unconnected in block <cfgUnit_inst>.
WARNING:Xst:2677 - Node <mduProtocolVersion_7> of sequential type is unconnected in block <cfgUnit_inst>.
WARNING:Xst:2677 - Node <0> of sequential type is unconnected in block <reqNo>.
WARNING:Xst:2677 - Node <3> of sequential type is unconnected in block <reqNo>.
WARNING:Xst:2677 - Node <sdoOpError> of sequential type is unconnected in block <mbxIf_i0>.
WARNING:Xst:2677 - Node <sdoOpErrorCode_0> of sequential type is unconnected in block <mbxIf_i0>.
WARNING:Xst:2677 - Node <2> of sequential type is unconnected in block <buffMgrState_d>.
WARNING:Xst:2677 - Node <0> of sequential type is unconnected in block <buffMgrState_d>.
WARNING:Xst:2677 - Node <1> of sequential type is unconnected in block <buffMgrState_d>.
WARNING:Xst:2677 - Node <3> of sequential type is unconnected in block <buffMgrState_d>.
WARNING:Xst:2677 - Node <4> of sequential type is unconnected in block <buffMgrState_d>.
WARNING:Xst:2677 - Node <7> of sequential type is unconnected in block <buffMgrState_d>.
WARNING:Xst:2677 - Node <5> of sequential type is unconnected in block <buffMgrState_d>.
WARNING:Xst:2677 - Node <8> of sequential type is unconnected in block <buffMgrState_d>.
WARNING:Xst:2677 - Node <9> of sequential type is unconnected in block <buffMgrState_d>.
WARNING:Xst:2677 - Node <spiDataAddr_d_1> of sequential type is unconnected in block <spi_i0>.
WARNING:Xst:2677 - Node <spiDataAddr_d_2> of sequential type is unconnected in block <spi_i0>.
WARNING:Xst:2677 - Node <spiDataAddr_d_3> of sequential type is unconnected in block <spi_i0>.
WARNING:Xst:2677 - Node <spiDataAddr_d_4> of sequential type is unconnected in block <spi_i0>.
WARNING:Xst:2677 - Node <spiDataAddr_d_5> of sequential type is unconnected in block <spi_i0>.
WARNING:Xst:2677 - Node <spiDataAddr_d_6> of sequential type is unconnected in block <spi_i0>.
WARNING:Xst:2677 - Node <spiDataAddr_d_7> of sequential type is unconnected in block <spi_i0>.
WARNING:Xst:2677 - Node <spiDataAddr_d_8> of sequential type is unconnected in block <spi_i0>.
WARNING:Xst:2677 - Node <spiDataAddr_d_9> of sequential type is unconnected in block <spi_i0>.
WARNING:Xst:2677 - Node <spiDataAddr_d_10> of sequential type is unconnected in block <spi_i0>.
WARNING:Xst:2677 - Node <spiDataAddr_d_11> of sequential type is unconnected in block <spi_i0>.
WARNING:Xst:2677 - Node <0> of sequential type is unconnected in block <phyState_d>.
WARNING:Xst:2677 - Node <5> of sequential type is unconnected in block <phyState_d>.
WARNING:Xst:2677 - Node <3> of sequential type is unconnected in block <phyState_d>.
WARNING:Xst:2677 - Node <4> of sequential type is unconnected in block <phyState_d>.
WARNING:Xst:2677 - Node <acIsCrap> of sequential type is unconnected in block <mainsSupervision_i0>.
WARNING:Xst:2677 - Node <dout> of sequential type is unconnected in block <lowPassFilter_i0>.
WARNING:Xst:2677 - Node <cdc_addr_6> of sequential type is unconnected in block <cyclical_inst>.
WARNING:Xst:2677 - Node <cdc_addr_7> of sequential type is unconnected in block <cyclical_inst>.
WARNING:Xst:2677 - Node <cdc_addr_8> of sequential type is unconnected in block <cyclical_inst>.
WARNING:Xst:2677 - Node <cdc_addr_9> of sequential type is unconnected in block <cyclical_inst>.
WARNING:Xst:2677 - Node <cdc_addr_10> of sequential type is unconnected in block <cyclical_inst>.
WARNING:Xst:2677 - Node <cdc_addr_11> of sequential type is unconnected in block <cyclical_inst>.
WARNING:Xst:2677 - Node <cdc_addr_12> of sequential type is unconnected in block <cyclical_inst>.
WARNING:Xst:2677 - Node <cdc_addr_13> of sequential type is unconnected in block <cyclical_inst>.
WARNING:Xst:2677 - Node <cdc_addr_14> of sequential type is unconnected in block <cyclical_inst>.
WARNING:Xst:2677 - Node <cdc_addr_15> of sequential type is unconnected in block <cyclical_inst>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 7x16-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 256
 1-bit adder carry out                                 : 22
 12-bit adder                                          : 56
 12-bit subtractor                                     : 39
 13-bit subtractor                                     : 1
 14-bit addsub                                         : 12
 15-bit subtractor                                     : 6
 16-bit adder                                          : 5
 16-bit adder carry out                                : 1
 2-bit adder                                           : 31
 2-bit adder carry out                                 : 22
 2-bit subtractor                                      : 4
 3-bit adder                                           : 38
 31-bit adder                                          : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 6
 5-bit adder                                           : 3
 6-bit adder                                           : 3
 6-bit adder carry in                                  : 1
 8-bit adder                                           : 2
 8-bit adder carry out                                 : 1
# Counters                                             : 66
 10-bit up counter                                     : 7
 11-bit up counter                                     : 1
 12-bit up counter                                     : 9
 16-bit up counter                                     : 7
 3-bit up counter                                      : 10
 31-bit up counter                                     : 3
 32-bit down counter                                   : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 7
 5-bit updown counter                                  : 7
 6-bit updown counter                                  : 3
 7-bit up counter                                      : 10
# Registers                                            : 4455
 Flip-Flops                                            : 4455
# Comparators                                          : 220
 12-bit comparator equal                               : 39
 12-bit comparator greatequal                          : 4
 12-bit comparator greater                             : 9
 12-bit comparator less                                : 7
 12-bit comparator lessequal                           : 5
 13-bit comparator less                                : 1
 14-bit comparator equal                               : 18
 14-bit comparator greatequal                          : 54
 15-bit comparator greater                             : 18
 16-bit comparator equal                               : 1
 16-bit comparator not equal                           : 1
 17-bit comparator equal                               : 1
 2-bit comparator less                                 : 6
 3-bit comparator greatequal                           : 1
 3-bit comparator greater                              : 22
 3-bit comparator less                                 : 8
 32-bit comparator equal                               : 12
 32-bit comparator not equal                           : 6
 4-bit comparator equal                                : 1
 4-bit comparator greatequal                           : 2
 4-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
 9-bit comparator equal                                : 2
# Multiplexers                                         : 1
 3-bit 6-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <alControlState_1> in Unit <ESM> is equivalent to the following FF/Latch, which will be removed : <alControl_1> 
INFO:Xst:2261 - The FF/Latch <alControlState_2> in Unit <ESM> is equivalent to the following FF/Latch, which will be removed : <alControl_2> 
INFO:Xst:2261 - The FF/Latch <alControlState_3> in Unit <ESM> is equivalent to the following FF/Latch, which will be removed : <alControl_3> 
INFO:Xst:2261 - The FF/Latch <alStatus_7> in Unit <ESM> is equivalent to the following 2 FFs/Latches, which will be removed : <alStatus_6> <alStatus_5> 
INFO:Xst:2261 - The FF/Latch <alStatusState_0> in Unit <ESM> is equivalent to the following FF/Latch, which will be removed : <alStatus_0> 
INFO:Xst:2261 - The FF/Latch <alStatusState_1> in Unit <ESM> is equivalent to the following FF/Latch, which will be removed : <alStatus_1> 
INFO:Xst:2261 - The FF/Latch <alStatusState_2> in Unit <ESM> is equivalent to the following FF/Latch, which will be removed : <alStatus_2> 
INFO:Xst:2261 - The FF/Latch <alStatusState_3> in Unit <ESM> is equivalent to the following FF/Latch, which will be removed : <alStatus_3> 
INFO:Xst:2261 - The FF/Latch <alControlState_0> in Unit <ESM> is equivalent to the following FF/Latch, which will be removed : <alControl_0> 
INFO:Xst:2261 - The FF/Latch <fbkData_15> in Unit <rectCtrl> is equivalent to the following 5 FFs/Latches, which will be removed : <fbkData_14> <fbkData_13> <fbkData_12> <fbkData_11> <fbkData_3> 
WARNING:Xst:2677 - Node <reqNo_3> of sequential type is unconnected in block <reqMgr>.
WARNING:Xst:2677 - Node <reqNo_0> of sequential type is unconnected in block <reqMgr>.
WARNING:Xst:1293 - FF/Latch <nextBuffMgrState_9> has a constant value of 0 in block <mbxIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nextBuffMgrState_8> has a constant value of 0 in block <mbxIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nextBuffMgrState_6> has a constant value of 0 in block <mbxIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nextBuffMgrState_5> has a constant value of 0 in block <mbxIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nextBuffMgrState_3> has a constant value of 0 in block <mbxIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nextBuffMgrState_2> has a constant value of 0 in block <mbxIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <buffMgrState_d_9> of sequential type is unconnected in block <mbxIf>.
WARNING:Xst:2677 - Node <buffMgrState_d_8> of sequential type is unconnected in block <mbxIf>.
WARNING:Xst:2677 - Node <buffMgrState_d_5> of sequential type is unconnected in block <mbxIf>.
WARNING:Xst:2677 - Node <buffMgrState_d_7> of sequential type is unconnected in block <mbxIf>.
WARNING:Xst:2677 - Node <buffMgrState_d_4> of sequential type is unconnected in block <mbxIf>.
WARNING:Xst:2677 - Node <buffMgrState_d_3> of sequential type is unconnected in block <mbxIf>.
WARNING:Xst:2677 - Node <buffMgrState_d_1> of sequential type is unconnected in block <mbxIf>.
WARNING:Xst:2677 - Node <buffMgrState_d_0> of sequential type is unconnected in block <mbxIf>.
WARNING:Xst:2677 - Node <buffMgrState_d_2> of sequential type is unconnected in block <mbxIf>.
WARNING:Xst:1293 - FF/Latch <nextAppState_1> has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nextPhyState_3> has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nextPhyState_5> has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nextPhyState_1> has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <phyState_d_4> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <phyState_d_3> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <phyState_d_5> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <phyState_d_0> of sequential type is unconnected in block <spi>.
WARNING:Xst:1710 - FF/Latch <alStatus_7> (without init value) has a constant value of 0 in block <ESM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fbkData_15> (without init value) has a constant value of 0 in block <rectCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wrData_1> (without init value) has a constant value of 0 in block <fwInfo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrData_6> (without init value) has a constant value of 0 in block <fwInfo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrData_9> (without init value) has a constant value of 0 in block <fwInfo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrData_11> (without init value) has a constant value of 0 in block <fwInfo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrData_13> (without init value) has a constant value of 0 in block <fwInfo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrData_14> (without init value) has a constant value of 0 in block <fwInfo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrData_15> (without init value) has a constant value of 0 in block <fwInfo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_0> (without init value) has a constant value of 0 in block <mbxIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cdc_addr_6> (without init value) has a constant value of 0 in block <cyclical>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_7> (without init value) has a constant value of 0 in block <cyclical>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_8> (without init value) has a constant value of 0 in block <cyclical>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_9> (without init value) has a constant value of 0 in block <cyclical>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_10> (without init value) has a constant value of 0 in block <cyclical>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_11> (without init value) has a constant value of 0 in block <cyclical>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_12> (without init value) has a constant value of 0 in block <cyclical>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_13> (without init value) has a constant value of 0 in block <cyclical>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_14> (without init value) has a constant value of 0 in block <cyclical>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_15> (without init value) has a constant value of 0 in block <cyclical>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cdc_addr_0> (without init value) has a constant value of 0 in block <sdo_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_14> (without init value) has a constant value of 0 in block <sdo_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cdc_addr_15> (without init value) has a constant value of 0 in block <sdo_adapter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <wrData_8> in Unit <fwInfo> is equivalent to the following FF/Latch, which will be removed : <wrData_12> 
WARNING:Xst:2042 - Unit PowerUnit_top: 6 internal tristates are replaced by logic (pull-up yes): Addrb<0>, Addrb<1>, Addrb<2>, Addrb<3>, Addrb<4>, Addrb<5>.
WARNING:Xst:2042 - Unit fsl_adapter: 32 internal tristates are replaced by logic (pull-up yes): addrCheck<0>, addrCheck<10>, addrCheck<11>, addrCheck<12>, addrCheck<13>, addrCheck<14>, addrCheck<15>, addrCheck<1>, addrCheck<2>, addrCheck<3>, addrCheck<4>, addrCheck<5>, addrCheck<6>, addrCheck<7>, addrCheck<8>, addrCheck<9>, data_out<0>, data_out<10>, data_out<11>, data_out<12>, data_out<13>, data_out<14>, data_out<15>, data_out<1>, data_out<2>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>, data_out<8>, data_out<9>.

Optimizing unit <duf_ip_top> ...

Optimizing unit <fsl_adapter> ...

Optimizing unit <supervision> ...

Optimizing unit <fwInfo> ...

Optimizing unit <cfgUnit> ...

Optimizing unit <comm_dpm_controller> ...

Optimizing unit <mainsSupervision> ...

Optimizing unit <inrushSupervision> ...

Optimizing unit <pwm_counter_asymmetric> ...

Optimizing unit <pwm_counter_symmetric> ...

Optimizing unit <switch_sequence_generator> ...

Optimizing unit <reqMgr> ...

Optimizing unit <mbxIf> ...

Optimizing unit <spi> ...

Optimizing unit <Communication_top> ...

Optimizing unit <slaveController> ...

Optimizing unit <ESM> ...

Optimizing unit <cyclical> ...

Optimizing unit <sdo_adapter> ...

Optimizing unit <rectCtrl> ...

Optimizing unit <pwm> ...

Optimizing unit <spi_if> ...

Optimizing unit <Inverter_Node> ...

Optimizing unit <SH_ctrl> ...

Optimizing unit <SlaveController_top> ...

Optimizing unit <PowerUnit_top> ...
WARNING:Xst:1710 - FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/comm_dpm_dinb_12> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/comm_dpm_dinb_11> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/comm_dpm_dinb_10> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/comm_dpm_dinb_9> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/comm_dpm_dinb_7> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/comm_dpm_dinb_6> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/comm_dpm_addrb_5> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/comm_dpm_addrb_4> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/comm_dpm_addrb_3> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/slaveController_inst/comm_dpm_controller_inst/comm_dpm_dinb_15> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/slaveController_inst/comm_dpm_controller_inst/comm_dpm_dinb_14> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/slaveController_inst/comm_dpm_controller_inst/comm_dpm_dinb_13> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PowerUnit_top_i0/rectCtrl_i0/fbkData_8> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PowerUnit_top_i0/dinb_A_15> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PowerUnit_top_i0/dinb_A_14> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PowerUnit_top_i0/dinb_A_13> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PowerUnit_top_i0/dinb_A_12> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/sdo_adapter_inst/comm_dpm_controller_inst/ctrl_register_d_5> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/sdo_adapter_inst/comm_dpm_controller_inst/ctrl_register_d_4> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/sdo_adapter_inst/comm_dpm_controller_inst/ctrl_register_d_3> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/sdo_adapter_inst/comm_dpm_controller_inst/ctrl_register_d_2> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/sdo_adapter_inst/comm_dpm_controller_inst/comm_dpm_addrb_5> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/sdo_adapter_inst/comm_dpm_controller_inst/comm_dpm_addrb_4> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/sdo_adapter_inst/comm_dpm_controller_inst/comm_dpm_addrb_3> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/cyclical_inst/comm_dpm_controller_inst/ctrl_register_d_3> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/cyclical_inst/comm_dpm_controller_inst/ctrl_register_d_2> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/cyclical_inst/comm_dpm_controller_inst/ctrl_register_d_1> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/cyclical_inst/comm_dpm_controller_inst/ctrl_register_d_0> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/ctrl_register_d_5> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/ctrl_register_d_4> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/ctrl_register_d_3> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/ctrl_register_d_2> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/comm_dpm_dinb_15> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/comm_dpm_dinb_14> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/comm_dpm_dinb_13> (without init value) has a constant value of 0 in block <duf_ip_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/alControl_i_7> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/alControl_i_6> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/alControl_i_5> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/alStatus_4> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/alControl_7> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/alControl_6> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/alControl_5> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/alControl_4> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/data_out_15> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/data_out_14> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/data_out_13> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/data_out_12> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/data_out_11> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/data_out_10> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/data_out_9> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/data_out_8> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/data_out_7> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/data_out_6> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_inst/comm_dpm_controller_inst/data_out_5> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/slaveController_inst/onlyIgnoreNodes> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/slaveController_inst/nr_ignore_nodes_0> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/slaveController_inst/nr_ignore_nodes_1> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/slaveController_inst/comm_dpm_controller_inst/data_out_14> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/slaveController_inst/comm_dpm_controller_inst/data_out_13> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/slaveController_inst/comm_dpm_controller_inst/data_out_12> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_d_1> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_d_2> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_d_3> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_d_4> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_d_5> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_d_6> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_d_7> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_d_8> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_d_9> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_d_10> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_d_11> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_i_1> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_i_2> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_i_3> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_i_4> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_i_5> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_i_6> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_i_7> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_i_8> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_i_9> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_i_10> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/spi_i0/spiDataAddr_i_11> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/mbxIf_i0/sdoOpError> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/memCtrl_inst/mbxIf_i0/sdoOpErrorCode_0> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/cfgUnit_inst/mduProtocolVersion_0> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/cfgUnit_inst/mduProtocolVersion_1> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/cfgUnit_inst/mduProtocolVersion_2> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/cfgUnit_inst/mduProtocolVersion_3> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/cfgUnit_inst/mduProtocolVersion_4> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/cfgUnit_inst/mduProtocolVersion_5> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/cfgUnit_inst/mduProtocolVersion_6> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/cfgUnit_inst/mduProtocolVersion_7> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/sc_comm_dpm_doutb_14> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/sc_comm_dpm_doutb_13> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/sc_comm_dpm_doutb_12> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_comm_dpm_doutb_15> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_comm_dpm_doutb_14> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_comm_dpm_doutb_13> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_comm_dpm_doutb_12> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_comm_dpm_doutb_11> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_comm_dpm_doutb_10> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_comm_dpm_doutb_9> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_comm_dpm_doutb_8> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_comm_dpm_doutb_7> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_comm_dpm_doutb_6> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <SlaveController_top_inst/ESM_comm_dpm_doutb_5> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/medianFilter_i0/dout> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/medianFilter_i0/shiftIn_4> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/medianFilter_i0/shiftIn_3> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/medianFilter_i0/shiftIn_2> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/medianFilter_i0/shiftIn_1> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/medianFilter_i0/shiftIn_0> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/dout> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/dinDecimated> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/clkEn_d> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/clkEn> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/filterCnt_0> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/filterCnt_1> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/filterCnt_2> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/filterCnt_3> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/filterCnt_4> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/clkCnt_0> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/clkCnt_1> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/clkCnt_2> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/clkCnt_3> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/clkCnt_4> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/clkCnt_5> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/lowPassFilter_i0/clkCnt_6> of sequential type is unconnected in block <duf_ip_top>.
WARNING:Xst:2677 - Node <PowerUnit_top_i0/rectCtrl_i0/mainsSupervision_i0/acIsCrap> of sequential type is unconnected in block <duf_ip_top>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <SlaveController_top_inst/sdo_adapter_inst/comm_dpm_controller_inst/ctrl_register_d_1> in Unit <duf_ip_top> is equivalent to the following FF/Latch, which will be removed : <SlaveController_top_inst/wrDataBusy_d> 
Found area constraint ratio of 100 (+ 5) on block duf_ip_top, actual ratio is 36.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4879
 Flip-Flops                                            : 4879

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : duf_ip_top.ngr
Top Level Output File Name         : duf_ip_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 181

Cell Usage :
# BELS                             : 11861
#      GND                         : 3
#      INV                         : 396
#      LUT1                        : 780
#      LUT2                        : 891
#      LUT3                        : 1028
#      LUT4                        : 1580
#      LUT5                        : 997
#      LUT6                        : 2385
#      MUXCY                       : 1962
#      MUXF7                       : 162
#      MUXF8                       : 3
#      VCC                         : 3
#      XORCY                       : 1671
# FlipFlops/Latches                : 4879
#      FDC                         : 1412
#      FDCE                        : 3139
#      FDE                         : 64
#      FDP                         : 166
#      FDPE                        : 98
# RAMS                             : 2
#      RAMB18                      : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 176
#      IBUF                        : 61
#      OBUF                        : 115
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50ff324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            4879  out of  28800    16%  
 Number of Slice LUTs:                 8057  out of  28800    27%  
    Number used as Logic:              8057  out of  28800    27%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9415
   Number with an unused Flip Flop:    4536  out of   9415    48%  
   Number with an unused LUT:          1358  out of   9415    14%  
   Number of fully used LUT-FF pairs:  3521  out of   9415    37%  
   Number of unique control sets:       431

IO Utilization: 
 Number of IOs:                         181
 Number of bonded IOBs:                 176  out of    220    80%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     48     2%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
FSL_Clk                            | IBUF+BUFG              | 4881  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
FSL_Rst                            | IBUF+BUFG              | 4815  |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.278ns (Maximum Frequency: 233.749MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 3.577ns
   Maximum combinational path delay: 3.649ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'FSL_Clk'
  Clock period: 4.278ns (frequency: 233.749MHz)
  Total number of paths / destination ports: 276621 / 8204
-------------------------------------------------------------------------
Delay:               4.278ns (Levels of Logic = 6)
  Source:            PowerUnit_top_i0/node_numC_0 (FF)
  Destination:       PowerUnit_top_i0/dinb_A_7 (FF)
  Source Clock:      FSL_Clk rising
  Destination Clock: FSL_Clk rising

  Data Path: PowerUnit_top_i0/node_numC_0 to PowerUnit_top_i0/dinb_A_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.396   0.660  PowerUnit_top_i0/node_numC_0 (PowerUnit_top_i0/node_numC_0)
     LUT3:I0->O            7   0.086   0.440  PowerUnit_top_i0/dinb_A_cmp_eq00201 (PowerUnit_top_i0/dinb_A_cmp_eq0020)
     LUT5:I4->O            9   0.086   0.637  PowerUnit_top_i0/dinb_A_mux0001<13>31 (PowerUnit_top_i0/N107)
     LUT6:I3->O            5   0.086   0.618  PowerUnit_top_i0/dinb_A_mux0001<10>241 (PowerUnit_top_i0/N85)
     LUT6:I3->O            1   0.086   0.412  PowerUnit_top_i0/dinb_A_mux0001<11>169 (PowerUnit_top_i0/dinb_A_mux0001<11>169)
     LUT6:I5->O            1   0.086   0.600  PowerUnit_top_i0/dinb_A_mux0001<11>184 (PowerUnit_top_i0/dinb_A_mux0001<11>184)
     LUT6:I3->O            1   0.086   0.000  PowerUnit_top_i0/dinb_A_mux0001<11>194 (PowerUnit_top_i0/dinb_A_mux0001<11>)
     FDCE:D                   -0.022          PowerUnit_top_i0/dinb_A_4
    ----------------------------------------
    Total                      4.278ns (0.912ns logic, 3.366ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FSL_Clk'
  Total number of paths / destination ports: 183 / 178
-------------------------------------------------------------------------
Offset:              2.799ns (Levels of Logic = 4)
  Source:            SELECTEDFLASH (PAD)
  Destination:       SlaveController_top_inst/memCtrl_inst/reqMgr_i0/memCtrlState_FSM_FFd4 (FF)
  Destination Clock: FSL_Clk rising

  Data Path: SELECTEDFLASH to SlaveController_top_inst/memCtrl_inst/reqMgr_i0/memCtrlState_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.694   0.538  SELECTEDFLASH_IBUF (SELECTEDFLASH_IBUF)
     LUT2:I0->O            2   0.086   0.823  SlaveController_top_inst/memCtrl_inst/reqMgr_i0/memCtrlState_FSM_FFd4-In210 (SlaveController_top_inst/memCtrl_inst/reqMgr_i0/N6)
     LUT6:I1->O            1   0.086   0.487  SlaveController_top_inst/memCtrl_inst/reqMgr_i0/memCtrlState_FSM_FFd4-In14 (SlaveController_top_inst/memCtrl_inst/reqMgr_i0/memCtrlState_FSM_FFd4-In14)
     LUT6:I4->O            1   0.086   0.000  SlaveController_top_inst/memCtrl_inst/reqMgr_i0/memCtrlState_FSM_FFd4-In171 (SlaveController_top_inst/memCtrl_inst/reqMgr_i0/memCtrlState_FSM_FFd4-In)
     FDC:D                    -0.022          SlaveController_top_inst/memCtrl_inst/reqMgr_i0/memCtrlState_FSM_FFd4
    ----------------------------------------
    Total                      2.799ns (0.952ns logic, 1.847ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FSL_Clk'
  Total number of paths / destination ports: 146 / 111
-------------------------------------------------------------------------
Offset:              3.577ns (Levels of Logic = 2)
  Source:            PowerUnit_top_i0/GPIO/lowPassFilter_i1/dout (FF)
  Destination:       AX_DETACH_N (PAD)
  Source Clock:      FSL_Clk rising

  Data Path: PowerUnit_top_i0/GPIO/lowPassFilter_i1/dout to AX_DETACH_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            15   0.396   0.665  PowerUnit_top_i0/GPIO/lowPassFilter_i1/dout (PowerUnit_top_i0/GPIO/lowPassFilter_i1/dout)
     LUT3:I0->O            1   0.086   0.286  AX_DETACH_N1 (AX_DETACH_N_OBUF)
     OBUF:I->O                 2.144          AX_DETACH_N_OBUF (AX_DETACH_N)
    ----------------------------------------
    Total                      3.577ns (2.626ns logic, 0.951ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               3.649ns (Levels of Logic = 3)
  Source:            FSL_S_Exists (PAD)
  Destination:       FSL_S_Read (PAD)

  Data Path: FSL_S_Exists to FSL_S_Read
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.694   0.440  FSL_S_Exists_IBUF (FSL_S_Exists_IBUF)
     LUT2:I1->O            1   0.086   0.286  Communication_top_inst/fsl_adapter_inst/FSL_S_Read1 (FSL_S_Read_OBUF)
     OBUF:I->O                 2.144          FSL_S_Read_OBUF (FSL_S_Read)
    ----------------------------------------
    Total                      3.649ns (2.924ns logic, 0.725ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================


Total REAL time to Xst completion: 194.00 secs
Total CPU time to Xst completion: 193.78 secs
 
--> 

Total memory usage is 389408 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  668 (   0 filtered)
Number of infos    :   97 (   0 filtered)

