;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @1, 0
	ADD 210, @20
	ADD 210, 60
	DJN <-601, @-20
	DJN <-601, @-20
	SUB -207, <-120
	SUB @121, 103
	CMP 0, @0
	CMP @-127, 100
	CMP @-127, 100
	SLT 12, @10
	SUB @121, 103
	ADD 210, 60
	SUB 112, @10
	SUB 1, 20
	SUB @1, 0
	CMP -909, <-120
	CMP 121, @106
	SUB 121, @106
	ADD #270, <0
	SUB @0, @2
	SUB @-127, 100
	ADD #-601, <-20
	SUB -207, <-120
	CMP @40, @2
	DJN -1, @-20
	ADD 10, 9
	ADD 210, 60
	DJN -1, @-20
	CMP @121, 103
	SLT 210, 60
	SUB @121, 103
	SUB -207, <-120
	DJN <-604, @-20
	MOV -1, <-20
	DJN <-604, @-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	SPL 0, #2
	MOV -1, <-20
	SPL 0, #2
	SPL 0, #2
	CMP -207, <-120
	SPL 0, #2
	CMP -207, <-120
	DJN -1, @-20
	CMP @1, 0
