

================================================================
== Vitis HLS Report for 'padd'
================================================================
* Date:           Wed Jul 27 12:00:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_msm_32w_13bit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.833 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.124 us|  0.124 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 1, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p2_z_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p2_z" [src/bn128.cpp:15]   --->   Operation 33 'read' 'p2_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p2_y_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p2_y" [src/bn128.cpp:15]   --->   Operation 34 'read' 'p2_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p2_x_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p2_x" [src/bn128.cpp:15]   --->   Operation 35 'read' 'p2_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p1_z_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p1_z" [src/bn128.cpp:15]   --->   Operation 36 'read' 'p1_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p1_y_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p1_y" [src/bn128.cpp:15]   --->   Operation 37 'read' 'p1_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p1_x_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p1_x" [src/bn128.cpp:15]   --->   Operation 38 'read' 'p1_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [24/24] (0.53ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 39 'call' 'call_ret' <Predicate = true> <Delay = 0.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1345 = zext i13 %p1_z_read"   --->   Operation 40 'zext' 'zext_ln1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i26 %zext_ln1345, i26 %zext_ln1345"   --->   Operation 41 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1345_7 = zext i13 %p2_z_read"   --->   Operation 42 'zext' 'zext_ln1345_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_16 = mul i26 %zext_ln1345_7, i26 %zext_ln1345_7"   --->   Operation 43 'mul' 'ret_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 44 [23/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 44 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i26 %zext_ln1345, i26 %zext_ln1345"   --->   Operation 45 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_16 = mul i26 %zext_ln1345_7, i26 %zext_ln1345_7"   --->   Operation 46 'mul' 'ret_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.81>
ST_3 : Operation 47 [22/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 47 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i26 %zext_ln1345, i26 %zext_ln1345"   --->   Operation 48 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_16 = mul i26 %zext_ln1345_7, i26 %zext_ln1345_7"   --->   Operation 49 'mul' 'ret_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.81>
ST_4 : Operation 50 [21/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 50 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 51 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret = mul i26 %zext_ln1345, i26 %zext_ln1345"   --->   Operation 51 'mul' 'ret' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret, i32 13, i32 25"   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i13 %trunc_ln"   --->   Operation 53 'zext' 'zext_ln1497' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1497_s = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret, i32 17, i32 25"   --->   Operation 54 'partselect' 'trunc_ln1497_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1497_28 = zext i9 %trunc_ln1497_s"   --->   Operation 55 'zext' 'zext_ln1497_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln1497_20 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret, i32 21, i32 25"   --->   Operation 56 'partselect' 'trunc_ln1497_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1497_29 = zext i5 %trunc_ln1497_20"   --->   Operation 57 'zext' 'zext_ln1497_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.71ns)   --->   "%add_ln208 = add i10 %zext_ln1497_28, i10 %zext_ln1497_29"   --->   Operation 58 'add' 'add_ln208' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i10 %add_ln208"   --->   Operation 59 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.75ns)   --->   "%t = add i14 %zext_ln208, i14 %zext_ln1497"   --->   Operation 60 'add' 't' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1497 = trunc i14 %t"   --->   Operation 61 'trunc' 'trunc_ln1497' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_16 = mul i26 %zext_ln1345_7, i26 %zext_ln1345_7"   --->   Operation 62 'mul' 'ret_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1497_21 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_16, i32 13, i32 25"   --->   Operation 63 'partselect' 'trunc_ln1497_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1497_31 = zext i13 %trunc_ln1497_21"   --->   Operation 64 'zext' 'zext_ln1497_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1497_22 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_16, i32 17, i32 25"   --->   Operation 65 'partselect' 'trunc_ln1497_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1497_32 = zext i9 %trunc_ln1497_22"   --->   Operation 66 'zext' 'zext_ln1497_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1497_23 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_16, i32 21, i32 25"   --->   Operation 67 'partselect' 'trunc_ln1497_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1497_33 = zext i5 %trunc_ln1497_23"   --->   Operation 68 'zext' 'zext_ln1497_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.71ns)   --->   "%add_ln208_15 = add i10 %zext_ln1497_32, i10 %zext_ln1497_33"   --->   Operation 69 'add' 'add_ln208_15' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln208_7 = zext i10 %add_ln208_15"   --->   Operation 70 'zext' 'zext_ln208_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.75ns)   --->   "%t_V = add i14 %zext_ln208_7, i14 %zext_ln1497_31"   --->   Operation 71 'add' 't_V' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln1497_66 = trunc i14 %t_V"   --->   Operation 72 'trunc' 'trunc_ln1497_66' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.81>
ST_5 : Operation 73 [20/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 73 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i14 %t" [src/field.cpp:21]   --->   Operation 74 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%r = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497, i13 0"   --->   Operation 75 'bitconcatenate' 'r' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%r_14 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t, i9 0"   --->   Operation 76 'bitconcatenate' 'r_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1497_30 = zext i23 %r_14"   --->   Operation 77 'zext' 'zext_ln1497_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.84ns)   --->   "%sub_ln213_28 = sub i26 %ret, i26 %zext_ln21"   --->   Operation 78 'sub' 'sub_ln213_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213 = add i26 %sub_ln213_28, i26 %zext_ln1497_30"   --->   Operation 79 'add' 'add_ln213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 80 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V = sub i26 %add_ln213, i26 %r"   --->   Operation 80 'sub' 'y_V' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 81 [1/1] (0.79ns)   --->   "%icmp_ln882 = icmp_ugt  i26 %y_V, i26 7680"   --->   Operation 81 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.84ns)   --->   "%y_V_59 = add i26 %y_V, i26 67101183"   --->   Operation 82 'add' 'y_V_59' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.34ns)   --->   "%y_V_60 = select i1 %icmp_ln882, i26 %y_V_59, i26 %y_V" [src/field.cpp:24]   --->   Operation 83 'select' 'y_V_60' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i14 %t_V" [src/field.cpp:21]   --->   Operation 84 'zext' 'zext_ln21_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%r_15 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_66, i13 0"   --->   Operation 85 'bitconcatenate' 'r_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%r_16 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V, i9 0"   --->   Operation 86 'bitconcatenate' 'r_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1497_34 = zext i23 %r_16"   --->   Operation 87 'zext' 'zext_ln1497_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.84ns)   --->   "%sub_ln213_30 = sub i26 %ret_16, i26 %zext_ln21_7"   --->   Operation 88 'sub' 'sub_ln213_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_30 = add i26 %sub_ln213_30, i26 %zext_ln1497_34"   --->   Operation 89 'add' 'add_ln213_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 90 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_63 = sub i26 %add_ln213_30, i26 %r_15"   --->   Operation 90 'sub' 'y_V_63' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 91 [1/1] (0.79ns)   --->   "%icmp_ln882_23 = icmp_ugt  i26 %y_V_63, i26 7680"   --->   Operation 91 'icmp' 'icmp_ln882_23' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.84ns)   --->   "%y_V_64 = add i26 %y_V_63, i26 67101183"   --->   Operation 92 'add' 'y_V_64' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.34ns)   --->   "%y_V_65 = select i1 %icmp_ln882_23, i26 %y_V_64, i26 %y_V_63" [src/field.cpp:24]   --->   Operation 93 'select' 'y_V_65' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.83>
ST_6 : Operation 94 [19/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 94 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 95 [1/1] (0.79ns)   --->   "%icmp_ln882_21 = icmp_ugt  i26 %y_V_60, i26 7680"   --->   Operation 95 'icmp' 'icmp_ln882_21' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.84ns)   --->   "%y_V_61 = add i26 %y_V_60, i26 67101183"   --->   Operation 96 'add' 'y_V_61' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.34ns)   --->   "%y_V_62 = select i1 %icmp_ln882_21, i26 %y_V_61, i26 %y_V_60" [src/field.cpp:25]   --->   Operation 97 'select' 'y_V_62' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.79ns)   --->   "%icmp_ln882_22 = icmp_ugt  i26 %y_V_62, i26 7680"   --->   Operation 98 'icmp' 'icmp_ln882_22' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i26 %y_V_62"   --->   Operation 99 'trunc' 'trunc_ln213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.75ns)   --->   "%add_ln26 = add i13 %trunc_ln213, i13 511" [src/field.cpp:26]   --->   Operation 100 'add' 'add_ln26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.32ns)   --->   "%y_V_74 = select i1 %icmp_ln882_22, i13 %add_ln26, i13 %trunc_ln213" [src/field.cpp:26]   --->   Operation 101 'select' 'y_V_74' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.79ns)   --->   "%icmp_ln882_24 = icmp_ugt  i26 %y_V_65, i26 7680"   --->   Operation 102 'icmp' 'icmp_ln882_24' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.84ns)   --->   "%y_V_66 = add i26 %y_V_65, i26 67101183"   --->   Operation 103 'add' 'y_V_66' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.34ns)   --->   "%y_V_67 = select i1 %icmp_ln882_24, i26 %y_V_66, i26 %y_V_65" [src/field.cpp:25]   --->   Operation 104 'select' 'y_V_67' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.79ns)   --->   "%icmp_ln882_25 = icmp_ugt  i26 %y_V_67, i26 7680"   --->   Operation 105 'icmp' 'icmp_ln882_25' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln213_7 = trunc i26 %y_V_67"   --->   Operation 106 'trunc' 'trunc_ln213_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.75ns)   --->   "%add_ln26_7 = add i13 %trunc_ln213_7, i13 511" [src/field.cpp:26]   --->   Operation 107 'add' 'add_ln26_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.32ns)   --->   "%y_V_68 = select i1 %icmp_ln882_25, i13 %add_ln26_7, i13 %trunc_ln213_7" [src/field.cpp:26]   --->   Operation 108 'select' 'y_V_68' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i13 %p1_x_read"   --->   Operation 109 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1345_8 = zext i13 %y_V_68"   --->   Operation 110 'zext' 'zext_ln1345_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_17 = mul i26 %zext_ln1345_8, i26 %zext_ln215"   --->   Operation 111 'mul' 'ret_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i13 %p2_x_read"   --->   Operation 112 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1345_9 = zext i13 %y_V_74"   --->   Operation 113 'zext' 'zext_ln1345_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_18 = mul i26 %zext_ln1345_9, i26 %zext_ln215_2"   --->   Operation 114 'mul' 'ret_18' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 115 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_19 = mul i26 %zext_ln1345_8, i26 %zext_ln1345_7"   --->   Operation 115 'mul' 'ret_19' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_21 = mul i26 %zext_ln1345_9, i26 %zext_ln1345"   --->   Operation 116 'mul' 'ret_21' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.81>
ST_7 : Operation 117 [18/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 117 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 118 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_17 = mul i26 %zext_ln1345_8, i26 %zext_ln215"   --->   Operation 118 'mul' 'ret_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 119 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_18 = mul i26 %zext_ln1345_9, i26 %zext_ln215_2"   --->   Operation 119 'mul' 'ret_18' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 120 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_19 = mul i26 %zext_ln1345_8, i26 %zext_ln1345_7"   --->   Operation 120 'mul' 'ret_19' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 121 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_21 = mul i26 %zext_ln1345_9, i26 %zext_ln1345"   --->   Operation 121 'mul' 'ret_21' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.81>
ST_8 : Operation 122 [17/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 122 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 123 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_17 = mul i26 %zext_ln1345_8, i26 %zext_ln215"   --->   Operation 123 'mul' 'ret_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 124 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_18 = mul i26 %zext_ln1345_9, i26 %zext_ln215_2"   --->   Operation 124 'mul' 'ret_18' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 125 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_19 = mul i26 %zext_ln1345_8, i26 %zext_ln1345_7"   --->   Operation 125 'mul' 'ret_19' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 126 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_21 = mul i26 %zext_ln1345_9, i26 %zext_ln1345"   --->   Operation 126 'mul' 'ret_21' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.81>
ST_9 : Operation 127 [16/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 127 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 128 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_17 = mul i26 %zext_ln1345_8, i26 %zext_ln215"   --->   Operation 128 'mul' 'ret_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln1497_24 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_17, i32 13, i32 25"   --->   Operation 129 'partselect' 'trunc_ln1497_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1497_35 = zext i13 %trunc_ln1497_24"   --->   Operation 130 'zext' 'zext_ln1497_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln1497_25 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_17, i32 17, i32 25"   --->   Operation 131 'partselect' 'trunc_ln1497_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1497_36 = zext i9 %trunc_ln1497_25"   --->   Operation 132 'zext' 'zext_ln1497_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln1497_26 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_17, i32 21, i32 25"   --->   Operation 133 'partselect' 'trunc_ln1497_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1497_37 = zext i5 %trunc_ln1497_26"   --->   Operation 134 'zext' 'zext_ln1497_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.71ns)   --->   "%add_ln208_17 = add i10 %zext_ln1497_36, i10 %zext_ln1497_37"   --->   Operation 135 'add' 'add_ln208_17' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln208_8 = zext i10 %add_ln208_17"   --->   Operation 136 'zext' 'zext_ln208_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.75ns)   --->   "%t_V_6 = add i14 %zext_ln208_8, i14 %zext_ln1497_35"   --->   Operation 137 'add' 't_V_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln1497_67 = trunc i14 %t_V_6"   --->   Operation 138 'trunc' 'trunc_ln1497_67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_18 = mul i26 %zext_ln1345_9, i26 %zext_ln215_2"   --->   Operation 139 'mul' 'ret_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1497_27 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_18, i32 13, i32 25"   --->   Operation 140 'partselect' 'trunc_ln1497_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1497_39 = zext i13 %trunc_ln1497_27"   --->   Operation 141 'zext' 'zext_ln1497_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln1497_28 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_18, i32 17, i32 25"   --->   Operation 142 'partselect' 'trunc_ln1497_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1497_40 = zext i9 %trunc_ln1497_28"   --->   Operation 143 'zext' 'zext_ln1497_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1497_29 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_18, i32 21, i32 25"   --->   Operation 144 'partselect' 'trunc_ln1497_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1497_41 = zext i5 %trunc_ln1497_29"   --->   Operation 145 'zext' 'zext_ln1497_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.71ns)   --->   "%add_ln208_19 = add i10 %zext_ln1497_40, i10 %zext_ln1497_41"   --->   Operation 146 'add' 'add_ln208_19' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln208_9 = zext i10 %add_ln208_19"   --->   Operation 147 'zext' 'zext_ln208_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.75ns)   --->   "%t_V_7 = add i14 %zext_ln208_9, i14 %zext_ln1497_39"   --->   Operation 148 'add' 't_V_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln1497_68 = trunc i14 %t_V_7"   --->   Operation 149 'trunc' 'trunc_ln1497_68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_19 = mul i26 %zext_ln1345_8, i26 %zext_ln1345_7"   --->   Operation 150 'mul' 'ret_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln1497_30 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_19, i32 13, i32 25"   --->   Operation 151 'partselect' 'trunc_ln1497_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1497_43 = zext i13 %trunc_ln1497_30"   --->   Operation 152 'zext' 'zext_ln1497_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln1497_31 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_19, i32 17, i32 25"   --->   Operation 153 'partselect' 'trunc_ln1497_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1497_44 = zext i9 %trunc_ln1497_31"   --->   Operation 154 'zext' 'zext_ln1497_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln1497_32 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_19, i32 21, i32 25"   --->   Operation 155 'partselect' 'trunc_ln1497_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1497_45 = zext i5 %trunc_ln1497_32"   --->   Operation 156 'zext' 'zext_ln1497_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.71ns)   --->   "%add_ln208_21 = add i10 %zext_ln1497_44, i10 %zext_ln1497_45"   --->   Operation 157 'add' 'add_ln208_21' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln208_10 = zext i10 %add_ln208_21"   --->   Operation 158 'zext' 'zext_ln208_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.75ns)   --->   "%t_V_8 = add i14 %zext_ln208_10, i14 %zext_ln1497_43"   --->   Operation 159 'add' 't_V_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln1497_69 = trunc i14 %t_V_8"   --->   Operation 160 'trunc' 'trunc_ln1497_69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_21 = mul i26 %zext_ln1345_9, i26 %zext_ln1345"   --->   Operation 161 'mul' 'ret_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln1497_36 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_21, i32 13, i32 25"   --->   Operation 162 'partselect' 'trunc_ln1497_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1497_51 = zext i13 %trunc_ln1497_36"   --->   Operation 163 'zext' 'zext_ln1497_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln1497_37 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_21, i32 17, i32 25"   --->   Operation 164 'partselect' 'trunc_ln1497_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1497_52 = zext i9 %trunc_ln1497_37"   --->   Operation 165 'zext' 'zext_ln1497_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln1497_38 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_21, i32 21, i32 25"   --->   Operation 166 'partselect' 'trunc_ln1497_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1497_53 = zext i5 %trunc_ln1497_38"   --->   Operation 167 'zext' 'zext_ln1497_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.71ns)   --->   "%add_ln208_25 = add i10 %zext_ln1497_52, i10 %zext_ln1497_53"   --->   Operation 168 'add' 'add_ln208_25' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln208_12 = zext i10 %add_ln208_25"   --->   Operation 169 'zext' 'zext_ln208_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.75ns)   --->   "%t_V_10 = add i14 %zext_ln208_12, i14 %zext_ln1497_51"   --->   Operation 170 'add' 't_V_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln1497_71 = trunc i14 %t_V_10"   --->   Operation 171 'trunc' 'trunc_ln1497_71' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.81>
ST_10 : Operation 172 [15/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 172 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i14 %t_V_6" [src/field.cpp:21]   --->   Operation 173 'zext' 'zext_ln21_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%r_17 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_67, i13 0"   --->   Operation 174 'bitconcatenate' 'r_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%r_18 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_6, i9 0"   --->   Operation 175 'bitconcatenate' 'r_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1497_38 = zext i23 %r_18"   --->   Operation 176 'zext' 'zext_ln1497_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.84ns)   --->   "%sub_ln213_32 = sub i26 %ret_17, i26 %zext_ln21_8"   --->   Operation 177 'sub' 'sub_ln213_32' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_33 = add i26 %sub_ln213_32, i26 %zext_ln1497_38"   --->   Operation 178 'add' 'add_ln213_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 179 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_69 = sub i26 %add_ln213_33, i26 %r_17"   --->   Operation 179 'sub' 'y_V_69' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 180 [1/1] (0.79ns)   --->   "%icmp_ln882_26 = icmp_ugt  i26 %y_V_69, i26 7680"   --->   Operation 180 'icmp' 'icmp_ln882_26' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.84ns)   --->   "%y_V_70 = add i26 %y_V_69, i26 67101183"   --->   Operation 181 'add' 'y_V_70' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.34ns)   --->   "%y_V_71 = select i1 %icmp_ln882_26, i26 %y_V_70, i26 %y_V_69" [src/field.cpp:24]   --->   Operation 182 'select' 'y_V_71' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i14 %t_V_7" [src/field.cpp:21]   --->   Operation 183 'zext' 'zext_ln21_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%r_19 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_68, i13 0"   --->   Operation 184 'bitconcatenate' 'r_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%r_20 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_7, i9 0"   --->   Operation 185 'bitconcatenate' 'r_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1497_42 = zext i23 %r_20"   --->   Operation 186 'zext' 'zext_ln1497_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.84ns)   --->   "%sub_ln213_34 = sub i26 %ret_18, i26 %zext_ln21_9"   --->   Operation 187 'sub' 'sub_ln213_34' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_36 = add i26 %sub_ln213_34, i26 %zext_ln1497_42"   --->   Operation 188 'add' 'add_ln213_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 189 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_75 = sub i26 %add_ln213_36, i26 %r_19"   --->   Operation 189 'sub' 'y_V_75' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 190 [1/1] (0.79ns)   --->   "%icmp_ln882_29 = icmp_ugt  i26 %y_V_75, i26 7680"   --->   Operation 190 'icmp' 'icmp_ln882_29' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.84ns)   --->   "%y_V_76 = add i26 %y_V_75, i26 67101183"   --->   Operation 191 'add' 'y_V_76' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.34ns)   --->   "%y_V_77 = select i1 %icmp_ln882_29, i26 %y_V_76, i26 %y_V_75" [src/field.cpp:24]   --->   Operation 192 'select' 'y_V_77' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i14 %t_V_8" [src/field.cpp:21]   --->   Operation 193 'zext' 'zext_ln21_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%r_21 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_69, i13 0"   --->   Operation 194 'bitconcatenate' 'r_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%r_22 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_8, i9 0"   --->   Operation 195 'bitconcatenate' 'r_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1497_46 = zext i23 %r_22"   --->   Operation 196 'zext' 'zext_ln1497_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.84ns)   --->   "%sub_ln213_36 = sub i26 %ret_19, i26 %zext_ln21_10"   --->   Operation 197 'sub' 'sub_ln213_36' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_39 = add i26 %sub_ln213_36, i26 %zext_ln1497_46"   --->   Operation 198 'add' 'add_ln213_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 199 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_80 = sub i26 %add_ln213_39, i26 %r_21"   --->   Operation 199 'sub' 'y_V_80' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 200 [1/1] (0.79ns)   --->   "%icmp_ln882_32 = icmp_ugt  i26 %y_V_80, i26 7680"   --->   Operation 200 'icmp' 'icmp_ln882_32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.84ns)   --->   "%y_V_81 = add i26 %y_V_80, i26 67101183"   --->   Operation 201 'add' 'y_V_81' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.34ns)   --->   "%y_V_82 = select i1 %icmp_ln882_32, i26 %y_V_81, i26 %y_V_80" [src/field.cpp:24]   --->   Operation 202 'select' 'y_V_82' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i14 %t_V_10" [src/field.cpp:21]   --->   Operation 203 'zext' 'zext_ln21_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%r_25 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_71, i13 0"   --->   Operation 204 'bitconcatenate' 'r_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%r_26 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_10, i9 0"   --->   Operation 205 'bitconcatenate' 'r_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1497_54 = zext i23 %r_26"   --->   Operation 206 'zext' 'zext_ln1497_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.84ns)   --->   "%sub_ln213_40 = sub i26 %ret_21, i26 %zext_ln21_12"   --->   Operation 207 'sub' 'sub_ln213_40' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_45 = add i26 %sub_ln213_40, i26 %zext_ln1497_54"   --->   Operation 208 'add' 'add_ln213_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 209 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_91 = sub i26 %add_ln213_45, i26 %r_25"   --->   Operation 209 'sub' 'y_V_91' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 210 [1/1] (0.79ns)   --->   "%icmp_ln882_38 = icmp_ugt  i26 %y_V_91, i26 7680"   --->   Operation 210 'icmp' 'icmp_ln882_38' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (0.84ns)   --->   "%y_V_92 = add i26 %y_V_91, i26 67101183"   --->   Operation 211 'add' 'y_V_92' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (0.34ns)   --->   "%y_V_93 = select i1 %icmp_ln882_38, i26 %y_V_92, i26 %y_V_91" [src/field.cpp:24]   --->   Operation 212 'select' 'y_V_93' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.83>
ST_11 : Operation 213 [14/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 213 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 214 [1/1] (0.79ns)   --->   "%icmp_ln882_27 = icmp_ugt  i26 %y_V_71, i26 7680"   --->   Operation 214 'icmp' 'icmp_ln882_27' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (0.84ns)   --->   "%y_V_72 = add i26 %y_V_71, i26 67101183"   --->   Operation 215 'add' 'y_V_72' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (0.34ns)   --->   "%y_V_73 = select i1 %icmp_ln882_27, i26 %y_V_72, i26 %y_V_71" [src/field.cpp:25]   --->   Operation 216 'select' 'y_V_73' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (0.79ns)   --->   "%icmp_ln882_28 = icmp_ugt  i26 %y_V_73, i26 7680"   --->   Operation 217 'icmp' 'icmp_ln882_28' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln213_8 = trunc i26 %y_V_73"   --->   Operation 218 'trunc' 'trunc_ln213_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.75ns)   --->   "%add_ln26_8 = add i13 %trunc_ln213_8, i13 511" [src/field.cpp:26]   --->   Operation 219 'add' 'add_ln26_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (0.32ns)   --->   "%y_V_156 = select i1 %icmp_ln882_28, i13 %add_ln26_8, i13 %trunc_ln213_8" [src/field.cpp:26]   --->   Operation 220 'select' 'y_V_156' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 221 [1/1] (0.79ns)   --->   "%icmp_ln882_30 = icmp_ugt  i26 %y_V_77, i26 7680"   --->   Operation 221 'icmp' 'icmp_ln882_30' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.84ns)   --->   "%y_V_78 = add i26 %y_V_77, i26 67101183"   --->   Operation 222 'add' 'y_V_78' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.34ns)   --->   "%y_V_79 = select i1 %icmp_ln882_30, i26 %y_V_78, i26 %y_V_77" [src/field.cpp:25]   --->   Operation 223 'select' 'y_V_79' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (0.79ns)   --->   "%icmp_ln882_31 = icmp_ugt  i26 %y_V_79, i26 7680"   --->   Operation 224 'icmp' 'icmp_ln882_31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln213_9 = trunc i26 %y_V_79"   --->   Operation 225 'trunc' 'trunc_ln213_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.75ns)   --->   "%add_ln26_9 = add i13 %trunc_ln213_9, i13 511" [src/field.cpp:26]   --->   Operation 226 'add' 'add_ln26_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (0.32ns)   --->   "%x_V = select i1 %icmp_ln882_31, i13 %add_ln26_9, i13 %trunc_ln213_9" [src/field.cpp:26]   --->   Operation 227 'select' 'x_V' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (0.79ns)   --->   "%icmp_ln882_33 = icmp_ugt  i26 %y_V_82, i26 7680"   --->   Operation 228 'icmp' 'icmp_ln882_33' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.84ns)   --->   "%y_V_83 = add i26 %y_V_82, i26 67101183"   --->   Operation 229 'add' 'y_V_83' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (0.34ns)   --->   "%y_V_84 = select i1 %icmp_ln882_33, i26 %y_V_83, i26 %y_V_82" [src/field.cpp:25]   --->   Operation 230 'select' 'y_V_84' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.79ns)   --->   "%icmp_ln882_34 = icmp_ugt  i26 %y_V_84, i26 7680"   --->   Operation 231 'icmp' 'icmp_ln882_34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln213_10 = trunc i26 %y_V_84"   --->   Operation 232 'trunc' 'trunc_ln213_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.75ns)   --->   "%add_ln26_10 = add i13 %trunc_ln213_10, i13 511" [src/field.cpp:26]   --->   Operation 233 'add' 'add_ln26_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.32ns)   --->   "%y_V_154 = select i1 %icmp_ln882_34, i13 %add_ln26_10, i13 %trunc_ln213_10" [src/field.cpp:26]   --->   Operation 234 'select' 'y_V_154' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i13 %p1_y_read"   --->   Operation 235 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i13 %y_V_154"   --->   Operation 236 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 237 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_20 = mul i26 %zext_ln215_4, i26 %zext_ln215_3"   --->   Operation 237 'mul' 'ret_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 238 [1/1] (0.79ns)   --->   "%icmp_ln882_39 = icmp_ugt  i26 %y_V_93, i26 7680"   --->   Operation 238 'icmp' 'icmp_ln882_39' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (0.84ns)   --->   "%y_V_94 = add i26 %y_V_93, i26 67101183"   --->   Operation 239 'add' 'y_V_94' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.34ns)   --->   "%y_V_95 = select i1 %icmp_ln882_39, i26 %y_V_94, i26 %y_V_93" [src/field.cpp:25]   --->   Operation 240 'select' 'y_V_95' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (0.79ns)   --->   "%icmp_ln882_40 = icmp_ugt  i26 %y_V_95, i26 7680"   --->   Operation 241 'icmp' 'icmp_ln882_40' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln213_12 = trunc i26 %y_V_95"   --->   Operation 242 'trunc' 'trunc_ln213_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.75ns)   --->   "%add_ln26_12 = add i13 %trunc_ln213_12, i13 511" [src/field.cpp:26]   --->   Operation 243 'add' 'add_ln26_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (0.32ns)   --->   "%y_V_155 = select i1 %icmp_ln882_40, i13 %add_ln26_12, i13 %trunc_ln213_12" [src/field.cpp:26]   --->   Operation 244 'select' 'y_V_155' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i13 %p2_y_read"   --->   Operation 245 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i13 %y_V_155"   --->   Operation 246 'zext' 'zext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_22 = mul i26 %zext_ln215_6, i26 %zext_ln215_5"   --->   Operation 247 'mul' 'ret_22' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.81>
ST_12 : Operation 248 [13/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 248 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 249 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_20 = mul i26 %zext_ln215_4, i26 %zext_ln215_3"   --->   Operation 249 'mul' 'ret_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 250 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_22 = mul i26 %zext_ln215_6, i26 %zext_ln215_5"   --->   Operation 250 'mul' 'ret_22' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 251 [1/1] (0.64ns)   --->   "%icmp_ln886 = icmp_ugt  i13 %x_V, i13 %y_V_156"   --->   Operation 251 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln213_51)   --->   "%select_ln213 = select i1 %icmp_ln886, i13 0, i13 7681"   --->   Operation 252 'select' 'select_ln213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 253 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln213_51 = add i13 %select_ln213, i13 %x_V"   --->   Operation 253 'add' 'add_ln213_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.81>
ST_13 : Operation 254 [12/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 254 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 255 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_20 = mul i26 %zext_ln215_4, i26 %zext_ln215_3"   --->   Operation 255 'mul' 'ret_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 256 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_22 = mul i26 %zext_ln215_6, i26 %zext_ln215_5"   --->   Operation 256 'mul' 'ret_22' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 257 [1/1] (0.75ns)   --->   "%H_V = sub i13 %add_ln213_51, i13 %y_V_156"   --->   Operation 257 'sub' 'H_V' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%ret_23 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %H_V, i1 0"   --->   Operation 258 'bitconcatenate' 'ret_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (0.65ns)   --->   "%icmp_ln878 = icmp_ult  i14 %ret_23, i14 7681"   --->   Operation 259 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node x_V_15)   --->   "%shl_ln213 = shl i13 %H_V, i13 1"   --->   Operation 260 'shl' 'shl_ln213' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node x_V_15)   --->   "%select_ln213_15 = select i1 %icmp_ln878, i13 0, i13 7681"   --->   Operation 261 'select' 'select_ln213_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 262 [1/1] (0.75ns) (out node of the LUT)   --->   "%x_V_15 = sub i13 %shl_ln213, i13 %select_ln213_15"   --->   Operation 262 'sub' 'x_V_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1345_10 = zext i13 %x_V_15"   --->   Operation 263 'zext' 'zext_ln1345_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 264 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_24 = mul i26 %zext_ln1345_10, i26 %zext_ln1345_10"   --->   Operation 264 'mul' 'ret_24' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 265 [1/1] (0.64ns)   --->   "%icmp_ln870_2 = icmp_eq  i13 %add_ln213_51, i13 %y_V_156"   --->   Operation 265 'icmp' 'icmp_ln870_2' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.81>
ST_14 : Operation 266 [11/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 266 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 267 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_20 = mul i26 %zext_ln215_4, i26 %zext_ln215_3"   --->   Operation 267 'mul' 'ret_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln1497_33 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_20, i32 13, i32 25"   --->   Operation 268 'partselect' 'trunc_ln1497_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1497_47 = zext i13 %trunc_ln1497_33"   --->   Operation 269 'zext' 'zext_ln1497_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln1497_34 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_20, i32 17, i32 25"   --->   Operation 270 'partselect' 'trunc_ln1497_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln1497_48 = zext i9 %trunc_ln1497_34"   --->   Operation 271 'zext' 'zext_ln1497_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln1497_35 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_20, i32 21, i32 25"   --->   Operation 272 'partselect' 'trunc_ln1497_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln1497_49 = zext i5 %trunc_ln1497_35"   --->   Operation 273 'zext' 'zext_ln1497_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.71ns)   --->   "%add_ln208_23 = add i10 %zext_ln1497_48, i10 %zext_ln1497_49"   --->   Operation 274 'add' 'add_ln208_23' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln208_11 = zext i10 %add_ln208_23"   --->   Operation 275 'zext' 'zext_ln208_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.75ns)   --->   "%t_V_9 = add i14 %zext_ln208_11, i14 %zext_ln1497_47"   --->   Operation 276 'add' 't_V_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln1497_70 = trunc i14 %t_V_9"   --->   Operation 277 'trunc' 'trunc_ln1497_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 278 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_22 = mul i26 %zext_ln215_6, i26 %zext_ln215_5"   --->   Operation 278 'mul' 'ret_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln1497_39 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_22, i32 13, i32 25"   --->   Operation 279 'partselect' 'trunc_ln1497_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1497_55 = zext i13 %trunc_ln1497_39"   --->   Operation 280 'zext' 'zext_ln1497_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln1497_40 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_22, i32 17, i32 25"   --->   Operation 281 'partselect' 'trunc_ln1497_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1497_56 = zext i9 %trunc_ln1497_40"   --->   Operation 282 'zext' 'zext_ln1497_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln1497_41 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_22, i32 21, i32 25"   --->   Operation 283 'partselect' 'trunc_ln1497_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln1497_57 = zext i5 %trunc_ln1497_41"   --->   Operation 284 'zext' 'zext_ln1497_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 285 [1/1] (0.71ns)   --->   "%add_ln208_27 = add i10 %zext_ln1497_56, i10 %zext_ln1497_57"   --->   Operation 285 'add' 'add_ln208_27' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln208_13 = zext i10 %add_ln208_27"   --->   Operation 286 'zext' 'zext_ln208_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 287 [1/1] (0.75ns)   --->   "%t_V_11 = add i14 %zext_ln208_13, i14 %zext_ln1497_55"   --->   Operation 287 'add' 't_V_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln1497_72 = trunc i14 %t_V_11"   --->   Operation 288 'trunc' 'trunc_ln1497_72' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 289 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_24 = mul i26 %zext_ln1345_10, i26 %zext_ln1345_10"   --->   Operation 289 'mul' 'ret_24' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.81>
ST_15 : Operation 290 [10/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 290 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i14 %t_V_9" [src/field.cpp:21]   --->   Operation 291 'zext' 'zext_ln21_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%r_23 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_70, i13 0"   --->   Operation 292 'bitconcatenate' 'r_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%r_24 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_9, i9 0"   --->   Operation 293 'bitconcatenate' 'r_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln1497_50 = zext i23 %r_24"   --->   Operation 294 'zext' 'zext_ln1497_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.84ns)   --->   "%sub_ln213_38 = sub i26 %ret_20, i26 %zext_ln21_11"   --->   Operation 295 'sub' 'sub_ln213_38' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_42 = add i26 %sub_ln213_38, i26 %zext_ln1497_50"   --->   Operation 296 'add' 'add_ln213_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 297 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_86 = sub i26 %add_ln213_42, i26 %r_23"   --->   Operation 297 'sub' 'y_V_86' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 298 [1/1] (0.79ns)   --->   "%icmp_ln882_35 = icmp_ugt  i26 %y_V_86, i26 7680"   --->   Operation 298 'icmp' 'icmp_ln882_35' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 299 [1/1] (0.84ns)   --->   "%y_V_87 = add i26 %y_V_86, i26 67101183"   --->   Operation 299 'add' 'y_V_87' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 300 [1/1] (0.34ns)   --->   "%y_V_88 = select i1 %icmp_ln882_35, i26 %y_V_87, i26 %y_V_86" [src/field.cpp:24]   --->   Operation 300 'select' 'y_V_88' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i14 %t_V_11" [src/field.cpp:21]   --->   Operation 301 'zext' 'zext_ln21_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%r_27 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_72, i13 0"   --->   Operation 302 'bitconcatenate' 'r_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (0.00ns)   --->   "%r_28 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_11, i9 0"   --->   Operation 303 'bitconcatenate' 'r_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln1497_58 = zext i23 %r_28"   --->   Operation 304 'zext' 'zext_ln1497_58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 305 [1/1] (0.84ns)   --->   "%sub_ln213_42 = sub i26 %ret_22, i26 %zext_ln21_13"   --->   Operation 305 'sub' 'sub_ln213_42' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_48 = add i26 %sub_ln213_42, i26 %zext_ln1497_58"   --->   Operation 306 'add' 'add_ln213_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 307 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_97 = sub i26 %add_ln213_48, i26 %r_27"   --->   Operation 307 'sub' 'y_V_97' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 308 [1/1] (0.79ns)   --->   "%icmp_ln882_41 = icmp_ugt  i26 %y_V_97, i26 7680"   --->   Operation 308 'icmp' 'icmp_ln882_41' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 309 [1/1] (0.84ns)   --->   "%y_V_98 = add i26 %y_V_97, i26 67101183"   --->   Operation 309 'add' 'y_V_98' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 310 [1/1] (0.34ns)   --->   "%y_V_99 = select i1 %icmp_ln882_41, i26 %y_V_98, i26 %y_V_97" [src/field.cpp:24]   --->   Operation 310 'select' 'y_V_99' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 311 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_24 = mul i26 %zext_ln1345_10, i26 %zext_ln1345_10"   --->   Operation 311 'mul' 'ret_24' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.81>
ST_16 : Operation 312 [9/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 312 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 313 [1/1] (0.79ns)   --->   "%icmp_ln882_36 = icmp_ugt  i26 %y_V_88, i26 7680"   --->   Operation 313 'icmp' 'icmp_ln882_36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 314 [1/1] (0.84ns)   --->   "%y_V_89 = add i26 %y_V_88, i26 67101183"   --->   Operation 314 'add' 'y_V_89' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 315 [1/1] (0.34ns)   --->   "%y_V_90 = select i1 %icmp_ln882_36, i26 %y_V_89, i26 %y_V_88" [src/field.cpp:25]   --->   Operation 315 'select' 'y_V_90' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 316 [1/1] (0.79ns)   --->   "%icmp_ln882_37 = icmp_ugt  i26 %y_V_90, i26 7680"   --->   Operation 316 'icmp' 'icmp_ln882_37' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln213_11 = trunc i26 %y_V_90"   --->   Operation 317 'trunc' 'trunc_ln213_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 318 [1/1] (0.75ns)   --->   "%add_ln26_11 = add i13 %trunc_ln213_11, i13 511" [src/field.cpp:26]   --->   Operation 318 'add' 'add_ln26_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 319 [1/1] (0.32ns)   --->   "%y_V_157 = select i1 %icmp_ln882_37, i13 %add_ln26_11, i13 %trunc_ln213_11" [src/field.cpp:26]   --->   Operation 319 'select' 'y_V_157' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 320 [1/1] (0.79ns)   --->   "%icmp_ln882_42 = icmp_ugt  i26 %y_V_99, i26 7680"   --->   Operation 320 'icmp' 'icmp_ln882_42' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/1] (0.84ns)   --->   "%y_V_100 = add i26 %y_V_99, i26 67101183"   --->   Operation 321 'add' 'y_V_100' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [1/1] (0.34ns)   --->   "%y_V_101 = select i1 %icmp_ln882_42, i26 %y_V_100, i26 %y_V_99" [src/field.cpp:25]   --->   Operation 322 'select' 'y_V_101' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 323 [1/1] (0.79ns)   --->   "%icmp_ln882_43 = icmp_ugt  i26 %y_V_101, i26 7680"   --->   Operation 323 'icmp' 'icmp_ln882_43' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln213_13 = trunc i26 %y_V_101"   --->   Operation 324 'trunc' 'trunc_ln213_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 325 [1/1] (0.75ns)   --->   "%add_ln26_13 = add i13 %trunc_ln213_13, i13 511" [src/field.cpp:26]   --->   Operation 325 'add' 'add_ln26_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 326 [1/1] (0.32ns)   --->   "%x_V_13 = select i1 %icmp_ln882_43, i13 %add_ln26_13, i13 %trunc_ln213_13" [src/field.cpp:26]   --->   Operation 326 'select' 'x_V_13' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 327 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_24 = mul i26 %zext_ln1345_10, i26 %zext_ln1345_10"   --->   Operation 327 'mul' 'ret_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln1497_42 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_24, i32 13, i32 25"   --->   Operation 328 'partselect' 'trunc_ln1497_42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln1497_59 = zext i13 %trunc_ln1497_42"   --->   Operation 329 'zext' 'zext_ln1497_59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln1497_43 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_24, i32 17, i32 25"   --->   Operation 330 'partselect' 'trunc_ln1497_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1497_60 = zext i9 %trunc_ln1497_43"   --->   Operation 331 'zext' 'zext_ln1497_60' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln1497_44 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_24, i32 21, i32 25"   --->   Operation 332 'partselect' 'trunc_ln1497_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln1497_61 = zext i5 %trunc_ln1497_44"   --->   Operation 333 'zext' 'zext_ln1497_61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 334 [1/1] (0.71ns)   --->   "%add_ln208_29 = add i10 %zext_ln1497_60, i10 %zext_ln1497_61"   --->   Operation 334 'add' 'add_ln208_29' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln208_14 = zext i10 %add_ln208_29"   --->   Operation 335 'zext' 'zext_ln208_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 336 [1/1] (0.75ns)   --->   "%t_V_12 = add i14 %zext_ln208_14, i14 %zext_ln1497_59"   --->   Operation 336 'add' 't_V_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln1497_73 = trunc i14 %t_V_12"   --->   Operation 337 'trunc' 'trunc_ln1497_73' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.81>
ST_17 : Operation 338 [8/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 338 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 339 [1/1] (0.64ns)   --->   "%icmp_ln886_5 = icmp_ugt  i13 %x_V_13, i13 %y_V_157"   --->   Operation 339 'icmp' 'icmp_ln886_5' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln213_52)   --->   "%select_ln213_14 = select i1 %icmp_ln886_5, i13 0, i13 7681"   --->   Operation 340 'select' 'select_ln213_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 341 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln213_52 = add i13 %select_ln213_14, i13 %x_V_13"   --->   Operation 341 'add' 'add_ln213_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i14 %t_V_12" [src/field.cpp:21]   --->   Operation 342 'zext' 'zext_ln21_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 343 [1/1] (0.00ns)   --->   "%r_29 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_73, i13 0"   --->   Operation 343 'bitconcatenate' 'r_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%r_30 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_12, i9 0"   --->   Operation 344 'bitconcatenate' 'r_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln1497_62 = zext i23 %r_30"   --->   Operation 345 'zext' 'zext_ln1497_62' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 346 [1/1] (0.84ns)   --->   "%sub_ln213_47 = sub i26 %ret_24, i26 %zext_ln21_14"   --->   Operation 346 'sub' 'sub_ln213_47' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_53 = add i26 %sub_ln213_47, i26 %zext_ln1497_62"   --->   Operation 347 'add' 'add_ln213_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 348 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_105 = sub i26 %add_ln213_53, i26 %r_29"   --->   Operation 348 'sub' 'y_V_105' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 349 [1/1] (0.79ns)   --->   "%icmp_ln882_44 = icmp_ugt  i26 %y_V_105, i26 7680"   --->   Operation 349 'icmp' 'icmp_ln882_44' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 350 [1/1] (0.84ns)   --->   "%y_V_106 = add i26 %y_V_105, i26 67101183"   --->   Operation 350 'add' 'y_V_106' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 351 [1/1] (0.34ns)   --->   "%y_V_107 = select i1 %icmp_ln882_44, i26 %y_V_106, i26 %y_V_105" [src/field.cpp:24]   --->   Operation 351 'select' 'y_V_107' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.83>
ST_18 : Operation 352 [7/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 352 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 353 [1/1] (0.75ns)   --->   "%t3_V = sub i13 %add_ln213_52, i13 %y_V_157"   --->   Operation 353 'sub' 't3_V' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 354 [1/1] (0.79ns)   --->   "%icmp_ln882_45 = icmp_ugt  i26 %y_V_107, i26 7680"   --->   Operation 354 'icmp' 'icmp_ln882_45' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 355 [1/1] (0.84ns)   --->   "%y_V_108 = add i26 %y_V_107, i26 67101183"   --->   Operation 355 'add' 'y_V_108' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 356 [1/1] (0.34ns)   --->   "%y_V_109 = select i1 %icmp_ln882_45, i26 %y_V_108, i26 %y_V_107" [src/field.cpp:25]   --->   Operation 356 'select' 'y_V_109' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 357 [1/1] (0.79ns)   --->   "%icmp_ln882_46 = icmp_ugt  i26 %y_V_109, i26 7680"   --->   Operation 357 'icmp' 'icmp_ln882_46' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln213_14 = trunc i26 %y_V_109"   --->   Operation 358 'trunc' 'trunc_ln213_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 359 [1/1] (0.75ns)   --->   "%add_ln26_14 = add i13 %trunc_ln213_14, i13 511" [src/field.cpp:26]   --->   Operation 359 'add' 'add_ln26_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 360 [1/1] (0.32ns)   --->   "%y_V_110 = select i1 %icmp_ln882_46, i13 %add_ln26_14, i13 %trunc_ln213_14" [src/field.cpp:26]   --->   Operation 360 'select' 'y_V_110' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln1345_11 = zext i13 %H_V"   --->   Operation 361 'zext' 'zext_ln1345_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln1345_12 = zext i13 %y_V_110"   --->   Operation 362 'zext' 'zext_ln1345_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 363 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_25 = mul i26 %zext_ln1345_12, i26 %zext_ln1345_11"   --->   Operation 363 'mul' 'ret_25' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 364 [1/1] (0.00ns)   --->   "%ret_26 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %t3_V, i1 0"   --->   Operation 364 'bitconcatenate' 'ret_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 365 [1/1] (0.65ns)   --->   "%icmp_ln878_9 = icmp_ult  i14 %ret_26, i14 7681"   --->   Operation 365 'icmp' 'icmp_ln878_9' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node x_V_18)   --->   "%shl_ln213_7 = shl i13 %t3_V, i13 1"   --->   Operation 366 'shl' 'shl_ln213_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node x_V_18)   --->   "%select_ln213_16 = select i1 %icmp_ln878_9, i13 0, i13 7681"   --->   Operation 367 'select' 'select_ln213_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 368 [1/1] (0.75ns) (out node of the LUT)   --->   "%x_V_18 = sub i13 %shl_ln213_7, i13 %select_ln213_16"   --->   Operation 368 'sub' 'x_V_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln1345_13 = zext i13 %y_V_156"   --->   Operation 369 'zext' 'zext_ln1345_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 370 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_27 = mul i26 %zext_ln1345_12, i26 %zext_ln1345_13"   --->   Operation 370 'mul' 'ret_27' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln1345_14 = zext i13 %x_V_18"   --->   Operation 371 'zext' 'zext_ln1345_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 372 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_28 = mul i26 %zext_ln1345_14, i26 %zext_ln1345_14"   --->   Operation 372 'mul' 'ret_28' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i13 %p1_z_read"   --->   Operation 373 'zext' 'zext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i13 %p2_z_read"   --->   Operation 374 'zext' 'zext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 375 [1/1] (0.75ns)   --->   "%ret_33 = add i14 %zext_ln215_10, i14 %zext_ln215_9"   --->   Operation 375 'add' 'ret_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 376 [1/1] (0.65ns)   --->   "%icmp_ln878_12 = icmp_ult  i14 %ret_33, i14 7681"   --->   Operation 376 'icmp' 'icmp_ln878_12' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 377 [1/1] (0.64ns)   --->   "%icmp_ln870 = icmp_eq  i13 %p1_z_read, i13 0"   --->   Operation 377 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 378 [1/1] (0.64ns)   --->   "%icmp_ln870_1 = icmp_eq  i13 %p2_z_read, i13 0"   --->   Operation 378 'icmp' 'icmp_ln870_1' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln51)   --->   "%or_ln51 = or i13 %t3_V, i13 %H_V" [src/bn128.cpp:51]   --->   Operation 379 'or' 'or_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 380 [1/1] (0.64ns) (out node of the LUT)   --->   "%icmp_ln51 = icmp_eq  i13 %or_ln51, i13 0" [src/bn128.cpp:51]   --->   Operation 380 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 381 [1/1] (0.64ns)   --->   "%icmp_ln874 = icmp_ne  i13 %add_ln213_52, i13 %y_V_157"   --->   Operation 381 'icmp' 'icmp_ln874' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln51_3)   --->   "%and_ln53 = and i1 %icmp_ln870_2, i1 %icmp_ln874" [src/bn128.cpp:53]   --->   Operation 382 'and' 'and_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln51_1)   --->   "%xor_ln870 = xor i1 %icmp_ln870, i1 1"   --->   Operation 383 'xor' 'xor_ln870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln51_1)   --->   "%and_ln870 = and i1 %icmp_ln870_1, i1 %xor_ln870"   --->   Operation 384 'and' 'and_ln870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln51)   --->   "%or_ln870 = or i1 %icmp_ln870, i1 %icmp_ln870_1"   --->   Operation 385 'or' 'or_ln870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln51)   --->   "%xor_ln870_1 = xor i1 %or_ln870, i1 1"   --->   Operation 386 'xor' 'xor_ln870_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 387 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln51 = and i1 %icmp_ln51, i1 %xor_ln870_1" [src/bn128.cpp:51]   --->   Operation 387 'and' 'and_ln51' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 388 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln51_1 = or i1 %and_ln51, i1 %and_ln870" [src/bn128.cpp:51]   --->   Operation 388 'or' 'or_ln51_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node or_ln51_3)   --->   "%or_ln51_2 = or i1 %icmp_ln870, i1 %and_ln53" [src/bn128.cpp:51]   --->   Operation 389 'or' 'or_ln51_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 390 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln51_3 = or i1 %or_ln51_1, i1 %or_ln51_2" [src/bn128.cpp:51]   --->   Operation 390 'or' 'or_ln51_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.81>
ST_19 : Operation 391 [6/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 391 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 392 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_25 = mul i26 %zext_ln1345_12, i26 %zext_ln1345_11"   --->   Operation 392 'mul' 'ret_25' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 393 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_27 = mul i26 %zext_ln1345_12, i26 %zext_ln1345_13"   --->   Operation 393 'mul' 'ret_27' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 394 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_28 = mul i26 %zext_ln1345_14, i26 %zext_ln1345_14"   --->   Operation 394 'mul' 'ret_28' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_75 = add i13 %p2_z_read, i13 %p1_z_read"   --->   Operation 395 'add' 'add_ln213_75' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 396 [1/1] (0.30ns)   --->   "%select_ln213_23 = select i1 %icmp_ln878_12, i13 0, i13 7681"   --->   Operation 396 'select' 'select_ln213_23' <Predicate = (!or_ln51_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 397 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%x_V_24 = sub i13 %add_ln213_75, i13 %select_ln213_23"   --->   Operation 397 'sub' 'x_V_24' <Predicate = (!or_ln51_3)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln1345_16 = zext i13 %x_V_24"   --->   Operation 398 'zext' 'zext_ln1345_16' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_19 : Operation 399 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_34 = mul i26 %zext_ln1345_16, i26 %zext_ln1345_16"   --->   Operation 399 'mul' 'ret_34' <Predicate = (!or_ln51_3)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 2.81>
ST_20 : Operation 400 [5/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 400 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 401 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_25 = mul i26 %zext_ln1345_12, i26 %zext_ln1345_11"   --->   Operation 401 'mul' 'ret_25' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 402 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_27 = mul i26 %zext_ln1345_12, i26 %zext_ln1345_13"   --->   Operation 402 'mul' 'ret_27' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 403 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_28 = mul i26 %zext_ln1345_14, i26 %zext_ln1345_14"   --->   Operation 403 'mul' 'ret_28' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 404 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_34 = mul i26 %zext_ln1345_16, i26 %zext_ln1345_16"   --->   Operation 404 'mul' 'ret_34' <Predicate = (!or_ln51_3)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 2.81>
ST_21 : Operation 405 [4/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 405 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 406 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_25 = mul i26 %zext_ln1345_12, i26 %zext_ln1345_11"   --->   Operation 406 'mul' 'ret_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln1497_45 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_25, i32 13, i32 25"   --->   Operation 407 'partselect' 'trunc_ln1497_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln1497_63 = zext i13 %trunc_ln1497_45"   --->   Operation 408 'zext' 'zext_ln1497_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln1497_46 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_25, i32 17, i32 25"   --->   Operation 409 'partselect' 'trunc_ln1497_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln1497_64 = zext i9 %trunc_ln1497_46"   --->   Operation 410 'zext' 'zext_ln1497_64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln1497_47 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_25, i32 21, i32 25"   --->   Operation 411 'partselect' 'trunc_ln1497_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln1497_65 = zext i5 %trunc_ln1497_47"   --->   Operation 412 'zext' 'zext_ln1497_65' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 413 [1/1] (0.71ns)   --->   "%add_ln208_31 = add i10 %zext_ln1497_64, i10 %zext_ln1497_65"   --->   Operation 413 'add' 'add_ln208_31' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln208_15 = zext i10 %add_ln208_31"   --->   Operation 414 'zext' 'zext_ln208_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 415 [1/1] (0.75ns)   --->   "%t_V_13 = add i14 %zext_ln208_15, i14 %zext_ln1497_63"   --->   Operation 415 'add' 't_V_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln1497_74 = trunc i14 %t_V_13"   --->   Operation 416 'trunc' 'trunc_ln1497_74' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 417 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_27 = mul i26 %zext_ln1345_12, i26 %zext_ln1345_13"   --->   Operation 417 'mul' 'ret_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln1497_48 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_27, i32 13, i32 25"   --->   Operation 418 'partselect' 'trunc_ln1497_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln1497_67 = zext i13 %trunc_ln1497_48"   --->   Operation 419 'zext' 'zext_ln1497_67' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln1497_49 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_27, i32 17, i32 25"   --->   Operation 420 'partselect' 'trunc_ln1497_49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln1497_68 = zext i9 %trunc_ln1497_49"   --->   Operation 421 'zext' 'zext_ln1497_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln1497_50 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_27, i32 21, i32 25"   --->   Operation 422 'partselect' 'trunc_ln1497_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln1497_69 = zext i5 %trunc_ln1497_50"   --->   Operation 423 'zext' 'zext_ln1497_69' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 424 [1/1] (0.71ns)   --->   "%add_ln208_33 = add i10 %zext_ln1497_68, i10 %zext_ln1497_69"   --->   Operation 424 'add' 'add_ln208_33' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln208_16 = zext i10 %add_ln208_33"   --->   Operation 425 'zext' 'zext_ln208_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 426 [1/1] (0.75ns)   --->   "%t_V_14 = add i14 %zext_ln208_16, i14 %zext_ln1497_67"   --->   Operation 426 'add' 't_V_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln1497_75 = trunc i14 %t_V_14"   --->   Operation 427 'trunc' 'trunc_ln1497_75' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 428 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_28 = mul i26 %zext_ln1345_14, i26 %zext_ln1345_14"   --->   Operation 428 'mul' 'ret_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln1497_51 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_28, i32 13, i32 25"   --->   Operation 429 'partselect' 'trunc_ln1497_51' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln1497_71 = zext i13 %trunc_ln1497_51"   --->   Operation 430 'zext' 'zext_ln1497_71' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln1497_52 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_28, i32 17, i32 25"   --->   Operation 431 'partselect' 'trunc_ln1497_52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln1497_72 = zext i9 %trunc_ln1497_52"   --->   Operation 432 'zext' 'zext_ln1497_72' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln1497_53 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_28, i32 21, i32 25"   --->   Operation 433 'partselect' 'trunc_ln1497_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln1497_73 = zext i5 %trunc_ln1497_53"   --->   Operation 434 'zext' 'zext_ln1497_73' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 435 [1/1] (0.71ns)   --->   "%add_ln208_35 = add i10 %zext_ln1497_72, i10 %zext_ln1497_73"   --->   Operation 435 'add' 'add_ln208_35' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln208_17 = zext i10 %add_ln208_35"   --->   Operation 436 'zext' 'zext_ln208_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 437 [1/1] (0.75ns)   --->   "%t_V_15 = add i14 %zext_ln208_17, i14 %zext_ln1497_71"   --->   Operation 437 'add' 't_V_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln1497_76 = trunc i14 %t_V_15"   --->   Operation 438 'trunc' 'trunc_ln1497_76' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 439 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_34 = mul i26 %zext_ln1345_16, i26 %zext_ln1345_16"   --->   Operation 439 'mul' 'ret_34' <Predicate = (!or_ln51_3)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 2.81>
ST_22 : Operation 440 [3/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 440 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln21_15 = zext i14 %t_V_13" [src/field.cpp:21]   --->   Operation 441 'zext' 'zext_ln21_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 442 [1/1] (0.00ns)   --->   "%r_31 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_74, i13 0"   --->   Operation 442 'bitconcatenate' 'r_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 443 [1/1] (0.00ns)   --->   "%r_32 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_13, i9 0"   --->   Operation 443 'bitconcatenate' 'r_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln1497_66 = zext i23 %r_32"   --->   Operation 444 'zext' 'zext_ln1497_66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 445 [1/1] (0.84ns)   --->   "%sub_ln213_49 = sub i26 %ret_25, i26 %zext_ln21_15"   --->   Operation 445 'sub' 'sub_ln213_49' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_56 = add i26 %sub_ln213_49, i26 %zext_ln1497_66"   --->   Operation 446 'add' 'add_ln213_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 447 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_111 = sub i26 %add_ln213_56, i26 %r_31"   --->   Operation 447 'sub' 'y_V_111' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 448 [1/1] (0.79ns)   --->   "%icmp_ln882_47 = icmp_ugt  i26 %y_V_111, i26 7680"   --->   Operation 448 'icmp' 'icmp_ln882_47' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 449 [1/1] (0.84ns)   --->   "%y_V_112 = add i26 %y_V_111, i26 67101183"   --->   Operation 449 'add' 'y_V_112' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 450 [1/1] (0.34ns)   --->   "%y_V_113 = select i1 %icmp_ln882_47, i26 %y_V_112, i26 %y_V_111" [src/field.cpp:24]   --->   Operation 450 'select' 'y_V_113' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln21_16 = zext i14 %t_V_14" [src/field.cpp:21]   --->   Operation 451 'zext' 'zext_ln21_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 452 [1/1] (0.00ns)   --->   "%r_33 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_75, i13 0"   --->   Operation 452 'bitconcatenate' 'r_33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 453 [1/1] (0.00ns)   --->   "%r_34 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_14, i9 0"   --->   Operation 453 'bitconcatenate' 'r_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln1497_70 = zext i23 %r_34"   --->   Operation 454 'zext' 'zext_ln1497_70' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 455 [1/1] (0.84ns)   --->   "%sub_ln213_52 = sub i26 %ret_27, i26 %zext_ln21_16"   --->   Operation 455 'sub' 'sub_ln213_52' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_59 = add i26 %sub_ln213_52, i26 %zext_ln1497_70"   --->   Operation 456 'add' 'add_ln213_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 457 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_117 = sub i26 %add_ln213_59, i26 %r_33"   --->   Operation 457 'sub' 'y_V_117' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 458 [1/1] (0.79ns)   --->   "%icmp_ln882_50 = icmp_ugt  i26 %y_V_117, i26 7680"   --->   Operation 458 'icmp' 'icmp_ln882_50' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 459 [1/1] (0.84ns)   --->   "%y_V_118 = add i26 %y_V_117, i26 67101183"   --->   Operation 459 'add' 'y_V_118' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 460 [1/1] (0.34ns)   --->   "%y_V_119 = select i1 %icmp_ln882_50, i26 %y_V_118, i26 %y_V_117" [src/field.cpp:24]   --->   Operation 460 'select' 'y_V_119' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln21_17 = zext i14 %t_V_15" [src/field.cpp:21]   --->   Operation 461 'zext' 'zext_ln21_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 462 [1/1] (0.00ns)   --->   "%r_35 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_76, i13 0"   --->   Operation 462 'bitconcatenate' 'r_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 463 [1/1] (0.00ns)   --->   "%r_36 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_15, i9 0"   --->   Operation 463 'bitconcatenate' 'r_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln1497_74 = zext i23 %r_36"   --->   Operation 464 'zext' 'zext_ln1497_74' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 465 [1/1] (0.84ns)   --->   "%sub_ln213_54 = sub i26 %ret_28, i26 %zext_ln21_17"   --->   Operation 465 'sub' 'sub_ln213_54' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_62 = add i26 %sub_ln213_54, i26 %zext_ln1497_74"   --->   Operation 466 'add' 'add_ln213_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 467 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_122 = sub i26 %add_ln213_62, i26 %r_35"   --->   Operation 467 'sub' 'y_V_122' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 468 [1/1] (0.79ns)   --->   "%icmp_ln882_53 = icmp_ugt  i26 %y_V_122, i26 7680"   --->   Operation 468 'icmp' 'icmp_ln882_53' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 469 [1/1] (0.84ns)   --->   "%y_V_123 = add i26 %y_V_122, i26 67101183"   --->   Operation 469 'add' 'y_V_123' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 470 [1/1] (0.34ns)   --->   "%y_V_124 = select i1 %icmp_ln882_53, i26 %y_V_123, i26 %y_V_122" [src/field.cpp:24]   --->   Operation 470 'select' 'y_V_124' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 471 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_34 = mul i26 %zext_ln1345_16, i26 %zext_ln1345_16"   --->   Operation 471 'mul' 'ret_34' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln1497_60 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_34, i32 13, i32 25"   --->   Operation 472 'partselect' 'trunc_ln1497_60' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_22 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln1497_83 = zext i13 %trunc_ln1497_60"   --->   Operation 473 'zext' 'zext_ln1497_83' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_22 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln1497_61 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_34, i32 17, i32 25"   --->   Operation 474 'partselect' 'trunc_ln1497_61' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_22 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln1497_84 = zext i9 %trunc_ln1497_61"   --->   Operation 475 'zext' 'zext_ln1497_84' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_22 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln1497_62 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_34, i32 21, i32 25"   --->   Operation 476 'partselect' 'trunc_ln1497_62' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_22 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln1497_85 = zext i5 %trunc_ln1497_62"   --->   Operation 477 'zext' 'zext_ln1497_85' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_22 : Operation 478 [1/1] (0.71ns)   --->   "%add_ln208_41 = add i10 %zext_ln1497_84, i10 %zext_ln1497_85"   --->   Operation 478 'add' 'add_ln208_41' <Predicate = (!or_ln51_3)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln208_20 = zext i10 %add_ln208_41"   --->   Operation 479 'zext' 'zext_ln208_20' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_22 : Operation 480 [1/1] (0.75ns)   --->   "%t_V_18 = add i14 %zext_ln208_20, i14 %zext_ln1497_83"   --->   Operation 480 'add' 't_V_18' <Predicate = (!or_ln51_3)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln1497_79 = trunc i14 %t_V_18"   --->   Operation 481 'trunc' 'trunc_ln1497_79' <Predicate = (!or_ln51_3)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 2.83>
ST_23 : Operation 482 [2/24] (2.81ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 482 'call' 'call_ret' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 483 [1/1] (0.79ns)   --->   "%icmp_ln882_48 = icmp_ugt  i26 %y_V_113, i26 7680"   --->   Operation 483 'icmp' 'icmp_ln882_48' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 484 [1/1] (0.84ns)   --->   "%y_V_114 = add i26 %y_V_113, i26 67101183"   --->   Operation 484 'add' 'y_V_114' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 485 [1/1] (0.34ns)   --->   "%y_V_115 = select i1 %icmp_ln882_48, i26 %y_V_114, i26 %y_V_113" [src/field.cpp:25]   --->   Operation 485 'select' 'y_V_115' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 486 [1/1] (0.79ns)   --->   "%icmp_ln882_49 = icmp_ugt  i26 %y_V_115, i26 7680"   --->   Operation 486 'icmp' 'icmp_ln882_49' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln213_15 = trunc i26 %y_V_115"   --->   Operation 487 'trunc' 'trunc_ln213_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 488 [1/1] (0.75ns)   --->   "%add_ln26_15 = add i13 %trunc_ln213_15, i13 511" [src/field.cpp:26]   --->   Operation 488 'add' 'add_ln26_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 489 [1/1] (0.32ns)   --->   "%y_V_159 = select i1 %icmp_ln882_49, i13 %add_ln26_15, i13 %trunc_ln213_15" [src/field.cpp:26]   --->   Operation 489 'select' 'y_V_159' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 490 [1/1] (0.79ns)   --->   "%icmp_ln882_51 = icmp_ugt  i26 %y_V_119, i26 7680"   --->   Operation 490 'icmp' 'icmp_ln882_51' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 491 [1/1] (0.84ns)   --->   "%y_V_120 = add i26 %y_V_119, i26 67101183"   --->   Operation 491 'add' 'y_V_120' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 492 [1/1] (0.34ns)   --->   "%y_V_121 = select i1 %icmp_ln882_51, i26 %y_V_120, i26 %y_V_119" [src/field.cpp:25]   --->   Operation 492 'select' 'y_V_121' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 493 [1/1] (0.79ns)   --->   "%icmp_ln882_52 = icmp_ugt  i26 %y_V_121, i26 7680"   --->   Operation 493 'icmp' 'icmp_ln882_52' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln213_16 = trunc i26 %y_V_121"   --->   Operation 494 'trunc' 'trunc_ln213_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 495 [1/1] (0.75ns)   --->   "%add_ln26_16 = add i13 %trunc_ln213_16, i13 511" [src/field.cpp:26]   --->   Operation 495 'add' 'add_ln26_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 496 [1/1] (0.32ns)   --->   "%y_V_158 = select i1 %icmp_ln882_52, i13 %add_ln26_16, i13 %trunc_ln213_16" [src/field.cpp:26]   --->   Operation 496 'select' 'y_V_158' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 497 [1/1] (0.79ns)   --->   "%icmp_ln882_54 = icmp_ugt  i26 %y_V_124, i26 7680"   --->   Operation 497 'icmp' 'icmp_ln882_54' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 498 [1/1] (0.84ns)   --->   "%y_V_125 = add i26 %y_V_124, i26 67101183"   --->   Operation 498 'add' 'y_V_125' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 499 [1/1] (0.34ns)   --->   "%y_V_126 = select i1 %icmp_ln882_54, i26 %y_V_125, i26 %y_V_124" [src/field.cpp:25]   --->   Operation 499 'select' 'y_V_126' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 500 [1/1] (0.79ns)   --->   "%icmp_ln882_55 = icmp_ugt  i26 %y_V_126, i26 7680"   --->   Operation 500 'icmp' 'icmp_ln882_55' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln213_17 = trunc i26 %y_V_126"   --->   Operation 501 'trunc' 'trunc_ln213_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 502 [1/1] (0.75ns)   --->   "%add_ln26_17 = add i13 %trunc_ln213_17, i13 511" [src/field.cpp:26]   --->   Operation 502 'add' 'add_ln26_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 503 [1/1] (0.32ns)   --->   "%x_V_20 = select i1 %icmp_ln882_55, i13 %add_ln26_17, i13 %trunc_ln213_17" [src/field.cpp:26]   --->   Operation 503 'select' 'x_V_20' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i13 %y_V_157"   --->   Operation 504 'zext' 'zext_ln215_7' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_23 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i13 %y_V_159"   --->   Operation 505 'zext' 'zext_ln215_8' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_23 : Operation 506 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_30 = mul i26 %zext_ln215_8, i26 %zext_ln215_7"   --->   Operation 506 'mul' 'ret_30' <Predicate = (!or_ln51_3)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln21_20 = zext i14 %t_V_18" [src/field.cpp:21]   --->   Operation 507 'zext' 'zext_ln21_20' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_23 : Operation 508 [1/1] (0.00ns)   --->   "%r_41 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_79, i13 0"   --->   Operation 508 'bitconcatenate' 'r_41' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_23 : Operation 509 [1/1] (0.00ns)   --->   "%r_42 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_18, i9 0"   --->   Operation 509 'bitconcatenate' 'r_42' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_23 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln1497_86 = zext i23 %r_42"   --->   Operation 510 'zext' 'zext_ln1497_86' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_23 : Operation 511 [1/1] (0.84ns)   --->   "%sub_ln213_65 = sub i26 %ret_34, i26 %zext_ln21_20"   --->   Operation 511 'sub' 'sub_ln213_65' <Predicate = (!or_ln51_3)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_76 = add i26 %sub_ln213_65, i26 %zext_ln1497_86"   --->   Operation 512 'add' 'add_ln213_76' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 513 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_143 = sub i26 %add_ln213_76, i26 %r_41"   --->   Operation 513 'sub' 'y_V_143' <Predicate = (!or_ln51_3)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 514 [1/1] (0.79ns)   --->   "%icmp_ln882_62 = icmp_ugt  i26 %y_V_143, i26 7680"   --->   Operation 514 'icmp' 'icmp_ln882_62' <Predicate = (!or_ln51_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 515 [1/1] (0.84ns)   --->   "%y_V_144 = add i26 %y_V_143, i26 67101183"   --->   Operation 515 'add' 'y_V_144' <Predicate = (!or_ln51_3)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 516 [1/1] (0.34ns)   --->   "%y_V_145 = select i1 %icmp_ln882_62, i26 %y_V_144, i26 %y_V_143" [src/field.cpp:24]   --->   Operation 516 'select' 'y_V_145' <Predicate = (!or_ln51_3)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.29>
ST_24 : Operation 517 [1/24] (1.67ns)   --->   "%call_ret = call i39 @pdouble, i13 %p1_x_read, i13 %p1_y_read, i13 %p1_z_read" [src/bn128.cpp:15]   --->   Operation 517 'call' 'call_ret' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_2)   --->   "%result_x_V = extractvalue i39 %call_ret" [src/bn128.cpp:15]   --->   Operation 518 'extractvalue' 'result_x_V' <Predicate = (and_ln51 & or_ln51_1 & or_ln51_3)> <Delay = 0.00>
ST_24 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%result_y_V = extractvalue i39 %call_ret" [src/bn128.cpp:15]   --->   Operation 519 'extractvalue' 'result_y_V' <Predicate = (and_ln51 & or_ln51_1 & or_ln51_3)> <Delay = 0.00>
ST_24 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_11)   --->   "%result_z_V = extractvalue i39 %call_ret" [src/bn128.cpp:15]   --->   Operation 520 'extractvalue' 'result_z_V' <Predicate = (and_ln51 & or_ln51_1 & or_ln51_3)> <Delay = 0.00>
ST_24 : Operation 521 [1/1] (0.00ns)   --->   "%ret_29 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %y_V_158, i1 0"   --->   Operation 521 'bitconcatenate' 'ret_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 522 [1/1] (0.65ns)   --->   "%icmp_ln878_10 = icmp_ult  i14 %ret_29, i14 7681"   --->   Operation 522 'icmp' 'icmp_ln878_10' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 523 [1/1] (0.64ns)   --->   "%icmp_ln886_6 = icmp_ugt  i13 %x_V_20, i13 %y_V_159"   --->   Operation 523 'icmp' 'icmp_ln886_6' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 524 [1/1] (0.30ns)   --->   "%select_ln213_18 = select i1 %icmp_ln886_6, i13 0, i13 7681"   --->   Operation 524 'select' 'select_ln213_18' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_10 = sub i13 %x_V_20, i13 %y_V_159"   --->   Operation 525 'sub' 'sub_ln213_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_24 : Operation 526 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%x_V_21 = add i13 %select_ln213_18, i13 %sub_ln213_10"   --->   Operation 526 'add' 'x_V_21' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_24 : Operation 527 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_30 = mul i26 %zext_ln215_8, i26 %zext_ln215_7"   --->   Operation 527 'mul' 'ret_30' <Predicate = (!or_ln51_3)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 528 [1/1] (0.79ns)   --->   "%icmp_ln882_63 = icmp_ugt  i26 %y_V_145, i26 7680"   --->   Operation 528 'icmp' 'icmp_ln882_63' <Predicate = (!or_ln51_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 529 [1/1] (0.84ns)   --->   "%y_V_146 = add i26 %y_V_145, i26 67101183"   --->   Operation 529 'add' 'y_V_146' <Predicate = (!or_ln51_3)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 530 [1/1] (0.34ns)   --->   "%y_V_147 = select i1 %icmp_ln882_63, i26 %y_V_146, i26 %y_V_145" [src/field.cpp:25]   --->   Operation 530 'select' 'y_V_147' <Predicate = (!or_ln51_3)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 531 [1/1] (0.79ns)   --->   "%icmp_ln882_64 = icmp_ugt  i26 %y_V_147, i26 7680"   --->   Operation 531 'icmp' 'icmp_ln882_64' <Predicate = (!or_ln51_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln213_20 = trunc i26 %y_V_147"   --->   Operation 532 'trunc' 'trunc_ln213_20' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_24 : Operation 533 [1/1] (0.75ns)   --->   "%add_ln26_20 = add i13 %trunc_ln213_20, i13 511" [src/field.cpp:26]   --->   Operation 533 'add' 'add_ln26_20' <Predicate = (!or_ln51_3)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 534 [1/1] (0.32ns)   --->   "%x_V_25 = select i1 %icmp_ln882_64, i13 %add_ln26_20, i13 %trunc_ln213_20" [src/field.cpp:26]   --->   Operation 534 'select' 'x_V_25' <Predicate = (!or_ln51_3)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_2)   --->   "%select_ln51 = select i1 %and_ln51, i13 %result_x_V, i13 %p1_x_read" [src/bn128.cpp:51]   --->   Operation 535 'select' 'select_ln51' <Predicate = (or_ln51_1 & or_ln51_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_2)   --->   "%select_ln51_1 = select i1 %icmp_ln870, i13 %p2_x_read, i13 0" [src/bn128.cpp:51]   --->   Operation 536 'select' 'select_ln51_1' <Predicate = (!or_ln51_1 & or_ln51_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 537 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln51_2 = select i1 %or_ln51_1, i13 %select_ln51, i13 %select_ln51_1" [src/bn128.cpp:51]   --->   Operation 537 'select' 'select_ln51_2' <Predicate = (or_ln51_3)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%select_ln51_4 = select i1 %and_ln51, i13 %result_y_V, i13 %p1_y_read" [src/bn128.cpp:51]   --->   Operation 538 'select' 'select_ln51_4' <Predicate = (or_ln51_1 & or_ln51_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%select_ln51_5 = select i1 %icmp_ln870, i13 %p2_y_read, i13 1" [src/bn128.cpp:51]   --->   Operation 539 'select' 'select_ln51_5' <Predicate = (!or_ln51_1 & or_ln51_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 540 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln51_6 = select i1 %or_ln51_1, i13 %select_ln51_4, i13 %select_ln51_5" [src/bn128.cpp:51]   --->   Operation 540 'select' 'select_ln51_6' <Predicate = (or_ln51_3)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_11)   --->   "%select_ln51_8 = select i1 %and_ln51, i13 %result_z_V, i13 %p1_z_read" [src/bn128.cpp:51]   --->   Operation 541 'select' 'select_ln51_8' <Predicate = (or_ln51_1 & or_ln51_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_11)   --->   "%select_ln51_9 = select i1 %icmp_ln870, i13 %p2_z_read, i13 0" [src/bn128.cpp:51]   --->   Operation 542 'select' 'select_ln51_9' <Predicate = (!or_ln51_1 & or_ln51_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 543 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln51_11 = select i1 %or_ln51_1, i13 %select_ln51_8, i13 %select_ln51_9" [src/bn128.cpp:51]   --->   Operation 543 'select' 'select_ln51_11' <Predicate = (or_ln51_3)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.75>
ST_25 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node y_V_129)   --->   "%shl_ln213_8 = shl i13 %y_V_158, i13 1"   --->   Operation 544 'shl' 'shl_ln213_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node y_V_129)   --->   "%select_ln213_17 = select i1 %icmp_ln878_10, i13 0, i13 7681"   --->   Operation 545 'select' 'select_ln213_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 546 [1/1] (0.75ns) (out node of the LUT)   --->   "%y_V_129 = sub i13 %shl_ln213_8, i13 %select_ln213_17"   --->   Operation 546 'sub' 'y_V_129' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 547 [1/1] (0.64ns)   --->   "%icmp_ln886_7 = icmp_ugt  i13 %x_V_21, i13 %y_V_129"   --->   Operation 547 'icmp' 'icmp_ln886_7' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 548 [1/1] (0.30ns)   --->   "%select_ln213_19 = select i1 %icmp_ln886_7, i13 0, i13 7681"   --->   Operation 548 'select' 'select_ln213_19' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213 = sub i13 %x_V_21, i13 %y_V_129"   --->   Operation 549 'sub' 'sub_ln213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 550 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%y_V_160 = add i13 %select_ln213_19, i13 %sub_ln213"   --->   Operation 550 'add' 'y_V_160' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 551 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_30 = mul i26 %zext_ln215_8, i26 %zext_ln215_7"   --->   Operation 551 'mul' 'ret_30' <Predicate = (!or_ln51_3)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 552 [1/1] (0.64ns)   --->   "%icmp_ln886_10 = icmp_ugt  i13 %x_V_25, i13 %y_V_74"   --->   Operation 552 'icmp' 'icmp_ln886_10' <Predicate = (!or_ln51_3)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 553 [1/1] (0.30ns)   --->   "%select_ln213_24 = select i1 %icmp_ln886_10, i13 0, i13 7681"   --->   Operation 553 'select' 'select_ln213_24' <Predicate = (!or_ln51_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_13 = sub i13 %x_V_25, i13 %y_V_74"   --->   Operation 554 'sub' 'sub_ln213_13' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 555 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%x_V_26 = add i13 %select_ln213_24, i13 %sub_ln213_13"   --->   Operation 555 'add' 'x_V_26' <Predicate = (!or_ln51_3)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 556 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln51_3 = select i1 %or_ln51_3, i13 %select_ln51_2, i13 %y_V_160" [src/bn128.cpp:51]   --->   Operation 556 'select' 'select_ln51_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.21>
ST_26 : Operation 557 [1/1] (0.64ns)   --->   "%icmp_ln886_8 = icmp_ugt  i13 %y_V_158, i13 %y_V_160"   --->   Operation 557 'icmp' 'icmp_ln886_8' <Predicate = (!or_ln51_3)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 558 [1/1] (0.30ns)   --->   "%select_ln213_20 = select i1 %icmp_ln886_8, i13 0, i13 7681"   --->   Operation 558 'select' 'select_ln213_20' <Predicate = (!or_ln51_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_57 = sub i13 %y_V_158, i13 %y_V_160"   --->   Operation 559 'sub' 'sub_ln213_57' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_26 : Operation 560 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%y_V_136 = add i13 %sub_ln213_57, i13 %select_ln213_20"   --->   Operation 560 'add' 'y_V_136' <Predicate = (!or_ln51_3)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_26 : Operation 561 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_30 = mul i26 %zext_ln215_8, i26 %zext_ln215_7"   --->   Operation 561 'mul' 'ret_30' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln1497_54 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_30, i32 13, i32 25"   --->   Operation 562 'partselect' 'trunc_ln1497_54' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_26 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln1497_75 = zext i13 %trunc_ln1497_54"   --->   Operation 563 'zext' 'zext_ln1497_75' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_26 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln1497_55 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_30, i32 17, i32 25"   --->   Operation 564 'partselect' 'trunc_ln1497_55' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_26 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln1497_76 = zext i9 %trunc_ln1497_55"   --->   Operation 565 'zext' 'zext_ln1497_76' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_26 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln1497_56 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_30, i32 21, i32 25"   --->   Operation 566 'partselect' 'trunc_ln1497_56' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_26 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln1497_77 = zext i5 %trunc_ln1497_56"   --->   Operation 567 'zext' 'zext_ln1497_77' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_26 : Operation 568 [1/1] (0.71ns)   --->   "%add_ln208_37 = add i10 %zext_ln1497_76, i10 %zext_ln1497_77"   --->   Operation 568 'add' 'add_ln208_37' <Predicate = (!or_ln51_3)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln208_18 = zext i10 %add_ln208_37"   --->   Operation 569 'zext' 'zext_ln208_18' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_26 : Operation 570 [1/1] (0.75ns)   --->   "%t_V_16 = add i14 %zext_ln208_18, i14 %zext_ln1497_75"   --->   Operation 570 'add' 't_V_16' <Predicate = (!or_ln51_3)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln1497_77 = trunc i14 %t_V_16"   --->   Operation 571 'trunc' 'trunc_ln1497_77' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_26 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln1345_15 = zext i13 %y_V_136"   --->   Operation 572 'zext' 'zext_ln1345_15' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_26 : Operation 573 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_32 = mul i26 %zext_ln1345_15, i26 %zext_ln1345_14"   --->   Operation 573 'mul' 'ret_32' <Predicate = (!or_ln51_3)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 574 [1/1] (0.64ns)   --->   "%icmp_ln886_11 = icmp_ugt  i13 %x_V_26, i13 %y_V_68"   --->   Operation 574 'icmp' 'icmp_ln886_11' <Predicate = (!or_ln51_3)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 575 [1/1] (0.30ns)   --->   "%select_ln213_25 = select i1 %icmp_ln886_11, i13 0, i13 7681"   --->   Operation 575 'select' 'select_ln213_25' <Predicate = (!or_ln51_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_67 = sub i13 %x_V_26, i13 %y_V_68"   --->   Operation 576 'sub' 'sub_ln213_67' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_26 : Operation 577 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%x_V_27 = add i13 %sub_ln213_67, i13 %select_ln213_25"   --->   Operation 577 'add' 'x_V_27' <Predicate = (!or_ln51_3)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_26 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln1345_17 = zext i13 %x_V_27"   --->   Operation 578 'zext' 'zext_ln1345_17' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_26 : Operation 579 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_35 = mul i26 %zext_ln1345_11, i26 %zext_ln1345_17"   --->   Operation 579 'mul' 'ret_35' <Predicate = (!or_ln51_3)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 2.74>
ST_27 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln21_18 = zext i14 %t_V_16" [src/field.cpp:21]   --->   Operation 580 'zext' 'zext_ln21_18' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_27 : Operation 581 [1/1] (0.00ns)   --->   "%r_37 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_77, i13 0"   --->   Operation 581 'bitconcatenate' 'r_37' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_27 : Operation 582 [1/1] (0.00ns)   --->   "%r_38 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_16, i9 0"   --->   Operation 582 'bitconcatenate' 'r_38' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_27 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln1497_78 = zext i23 %r_38"   --->   Operation 583 'zext' 'zext_ln1497_78' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_27 : Operation 584 [1/1] (0.84ns)   --->   "%sub_ln213_58 = sub i26 %ret_30, i26 %zext_ln21_18"   --->   Operation 584 'sub' 'sub_ln213_58' <Predicate = (!or_ln51_3)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_68 = add i26 %sub_ln213_58, i26 %zext_ln1497_78"   --->   Operation 585 'add' 'add_ln213_68' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 586 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_131 = sub i26 %add_ln213_68, i26 %r_37"   --->   Operation 586 'sub' 'y_V_131' <Predicate = (!or_ln51_3)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 587 [1/1] (0.79ns)   --->   "%icmp_ln882_56 = icmp_ugt  i26 %y_V_131, i26 7680"   --->   Operation 587 'icmp' 'icmp_ln882_56' <Predicate = (!or_ln51_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 588 [1/1] (0.84ns)   --->   "%y_V_132 = add i26 %y_V_131, i26 67101183"   --->   Operation 588 'add' 'y_V_132' <Predicate = (!or_ln51_3)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 589 [1/1] (0.34ns)   --->   "%y_V_133 = select i1 %icmp_ln882_56, i26 %y_V_132, i26 %y_V_131" [src/field.cpp:24]   --->   Operation 589 'select' 'y_V_133' <Predicate = (!or_ln51_3)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 590 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_32 = mul i26 %zext_ln1345_15, i26 %zext_ln1345_14"   --->   Operation 590 'mul' 'ret_32' <Predicate = (!or_ln51_3)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 591 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_35 = mul i26 %zext_ln1345_11, i26 %zext_ln1345_17"   --->   Operation 591 'mul' 'ret_35' <Predicate = (!or_ln51_3)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 2.29>
ST_28 : Operation 592 [1/1] (0.79ns)   --->   "%icmp_ln882_57 = icmp_ugt  i26 %y_V_133, i26 7680"   --->   Operation 592 'icmp' 'icmp_ln882_57' <Predicate = (!or_ln51_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 593 [1/1] (0.84ns)   --->   "%y_V_134 = add i26 %y_V_133, i26 67101183"   --->   Operation 593 'add' 'y_V_134' <Predicate = (!or_ln51_3)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 594 [1/1] (0.34ns)   --->   "%y_V_135 = select i1 %icmp_ln882_57, i26 %y_V_134, i26 %y_V_133" [src/field.cpp:25]   --->   Operation 594 'select' 'y_V_135' <Predicate = (!or_ln51_3)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 595 [1/1] (0.79ns)   --->   "%icmp_ln882_58 = icmp_ugt  i26 %y_V_135, i26 7680"   --->   Operation 595 'icmp' 'icmp_ln882_58' <Predicate = (!or_ln51_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln213_18 = trunc i26 %y_V_135"   --->   Operation 596 'trunc' 'trunc_ln213_18' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_28 : Operation 597 [1/1] (0.75ns)   --->   "%add_ln26_18 = add i13 %trunc_ln213_18, i13 511" [src/field.cpp:26]   --->   Operation 597 'add' 'add_ln26_18' <Predicate = (!or_ln51_3)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 598 [1/1] (0.32ns)   --->   "%select_ln26 = select i1 %icmp_ln882_58, i13 %add_ln26_18, i13 %trunc_ln213_18" [src/field.cpp:26]   --->   Operation 598 'select' 'select_ln26' <Predicate = (!or_ln51_3)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 599 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_32 = mul i26 %zext_ln1345_15, i26 %zext_ln1345_14"   --->   Operation 599 'mul' 'ret_32' <Predicate = (!or_ln51_3)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 600 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_35 = mul i26 %zext_ln1345_11, i26 %zext_ln1345_17"   --->   Operation 600 'mul' 'ret_35' <Predicate = (!or_ln51_3)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 1.47>
ST_29 : Operation 601 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_32 = mul i26 %zext_ln1345_15, i26 %zext_ln1345_14"   --->   Operation 601 'mul' 'ret_32' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln1497_57 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_32, i32 13, i32 25"   --->   Operation 602 'partselect' 'trunc_ln1497_57' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln1497_79 = zext i13 %trunc_ln1497_57"   --->   Operation 603 'zext' 'zext_ln1497_79' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln1497_58 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_32, i32 17, i32 25"   --->   Operation 604 'partselect' 'trunc_ln1497_58' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln1497_80 = zext i9 %trunc_ln1497_58"   --->   Operation 605 'zext' 'zext_ln1497_80' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln1497_59 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_32, i32 21, i32 25"   --->   Operation 606 'partselect' 'trunc_ln1497_59' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln1497_81 = zext i5 %trunc_ln1497_59"   --->   Operation 607 'zext' 'zext_ln1497_81' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 608 [1/1] (0.71ns)   --->   "%add_ln208_39 = add i10 %zext_ln1497_80, i10 %zext_ln1497_81"   --->   Operation 608 'add' 'add_ln208_39' <Predicate = (!or_ln51_3)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln208_19 = zext i10 %add_ln208_39"   --->   Operation 609 'zext' 'zext_ln208_19' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 610 [1/1] (0.75ns)   --->   "%t_V_17 = add i14 %zext_ln208_19, i14 %zext_ln1497_79"   --->   Operation 610 'add' 't_V_17' <Predicate = (!or_ln51_3)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln1497_78 = trunc i14 %t_V_17"   --->   Operation 611 'trunc' 'trunc_ln1497_78' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 612 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_35 = mul i26 %zext_ln1345_11, i26 %zext_ln1345_17"   --->   Operation 612 'mul' 'ret_35' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln1497_63 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %ret_35, i32 13, i32 25"   --->   Operation 613 'partselect' 'trunc_ln1497_63' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln1497_87 = zext i13 %trunc_ln1497_63"   --->   Operation 614 'zext' 'zext_ln1497_87' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln1497_64 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_35, i32 17, i32 25"   --->   Operation 615 'partselect' 'trunc_ln1497_64' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln1497_88 = zext i9 %trunc_ln1497_64"   --->   Operation 616 'zext' 'zext_ln1497_88' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln1497_65 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %ret_35, i32 21, i32 25"   --->   Operation 617 'partselect' 'trunc_ln1497_65' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln1497_89 = zext i5 %trunc_ln1497_65"   --->   Operation 618 'zext' 'zext_ln1497_89' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 619 [1/1] (0.71ns)   --->   "%add_ln208_43 = add i10 %zext_ln1497_88, i10 %zext_ln1497_89"   --->   Operation 619 'add' 'add_ln208_43' <Predicate = (!or_ln51_3)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln208_21 = zext i10 %add_ln208_43"   --->   Operation 620 'zext' 'zext_ln208_21' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_29 : Operation 621 [1/1] (0.75ns)   --->   "%t_V_19 = add i14 %zext_ln208_21, i14 %zext_ln1497_87"   --->   Operation 621 'add' 't_V_19' <Predicate = (!or_ln51_3)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln1497_80 = trunc i14 %t_V_19"   --->   Operation 622 'trunc' 'trunc_ln1497_80' <Predicate = (!or_ln51_3)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 2.74>
ST_30 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln21_19 = zext i14 %t_V_17" [src/field.cpp:21]   --->   Operation 623 'zext' 'zext_ln21_19' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_30 : Operation 624 [1/1] (0.00ns)   --->   "%r_39 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_78, i13 0"   --->   Operation 624 'bitconcatenate' 'r_39' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_30 : Operation 625 [1/1] (0.00ns)   --->   "%r_40 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_17, i9 0"   --->   Operation 625 'bitconcatenate' 'r_40' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_30 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln1497_82 = zext i23 %r_40"   --->   Operation 626 'zext' 'zext_ln1497_82' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_30 : Operation 627 [1/1] (0.84ns)   --->   "%sub_ln213_61 = sub i26 %ret_32, i26 %zext_ln21_19"   --->   Operation 627 'sub' 'sub_ln213_61' <Predicate = (!or_ln51_3)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_71 = add i26 %sub_ln213_61, i26 %zext_ln1497_82"   --->   Operation 628 'add' 'add_ln213_71' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 629 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_137 = sub i26 %add_ln213_71, i26 %r_39"   --->   Operation 629 'sub' 'y_V_137' <Predicate = (!or_ln51_3)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 630 [1/1] (0.79ns)   --->   "%icmp_ln882_59 = icmp_ugt  i26 %y_V_137, i26 7680"   --->   Operation 630 'icmp' 'icmp_ln882_59' <Predicate = (!or_ln51_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 631 [1/1] (0.84ns)   --->   "%y_V_138 = add i26 %y_V_137, i26 67101183"   --->   Operation 631 'add' 'y_V_138' <Predicate = (!or_ln51_3)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 632 [1/1] (0.34ns)   --->   "%y_V_139 = select i1 %icmp_ln882_59, i26 %y_V_138, i26 %y_V_137" [src/field.cpp:24]   --->   Operation 632 'select' 'y_V_139' <Predicate = (!or_ln51_3)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln21_21 = zext i14 %t_V_19" [src/field.cpp:21]   --->   Operation 633 'zext' 'zext_ln21_21' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_30 : Operation 634 [1/1] (0.00ns)   --->   "%r_43 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i13.i13, i13 %trunc_ln1497_80, i13 0"   --->   Operation 634 'bitconcatenate' 'r_43' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_30 : Operation 635 [1/1] (0.00ns)   --->   "%r_44 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %t_V_19, i9 0"   --->   Operation 635 'bitconcatenate' 'r_44' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_30 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln1497_90 = zext i23 %r_44"   --->   Operation 636 'zext' 'zext_ln1497_90' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_30 : Operation 637 [1/1] (0.84ns)   --->   "%sub_ln213_68 = sub i26 %ret_35, i26 %zext_ln21_21"   --->   Operation 637 'sub' 'sub_ln213_68' <Predicate = (!or_ln51_3)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln213_81 = add i26 %sub_ln213_68, i26 %zext_ln1497_90"   --->   Operation 638 'add' 'add_ln213_81' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 639 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%y_V_149 = sub i26 %add_ln213_81, i26 %r_43"   --->   Operation 639 'sub' 'y_V_149' <Predicate = (!or_ln51_3)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 640 [1/1] (0.79ns)   --->   "%icmp_ln882_65 = icmp_ugt  i26 %y_V_149, i26 7680"   --->   Operation 640 'icmp' 'icmp_ln882_65' <Predicate = (!or_ln51_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 641 [1/1] (0.84ns)   --->   "%y_V_150 = add i26 %y_V_149, i26 67101183"   --->   Operation 641 'add' 'y_V_150' <Predicate = (!or_ln51_3)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 642 [1/1] (0.34ns)   --->   "%y_V_151 = select i1 %icmp_ln882_65, i26 %y_V_150, i26 %y_V_149" [src/field.cpp:24]   --->   Operation 642 'select' 'y_V_151' <Predicate = (!or_ln51_3)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.29>
ST_31 : Operation 643 [1/1] (0.00ns)   --->   "%ret_31 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %select_ln26, i1 0"   --->   Operation 643 'bitconcatenate' 'ret_31' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_31 : Operation 644 [1/1] (0.65ns)   --->   "%icmp_ln878_11 = icmp_ult  i14 %ret_31, i14 7681"   --->   Operation 644 'icmp' 'icmp_ln878_11' <Predicate = (!or_ln51_3)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node y_V_142)   --->   "%shl_ln213_9 = shl i13 %select_ln26, i13 1"   --->   Operation 645 'shl' 'shl_ln213_9' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_31 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node y_V_142)   --->   "%select_ln213_21 = select i1 %icmp_ln878_11, i13 0, i13 7681"   --->   Operation 646 'select' 'select_ln213_21' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 647 [1/1] (0.75ns) (out node of the LUT)   --->   "%y_V_142 = sub i13 %shl_ln213_9, i13 %select_ln213_21"   --->   Operation 647 'sub' 'y_V_142' <Predicate = (!or_ln51_3)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 648 [1/1] (0.79ns)   --->   "%icmp_ln882_60 = icmp_ugt  i26 %y_V_139, i26 7680"   --->   Operation 648 'icmp' 'icmp_ln882_60' <Predicate = (!or_ln51_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 649 [1/1] (0.84ns)   --->   "%y_V_140 = add i26 %y_V_139, i26 67101183"   --->   Operation 649 'add' 'y_V_140' <Predicate = (!or_ln51_3)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 650 [1/1] (0.34ns)   --->   "%y_V_141 = select i1 %icmp_ln882_60, i26 %y_V_140, i26 %y_V_139" [src/field.cpp:25]   --->   Operation 650 'select' 'y_V_141' <Predicate = (!or_ln51_3)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 651 [1/1] (0.79ns)   --->   "%icmp_ln882_61 = icmp_ugt  i26 %y_V_141, i26 7680"   --->   Operation 651 'icmp' 'icmp_ln882_61' <Predicate = (!or_ln51_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln213_19 = trunc i26 %y_V_141"   --->   Operation 652 'trunc' 'trunc_ln213_19' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_31 : Operation 653 [1/1] (0.75ns)   --->   "%add_ln26_19 = add i13 %trunc_ln213_19, i13 511" [src/field.cpp:26]   --->   Operation 653 'add' 'add_ln26_19' <Predicate = (!or_ln51_3)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 654 [1/1] (0.32ns)   --->   "%x_V_23 = select i1 %icmp_ln882_61, i13 %add_ln26_19, i13 %trunc_ln213_19" [src/field.cpp:26]   --->   Operation 654 'select' 'x_V_23' <Predicate = (!or_ln51_3)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 655 [1/1] (0.79ns)   --->   "%icmp_ln882_66 = icmp_ugt  i26 %y_V_151, i26 7680"   --->   Operation 655 'icmp' 'icmp_ln882_66' <Predicate = (!or_ln51_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 656 [1/1] (0.84ns)   --->   "%y_V_152 = add i26 %y_V_151, i26 67101183"   --->   Operation 656 'add' 'y_V_152' <Predicate = (!or_ln51_3)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 657 [1/1] (0.34ns)   --->   "%y_V_153 = select i1 %icmp_ln882_66, i26 %y_V_152, i26 %y_V_151" [src/field.cpp:25]   --->   Operation 657 'select' 'y_V_153' <Predicate = (!or_ln51_3)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 658 [1/1] (0.79ns)   --->   "%icmp_ln882_67 = icmp_ugt  i26 %y_V_153, i26 7680"   --->   Operation 658 'icmp' 'icmp_ln882_67' <Predicate = (!or_ln51_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln213_21 = trunc i26 %y_V_153"   --->   Operation 659 'trunc' 'trunc_ln213_21' <Predicate = (!or_ln51_3)> <Delay = 0.00>
ST_31 : Operation 660 [1/1] (0.75ns)   --->   "%add_ln26_21 = add i13 %trunc_ln213_21, i13 511" [src/field.cpp:26]   --->   Operation 660 'add' 'add_ln26_21' <Predicate = (!or_ln51_3)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%select_ln51_10 = select i1 %icmp_ln882_67, i13 %add_ln26_21, i13 %trunc_ln213_21" [src/bn128.cpp:51]   --->   Operation 661 'select' 'select_ln51_10' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 662 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln51_12 = select i1 %or_ln51_3, i13 %select_ln51_11, i13 %select_ln51_10" [src/bn128.cpp:51]   --->   Operation 662 'select' 'select_ln51_12' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.00>
ST_32 : Operation 663 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7"   --->   Operation 663 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 664 [1/1] (0.64ns)   --->   "%icmp_ln886_9 = icmp_ugt  i13 %x_V_23, i13 %y_V_142"   --->   Operation 664 'icmp' 'icmp_ln886_9' <Predicate = (!or_ln51_3)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 665 [1/1] (0.30ns)   --->   "%select_ln213_22 = select i1 %icmp_ln886_9, i13 0, i13 7681"   --->   Operation 665 'select' 'select_ln213_22' <Predicate = (!or_ln51_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln213_63 = sub i13 %x_V_23, i13 %y_V_142"   --->   Operation 666 'sub' 'sub_ln213_63' <Predicate = (!or_ln51_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_32 : Operation 667 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%b_V = add i13 %sub_ln213_63, i13 %select_ln213_22"   --->   Operation 667 'add' 'b_V' <Predicate = (!or_ln51_3)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_32 : Operation 668 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln51_7 = select i1 %or_ln51_3, i13 %select_ln51_6, i13 %b_V" [src/bn128.cpp:51]   --->   Operation 668 'select' 'select_ln51_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 669 [1/1] (0.00ns)   --->   "%mrv = insertvalue i39 <undef>, i13 %select_ln51_3" [src/bn128.cpp:61]   --->   Operation 669 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 670 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i39 %mrv, i13 %select_ln51_7" [src/bn128.cpp:61]   --->   Operation 670 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 671 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i39 %mrv_1, i13 %select_ln51_12" [src/bn128.cpp:61]   --->   Operation 671 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 672 [1/1] (0.00ns)   --->   "%ret_ln61 = ret i39 %mrv_2" [src/bn128.cpp:61]   --->   Operation 672 'ret' 'ret_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.535ns
The critical path consists of the following:
	wire read on port 'p1_z' (src/bn128.cpp:15) [11]  (0 ns)
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (0.535 ns)

 <State 2>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 3>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 4>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 5>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 6>: 2.83ns
The critical path consists of the following:
	'add' operation ('y.V') [70]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:25) [71]  (0.343 ns)
	'icmp' operation ('icmp_ln882_25') [72]  (0.79 ns)
	'select' operation ('y.V', src/field.cpp:26) [75]  (0.321 ns)
	'mul' operation of DSP[78] ('ret') [78]  (0.535 ns)

 <State 7>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 8>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 9>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 10>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 11>: 2.83ns
The critical path consists of the following:
	'add' operation ('y.V') [158]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:25) [159]  (0.343 ns)
	'icmp' operation ('icmp_ln882_34') [160]  (0.79 ns)
	'select' operation ('y.V', src/field.cpp:26) [163]  (0.321 ns)
	'mul' operation of DSP[166] ('ret') [166]  (0.535 ns)

 <State 12>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 13>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 14>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 15>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 16>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 17>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 18>: 2.83ns
The critical path consists of the following:
	'add' operation ('y.V') [288]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:25) [289]  (0.343 ns)
	'icmp' operation ('icmp_ln882_46') [290]  (0.79 ns)
	'select' operation ('y.V', src/field.cpp:26) [293]  (0.321 ns)
	'mul' operation of DSP[296] ('ret') [296]  (0.535 ns)

 <State 19>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 20>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 21>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 22>: 2.81ns
The critical path consists of the following:
	'call' operation ('call_ret', src/bn128.cpp:15) to 'pdouble' [14]  (2.81 ns)

 <State 23>: 2.83ns
The critical path consists of the following:
	'add' operation ('y.V') [318]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:25) [319]  (0.343 ns)
	'icmp' operation ('icmp_ln882_49') [320]  (0.79 ns)
	'select' operation ('y.V', src/field.cpp:26) [323]  (0.321 ns)
	'mul' operation of DSP[406] ('ret') [406]  (0.535 ns)

 <State 24>: 2.3ns
The critical path consists of the following:
	'add' operation ('y.V') [502]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:25) [503]  (0.343 ns)
	'icmp' operation ('icmp_ln882_64') [504]  (0.79 ns)
	'select' operation ('x.V', src/field.cpp:26) [507]  (0.321 ns)

 <State 25>: 2.75ns
The critical path consists of the following:
	'shl' operation ('shl_ln213_8') [389]  (0 ns)
	'sub' operation ('y.V') [391]  (0.755 ns)
	'icmp' operation ('icmp_ln886_7') [396]  (0.64 ns)
	'select' operation ('select_ln213_19') [397]  (0.303 ns)
	'add' operation ('y.V') [399]  (0.736 ns)
	'select' operation ('this.x.V', src/bn128.cpp:51) [562]  (0.321 ns)

 <State 26>: 2.21ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln886_8') [400]  (0.64 ns)
	'select' operation ('select_ln213_20') [401]  (0.303 ns)
	'add' operation ('y.V') [403]  (0.736 ns)
	'mul' operation of DSP[440] ('ret') [440]  (0.535 ns)

 <State 27>: 2.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln213_58') [421]  (0.844 ns)
	'add' operation ('add_ln213_68') [422]  (0 ns)
	'sub' operation ('y.V') [423]  (0.71 ns)
	'add' operation ('y.V') [425]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:24) [426]  (0.343 ns)

 <State 28>: 2.3ns
The critical path consists of the following:
	'add' operation ('y.V') [428]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:25) [429]  (0.343 ns)
	'icmp' operation ('icmp_ln882_58') [430]  (0.79 ns)
	'select' operation ('select_ln26', src/field.cpp:26) [433]  (0.321 ns)

 <State 29>: 1.47ns
The critical path consists of the following:
	'mul' operation of DSP[440] ('ret') [440]  (0 ns)
	'add' operation ('add_ln208_39') [447]  (0.715 ns)
	'add' operation ('t.V') [449]  (0.755 ns)

 <State 30>: 2.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln213_61') [455]  (0.844 ns)
	'add' operation ('add_ln213_71') [456]  (0 ns)
	'sub' operation ('y.V') [457]  (0.71 ns)
	'add' operation ('y.V') [459]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:24) [460]  (0.343 ns)

 <State 31>: 2.3ns
The critical path consists of the following:
	'add' operation ('y.V') [462]  (0.844 ns)
	'select' operation ('y.V', src/field.cpp:25) [463]  (0.343 ns)
	'icmp' operation ('icmp_ln882_61') [464]  (0.79 ns)
	'select' operation ('x.V', src/field.cpp:26) [467]  (0.321 ns)

 <State 32>: 2ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln886_9') [468]  (0.64 ns)
	'select' operation ('select_ln213_22') [469]  (0.303 ns)
	'add' operation ('b.V') [471]  (0.736 ns)
	'select' operation ('this.y.V', src/bn128.cpp:51) [566]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
