{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1425861364271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1425861364271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 19:36:04 2015 " "Processing started: Sun Mar 08 19:36:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1425861364271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1425861364271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c Part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1425861364271 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1425861365332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor16-behavior " "Found design unit 1: xor16-behavior" {  } { { "xor16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/xor16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366268 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor16 " "Found entity 1: xor16" {  } { { "xor16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/xor16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variouslogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file variouslogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VariousLogic-behavior " "Found design unit 1: VariousLogic-behavior" {  } { { "VariousLogic.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/VariousLogic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366268 ""} { "Info" "ISGN_ENTITY_NAME" "1 VariousLogic " "Found entity 1: VariousLogic" {  } { { "VariousLogic.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/VariousLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenregisterfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteenregisterfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SixteenRegisterFile-behavior " "Found design unit 1: SixteenRegisterFile-behavior" {  } { { "sixteenregisterfile.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/sixteenregisterfile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366268 ""} { "Info" "ISGN_ENTITY_NAME" "1 SixteenRegisterFile " "Found entity 1: SixteenRegisterFile" {  } { { "sixteenregisterfile.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/sixteenregisterfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitripplecarryadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteenbitripplecarryadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SixteenBitRippleCarryAdder-behavior " "Found design unit 1: SixteenBitRippleCarryAdder-behavior" {  } { { "SixteenBitRippleCarryAdder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/SixteenBitRippleCarryAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366284 ""} { "Info" "ISGN_ENTITY_NAME" "1 SixteenBitRippleCarryAdder " "Found entity 1: SixteenBitRippleCarryAdder" {  } { { "SixteenBitRippleCarryAdder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/SixteenBitRippleCarryAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg16-behavior " "Found design unit 1: Reg16-behavior" {  } { { "reg16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/reg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366284 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Found entity 1: Reg16" {  } { { "reg16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-SYN " "Found design unit 1: reg_16-SYN" {  } { { "Reg_16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Reg_16.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366284 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16 " "Found entity 1: Reg_16" {  } { { "Reg_16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Reg_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS-behavior " "Found design unit 1: PS-behavior" {  } { { "PS.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/PS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366284 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS " "Found entity 1: PS" {  } { { "PS.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/PS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_temp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Found design unit 1: pc_temp-SYN" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/PC_Temp.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366299 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Found entity 1: PC_Temp" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/PC_Temp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Found design unit 1: pc-SYN" {  } { { "PC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/PC.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366299 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/PC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file part3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Part3 " "Found entity 1: Part3" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or16-behavior " "Found design unit 1: or16-behavior" {  } { { "or16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/or16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366315 ""} { "Info" "ISGN_ENTITY_NAME" "1 or16 " "Found entity 1: or16" {  } { { "or16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not16-behavior " "Found design unit 1: not16-behavior" {  } { { "not16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/not16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366331 ""} { "Info" "ISGN_ENTITY_NAME" "1 not16 " "Found entity 1: not16" {  } { { "not16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Found design unit 1: muxpc-SYN" {  } { { "MuxPC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MuxPC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366331 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Found entity 1: MuxPC" {  } { { "MuxPC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MuxPC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxma-SYN " "Found design unit 1: muxma-SYN" {  } { { "muxMA.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/muxMA.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366346 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxMA " "Found entity 1: muxMA" {  } { { "muxMA.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/muxMA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Found design unit 1: muxinc-SYN" {  } { { "MuxINC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MuxINC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366346 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Found entity 1: MuxINC" {  } { { "MuxINC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MuxINC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxc-SYN " "Found design unit 1: muxc-SYN" {  } { { "muxC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/muxC.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366362 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxC " "Found entity 1: muxC" {  } { { "muxC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/muxC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16-behavior " "Found design unit 1: mux16-behavior" {  } { { "mux16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/mux16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366362 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behavior " "Found design unit 1: mux4-behavior" {  } { { "mux4.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/mux4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366362 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3to1-SYN " "Found design unit 1: mux3to1-SYN" {  } { { "mux3to1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/mux3to1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366377 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/mux3to1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-SYN " "Found design unit 1: mux2to1-SYN" {  } { { "mux2to1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/mux2to1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366377 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/mux2to1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-SYN " "Found design unit 1: mux2_1-SYN" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MUX2_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366393 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MUX2_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavior " "Found design unit 1: mux2-behavior" {  } { { "mux2.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/mux2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366393 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Found entity 1: MemoryInterface" {  } { { "MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Found design unit 1: mainmemory-SYN" {  } { { "MainMemory.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MainMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366393 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Found entity 1: MainMemory" {  } { { "MainMemory.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MainMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavior " "Found design unit 1: IR-behavior" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366409 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_memoryinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file io_memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_MemoryInterface " "Found entity 1: IO_MemoryInterface" {  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_mem_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_mem_sel-behavior " "Found design unit 1: IO_mem_sel-behavior" {  } { { "io_mem_sel.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/io_mem_sel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366409 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_mem_sel " "Found entity 1: IO_mem_sel" {  } { { "io_mem_sel.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/io_mem_sel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_mem_data_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_mem_data_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_mem_data_sel-SYN " "Found design unit 1: io_mem_data_sel-SYN" {  } { { "IO_mem_data_sel.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_mem_data_sel.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366409 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_mem_data_sel " "Found entity 1: IO_mem_data_sel" {  } { { "IO_mem_data_sel.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_mem_data_sel.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionaddressgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "InstructionAddressGenerator.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/InstructionAddressGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immediate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Found design unit 1: immediate-arch" {  } { { "immediate.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/immediate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366424 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Found entity 1: immediate" {  } { { "immediate.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/immediate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-behavior " "Found design unit 1: FullAdder-behavior" {  } { { "FullAdder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/FullAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366424 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder16-behavior " "Found design unit 1: decoder16-behavior" {  } { { "decoder16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/decoder16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366424 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder16 " "Found entity 1: decoder16" {  } { { "decoder16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/decoder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit2-behavior " "Found design unit 1: controlUnit2-behavior" {  } { { "controlUnit2.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/controlUnit2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366424 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit2 " "Found entity 1: controlUnit2" {  } { { "controlUnit2.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/controlUnit2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-behavior " "Found design unit 1: controlUnit-behavior" {  } { { "controlUnit.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/controlUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366440 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constio1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constio1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constio1-SYN " "Found design unit 1: constio1-SYN" {  } { { "constio1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/constio1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366440 ""} { "Info" "ISGN_ENTITY_NAME" "1 constio1 " "Found entity 1: constio1" {  } { { "constio1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/constio1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant1-SYN " "Found design unit 1: constant1-SYN" {  } { { "constant1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366440 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant1 " "Found entity 1: constant1" {  } { { "constant1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const1-SYN " "Found design unit 1: const1-SYN" {  } { { "const1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/const1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366455 ""} { "Info" "ISGN_ENTITY_NAME" "1 const1 " "Found entity 1: const1" {  } { { "const1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/const1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Found design unit 1: const-SYN" {  } { { "Const.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366455 ""} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Found entity 1: Const" {  } { { "Const.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Const.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffreg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffreg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffReg16-behavior " "Found design unit 1: buffReg16-behavior" {  } { { "buffReg16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/buffReg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366455 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffReg16 " "Found entity 1: buffReg16" {  } { { "buffReg16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/buffReg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and16-behavior " "Found design unit 1: and16-behavior" {  } { { "and16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/and16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366471 ""} { "Info" "ISGN_ENTITY_NAME" "1 and16 " "Found entity 1: and16" {  } { { "and16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/and16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Found design unit 1: adder-SYN" {  } { { "Adder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Adder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366487 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iodecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iodecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iodecoder-SYN " "Found design unit 1: iodecoder-SYN" {  } { { "iodecoder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/iodecoder.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366487 ""} { "Info" "ISGN_ENTITY_NAME" "1 iodecoder " "Found entity 1: iodecoder" {  } { { "iodecoder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/iodecoder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-SYN " "Found design unit 1: shift-SYN" {  } { { "shift.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/shift.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366487 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/shift.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_sel-SYN " "Found design unit 1: shift_sel-SYN" {  } { { "shift_sel.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/shift_sel.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366487 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_sel " "Found entity 1: shift_sel" {  } { { "shift_sel.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/shift_sel.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rb_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rb_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rb_select-SYN " "Found design unit 1: rb_select-SYN" {  } { { "RB_select.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/RB_select.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366502 ""} { "Info" "ISGN_ENTITY_NAME" "1 RB_select " "Found entity 1: RB_select" {  } { { "RB_select.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/RB_select.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const0_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const0_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const0_4bit-SYN " "Found design unit 1: const0_4bit-SYN" {  } { { "const0_4bit.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/const0_4bit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366502 ""} { "Info" "ISGN_ENTITY_NAME" "1 const0_4bit " "Found entity 1: const0_4bit" {  } { { "const0_4bit.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/const0_4bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ra_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ra_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ra_select-SYN " "Found design unit 1: ra_select-SYN" {  } { { "RA_select.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/RA_select.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366502 ""} { "Info" "ISGN_ENTITY_NAME" "1 RA_select " "Found entity 1: RA_select" {  } { { "RA_select.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/RA_select.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366502 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga.vhd " "Can't analyze file -- file vga.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1425861366518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const60-SYN " "Found design unit 1: const60-SYN" {  } { { "const60.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/const60.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366518 ""} { "Info" "ISGN_ENTITY_NAME" "1 const60 " "Found entity 1: const60" {  } { { "const60.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/const60.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366518 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "int.vhd " "Can't analyze file -- file int.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1425861366518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacon.vhd 6 3 " "Found 6 design units, including 3 entities, in source file vgacon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacon-behav " "Found design unit 1: vgacon-behav" {  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366533 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_ram-behav " "Found design unit 2: vga_ram-behav" {  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366533 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 vga_pll-SYN " "Found design unit 3: vga_pll-SYN" {  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 200 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1425861366533 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgacon " "Found entity 1: vgacon" {  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366533 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_ram " "Found entity 2: vga_ram" {  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366533 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_pll " "Found entity 3: vga_pll" {  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part3 " "Elaborating entity \"Part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1425861366721 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "JMV\[15..0\] " "Pin \"JMV\[15..0\]\" is missing source" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1425861366721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS PS:inst23 " "Elaborating entity \"PS\" for hierarchy \"PS:inst23\"" {  } { { "Part3.bdf" "inst23" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -728 800 960 -600 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861366721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit2 controlUnit2:inst2 " "Elaborating entity \"controlUnit2\" for hierarchy \"controlUnit2:inst2\"" {  } { { "Part3.bdf" "inst2" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -696 1176 1360 -344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861366721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst18 " "Elaborating entity \"IR\" for hierarchy \"IR:inst18\"" {  } { { "Part3.bdf" "inst18" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -544 816 984 -416 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861366721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInterface MemoryInterface:inst6 " "Elaborating entity \"MemoryInterface\" for hierarchy \"MemoryInterface:inst6\"" {  } { { "Part3.bdf" "inst6" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -1024 1232 1448 -896 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861366736 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "MEM_read " "Pin \"MEM_read\" not connected" {  } { { "MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MemoryInterface.bdf" { { 136 192 360 152 "MEM_read" "" } { 128 360 418 144 "MEM_read" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1425861366736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Const MemoryInterface:inst6\|Const:inst3 " "Elaborating entity \"Const\" for hierarchy \"MemoryInterface:inst6\|Const:inst3\"" {  } { { "MemoryInterface.bdf" "inst3" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MemoryInterface.bdf" { { 120 592 656 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861366736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant MemoryInterface:inst6\|Const:inst3\|lpm_constant:lpm_constant_component " "Elaborating entity \"lpm_constant\" for hierarchy \"MemoryInterface:inst6\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "Const.vhd" "lpm_constant_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Const.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861366752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:inst6\|Const:inst3\|lpm_constant:lpm_constant_component " "Elaborated megafunction instantiation \"MemoryInterface:inst6\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "Const.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Const.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861366752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:inst6\|Const:inst3\|lpm_constant:lpm_constant_component " "Instantiated megafunction \"MemoryInterface:inst6\|Const:inst3\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 15 " "Parameter \"lpm_cvalue\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366767 ""}  } { { "Const.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Const.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861366767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory MemoryInterface:inst6\|MainMemory:inst " "Elaborating entity \"MainMemory\" for hierarchy \"MemoryInterface:inst6\|MainMemory:inst\"" {  } { { "MemoryInterface.bdf" "inst" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MemoryInterface.bdf" { { 264 416 632 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861366767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryInterface:inst6\|MainMemory:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryInterface:inst6\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "MainMemory.vhd" "altsyncram_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MainMemory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:inst6\|MainMemory:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryInterface:inst6\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "MainMemory.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MainMemory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861366845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:inst6\|MainMemory:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryInterface:inst6\|MainMemory:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitialization.mif " "Parameter \"init_file\" = \"MemoryInitialization.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861366845 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/MainMemory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861366845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghe1 " "Found entity 1: altsyncram_ghe1" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/altsyncram_ghe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861366970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861366970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ghe1 MemoryInterface:inst6\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated " "Elaborating entity \"altsyncram_ghe1\" for hierarchy \"MemoryInterface:inst6\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861366970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_mem_sel IO_mem_sel:inst14 " "Elaborating entity \"IO_mem_sel\" for hierarchy \"IO_mem_sel:inst14\"" {  } { { "Part3.bdf" "inst14" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -1160 1376 1576 -1064 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxMA muxMA:inst8 " "Elaborating entity \"muxMA\" for hierarchy \"muxMA:inst8\"" {  } { { "Part3.bdf" "inst8" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -1152 1032 1184 -1072 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX muxMA:inst8\|LPM_MUX:lpm_mux_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"muxMA:inst8\|LPM_MUX:lpm_mux_component\"" {  } { { "muxMA.vhd" "lpm_mux_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/muxMA.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "muxMA:inst8\|LPM_MUX:lpm_mux_component " "Elaborated megafunction instantiation \"muxMA:inst8\|LPM_MUX:lpm_mux_component\"" {  } { { "muxMA.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/muxMA.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861367095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "muxMA:inst8\|LPM_MUX:lpm_mux_component " "Instantiated megafunction \"muxMA:inst8\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367095 ""}  } { { "muxMA.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/muxMA.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861367095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Found entity 1: mux_m4e" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861367189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861367189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e muxMA:inst8\|LPM_MUX:lpm_mux_component\|mux_m4e:auto_generated " "Elaborating entity \"mux_m4e\" for hierarchy \"muxMA:inst8\|LPM_MUX:lpm_mux_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_sel shift_sel:inst13 " "Elaborating entity \"shift_sel\" for hierarchy \"shift_sel:inst13\"" {  } { { "Part3.bdf" "inst13" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 88 312 464 168 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffReg16 buffReg16:RZ " "Elaborating entity \"buffReg16\" for hierarchy \"buffReg16:RZ\"" {  } { { "Part3.bdf" "RZ" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -8 112 280 88 "RZ" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "Part3.bdf" "inst" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -192 288 496 -64 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VariousLogic ALU:inst\|VariousLogic:inst8 " "Elaborating entity \"VariousLogic\" for hierarchy \"ALU:inst\|VariousLogic:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/ALU.bdf" { { 392 720 816 520 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitRippleCarryAdder ALU:inst\|SixteenBitRippleCarryAdder:inst7 " "Elaborating entity \"SixteenBitRippleCarryAdder\" for hierarchy \"ALU:inst\|SixteenBitRippleCarryAdder:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/ALU.bdf" { { 384 480 608 480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:inst\|SixteenBitRippleCarryAdder:inst7\|FullAdder:adder0 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:inst\|SixteenBitRippleCarryAdder:inst7\|FullAdder:adder0\"" {  } { { "SixteenBitRippleCarryAdder.vhd" "adder0" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/SixteenBitRippleCarryAdder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ALU:inst\|mux2:inst " "Elaborating entity \"mux2\" for hierarchy \"ALU:inst\|mux2:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/ALU.bdf" { { 40 120 280 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 ALU:inst\|mux4:inst5 " "Elaborating entity \"mux4\" for hierarchy \"ALU:inst\|mux4:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/ALU.bdf" { { 88 864 1024 232 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and16 ALU:inst\|and16:inst2 " "Elaborating entity \"and16\" for hierarchy \"ALU:inst\|and16:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/ALU.bdf" { { 40 440 624 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or16 ALU:inst\|or16:inst3 " "Elaborating entity \"or16\" for hierarchy \"ALU:inst\|or16:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/ALU.bdf" { { 128 440 624 208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor16 ALU:inst\|xor16:inst4 " "Elaborating entity \"xor16\" for hierarchy \"ALU:inst\|xor16:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/ALU.bdf" { { 224 440 624 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RA_select RA_select:inst19 " "Elaborating entity \"RA_select\" for hierarchy \"RA_select:inst19\"" {  } { { "Part3.bdf" "inst19" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -552 144 296 -472 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenRegisterFile SixteenRegisterFile:inst4 " "Elaborating entity \"SixteenRegisterFile\" for hierarchy \"SixteenRegisterFile:inst4\"" {  } { { "Part3.bdf" "inst4" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -912 240 416 -752 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder16 SixteenRegisterFile:inst4\|decoder16:Decoder " "Elaborating entity \"decoder16\" for hierarchy \"SixteenRegisterFile:inst4\|decoder16:Decoder\"" {  } { { "sixteenregisterfile.vhd" "Decoder" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/sixteenregisterfile.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 SixteenRegisterFile:inst4\|Reg16:RegA1 " "Elaborating entity \"Reg16\" for hierarchy \"SixteenRegisterFile:inst4\|Reg16:RegA1\"" {  } { { "sixteenregisterfile.vhd" "RegA1" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/sixteenregisterfile.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 SixteenRegisterFile:inst4\|mux16:Mux1 " "Elaborating entity \"mux16\" for hierarchy \"SixteenRegisterFile:inst4\|mux16:Mux1\"" {  } { { "sixteenregisterfile.vhd" "Mux1" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/sixteenregisterfile.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 mux3to1:MuxY " "Elaborating entity \"mux3to1\" for hierarchy \"mux3to1:MuxY\"" {  } { { "Part3.bdf" "MuxY" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 200 248 400 296 "MuxY" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux3to1:MuxY\|LPM_MUX:lpm_mux_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux3to1:MuxY\|LPM_MUX:lpm_mux_component\"" {  } { { "mux3to1.vhd" "lpm_mux_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/mux3to1.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux3to1:MuxY\|LPM_MUX:lpm_mux_component " "Elaborated megafunction instantiation \"mux3to1:MuxY\|LPM_MUX:lpm_mux_component\"" {  } { { "mux3to1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/mux3to1.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861367282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux3to1:MuxY\|LPM_MUX:lpm_mux_component " "Instantiated megafunction \"mux3to1:MuxY\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367282 ""}  } { { "mux3to1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/mux3to1.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861367282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o4e " "Found entity 1: mux_o4e" {  } { { "db/mux_o4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_o4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861367391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861367391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_o4e mux3to1:MuxY\|LPM_MUX:lpm_mux_component\|mux_o4e:auto_generated " "Elaborating entity \"mux_o4e\" for hierarchy \"mux3to1:MuxY\|LPM_MUX:lpm_mux_component\|mux_o4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_mem_data_sel IO_mem_data_sel:inst15 " "Elaborating entity \"IO_mem_data_sel\" for hierarchy \"IO_mem_data_sel:inst15\"" {  } { { "Part3.bdf" "inst15" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 -96 56 248 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_MemoryInterface IO_MemoryInterface:inst7 " "Elaborating entity \"IO_MemoryInterface\" for hierarchy \"IO_MemoryInterface:inst7\"" {  } { { "Part3.bdf" "inst7" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -896 1376 1608 -704 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 IO_MemoryInterface:inst7\|MUX2_1:inst " "Elaborating entity \"MUX2_1\" for hierarchy \"IO_MemoryInterface:inst7\|MUX2_1:inst\"" {  } { { "IO_MemoryInterface.bdf" "inst" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { 232 992 1144 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iodecoder IO_MemoryInterface:inst7\|iodecoder:inst2 " "Elaborating entity \"iodecoder\" for hierarchy \"IO_MemoryInterface:inst7\|iodecoder:inst2\"" {  } { { "IO_MemoryInterface.bdf" "inst2" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { 504 216 344 808 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode IO_MemoryInterface:inst7\|iodecoder:inst2\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"IO_MemoryInterface:inst7\|iodecoder:inst2\|lpm_decode:lpm_decode_component\"" {  } { { "iodecoder.vhd" "lpm_decode_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/iodecoder.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_MemoryInterface:inst7\|iodecoder:inst2\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"IO_MemoryInterface:inst7\|iodecoder:inst2\|lpm_decode:lpm_decode_component\"" {  } { { "iodecoder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/iodecoder.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861367454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_MemoryInterface:inst7\|iodecoder:inst2\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"IO_MemoryInterface:inst7\|iodecoder:inst2\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367454 ""}  } { { "iodecoder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/iodecoder.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861367454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861367563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861367563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f IO_MemoryInterface:inst7\|iodecoder:inst2\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"IO_MemoryInterface:inst7\|iodecoder:inst2\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16 IO_MemoryInterface:inst7\|Reg_16:PUSH_BUTTON " "Elaborating entity \"Reg_16\" for hierarchy \"IO_MemoryInterface:inst7\|Reg_16:PUSH_BUTTON\"" {  } { { "IO_MemoryInterface.bdf" "PUSH_BUTTON" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { 328 568 712 408 "PUSH_BUTTON" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff IO_MemoryInterface:inst7\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"IO_MemoryInterface:inst7\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\"" {  } { { "Reg_16.vhd" "lpm_ff_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Reg_16.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_MemoryInterface:inst7\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"IO_MemoryInterface:inst7\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\"" {  } { { "Reg_16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Reg_16.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861367594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_MemoryInterface:inst7\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"IO_MemoryInterface:inst7\|Reg_16:PUSH_BUTTON\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367594 ""}  } { { "Reg_16.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Reg_16.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861367594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator InstructionAddressGenerator:inst5 " "Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"InstructionAddressGenerator:inst5\"" {  } { { "Part3.bdf" "inst5" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -952 704 936 -792 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC InstructionAddressGenerator:inst5\|PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"InstructionAddressGenerator:inst5\|PC:inst2\"" {  } { { "InstructionAddressGenerator.bdf" "inst2" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/InstructionAddressGenerator.bdf" { { 184 232 376 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:inst5\|PC:inst2\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:inst5\|PC:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "PC.vhd" "lpm_ff_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/PC.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst5\|PC:inst2\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"InstructionAddressGenerator:inst5\|PC:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "PC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/PC.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861367625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst5\|PC:inst2\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"InstructionAddressGenerator:inst5\|PC:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367625 ""}  } { { "PC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/PC.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861367625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPC InstructionAddressGenerator:inst5\|MuxPC:inst3 " "Elaborating entity \"MuxPC\" for hierarchy \"InstructionAddressGenerator:inst5\|MuxPC:inst3\"" {  } { { "InstructionAddressGenerator.bdf" "inst3" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/InstructionAddressGenerator.bdf" { { 168 -16 136 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder InstructionAddressGenerator:inst5\|Adder:inst1 " "Elaborating entity \"Adder\" for hierarchy \"InstructionAddressGenerator:inst5\|Adder:inst1\"" {  } { { "InstructionAddressGenerator.bdf" "inst1" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/InstructionAddressGenerator.bdf" { { 240 552 712 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "Adder.vhd" "lpm_add_sub_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Adder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "Adder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Adder.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861367688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367688 ""}  } { { "Adder.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Adder.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861367688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Found entity 1: add_sub_rlh" {  } { { "db/add_sub_rlh.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861367781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861367781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated " "Elaborating entity \"add_sub_rlh\" for hierarchy \"InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxINC InstructionAddressGenerator:inst5\|MuxINC:inst " "Elaborating entity \"MuxINC\" for hierarchy \"InstructionAddressGenerator:inst5\|MuxINC:inst\"" {  } { { "InstructionAddressGenerator.bdf" "inst" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/InstructionAddressGenerator.bdf" { { 352 232 384 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const1 InstructionAddressGenerator:inst5\|const1:inst5 " "Elaborating entity \"const1\" for hierarchy \"InstructionAddressGenerator:inst5\|const1:inst5\"" {  } { { "InstructionAddressGenerator.bdf" "inst5" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/InstructionAddressGenerator.bdf" { { 416 88 152 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant InstructionAddressGenerator:inst5\|const1:inst5\|lpm_constant:lpm_constant_component " "Elaborating entity \"lpm_constant\" for hierarchy \"InstructionAddressGenerator:inst5\|const1:inst5\|lpm_constant:lpm_constant_component\"" {  } { { "const1.vhd" "lpm_constant_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/const1.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst5\|const1:inst5\|lpm_constant:lpm_constant_component " "Elaborated megafunction instantiation \"InstructionAddressGenerator:inst5\|const1:inst5\|lpm_constant:lpm_constant_component\"" {  } { { "const1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/const1.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861367813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst5\|const1:inst5\|lpm_constant:lpm_constant_component " "Instantiated megafunction \"InstructionAddressGenerator:inst5\|const1:inst5\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367813 ""}  } { { "const1.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/const1.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861367813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Temp InstructionAddressGenerator:inst5\|PC_Temp:inst4 " "Elaborating entity \"PC_Temp\" for hierarchy \"InstructionAddressGenerator:inst5\|PC_Temp:inst4\"" {  } { { "InstructionAddressGenerator.bdf" "inst4" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/InstructionAddressGenerator.bdf" { { -24 448 592 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "PC_Temp.vhd" "lpm_ff_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/PC_Temp.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/PC_Temp.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861367813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367813 ""}  } { { "PC_Temp.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/PC_Temp.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861367813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxC muxC:inst9 " "Elaborating entity \"muxC\" for hierarchy \"muxC:inst9\"" {  } { { "Part3.bdf" "inst9" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -1088 344 480 -992 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX muxC:inst9\|LPM_MUX:lpm_mux_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"muxC:inst9\|LPM_MUX:lpm_mux_component\"" {  } { { "muxC.vhd" "lpm_mux_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/muxC.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "muxC:inst9\|LPM_MUX:lpm_mux_component " "Elaborated megafunction instantiation \"muxC:inst9\|LPM_MUX:lpm_mux_component\"" {  } { { "muxC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/muxC.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861367828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "muxC:inst9\|LPM_MUX:lpm_mux_component " "Instantiated megafunction \"muxC:inst9\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367828 ""}  } { { "muxC.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/muxC.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861367828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_53e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_53e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_53e " "Found entity 1: mux_53e" {  } { { "db/mux_53e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_53e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861367922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861367922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_53e muxC:inst9\|LPM_MUX:lpm_mux_component\|mux_53e:auto_generated " "Elaborating entity \"mux_53e\" for hierarchy \"muxC:inst9\|LPM_MUX:lpm_mux_component\|mux_53e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:MuxB " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:MuxB\"" {  } { { "Part3.bdf" "MuxB" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -360 376 552 -264 "MuxB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate immediate:inst1 " "Elaborating entity \"immediate\" for hierarchy \"immediate:inst1\"" {  } { { "Part3.bdf" "inst1" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -496 424 616 -400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:inst12 " "Elaborating entity \"shift\" for hierarchy \"shift:inst12\"" {  } { { "Part3.bdf" "inst12" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -24 -160 24 56 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift shift:inst12\|lpm_clshift:lpm_clshift_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"shift:inst12\|lpm_clshift:lpm_clshift_component\"" {  } { { "shift.vhd" "lpm_clshift_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/shift.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shift:inst12\|lpm_clshift:lpm_clshift_component " "Elaborated megafunction instantiation \"shift:inst12\|lpm_clshift:lpm_clshift_component\"" {  } { { "shift.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/shift.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861367969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shift:inst12\|lpm_clshift:lpm_clshift_component " "Instantiated megafunction \"shift:inst12\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 4 " "Parameter \"lpm_widthdist\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861367969 ""}  } { { "shift.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/shift.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861367969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vkb " "Found entity 1: lpm_clshift_vkb" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861367984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861367984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vkb shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated " "Elaborating entity \"lpm_clshift_vkb\" for hierarchy \"shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861367984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB_select RB_select:inst16 " "Elaborating entity \"RB_select\" for hierarchy \"RB_select:inst16\"" {  } { { "Part3.bdf" "inst16" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -160 -112 24 -80 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861368000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX RB_select:inst16\|LPM_MUX:lpm_mux_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"RB_select:inst16\|LPM_MUX:lpm_mux_component\"" {  } { { "RB_select.vhd" "lpm_mux_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/RB_select.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861368000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RB_select:inst16\|LPM_MUX:lpm_mux_component " "Elaborated megafunction instantiation \"RB_select:inst16\|LPM_MUX:lpm_mux_component\"" {  } { { "RB_select.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/RB_select.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861368000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RB_select:inst16\|LPM_MUX:lpm_mux_component " "Instantiated megafunction \"RB_select:inst16\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368000 ""}  } { { "RB_select.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/RB_select.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861368000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_33e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_33e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_33e " "Found entity 1: mux_33e" {  } { { "db/mux_33e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_33e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861368093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861368093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_33e RB_select:inst16\|LPM_MUX:lpm_mux_component\|mux_33e:auto_generated " "Elaborating entity \"mux_33e\" for hierarchy \"RB_select:inst16\|LPM_MUX:lpm_mux_component\|mux_33e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861368109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const0_4bit const0_4bit:inst17 " "Elaborating entity \"const0_4bit\" for hierarchy \"const0_4bit:inst17\"" {  } { { "Part3.bdf" "inst17" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -160 -216 -144 -112 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861368109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant const0_4bit:inst17\|lpm_constant:lpm_constant_component " "Elaborating entity \"lpm_constant\" for hierarchy \"const0_4bit:inst17\|lpm_constant:lpm_constant_component\"" {  } { { "const0_4bit.vhd" "lpm_constant_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/const0_4bit.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861368109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "const0_4bit:inst17\|lpm_constant:lpm_constant_component " "Elaborated megafunction instantiation \"const0_4bit:inst17\|lpm_constant:lpm_constant_component\"" {  } { { "const0_4bit.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/const0_4bit.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861368109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "const0_4bit:inst17\|lpm_constant:lpm_constant_component " "Instantiated megafunction \"const0_4bit:inst17\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368109 ""}  } { { "const0_4bit.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/const0_4bit.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861368109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgacon vgacon:inst22 " "Elaborating entity \"vgacon\" for hierarchy \"vgacon:inst22\"" {  } { { "Part3.bdf" "inst22" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -360 680 848 -200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861368109 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_in vgacon.vhd(124) " "VHDL Process Statement warning at vgacon.vhd(124): signal \"char_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1425861368109 "|Part3|vgacon:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charint vgacon.vhd(125) " "VHDL Process Statement warning at vgacon.vhd(125): signal \"charint\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1425861368109 "|Part3|vgacon:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vgacon:inst22\|vga_pll:divider " "Elaborating entity \"vga_pll\" for hierarchy \"vgacon:inst22\|vga_pll:divider\"" {  } { { "vgacon.vhd" "divider" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861368109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vgacon:inst22\|vga_pll:divider\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\"" {  } { { "vgacon.vhd" "altpll_component" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861368171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgacon:inst22\|vga_pll:divider\|altpll:altpll_component " "Elaborated megafunction instantiation \"vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\"" {  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 279 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861368187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgacon:inst22\|vga_pll:divider\|altpll:altpll_component " "Instantiated megafunction \"vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861368187 ""}  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 279 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861368187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ram vgacon:inst22\|vga_ram:vgamem " "Elaborating entity \"vga_ram\" for hierarchy \"vgacon:inst22\|vga_ram:vgamem\"" {  } { { "vgacon.vhd" "vgamem" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1425861368203 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_block vgacon.vhd(160) " "VHDL Signal Declaration warning at vgacon.vhd(160): used implicit default value for signal \"ram_block\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 160 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1425861368203 "|Part3|vgacon:inst22|vga_ram:vgamem"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "muxMA:inst8\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[14\]~synth " "Found clock multiplexer muxMA:inst8\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[14\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|muxMA:inst8|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift_sel:inst13\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[14\]~synth " "Found clock multiplexer shift_sel:inst13\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[14\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift_sel:inst13|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[78\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[78\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[78]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[54\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[54\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[54]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[34\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[34\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[34]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[0\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[0\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[18\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[18\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[18]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[1\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[1\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[2\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[2\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[38\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[38\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[38]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[20\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[20\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[20]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[3\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[3\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[4\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[4\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[22\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[22\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[22]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[5\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[5\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[6\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[6\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[62\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[62\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[62]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[42\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[42\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[42]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[24\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[24\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[24]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[7\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[7\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[8\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[8\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[8]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[26\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[26\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[26]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[9\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[9\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[9]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[10\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[10\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[10]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[46\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[46\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[46]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[28\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[28\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[28]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[11\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[11\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[11]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[12\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[12\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[12]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[30\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[30\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[30]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[13\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[13\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[13]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[14\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[14\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "muxMA:inst8\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[13\]~synth " "Found clock multiplexer muxMA:inst8\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[13\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|muxMA:inst8|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[13]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift_sel:inst13\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[13\]~synth " "Found clock multiplexer shift_sel:inst13\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[13\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift_sel:inst13|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[13]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[77\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[77\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[77]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[53\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[53\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[53]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[17\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[17\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[17]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[37\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[37\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[37]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[19\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[19\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[19]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[21\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[21\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[21]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[61\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[61\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[61]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[41\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[41\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[41]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[23\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[23\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[23]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[25\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[25\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[25]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[45\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[45\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[45]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[27\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[27\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[27]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[29\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[29\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[29]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "muxMA:inst8\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[12\]~synth " "Found clock multiplexer muxMA:inst8\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[12\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|muxMA:inst8|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[12]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift_sel:inst13\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[12\]~synth " "Found clock multiplexer shift_sel:inst13\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[12\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift_sel:inst13|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[12]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[76\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[76\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[76]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[52\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[52\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[52]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[36\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[36\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[36]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[60\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[60\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[60]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[40\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[40\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[40]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[44\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[44\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[44]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "muxMA:inst8\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[15\]~synth " "Found clock multiplexer muxMA:inst8\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[15\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|muxMA:inst8|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[15]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift_sel:inst13\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[15\]~synth " "Found clock multiplexer shift_sel:inst13\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[15\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift_sel:inst13|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[15]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[79\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[79\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[79]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[55\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[55\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[55]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[35\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[35\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[35]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[39\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[39\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[39]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[63\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[63\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[63]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[43\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[43\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[43]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[47\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[47\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[47]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[31\]~synth " "Found clock multiplexer shift:inst12\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vkb:auto_generated\|sbit_w\[31\]~synth" {  } { { "db/lpm_clshift_vkb.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_clshift_vkb.tdf" 32 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|shift:inst12|lpm_clshift:lpm_clshift_component|lpm_clshift_vkb:auto_generated|sbit_w[31]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[15\]~synth " "Found clock multiplexer RA_select:inst19\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\|result_node\[15\]~synth" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_m4e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1425861369359 "|Part3|RA_select:inst19|lpm_mux:lpm_mux_component|mux_m4e:auto_generated|result_node[15]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1 1425861369359 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vgacon:inst22\|vga_ram:vgamem\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vgacon:inst22\|vga_ram:vgamem\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1425861370420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1425861370420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1425861370420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 24576 " "Parameter NUMWORDS_A set to 24576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1425861370420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1425861370420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1425861370420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1425861370420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1425861370420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1425861370420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE vga_mem.mif " "Parameter INIT_FILE set to vga_mem.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1425861370420 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1425861370420 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1425861370420 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vgacon:inst22\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vgacon:inst22\|Div0\"" {  } { { "vgacon.vhd" "Div0" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1425861370420 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vgacon:inst22\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vgacon:inst22\|Div1\"" {  } { { "vgacon.vhd" "Div1" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1425861370420 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "controlUnit2:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"controlUnit2:inst2\|Mod0\"" {  } { { "controlUnit2.vhd" "Mod0" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/controlUnit2.vhd" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1425861370420 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1425861370420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgacon:inst22\|vga_ram:vgamem\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"vgacon:inst22\|vga_ram:vgamem\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861370467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgacon:inst22\|vga_ram:vgamem\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"vgacon:inst22\|vga_ram:vgamem\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861370467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861370467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861370467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 24576 " "Parameter \"NUMWORDS_A\" = \"24576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861370467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861370467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861370467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861370467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861370467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861370467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE vga_mem.mif " "Parameter \"INIT_FILE\" = \"vga_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861370467 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861370467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_df41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_df41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_df41 " "Found entity 1: altsyncram_df41" {  } { { "db/altsyncram_df41.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/altsyncram_df41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861370591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861370591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7oa " "Found entity 1: decode_7oa" {  } { { "db/decode_7oa.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/decode_7oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861370685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861370685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iib " "Found entity 1: mux_iib" {  } { { "db/mux_iib.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/mux_iib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861370794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861370794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgacon:inst22\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vgacon:inst22\|lpm_divide:Div0\"" {  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861370841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgacon:inst22\|lpm_divide:Div0 " "Instantiated megafunction \"vgacon:inst22\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861370841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861370841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861370841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861370841 ""}  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861370841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9em.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9em.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9em " "Found entity 1: lpm_divide_9em" {  } { { "db/lpm_divide_9em.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_divide_9em.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861370935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861370935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/sign_div_unsign_jlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861370950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861370950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/alt_u_div_82f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861370981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861370981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861371091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861371091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861371184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861371184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgacon:inst22\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vgacon:inst22\|lpm_divide:Div1\"" {  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861371200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgacon:inst22\|lpm_divide:Div1 " "Instantiated megafunction \"vgacon:inst22\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861371200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861371200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861371200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861371200 ""}  } { { "vgacon.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/vgacon.vhd" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861371200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlUnit2:inst2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"controlUnit2:inst2\|lpm_divide:Mod0\"" {  } { { "controlUnit2.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/controlUnit2.vhd" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1425861371215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlUnit2:inst2\|lpm_divide:Mod0 " "Instantiated megafunction \"controlUnit2:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861371215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861371215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861371215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861371215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1425861371215 ""}  } { { "controlUnit2.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/controlUnit2.vhd" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1425861371215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861371309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861371309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861371325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861371325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861371465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861371465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1425861371605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1425861371605 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[15\] GND " "Pin \"JMV\[15\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[14\] GND " "Pin \"JMV\[14\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[13\] GND " "Pin \"JMV\[13\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[12\] GND " "Pin \"JMV\[12\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[11\] GND " "Pin \"JMV\[11\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[10\] GND " "Pin \"JMV\[10\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[9\] GND " "Pin \"JMV\[9\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[8\] GND " "Pin \"JMV\[8\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[7\] GND " "Pin \"JMV\[7\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[6\] GND " "Pin \"JMV\[6\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[5\] GND " "Pin \"JMV\[5\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[4\] GND " "Pin \"JMV\[4\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[3\] GND " "Pin \"JMV\[3\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[2\] GND " "Pin \"JMV\[2\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[1\] GND " "Pin \"JMV\[1\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "JMV\[0\] GND " "Pin \"JMV\[0\]\" is stuck at GND" {  } { { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV\[15..0\]" "" } { 256 1224 1288 272 "JMV\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1425861382293 "|Part3|JMV[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1425861382293 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1425861385666 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1425861386415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1425861386415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3592 " "Implemented 3592 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1425861386820 ""} { "Info" "ICUT_CUT_TM_OPINS" "258 " "Implemented 258 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1425861386820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3275 " "Implemented 3275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1425861386820 ""} { "Info" "ICUT_CUT_TM_RAMS" "42 " "Implemented 42 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1425861386820 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1425861386820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1425861386820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1425861386930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 19:36:26 2015 " "Processing ended: Sun Mar 08 19:36:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1425861386930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1425861386930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1425861386930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425861386930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1425861388146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1425861388146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 19:36:27 2015 " "Processing started: Sun Mar 08 19:36:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1425861388146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1425861388146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c Part3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1425861388146 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1425861388536 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Part3 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Part3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1425861388599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1425861388661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1425861388661 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\|_clk0 14 15 0 0 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 460 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1425861388708 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 460 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1425861388708 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1425861388973 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1425861388989 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425861389818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425861389818 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1425861389818 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 6312 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1425861389833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 6313 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1425861389833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 6314 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1425861389833 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1425861389833 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1425861389833 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "213 274 " "No exact pin location assignment(s) for 213 pins of 274 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N " "Pin N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { N } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -48 936 1112 -32 "N" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 428 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[23\] " "Pin IRout\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[23] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 164 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[22\] " "Pin IRout\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[22] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 165 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[21\] " "Pin IRout\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[21] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[20\] " "Pin IRout\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[20] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 167 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[19\] " "Pin IRout\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[19] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[18\] " "Pin IRout\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[18] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 169 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[17\] " "Pin IRout\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[17] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 170 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[16\] " "Pin IRout\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[16] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 171 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[15\] " "Pin IRout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 172 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[14\] " "Pin IRout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 173 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[13\] " "Pin IRout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 174 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[12\] " "Pin IRout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 175 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[11\] " "Pin IRout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 176 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[10\] " "Pin IRout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 177 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[9\] " "Pin IRout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 178 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[8\] " "Pin IRout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 179 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[7\] " "Pin IRout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 180 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[6\] " "Pin IRout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 181 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[5\] " "Pin IRout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 182 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[4\] " "Pin IRout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 183 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[3\] " "Pin IRout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 184 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[2\] " "Pin IRout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 185 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[1\] " "Pin IRout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 186 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[0\] " "Pin IRout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 187 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[23\] " "Pin MemDataOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[23] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 188 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[22\] " "Pin MemDataOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[22] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 189 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[21\] " "Pin MemDataOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[21] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 190 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[20\] " "Pin MemDataOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[20] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[19\] " "Pin MemDataOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[19] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 192 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[18\] " "Pin MemDataOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[18] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 193 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[17\] " "Pin MemDataOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[17] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 194 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[16\] " "Pin MemDataOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[16] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 195 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[15\] " "Pin MemDataOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 196 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[14\] " "Pin MemDataOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 197 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[13\] " "Pin MemDataOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 198 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[12\] " "Pin MemDataOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 199 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[11\] " "Pin MemDataOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 200 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[10\] " "Pin MemDataOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 201 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[9\] " "Pin MemDataOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 202 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[8\] " "Pin MemDataOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 203 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[7\] " "Pin MemDataOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 204 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[6\] " "Pin MemDataOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 205 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[5\] " "Pin MemDataOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 206 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[4\] " "Pin MemDataOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 207 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[3\] " "Pin MemDataOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 208 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[2\] " "Pin MemDataOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 209 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[1\] " "Pin MemDataOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 210 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[0\] " "Pin MemDataOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 211 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_read " "Pin mem_read not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_read } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 224 1280 1456 240 "mem_read" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 431 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[15\] " "Pin muxMAout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 212 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[14\] " "Pin muxMAout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 213 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[13\] " "Pin muxMAout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 214 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[12\] " "Pin muxMAout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 215 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[11\] " "Pin muxMAout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 216 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[10\] " "Pin muxMAout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 217 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[9\] " "Pin muxMAout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 218 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[8\] " "Pin muxMAout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 219 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[7\] " "Pin muxMAout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 220 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[6\] " "Pin muxMAout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 221 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[5\] " "Pin muxMAout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 222 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[4\] " "Pin muxMAout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 223 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[3\] " "Pin muxMAout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 224 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[2\] " "Pin muxMAout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 225 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[1\] " "Pin muxMAout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 226 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[0\] " "Pin muxMAout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 227 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ma_select " "Pin ma_select not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ma_select } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 952 1128 360 "ma_select" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ma_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 432 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[15\] " "Pin RZout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 228 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[14\] " "Pin RZout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 229 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[13\] " "Pin RZout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 230 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[12\] " "Pin RZout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 231 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[11\] " "Pin RZout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 232 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[10\] " "Pin RZout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 233 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[9\] " "Pin RZout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 234 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[8\] " "Pin RZout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 235 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[7\] " "Pin RZout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 236 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[6\] " "Pin RZout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 237 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[5\] " "Pin RZout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 238 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[4\] " "Pin RZout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 239 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[3\] " "Pin RZout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 240 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[2\] " "Pin RZout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 241 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[1\] " "Pin RZout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 242 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[0\] " "Pin RZout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 243 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[15\] " "Pin DataS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 244 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[14\] " "Pin DataS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 245 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[13\] " "Pin DataS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 246 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[12\] " "Pin DataS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 247 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[11\] " "Pin DataS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 248 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[10\] " "Pin DataS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 249 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[9\] " "Pin DataS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 250 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[8\] " "Pin DataS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 251 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[7\] " "Pin DataS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 252 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[6\] " "Pin DataS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 253 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[5\] " "Pin DataS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 254 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[4\] " "Pin DataS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 255 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[3\] " "Pin DataS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 256 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[2\] " "Pin DataS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 257 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[1\] " "Pin DataS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 258 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[0\] " "Pin DataS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 259 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[15\] " "Pin RYout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 260 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[14\] " "Pin RYout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 261 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[13\] " "Pin RYout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 262 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[12\] " "Pin RYout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 263 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[11\] " "Pin RYout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 264 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[10\] " "Pin RYout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 265 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[9\] " "Pin RYout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 266 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[8\] " "Pin RYout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 267 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[7\] " "Pin RYout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 268 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[6\] " "Pin RYout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 269 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[5\] " "Pin RYout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 270 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[4\] " "Pin RYout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 271 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[3\] " "Pin RYout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 272 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[2\] " "Pin RYout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 273 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[1\] " "Pin RYout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 274 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[0\] " "Pin RYout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 275 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[15\] " "Pin DataT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 280 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[14\] " "Pin DataT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 281 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[13\] " "Pin DataT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 282 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[12\] " "Pin DataT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 283 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[11\] " "Pin DataT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 284 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[10\] " "Pin DataT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 285 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[9\] " "Pin DataT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 286 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[8\] " "Pin DataT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 287 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[7\] " "Pin DataT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 288 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[6\] " "Pin DataT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 289 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[5\] " "Pin DataT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 290 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[4\] " "Pin DataT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 291 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[3\] " "Pin DataT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 292 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[2\] " "Pin DataT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 293 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[1\] " "Pin DataT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 294 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[0\] " "Pin DataT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 295 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[15\] " "Pin Address\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 306 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[14\] " "Pin Address\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 307 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[13\] " "Pin Address\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 308 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[12\] " "Pin Address\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 309 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[11\] " "Pin Address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 310 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[10\] " "Pin Address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 311 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[9\] " "Pin Address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 312 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[8\] " "Pin Address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 313 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[7\] " "Pin Address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 314 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[6\] " "Pin Address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 315 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[5\] " "Pin Address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 316 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[4\] " "Pin Address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 317 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[3\] " "Pin Address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 318 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[2\] " "Pin Address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 319 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[1\] " "Pin Address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 320 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[0\] " "Pin Address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 321 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { C } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 24 936 1112 40 "C" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 433 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V " "Pin V not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { V } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 72 936 1112 88 "V" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 434 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Pin Z not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Z } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 120 936 1112 136 "Z" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 435 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_HSYNC " "Pin VGA_HSYNC not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_HSYNC } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -256 1152 1328 -240 "VGA_HSYNC" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_HSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 436 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_VSYNC " "Pin VGA_VSYNC not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_VSYNC } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -216 1144 1320 -200 "VGA_VSYNC" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 437 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[15\] " "Pin JMV\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 350 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[14\] " "Pin JMV\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 351 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[13\] " "Pin JMV\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 352 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[12\] " "Pin JMV\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 353 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[11\] " "Pin JMV\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 354 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[10\] " "Pin JMV\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 355 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[9\] " "Pin JMV\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 356 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[8\] " "Pin JMV\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 357 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[7\] " "Pin JMV\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 358 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[6\] " "Pin JMV\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 359 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[5\] " "Pin JMV\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 360 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[4\] " "Pin JMV\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 361 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[3\] " "Pin JMV\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 362 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[2\] " "Pin JMV\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 363 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[1\] " "Pin JMV\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 364 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[0\] " "Pin JMV\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 365 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[15\] " "Pin muxMA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 384 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[14\] " "Pin muxMA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 385 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[13\] " "Pin muxMA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 386 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[12\] " "Pin muxMA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 387 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[11\] " "Pin muxMA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 388 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[10\] " "Pin muxMA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 389 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[9\] " "Pin muxMA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 390 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[8\] " "Pin muxMA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 391 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[7\] " "Pin muxMA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 392 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[6\] " "Pin muxMA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 393 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[5\] " "Pin muxMA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 394 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[4\] " "Pin muxMA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 395 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[3\] " "Pin muxMA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 396 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[2\] " "Pin muxMA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 397 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[1\] " "Pin muxMA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 398 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[0\] " "Pin muxMA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 399 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[15\] " "Pin RMout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 400 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[14\] " "Pin RMout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 401 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[13\] " "Pin RMout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 402 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[12\] " "Pin RMout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 403 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[11\] " "Pin RMout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 404 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[10\] " "Pin RMout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 405 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[9\] " "Pin RMout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 406 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[8\] " "Pin RMout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 407 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[7\] " "Pin RMout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 408 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[6\] " "Pin RMout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 409 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[5\] " "Pin RMout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 410 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[4\] " "Pin RMout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 411 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[3\] " "Pin RMout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 412 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[2\] " "Pin RMout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 413 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[1\] " "Pin RMout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 414 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[0\] " "Pin RMout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 415 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[3\] " "Pin VGA_B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -88 1120 1296 -72 "VGA_B" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[2\] " "Pin VGA_B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -88 1120 1296 -72 "VGA_B" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 417 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[1\] " "Pin VGA_B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -88 1120 1296 -72 "VGA_B" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 418 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[0\] " "Pin VGA_B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -88 1120 1296 -72 "VGA_B" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 419 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[3\] " "Pin VGA_G\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -136 1144 1320 -120 "VGA_G" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 420 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[2\] " "Pin VGA_G\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -136 1144 1320 -120 "VGA_G" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 421 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[1\] " "Pin VGA_G\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -136 1144 1320 -120 "VGA_G" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 422 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[0\] " "Pin VGA_G\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -136 1144 1320 -120 "VGA_G" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 423 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[3\] " "Pin VGA_R\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -176 1136 1312 -160 "VGA_R" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 424 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[2\] " "Pin VGA_R\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -176 1136 1312 -160 "VGA_R" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 425 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[1\] " "Pin VGA_R\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -176 1136 1312 -160 "VGA_R" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 426 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[0\] " "Pin VGA_R\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -176 1136 1312 -160 "VGA_R" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 427 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[0\] " "Pin key\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -600 1544 1712 -584 "key" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 279 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861390176 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1425861390176 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Part3.sdc " "Synopsys Design Constraints File file not found: 'Part3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1425861390707 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1425861390722 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1425861390738 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1425861390738 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1425861390785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clk27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861391114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit2:inst2\|j_sel " "Destination node controlUnit2:inst2\|j_sel" {  } { { "controlUnit2.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/controlUnit2.vhd" 11 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit2:inst2|j_sel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 877 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861391114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit2:inst2\|shift_sel " "Destination node controlUnit2:inst2\|shift_sel" {  } { { "controlUnit2.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/controlUnit2.vhd" 11 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit2:inst2|shift_sel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 863 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861391114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit2:inst2\|ma_select " "Destination node controlUnit2:inst2\|ma_select" {  } { { "controlUnit2.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/controlUnit2.vhd" 10 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit2:inst2|ma_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 880 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861391114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst18\|output\[4\] " "Destination node IR:inst18\|output\[4\]" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:inst18|output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 812 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861391114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst18\|output\[5\] " "Destination node IR:inst18\|output\[5\]" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:inst18|output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 811 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861391114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst18\|output\[6\] " "Destination node IR:inst18\|output\[6\]" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:inst18|output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 810 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861391114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst18\|output\[7\] " "Destination node IR:inst18\|output\[7\]" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:inst18|output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 809 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861391114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst18\|output\[8\] " "Destination node IR:inst18\|output\[8\]" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:inst18|output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 808 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861391114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst18\|output\[9\] " "Destination node IR:inst18\|output\[9\]" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:inst18|output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 807 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861391114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst18\|output\[10\] " "Destination node IR:inst18\|output\[10\]" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:inst18|output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 806 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861391114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1425861391114 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1425861391114 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk27 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk27" } } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -376 -80 88 -360 "clk27" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 430 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861391114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861391114 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vgacon:inst22|vga_pll:divider|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 460 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861391114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst7\|inst8  " "Automatically promoted node IO_MemoryInterface:inst7\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861391114 ""}  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { 56 448 512 104 "inst8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst7|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 631 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861391114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst7\|inst6  " "Automatically promoted node IO_MemoryInterface:inst7\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861391114 ""}  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { 160 448 512 208 "inst6" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst7|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 630 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861391114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst7\|inst10  " "Automatically promoted node IO_MemoryInterface:inst7\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861391114 ""}  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { -80 360 424 -32 "inst10" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst7|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 628 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861391114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst7\|inst11  " "Automatically promoted node IO_MemoryInterface:inst7\|inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861391114 ""}  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { -24 360 424 24 "inst11" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst7|inst11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 629 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861391114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst7\|inst7  " "Automatically promoted node IO_MemoryInterface:inst7\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861391114 ""}  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { 272 448 512 320 "inst7" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst7|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 626 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861391114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst7\|inst9  " "Automatically promoted node IO_MemoryInterface:inst7\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861391114 ""}  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { -136 360 424 -88 "inst9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst7|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 627 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861391114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst7\|inst12  " "Automatically promoted node IO_MemoryInterface:inst7\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861391114 ""}  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { -192 360 424 -144 "inst12" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst7|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 632 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861391114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1425861391660 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1425861391660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1425861391660 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1425861391676 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1425861391676 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1425861391676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1425861391676 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1425861391676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1425861391879 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1425861391894 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1425861391894 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "213 unused 3.3V 1 212 0 " "Number of I/O pins in group: 213 (unused VREF, 3.3V VCCIO, 1 input, 212 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1425861391910 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1425861391910 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1425861391910 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861391910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861391910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861391910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861391910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861391910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 25 34 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861391910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 20 38 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861391910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861391910 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1425861391910 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1425861391910 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425861392175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1425861395732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425861398384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1425861398415 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1425861423654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425861423654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1425861425012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1425861433420 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1425861433420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425861444144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1425861444144 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1425861444144 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1425861444269 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "258 " "Found 258 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N 0 " "Pin \"N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[23\] 0 " "Pin \"IRout\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[22\] 0 " "Pin \"IRout\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[21\] 0 " "Pin \"IRout\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[20\] 0 " "Pin \"IRout\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[19\] 0 " "Pin \"IRout\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[18\] 0 " "Pin \"IRout\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[17\] 0 " "Pin \"IRout\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[16\] 0 " "Pin \"IRout\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[15\] 0 " "Pin \"IRout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[14\] 0 " "Pin \"IRout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[13\] 0 " "Pin \"IRout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[12\] 0 " "Pin \"IRout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[11\] 0 " "Pin \"IRout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[10\] 0 " "Pin \"IRout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[9\] 0 " "Pin \"IRout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[8\] 0 " "Pin \"IRout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[7\] 0 " "Pin \"IRout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[6\] 0 " "Pin \"IRout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[5\] 0 " "Pin \"IRout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[4\] 0 " "Pin \"IRout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[3\] 0 " "Pin \"IRout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[2\] 0 " "Pin \"IRout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[1\] 0 " "Pin \"IRout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[0\] 0 " "Pin \"IRout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[23\] 0 " "Pin \"MemDataOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[22\] 0 " "Pin \"MemDataOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[21\] 0 " "Pin \"MemDataOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[20\] 0 " "Pin \"MemDataOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[19\] 0 " "Pin \"MemDataOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[18\] 0 " "Pin \"MemDataOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[17\] 0 " "Pin \"MemDataOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[16\] 0 " "Pin \"MemDataOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[15\] 0 " "Pin \"MemDataOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[14\] 0 " "Pin \"MemDataOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[13\] 0 " "Pin \"MemDataOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[12\] 0 " "Pin \"MemDataOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[11\] 0 " "Pin \"MemDataOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[10\] 0 " "Pin \"MemDataOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[9\] 0 " "Pin \"MemDataOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[8\] 0 " "Pin \"MemDataOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[7\] 0 " "Pin \"MemDataOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[6\] 0 " "Pin \"MemDataOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[5\] 0 " "Pin \"MemDataOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[4\] 0 " "Pin \"MemDataOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[3\] 0 " "Pin \"MemDataOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[2\] 0 " "Pin \"MemDataOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[1\] 0 " "Pin \"MemDataOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[0\] 0 " "Pin \"MemDataOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_read 0 " "Pin \"mem_read\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[15\] 0 " "Pin \"muxMAout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[14\] 0 " "Pin \"muxMAout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[13\] 0 " "Pin \"muxMAout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[12\] 0 " "Pin \"muxMAout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[11\] 0 " "Pin \"muxMAout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[10\] 0 " "Pin \"muxMAout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[9\] 0 " "Pin \"muxMAout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[8\] 0 " "Pin \"muxMAout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[7\] 0 " "Pin \"muxMAout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[6\] 0 " "Pin \"muxMAout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[5\] 0 " "Pin \"muxMAout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[4\] 0 " "Pin \"muxMAout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[3\] 0 " "Pin \"muxMAout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[2\] 0 " "Pin \"muxMAout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[1\] 0 " "Pin \"muxMAout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[0\] 0 " "Pin \"muxMAout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ma_select 0 " "Pin \"ma_select\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[15\] 0 " "Pin \"RZout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[14\] 0 " "Pin \"RZout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[13\] 0 " "Pin \"RZout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[12\] 0 " "Pin \"RZout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[11\] 0 " "Pin \"RZout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[10\] 0 " "Pin \"RZout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[9\] 0 " "Pin \"RZout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[8\] 0 " "Pin \"RZout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[7\] 0 " "Pin \"RZout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[6\] 0 " "Pin \"RZout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[5\] 0 " "Pin \"RZout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[4\] 0 " "Pin \"RZout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[3\] 0 " "Pin \"RZout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[2\] 0 " "Pin \"RZout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[1\] 0 " "Pin \"RZout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[0\] 0 " "Pin \"RZout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[15\] 0 " "Pin \"DataS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[14\] 0 " "Pin \"DataS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[13\] 0 " "Pin \"DataS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[12\] 0 " "Pin \"DataS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[11\] 0 " "Pin \"DataS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[10\] 0 " "Pin \"DataS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[9\] 0 " "Pin \"DataS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[8\] 0 " "Pin \"DataS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[7\] 0 " "Pin \"DataS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[6\] 0 " "Pin \"DataS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[5\] 0 " "Pin \"DataS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[4\] 0 " "Pin \"DataS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[3\] 0 " "Pin \"DataS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[2\] 0 " "Pin \"DataS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[1\] 0 " "Pin \"DataS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[0\] 0 " "Pin \"DataS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[15\] 0 " "Pin \"RYout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[14\] 0 " "Pin \"RYout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[13\] 0 " "Pin \"RYout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[12\] 0 " "Pin \"RYout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[11\] 0 " "Pin \"RYout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[10\] 0 " "Pin \"RYout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[9\] 0 " "Pin \"RYout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[8\] 0 " "Pin \"RYout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[7\] 0 " "Pin \"RYout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[6\] 0 " "Pin \"RYout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[5\] 0 " "Pin \"RYout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[4\] 0 " "Pin \"RYout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[3\] 0 " "Pin \"RYout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[2\] 0 " "Pin \"RYout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[1\] 0 " "Pin \"RYout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[0\] 0 " "Pin \"RYout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[15\] 0 " "Pin \"DataT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[14\] 0 " "Pin \"DataT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[13\] 0 " "Pin \"DataT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[12\] 0 " "Pin \"DataT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[11\] 0 " "Pin \"DataT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[10\] 0 " "Pin \"DataT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[9\] 0 " "Pin \"DataT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[8\] 0 " "Pin \"DataT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[7\] 0 " "Pin \"DataT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[6\] 0 " "Pin \"DataT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[5\] 0 " "Pin \"DataT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[4\] 0 " "Pin \"DataT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[3\] 0 " "Pin \"DataT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[2\] 0 " "Pin \"DataT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[1\] 0 " "Pin \"DataT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[0\] 0 " "Pin \"DataT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[15\] 0 " "Pin \"Address\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[14\] 0 " "Pin \"Address\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[13\] 0 " "Pin \"Address\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[12\] 0 " "Pin \"Address\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[11\] 0 " "Pin \"Address\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[10\] 0 " "Pin \"Address\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[9\] 0 " "Pin \"Address\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[8\] 0 " "Pin \"Address\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[7\] 0 " "Pin \"Address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[6\] 0 " "Pin \"Address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[5\] 0 " "Pin \"Address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[4\] 0 " "Pin \"Address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[3\] 0 " "Pin \"Address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[2\] 0 " "Pin \"Address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[1\] 0 " "Pin \"Address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[0\] 0 " "Pin \"Address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V 0 " "Pin \"V\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z 0 " "Pin \"Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HSYNC 0 " "Pin \"VGA_HSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VSYNC 0 " "Pin \"VGA_VSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[15\] 0 " "Pin \"JMV\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[14\] 0 " "Pin \"JMV\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[13\] 0 " "Pin \"JMV\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[12\] 0 " "Pin \"JMV\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[11\] 0 " "Pin \"JMV\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[10\] 0 " "Pin \"JMV\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[9\] 0 " "Pin \"JMV\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[8\] 0 " "Pin \"JMV\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[7\] 0 " "Pin \"JMV\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[6\] 0 " "Pin \"JMV\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[5\] 0 " "Pin \"JMV\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[4\] 0 " "Pin \"JMV\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[3\] 0 " "Pin \"JMV\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[2\] 0 " "Pin \"JMV\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[1\] 0 " "Pin \"JMV\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[0\] 0 " "Pin \"JMV\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[15\] 0 " "Pin \"muxMA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[14\] 0 " "Pin \"muxMA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[13\] 0 " "Pin \"muxMA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[12\] 0 " "Pin \"muxMA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[11\] 0 " "Pin \"muxMA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[10\] 0 " "Pin \"muxMA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[9\] 0 " "Pin \"muxMA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[8\] 0 " "Pin \"muxMA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[7\] 0 " "Pin \"muxMA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[6\] 0 " "Pin \"muxMA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[5\] 0 " "Pin \"muxMA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[4\] 0 " "Pin \"muxMA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[3\] 0 " "Pin \"muxMA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[2\] 0 " "Pin \"muxMA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[1\] 0 " "Pin \"muxMA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[0\] 0 " "Pin \"muxMA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[15\] 0 " "Pin \"RMout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[14\] 0 " "Pin \"RMout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[13\] 0 " "Pin \"RMout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[12\] 0 " "Pin \"RMout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[11\] 0 " "Pin \"RMout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[10\] 0 " "Pin \"RMout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[9\] 0 " "Pin \"RMout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[8\] 0 " "Pin \"RMout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[7\] 0 " "Pin \"RMout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[6\] 0 " "Pin \"RMout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[5\] 0 " "Pin \"RMout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[4\] 0 " "Pin \"RMout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[3\] 0 " "Pin \"RMout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[2\] 0 " "Pin \"RMout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[1\] 0 " "Pin \"RMout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[0\] 0 " "Pin \"RMout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861444456 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1425861444456 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1425861446033 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1425861446314 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1425861448045 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425861448747 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1425861448825 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1425861449231 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.fit.smsg " "Generated suppressed messages file C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1425861449792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1425861451040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 19:37:31 2015 " "Processing ended: Sun Mar 08 19:37:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1425861451040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1425861451040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1425861451040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425861451040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1425861452384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1425861452384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 19:37:32 2015 " "Processing started: Sun Mar 08 19:37:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1425861452384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1425861452384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project -c Part3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project -c Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1425861452384 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1425861454833 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1425861454927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1425861455800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 19:37:35 2015 " "Processing ended: Sun Mar 08 19:37:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1425861455800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1425861455800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1425861455800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425861455800 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1425861456471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1425861457267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1425861457267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 19:37:36 2015 " "Processing started: Sun Mar 08 19:37:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1425861457267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1425861457267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project -c Part3 " "Command: quartus_sta project -c Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1425861457267 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1425861457407 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1425861457750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1425861457828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1425861457828 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Part3.sdc " "Synopsys Design Constraints File file not found: 'Part3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1425861458328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1425861458328 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name clk27 clk27 " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name clk27 clk27" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425861458359 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst22\|divider\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name \{inst22\|divider\|altpll_component\|pll\|clk\[0\]\} \{inst22\|divider\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{inst22\|divider\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name \{inst22\|divider\|altpll_component\|pll\|clk\[0\]\} \{inst22\|divider\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425861458359 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425861458359 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1425861458359 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1425861458359 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1425861458406 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1425861458421 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1425861458499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -93.883 " "Worst-case setup slack is -93.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861458499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861458499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -93.883     -4594.483 clk27  " "  -93.883     -4594.483 clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861458499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.887     -1043.994 inst22\|divider\|altpll_component\|pll\|clk\[0\]  " "   -4.887     -1043.994 inst22\|divider\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861458499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425861458499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861458530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861458530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk27  " "    0.391         0.000 clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861458530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719         0.000 inst22\|divider\|altpll_component\|pll\|clk\[0\]  " "    0.719         0.000 inst22\|divider\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861458530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425861458530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1425861458530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1425861458530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.018 " "Worst-case minimum pulse width slack is 16.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861458530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861458530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.018         0.000 clk27  " "   16.018         0.000 clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861458530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.918         0.000 inst22\|divider\|altpll_component\|pll\|clk\[0\]  " "   17.918         0.000 inst22\|divider\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861458530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425861458530 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1425861461512 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1425861461512 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1425861461699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.861 " "Worst-case setup slack is -22.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861461715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861461715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.861     -1066.422 clk27  " "  -22.861     -1066.422 clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861461715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.449      -306.860 inst22\|divider\|altpll_component\|pll\|clk\[0\]  " "   -1.449      -306.860 inst22\|divider\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861461715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425861461715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.017 " "Worst-case hold slack is 0.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861461730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861461730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017         0.000 clk27  " "    0.017         0.000 clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861461730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329         0.000 inst22\|divider\|altpll_component\|pll\|clk\[0\]  " "    0.329         0.000 inst22\|divider\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861461730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425861461730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1425861461746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1425861461746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.018 " "Worst-case minimum pulse width slack is 16.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861461762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861461762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.018         0.000 clk27  " "   16.018         0.000 clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861461762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.918         0.000 inst22\|divider\|altpll_component\|pll\|clk\[0\]  " "   17.918         0.000 inst22\|divider\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1425861461762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1425861461762 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1425861465008 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1425861465149 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1425861465149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1425861465367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 19:37:45 2015 " "Processing ended: Sun Mar 08 19:37:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1425861465367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1425861465367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1425861465367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425861465367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1425861466725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1425861466740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 19:37:46 2015 " "Processing started: Sun Mar 08 19:37:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1425861466740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1425861466740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project -c Part3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project -c Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1425861466740 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Part3.vho\", \"Part3_fast.vho Part3_vhd.sdo Part3_vhd_fast.sdo C:/Users/David/Documents/GitHub/csce430/project_final_restored/simulation/modelsim/ simulation " "Generated files \"Part3.vho\", \"Part3_fast.vho\", \"Part3_vhd.sdo\" and \"Part3_vhd_fast.sdo\" in directory \"C:/Users/David/Documents/GitHub/csce430/project_final_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1425861469862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1425861470018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 19:37:50 2015 " "Processing ended: Sun Mar 08 19:37:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1425861470018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1425861470018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1425861470018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425861470018 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 101 s " "Quartus II Full Compilation was successful. 0 errors, 101 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425861470689 ""}
