# simple_verilog_adder
Simple verilog code for a parameterized adder with its testbench
