INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab2/ex3/ex3.srcs/sources_1/new/and2_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab2/ex3/ex3.srcs/sources_1/new/and4_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab2/ex3/ex3.srcs/sim_1/new/and4_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4_gate_tb
