{
  "creator": "Yosys 0.10+12 (open-tool-forge build) (git sha1 356ec7bb, gcc 9.3.0-17ubuntu1~20.04 -Os)",
  "modules": {
    "add_sub": {
      "attributes": {
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "m": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "r": {
          "direction": "output",
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26 ]
        },
        "co": {
          "direction": "output",
          "bits": [ 27 ]
        }
      },
      "cells": {
        "\\6": {
          "hide_name": 0,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10, 11, 12, 13, 14, 15, 16, 17, "0" ],
            "B": [ 2, 3, 4, 5, 6, 7, 8, 9, "0" ],
            "Y": [ 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
          }
        },
        "\\8": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "S": [ 18 ],
            "Y": [ 19, 20, 21, 22, 23, 24, 25, 26, 27 ]
          }
        },
        "\\9": {
          "hide_name": 0,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10, 11, 12, 13, 14, 15, 16, 17, "0" ],
            "B": [ 2, 3, 4, 5, 6, 7, 8, 9, "0" ],
            "Y": [ 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
          }
        }
      },
      "netnames": {
        "$auto$ghdl.cc:759:import_module$1": {
          "hide_name": 1,
          "bits": [ 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
          }
        },
        "$auto$ghdl.cc:759:import_module$4": {
          "hide_name": 1,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
          }
        },
        "co": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
          }
        },
        "m": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "r": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
          }
        },
        "u_a": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, "0" ],
          "attributes": {
          }
        },
        "u_b": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17, "0" ],
          "attributes": {
          }
        },
        "u_r": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27 ],
          "attributes": {
          }
        }
      }
    }
  }
}
