
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.04

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   2.49 source latency ex_stage_i/lsu_i.i_load_unit.n__tmp493$_DLATCH_N_/GN v
  -0.56 target latency ex_stage_i/lsu_i.i_load_unit.idx_q[2]$_DFF_PN0_/CK ^
   0.00 CRPR
--------------
   1.93 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ex_stage_i/i_mult.i_div.res_q[27]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ex_stage_i/i_mult.i_div.res_q[28]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   42.08    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   51.29    0.01    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net7025 (net)
                  0.03    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.66    0.01    0.03    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.09 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.56    0.03    0.06    0.15 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.01    0.15 ^ clkbuf_1_1_0_clk_i_regs/A (CLKBUF_X3)
     2   29.61    0.02    0.06    0.21 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_i_regs (net)
                  0.02    0.01    0.22 ^ clkbuf_2_3_0_clk_i_regs/A (CLKBUF_X3)
     2   23.35    0.02    0.05    0.27 ^ clkbuf_2_3_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk_i_regs (net)
                  0.02    0.00    0.27 ^ clkbuf_3_6_0_clk_i_regs/A (CLKBUF_X3)
     2   27.57    0.02    0.05    0.32 ^ clkbuf_3_6_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_6_0_clk_i_regs (net)
                  0.02    0.01    0.33 ^ clkbuf_4_12_0_clk_i_regs/A (CLKBUF_X3)
     4   25.51    0.02    0.05    0.38 ^ clkbuf_4_12_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk_i_regs (net)
                  0.02    0.00    0.39 ^ clkbuf_6_50_0_clk_i_regs/A (CLKBUF_X3)
     8   34.89    0.03    0.06    0.45 ^ clkbuf_6_50_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_50_0_clk_i_regs (net)
                  0.03    0.00    0.45 ^ clkbuf_9_405_0_clk_i_regs/A (CLKBUF_X3)
    11   34.49    0.03    0.06    0.51 ^ clkbuf_9_405_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_9_405_0_clk_i_regs (net)
                  0.03    0.00    0.52 ^ ex_stage_i/i_mult.i_div.res_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.64    0.02    0.08    0.60 ^ ex_stage_i/i_mult.i_div.res_q[27]$_DFFE_PN0P_/QN (DFFR_X1)
                                         ex_stage_i/_00089_ (net)
                  0.02    0.00    0.60 ^ ex_stage_i/_24809_/B2 (OAI21_X1)
     1    1.35    0.01    0.02    0.62 v ex_stage_i/_24809_/ZN (OAI21_X1)
                                         ex_stage_i/_00315_ (net)
                  0.01    0.00    0.62 v ex_stage_i/i_mult.i_div.res_q[28]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   42.08    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   51.29    0.01    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net7025 (net)
                  0.03    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.66    0.01    0.03    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.09 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.56    0.03    0.06    0.15 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.01    0.15 ^ clkbuf_1_1_0_clk_i_regs/A (CLKBUF_X3)
     2   29.61    0.02    0.06    0.21 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_i_regs (net)
                  0.02    0.01    0.22 ^ clkbuf_2_3_0_clk_i_regs/A (CLKBUF_X3)
     2   23.35    0.02    0.05    0.27 ^ clkbuf_2_3_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk_i_regs (net)
                  0.02    0.00    0.27 ^ clkbuf_3_6_0_clk_i_regs/A (CLKBUF_X3)
     2   27.57    0.02    0.05    0.32 ^ clkbuf_3_6_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_6_0_clk_i_regs (net)
                  0.02    0.01    0.33 ^ clkbuf_4_12_0_clk_i_regs/A (CLKBUF_X3)
     4   25.51    0.02    0.05    0.38 ^ clkbuf_4_12_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk_i_regs (net)
                  0.02    0.00    0.39 ^ clkbuf_6_50_0_clk_i_regs/A (CLKBUF_X3)
     8   34.89    0.03    0.06    0.45 ^ clkbuf_6_50_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_50_0_clk_i_regs (net)
                  0.03    0.00    0.45 ^ clkbuf_9_405_0_clk_i_regs/A (CLKBUF_X3)
    11   34.49    0.03    0.06    0.51 ^ clkbuf_9_405_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_9_405_0_clk_i_regs (net)
                  0.03    0.00    0.52 ^ clkbuf_leaf_2774_clk_i_regs/A (CLKBUF_X3)
     8   12.56    0.01    0.05    0.56 ^ clkbuf_leaf_2774_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_2774_clk_i_regs (net)
                  0.01    0.00    0.56 ^ ex_stage_i/i_mult.i_div.res_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.56   clock reconvergence pessimism
                          0.01    0.57   library hold time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   42.08    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   51.29    0.01    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net7025 (net)
                  0.03    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.66    0.01    0.03    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.09 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.56    0.03    0.06    0.15 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.15 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     2   34.37    0.03    0.06    0.21 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.03    0.01    0.22 ^ clkbuf_2_0_0_clk_i_regs/A (CLKBUF_X3)
     2   26.79    0.02    0.05    0.27 ^ clkbuf_2_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_i_regs (net)
                  0.02    0.01    0.28 ^ clkbuf_3_1_0_clk_i_regs/A (CLKBUF_X3)
     2   24.68    0.02    0.05    0.33 ^ clkbuf_3_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk_i_regs (net)
                  0.02    0.00    0.33 ^ clkbuf_4_3_0_clk_i_regs/A (CLKBUF_X3)
     4   27.29    0.02    0.05    0.38 ^ clkbuf_4_3_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk_i_regs (net)
                  0.02    0.00    0.39 ^ clkbuf_6_15_0_clk_i_regs/A (CLKBUF_X3)
     8   46.58    0.04    0.07    0.46 ^ clkbuf_6_15_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_15_0_clk_i_regs (net)
                  0.04    0.00    0.46 ^ clkbuf_9_125_0_clk_i_regs/A (CLKBUF_X3)
    11   34.00    0.03    0.07    0.53 ^ clkbuf_9_125_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_9_125_0_clk_i_regs (net)
                  0.03    0.00    0.53 ^ clkbuf_leaf_3296_clk_i_regs/A (CLKBUF_X3)
     6    8.89    0.01    0.04    0.57 ^ clkbuf_leaf_3296_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_3296_clk_i_regs (net)
                  0.01    0.00    0.57 ^ issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/CK (DFFR_X2)
     4   12.85    0.02    0.14    0.71 ^ issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/Q (DFFR_X2)
                                         issue_stage_i.i_scoreboard/N68 (net)
                  0.02    0.00    0.71 ^ issue_stage_i.i_scoreboard/_59705_/A (HA_X1)
     2    7.26    0.02    0.05    0.76 ^ issue_stage_i.i_scoreboard/_59705_/CO (HA_X1)
                                         issue_stage_i.i_scoreboard/_29689_[0] (net)
                  0.02    0.00    0.76 ^ issue_stage_i.i_scoreboard/_30990_/A2 (AND2_X4)
    19   73.39    0.04    0.07    0.83 ^ issue_stage_i.i_scoreboard/_30990_/ZN (AND2_X4)
                                         issue_stage_i.i_scoreboard/_26463_ (net)
                  0.04    0.01    0.84 ^ place52786/A (BUF_X2)
    15   38.92    0.05    0.07    0.91 ^ place52786/Z (BUF_X2)
                                         net52786 (net)
                  0.05    0.00    0.92 ^ issue_stage_i.i_scoreboard/_33845_/A (AOI21_X1)
     1    2.01    0.02    0.02    0.94 v issue_stage_i.i_scoreboard/_33845_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_03159_ (net)
                  0.02    0.00    0.94 v issue_stage_i.i_scoreboard/_33846_/A (AOI21_X1)
     1    1.97    0.02    0.04    0.98 ^ issue_stage_i.i_scoreboard/_33846_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_03160_ (net)
                  0.02    0.00    0.98 ^ issue_stage_i.i_scoreboard/_33847_/B1 (OAI21_X1)
     1    1.27    0.01    0.02    0.99 v issue_stage_i.i_scoreboard/_33847_/ZN (OAI21_X1)
                                         issue_stage_i.i_scoreboard/_03161_ (net)
                  0.01    0.00    1.00 v issue_stage_i.i_scoreboard/_33848_/A (MUX2_X1)
     1    2.02    0.01    0.06    1.06 v issue_stage_i.i_scoreboard/_33848_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03162_ (net)
                  0.01    0.00    1.06 v issue_stage_i.i_scoreboard/_33849_/B (MUX2_X1)
     1    1.47    0.01    0.06    1.11 v issue_stage_i.i_scoreboard/_33849_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03163_ (net)
                  0.01    0.00    1.11 v issue_stage_i.i_scoreboard/_33850_/B (MUX2_X1)
     1    2.15    0.01    0.06    1.17 v issue_stage_i.i_scoreboard/_33850_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03164_ (net)
                  0.01    0.00    1.17 v issue_stage_i.i_scoreboard/_33851_/B (MUX2_X2)
     3   32.01    0.02    0.08    1.25 v issue_stage_i.i_scoreboard/_33851_/Z (MUX2_X2)
                                         commit_instr_id_commit[286] (net)
                  0.03    0.01    1.26 v _05274_/A2 (AND2_X1)
     1    1.67    0.01    0.04    1.30 v _05274_/ZN (AND2_X1)
                                         _00557_ (net)
                  0.01    0.00    1.30 v _05276_/A (OAI21_X1)
     1    2.08    0.02    0.02    1.32 ^ _05276_/ZN (OAI21_X1)
                                         _00559_ (net)
                  0.02    0.00    1.32 ^ _05277_/B2 (AOI21_X1)
     1    1.65    0.01    0.02    1.34 v _05277_/ZN (AOI21_X1)
                                         _00560_ (net)
                  0.01    0.00    1.34 v _05282_/A2 (AOI22_X1)
     2    4.84    0.04    0.05    1.39 ^ _05282_/ZN (AOI22_X1)
                                         _00565_ (net)
                  0.04    0.00    1.39 ^ _05323_/A2 (NOR2_X1)
     2    2.99    0.01    0.02    1.41 v _05323_/ZN (NOR2_X1)
                                         _00602_ (net)
                  0.01    0.00    1.41 v _05324_/A3 (NOR3_X1)
     1    3.87    0.04    0.07    1.48 ^ _05324_/ZN (NOR3_X1)
                                         _00603_ (net)
                  0.04    0.00    1.48 ^ _05325_/A2 (OR2_X4)
     7   33.76    0.02    0.05    1.53 ^ _05325_/ZN (OR2_X4)
                                         _00604_ (net)
                  0.02    0.00    1.53 ^ _09433_/A2 (NOR3_X1)
     2    6.45    0.02    0.02    1.55 v _09433_/ZN (NOR3_X1)
                                         commit_stage_i.csr_op_o[1] (net)
                  0.02    0.00    1.55 v place50025/A (BUF_X2)
     3    8.79    0.01    0.03    1.58 v place50025/Z (BUF_X2)
                                         net50025 (net)
                  0.01    0.00    1.58 v csr_regfile_i/_07781_/A4 (OR4_X4)
     4   15.93    0.02    0.11    1.70 v csr_regfile_i/_07781_/ZN (OR4_X4)
                                         csr_regfile_i/_02700_ (net)
                  0.02    0.00    1.70 v csr_regfile_i/_07782_/A2 (OR2_X4)
     3    9.01    0.01    0.05    1.75 v csr_regfile_i/_07782_/ZN (OR2_X4)
                                         csr_regfile_i/_02701_ (net)
                  0.01    0.00    1.75 v csr_regfile_i/_10092_/B1 (AOI21_X2)
     2    9.72    0.04    0.04    1.79 ^ csr_regfile_i/_10092_/ZN (AOI21_X2)
                                         csr_regfile_i/_04946_ (net)
                  0.04    0.00    1.79 ^ csr_regfile_i/_10098_/A1 (AND3_X1)
     1    3.40    0.01    0.05    1.85 ^ csr_regfile_i/_10098_/ZN (AND3_X1)
                                         csr_regfile_i/_04952_ (net)
                  0.01    0.00    1.85 ^ csr_regfile_i/_10119_/B1 (AOI21_X2)
     3   12.96    0.02    0.02    1.87 v csr_regfile_i/_10119_/ZN (AOI21_X2)
                                         csr_regfile_i/_04973_ (net)
                  0.02    0.00    1.87 v csr_regfile_i/_12202_/A2 (NOR2_X1)
     2    3.48    0.03    0.04    1.92 ^ csr_regfile_i/_12202_/ZN (NOR2_X1)
                                         csr_regfile_i/_06451_ (net)
                  0.03    0.00    1.92 ^ csr_regfile_i/_12210_/A1 (OR2_X2)
     2    6.56    0.01    0.03    1.95 ^ csr_regfile_i/_12210_/ZN (OR2_X2)
                                         commit_stage_i.csr_exception_i[0] (net)
                  0.01    0.00    1.95 ^ _05340_/A1 (NAND3_X2)
     3   10.46    0.02    0.03    1.98 v _05340_/ZN (NAND3_X2)
                                         _00618_ (net)
                  0.02    0.00    1.98 v _09542_/A2 (AND2_X4)
    30   65.43    0.02    0.05    2.03 v _09542_/ZN (AND2_X4)
                                         _03969_ (net)
                  0.02    0.01    2.04 v _09584_/A2 (AOI22_X1)
     1    2.96    0.03    0.05    2.09 ^ _09584_/ZN (AOI22_X1)
                                         _03996_ (net)
                  0.03    0.00    2.09 ^ _09585_/A2 (NOR2_X1)
     2    3.78    0.02    0.02    2.11 v _09585_/ZN (NOR2_X1)
                                         commit_stage_i.exception_o[114] (net)
                  0.02    0.00    2.11 v csr_regfile_i/_12730_/A4 (NOR4_X1)
     1    5.82    0.08    0.13    2.23 ^ csr_regfile_i/_12730_/ZN (NOR4_X1)
                                         csr_regfile_i/_06910_ (net)
                  0.08    0.00    2.23 ^ csr_regfile_i/_12732_/A3 (NAND4_X1)
     1    1.81    0.02    0.04    2.27 v csr_regfile_i/_12732_/ZN (NAND4_X1)
                                         csr_regfile_i/_06912_ (net)
                  0.02    0.00    2.27 v csr_regfile_i/_12733_/A3 (NOR3_X1)
     2    3.81    0.04    0.07    2.35 ^ csr_regfile_i/_12733_/ZN (NOR3_X1)
                                         csr_regfile_i/_06913_ (net)
                  0.04    0.00    2.35 ^ csr_regfile_i/_12758_/A (INV_X1)
     1    3.57    0.01    0.02    2.36 v csr_regfile_i/_12758_/ZN (INV_X1)
                                         csr_regfile_i/_06937_ (net)
                  0.01    0.00    2.36 v csr_regfile_i/_12759_/A2 (OR4_X4)
     2    6.91    0.02    0.09    2.46 v csr_regfile_i/_12759_/ZN (OR4_X4)
                                         csr_regfile_i/_06938_ (net)
                  0.02    0.00    2.46 v csr_regfile_i/_15107_/B1 (OAI21_X2)
     3    7.45    0.03    0.04    2.50 ^ csr_regfile_i/_15107_/ZN (OAI21_X2)
                                         controller_i.set_debug_pc_i (net)
                  0.03    0.00    2.50 ^ _05353_/A2 (NOR3_X1)
     1    5.81    0.02    0.02    2.52 v _05353_/ZN (NOR3_X1)
                                         _00630_ (net)
                  0.02    0.00    2.52 v _05354_/A2 (NAND2_X4)
     2   35.49    0.02    0.03    2.55 ^ _05354_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.03    0.02    2.57 ^ ex_stage_i/_21292_/A (INV_X2)
     3   11.69    0.01    0.02    2.58 v ex_stage_i/_21292_/ZN (INV_X2)
                                         ex_stage_i/_15093_ (net)
                  0.01    0.00    2.59 v ex_stage_i/_31273_/A (OAI21_X1)
     1    2.07    0.02    0.02    2.61 ^ ex_stage_i/_31273_/ZN (OAI21_X1)
                                         ex_stage_i/_09082_ (net)
                  0.02    0.00    2.61 ^ ex_stage_i/_31274_/A2 (NAND2_X1)
     2    5.45    0.01    0.02    2.63 v ex_stage_i/_31274_/ZN (NAND2_X1)
                                         ex_stage_i/_09083_ (net)
                  0.01    0.00    2.63 v ex_stage_i/_32166_/A2 (AND2_X4)
     2   20.35    0.01    0.04    2.67 v ex_stage_i/_32166_/ZN (AND2_X4)
                                         ex_stage_i/_09961_ (net)
                  0.01    0.00    2.67 v ex_stage_i/_33900_/S (MUX2_X2)
    16   58.14    0.07    0.12    2.79 ^ ex_stage_i/_33900_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.07    0.01    2.80 ^ place47116/A (BUF_X2)
    14   45.65    0.05    0.08    2.88 ^ place47116/Z (BUF_X2)
                                         net47116 (net)
                  0.05    0.00    2.88 ^ issue_stage_i.i_scoreboard/_56964_/S (MUX2_X1)
     1    1.83    0.01    0.06    2.95 v issue_stage_i.i_scoreboard/_56964_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_23428_ (net)
                  0.01    0.00    2.95 v issue_stage_i.i_scoreboard/_56965_/A2 (NOR2_X1)
     1    3.55    0.02    0.04    2.98 ^ issue_stage_i.i_scoreboard/_56965_/ZN (NOR2_X1)
                                         issue_stage_i.i_scoreboard/_23429_ (net)
                  0.02    0.00    2.99 ^ issue_stage_i.i_scoreboard/_56973_/B1 (OAI221_X2)
     3    8.49    0.03    0.04    3.02 v issue_stage_i.i_scoreboard/_56973_/ZN (OAI221_X2)
                                         issue_stage_i.i_scoreboard/_23437_ (net)
                  0.03    0.00    3.03 v issue_stage_i.i_scoreboard/_58188_/B (XNOR2_X1)
     1    2.71    0.02    0.05    3.08 v issue_stage_i.i_scoreboard/_58188_/ZN (XNOR2_X1)
                                         issue_stage_i.i_scoreboard/_24587_ (net)
                  0.02    0.00    3.08 v issue_stage_i.i_scoreboard/_58198_/A1 (NOR4_X2)
     2   12.23    0.08    0.10    3.17 ^ issue_stage_i.i_scoreboard/_58198_/ZN (NOR4_X2)
                                         issue_stage_i.i_scoreboard/_24597_ (net)
                  0.08    0.00    3.17 ^ issue_stage_i.i_scoreboard/_58199_/B (OAI211_X4)
     2   16.44    0.02    0.05    3.22 v issue_stage_i.i_scoreboard/_58199_/ZN (OAI211_X4)
                                         issue_stage_i.i_scoreboard/_24598_ (net)
                  0.02    0.00    3.22 v issue_stage_i.i_scoreboard/_58373_/B1 (OAI21_X4)
     3   20.79    0.03    0.05    3.27 ^ issue_stage_i.i_scoreboard/_58373_/ZN (OAI21_X4)
                                         issue_stage_i.i_scoreboard/_24771_ (net)
                  0.03    0.00    3.28 ^ issue_stage_i.i_scoreboard/_58518_/A2 (AND2_X2)
     2    5.47    0.01    0.04    3.31 ^ issue_stage_i.i_scoreboard/_58518_/ZN (AND2_X2)
                                         issue_stage_i.i_scoreboard/_24912_ (net)
                  0.01    0.00    3.31 ^ issue_stage_i.i_scoreboard/_59524_/B2 (OAI21_X1)
     1    5.96    0.02    0.03    3.34 v issue_stage_i.i_scoreboard/_59524_/ZN (OAI21_X1)
                                         issue_stage_i.i_scoreboard/_25859_ (net)
                  0.02    0.00    3.34 v issue_stage_i.i_scoreboard/_59536_/B1 (AOI22_X2)
     2    8.30    0.04    0.06    3.40 ^ issue_stage_i.i_scoreboard/_59536_/ZN (AOI22_X2)
                                         issue_stage_i.rs2_valid_iro_sb (net)
                  0.04    0.00    3.40 ^ issue_stage_i.i_issue_read_operands/_15612_/A (INV_X2)
     2    9.69    0.01    0.02    3.42 v issue_stage_i.i_issue_read_operands/_15612_/ZN (INV_X2)
                                         issue_stage_i.i_issue_read_operands/_12338_ (net)
                  0.01    0.00    3.42 v issue_stage_i.i_issue_read_operands/_15613_/A1 (AND2_X4)
     2   10.02    0.01    0.03    3.45 v issue_stage_i.i_issue_read_operands/_15613_/ZN (AND2_X4)
                                         issue_stage_i.i_issue_read_operands/_12339_ (net)
                  0.01    0.00    3.45 v issue_stage_i.i_issue_read_operands/_15614_/A4 (OR4_X4)
     2   29.66    0.02    0.12    3.57 v issue_stage_i.i_issue_read_operands/_15614_/ZN (OR4_X4)
                                         issue_stage_i.i_issue_read_operands/_12340_ (net)
                  0.02    0.01    3.58 v issue_stage_i.i_issue_read_operands/_15616_/B2 (AOI21_X4)
     4   15.29    0.03    0.05    3.62 ^ issue_stage_i.i_issue_read_operands/_15616_/ZN (AOI21_X4)
                                         issue_stage_i.issue_ack_iro_sb (net)
                  0.03    0.00    3.63 ^ issue_stage_i.i_scoreboard/_29719_/A2 (AND2_X2)
     1    6.31    0.01    0.04    3.67 ^ issue_stage_i.i_scoreboard/_29719_/ZN (AND2_X2)
                                         issue_stage_i.i_scoreboard/_26034_ (net)
                  0.01    0.00    3.67 ^ issue_stage_i.i_scoreboard/_29720_/A4 (NAND4_X4)
    12   70.45    0.07    0.09    3.76 v issue_stage_i.i_scoreboard/_29720_/ZN (NAND4_X4)
                                         issue_stage_i.i_scoreboard/_26035_ (net)
                  0.07    0.01    3.76 v issue_stage_i.i_scoreboard/_29848_/S (MUX2_X2)
     3    7.68    0.01    0.09    3.85 ^ issue_stage_i.i_scoreboard/_29848_/Z (MUX2_X2)
                                         issue_stage_i.i_scoreboard/_26139_ (net)
                  0.01    0.00    3.85 ^ issue_stage_i.i_scoreboard/_41101_/B1 (AOI21_X1)
     1    1.93    0.01    0.02    3.87 v issue_stage_i.i_scoreboard/_41101_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_09735_ (net)
                  0.01    0.00    3.87 v issue_stage_i.i_scoreboard/_41102_/A (AOI221_X1)
     1    3.36    0.05    0.08    3.95 ^ issue_stage_i.i_scoreboard/_41102_/ZN (AOI221_X1)
                                         issue_stage_i.i_scoreboard/_09736_ (net)
                  0.05    0.00    3.95 ^ issue_stage_i.i_scoreboard/_41105_/B2 (OAI222_X2)
     2   11.33    0.03    0.06    4.01 v issue_stage_i.i_scoreboard/_41105_/ZN (OAI222_X2)
                                         issue_stage_i.i_scoreboard/_09739_ (net)
                  0.03    0.00    4.01 v issue_stage_i.i_scoreboard/_41107_/A4 (OR4_X4)
     2   16.06    0.02    0.12    4.14 v issue_stage_i.i_scoreboard/_41107_/ZN (OR4_X4)
                                         issue_stage_i.i_scoreboard/_09741_ (net)
                  0.02    0.00    4.14 v issue_stage_i.i_scoreboard/_41241_/A3 (AND3_X4)
    11   68.35    0.02    0.05    4.19 v issue_stage_i.i_scoreboard/_41241_/ZN (AND3_X4)
                                         issue_stage_i.i_scoreboard/_09875_ (net)
                  0.03    0.01    4.20 v issue_stage_i.i_scoreboard/_45753_/B2 (OAI21_X4)
    25   72.51    0.09    0.11    4.32 ^ issue_stage_i.i_scoreboard/_45753_/ZN (OAI21_X4)
                                         issue_stage_i.i_scoreboard/_13790_ (net)
                  0.09    0.02    4.34 ^ place46589/A (BUF_X2)
     7   14.95    0.02    0.05    4.39 ^ place46589/Z (BUF_X2)
                                         net46589 (net)
                  0.02    0.00    4.39 ^ issue_stage_i.i_scoreboard/_46172_/A (AOI21_X1)
     1    2.17    0.02    0.02    4.40 v issue_stage_i.i_scoreboard/_46172_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_14149_ (net)
                  0.02    0.00    4.40 v issue_stage_i.i_scoreboard/_46177_/B1 (AOI221_X1)
     1    1.87    0.04    0.07    4.48 ^ issue_stage_i.i_scoreboard/_46177_/ZN (AOI221_X1)
                                         issue_stage_i.i_scoreboard/mem_n[2004] (net)
                  0.04    0.00    4.48 ^ issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_/D (DFFR_X1)
                                  4.48   data arrival time

                          4.00    4.00   clock core_clock (rise edge)
                          0.00    4.00   clock source latency
     1   42.08    0.00    0.00    4.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    4.01 ^ wire1/A (BUF_X8)
     2   51.29    0.01    0.03    4.04 ^ wire1/Z (BUF_X8)
                                         net7025 (net)
                  0.03    0.02    4.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.66    0.01    0.03    4.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    4.09 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.56    0.03    0.06    4.15 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    4.15 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     2   34.37    0.03    0.06    4.21 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.03    0.01    4.22 ^ clkbuf_2_0_0_clk_i_regs/A (CLKBUF_X3)
     2   26.79    0.02    0.05    4.27 ^ clkbuf_2_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_i_regs (net)
                  0.02    0.01    4.28 ^ clkbuf_3_0_0_clk_i_regs/A (CLKBUF_X3)
     2   27.73    0.02    0.05    4.33 ^ clkbuf_3_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_0_0_clk_i_regs (net)
                  0.02    0.01    4.34 ^ clkbuf_4_1_0_clk_i_regs/A (CLKBUF_X3)
     4   27.49    0.02    0.05    4.39 ^ clkbuf_4_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_1_0_clk_i_regs (net)
                  0.02    0.00    4.39 ^ clkbuf_6_6_0_clk_i_regs/A (CLKBUF_X3)
     8   41.64    0.03    0.06    4.46 ^ clkbuf_6_6_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_6_0_clk_i_regs (net)
                  0.03    0.00    4.46 ^ clkbuf_9_55_0_clk_i_regs/A (CLKBUF_X3)
     6   19.27    0.02    0.05    4.52 ^ clkbuf_9_55_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_9_55_0_clk_i_regs (net)
                  0.02    0.00    4.52 ^ clkbuf_leaf_410_clk_i_regs/A (CLKBUF_X3)
     5    8.17    0.01    0.04    4.55 ^ clkbuf_leaf_410_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_410_clk_i_regs (net)
                  0.01    0.00    4.55 ^ issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    4.55   clock reconvergence pessimism
                         -0.04    4.51   library setup time
                                  4.51   data required time
-----------------------------------------------------------------------------
                                  4.51   data required time
                                 -4.48   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   42.08    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   51.29    0.01    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net7025 (net)
                  0.03    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.66    0.01    0.03    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.09 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.56    0.03    0.06    0.15 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.15 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     2   34.37    0.03    0.06    0.21 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.03    0.01    0.22 ^ clkbuf_2_0_0_clk_i_regs/A (CLKBUF_X3)
     2   26.79    0.02    0.05    0.27 ^ clkbuf_2_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_i_regs (net)
                  0.02    0.01    0.28 ^ clkbuf_3_1_0_clk_i_regs/A (CLKBUF_X3)
     2   24.68    0.02    0.05    0.33 ^ clkbuf_3_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk_i_regs (net)
                  0.02    0.00    0.33 ^ clkbuf_4_3_0_clk_i_regs/A (CLKBUF_X3)
     4   27.29    0.02    0.05    0.38 ^ clkbuf_4_3_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk_i_regs (net)
                  0.02    0.00    0.39 ^ clkbuf_6_15_0_clk_i_regs/A (CLKBUF_X3)
     8   46.58    0.04    0.07    0.46 ^ clkbuf_6_15_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_15_0_clk_i_regs (net)
                  0.04    0.00    0.46 ^ clkbuf_9_125_0_clk_i_regs/A (CLKBUF_X3)
    11   34.00    0.03    0.07    0.53 ^ clkbuf_9_125_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_9_125_0_clk_i_regs (net)
                  0.03    0.00    0.53 ^ clkbuf_leaf_3296_clk_i_regs/A (CLKBUF_X3)
     6    8.89    0.01    0.04    0.57 ^ clkbuf_leaf_3296_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_3296_clk_i_regs (net)
                  0.01    0.00    0.57 ^ issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/CK (DFFR_X2)
     4   12.85    0.02    0.14    0.71 ^ issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/Q (DFFR_X2)
                                         issue_stage_i.i_scoreboard/N68 (net)
                  0.02    0.00    0.71 ^ issue_stage_i.i_scoreboard/_59705_/A (HA_X1)
     2    7.26    0.02    0.05    0.76 ^ issue_stage_i.i_scoreboard/_59705_/CO (HA_X1)
                                         issue_stage_i.i_scoreboard/_29689_[0] (net)
                  0.02    0.00    0.76 ^ issue_stage_i.i_scoreboard/_30990_/A2 (AND2_X4)
    19   73.39    0.04    0.07    0.83 ^ issue_stage_i.i_scoreboard/_30990_/ZN (AND2_X4)
                                         issue_stage_i.i_scoreboard/_26463_ (net)
                  0.04    0.01    0.84 ^ place52786/A (BUF_X2)
    15   38.92    0.05    0.07    0.91 ^ place52786/Z (BUF_X2)
                                         net52786 (net)
                  0.05    0.00    0.92 ^ issue_stage_i.i_scoreboard/_33845_/A (AOI21_X1)
     1    2.01    0.02    0.02    0.94 v issue_stage_i.i_scoreboard/_33845_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_03159_ (net)
                  0.02    0.00    0.94 v issue_stage_i.i_scoreboard/_33846_/A (AOI21_X1)
     1    1.97    0.02    0.04    0.98 ^ issue_stage_i.i_scoreboard/_33846_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_03160_ (net)
                  0.02    0.00    0.98 ^ issue_stage_i.i_scoreboard/_33847_/B1 (OAI21_X1)
     1    1.27    0.01    0.02    0.99 v issue_stage_i.i_scoreboard/_33847_/ZN (OAI21_X1)
                                         issue_stage_i.i_scoreboard/_03161_ (net)
                  0.01    0.00    1.00 v issue_stage_i.i_scoreboard/_33848_/A (MUX2_X1)
     1    2.02    0.01    0.06    1.06 v issue_stage_i.i_scoreboard/_33848_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03162_ (net)
                  0.01    0.00    1.06 v issue_stage_i.i_scoreboard/_33849_/B (MUX2_X1)
     1    1.47    0.01    0.06    1.11 v issue_stage_i.i_scoreboard/_33849_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03163_ (net)
                  0.01    0.00    1.11 v issue_stage_i.i_scoreboard/_33850_/B (MUX2_X1)
     1    2.15    0.01    0.06    1.17 v issue_stage_i.i_scoreboard/_33850_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_03164_ (net)
                  0.01    0.00    1.17 v issue_stage_i.i_scoreboard/_33851_/B (MUX2_X2)
     3   32.01    0.02    0.08    1.25 v issue_stage_i.i_scoreboard/_33851_/Z (MUX2_X2)
                                         commit_instr_id_commit[286] (net)
                  0.03    0.01    1.26 v _05274_/A2 (AND2_X1)
     1    1.67    0.01    0.04    1.30 v _05274_/ZN (AND2_X1)
                                         _00557_ (net)
                  0.01    0.00    1.30 v _05276_/A (OAI21_X1)
     1    2.08    0.02    0.02    1.32 ^ _05276_/ZN (OAI21_X1)
                                         _00559_ (net)
                  0.02    0.00    1.32 ^ _05277_/B2 (AOI21_X1)
     1    1.65    0.01    0.02    1.34 v _05277_/ZN (AOI21_X1)
                                         _00560_ (net)
                  0.01    0.00    1.34 v _05282_/A2 (AOI22_X1)
     2    4.84    0.04    0.05    1.39 ^ _05282_/ZN (AOI22_X1)
                                         _00565_ (net)
                  0.04    0.00    1.39 ^ _05323_/A2 (NOR2_X1)
     2    2.99    0.01    0.02    1.41 v _05323_/ZN (NOR2_X1)
                                         _00602_ (net)
                  0.01    0.00    1.41 v _05324_/A3 (NOR3_X1)
     1    3.87    0.04    0.07    1.48 ^ _05324_/ZN (NOR3_X1)
                                         _00603_ (net)
                  0.04    0.00    1.48 ^ _05325_/A2 (OR2_X4)
     7   33.76    0.02    0.05    1.53 ^ _05325_/ZN (OR2_X4)
                                         _00604_ (net)
                  0.02    0.00    1.53 ^ _09433_/A2 (NOR3_X1)
     2    6.45    0.02    0.02    1.55 v _09433_/ZN (NOR3_X1)
                                         commit_stage_i.csr_op_o[1] (net)
                  0.02    0.00    1.55 v place50025/A (BUF_X2)
     3    8.79    0.01    0.03    1.58 v place50025/Z (BUF_X2)
                                         net50025 (net)
                  0.01    0.00    1.58 v csr_regfile_i/_07781_/A4 (OR4_X4)
     4   15.93    0.02    0.11    1.70 v csr_regfile_i/_07781_/ZN (OR4_X4)
                                         csr_regfile_i/_02700_ (net)
                  0.02    0.00    1.70 v csr_regfile_i/_07782_/A2 (OR2_X4)
     3    9.01    0.01    0.05    1.75 v csr_regfile_i/_07782_/ZN (OR2_X4)
                                         csr_regfile_i/_02701_ (net)
                  0.01    0.00    1.75 v csr_regfile_i/_10092_/B1 (AOI21_X2)
     2    9.72    0.04    0.04    1.79 ^ csr_regfile_i/_10092_/ZN (AOI21_X2)
                                         csr_regfile_i/_04946_ (net)
                  0.04    0.00    1.79 ^ csr_regfile_i/_10098_/A1 (AND3_X1)
     1    3.40    0.01    0.05    1.85 ^ csr_regfile_i/_10098_/ZN (AND3_X1)
                                         csr_regfile_i/_04952_ (net)
                  0.01    0.00    1.85 ^ csr_regfile_i/_10119_/B1 (AOI21_X2)
     3   12.96    0.02    0.02    1.87 v csr_regfile_i/_10119_/ZN (AOI21_X2)
                                         csr_regfile_i/_04973_ (net)
                  0.02    0.00    1.87 v csr_regfile_i/_12202_/A2 (NOR2_X1)
     2    3.48    0.03    0.04    1.92 ^ csr_regfile_i/_12202_/ZN (NOR2_X1)
                                         csr_regfile_i/_06451_ (net)
                  0.03    0.00    1.92 ^ csr_regfile_i/_12210_/A1 (OR2_X2)
     2    6.56    0.01    0.03    1.95 ^ csr_regfile_i/_12210_/ZN (OR2_X2)
                                         commit_stage_i.csr_exception_i[0] (net)
                  0.01    0.00    1.95 ^ _05340_/A1 (NAND3_X2)
     3   10.46    0.02    0.03    1.98 v _05340_/ZN (NAND3_X2)
                                         _00618_ (net)
                  0.02    0.00    1.98 v _09542_/A2 (AND2_X4)
    30   65.43    0.02    0.05    2.03 v _09542_/ZN (AND2_X4)
                                         _03969_ (net)
                  0.02    0.01    2.04 v _09584_/A2 (AOI22_X1)
     1    2.96    0.03    0.05    2.09 ^ _09584_/ZN (AOI22_X1)
                                         _03996_ (net)
                  0.03    0.00    2.09 ^ _09585_/A2 (NOR2_X1)
     2    3.78    0.02    0.02    2.11 v _09585_/ZN (NOR2_X1)
                                         commit_stage_i.exception_o[114] (net)
                  0.02    0.00    2.11 v csr_regfile_i/_12730_/A4 (NOR4_X1)
     1    5.82    0.08    0.13    2.23 ^ csr_regfile_i/_12730_/ZN (NOR4_X1)
                                         csr_regfile_i/_06910_ (net)
                  0.08    0.00    2.23 ^ csr_regfile_i/_12732_/A3 (NAND4_X1)
     1    1.81    0.02    0.04    2.27 v csr_regfile_i/_12732_/ZN (NAND4_X1)
                                         csr_regfile_i/_06912_ (net)
                  0.02    0.00    2.27 v csr_regfile_i/_12733_/A3 (NOR3_X1)
     2    3.81    0.04    0.07    2.35 ^ csr_regfile_i/_12733_/ZN (NOR3_X1)
                                         csr_regfile_i/_06913_ (net)
                  0.04    0.00    2.35 ^ csr_regfile_i/_12758_/A (INV_X1)
     1    3.57    0.01    0.02    2.36 v csr_regfile_i/_12758_/ZN (INV_X1)
                                         csr_regfile_i/_06937_ (net)
                  0.01    0.00    2.36 v csr_regfile_i/_12759_/A2 (OR4_X4)
     2    6.91    0.02    0.09    2.46 v csr_regfile_i/_12759_/ZN (OR4_X4)
                                         csr_regfile_i/_06938_ (net)
                  0.02    0.00    2.46 v csr_regfile_i/_15107_/B1 (OAI21_X2)
     3    7.45    0.03    0.04    2.50 ^ csr_regfile_i/_15107_/ZN (OAI21_X2)
                                         controller_i.set_debug_pc_i (net)
                  0.03    0.00    2.50 ^ _05353_/A2 (NOR3_X1)
     1    5.81    0.02    0.02    2.52 v _05353_/ZN (NOR3_X1)
                                         _00630_ (net)
                  0.02    0.00    2.52 v _05354_/A2 (NAND2_X4)
     2   35.49    0.02    0.03    2.55 ^ _05354_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.03    0.02    2.57 ^ ex_stage_i/_21292_/A (INV_X2)
     3   11.69    0.01    0.02    2.58 v ex_stage_i/_21292_/ZN (INV_X2)
                                         ex_stage_i/_15093_ (net)
                  0.01    0.00    2.59 v ex_stage_i/_31273_/A (OAI21_X1)
     1    2.07    0.02    0.02    2.61 ^ ex_stage_i/_31273_/ZN (OAI21_X1)
                                         ex_stage_i/_09082_ (net)
                  0.02    0.00    2.61 ^ ex_stage_i/_31274_/A2 (NAND2_X1)
     2    5.45    0.01    0.02    2.63 v ex_stage_i/_31274_/ZN (NAND2_X1)
                                         ex_stage_i/_09083_ (net)
                  0.01    0.00    2.63 v ex_stage_i/_32166_/A2 (AND2_X4)
     2   20.35    0.01    0.04    2.67 v ex_stage_i/_32166_/ZN (AND2_X4)
                                         ex_stage_i/_09961_ (net)
                  0.01    0.00    2.67 v ex_stage_i/_33900_/S (MUX2_X2)
    16   58.14    0.07    0.12    2.79 ^ ex_stage_i/_33900_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.07    0.01    2.80 ^ place47116/A (BUF_X2)
    14   45.65    0.05    0.08    2.88 ^ place47116/Z (BUF_X2)
                                         net47116 (net)
                  0.05    0.00    2.88 ^ issue_stage_i.i_scoreboard/_56964_/S (MUX2_X1)
     1    1.83    0.01    0.06    2.95 v issue_stage_i.i_scoreboard/_56964_/Z (MUX2_X1)
                                         issue_stage_i.i_scoreboard/_23428_ (net)
                  0.01    0.00    2.95 v issue_stage_i.i_scoreboard/_56965_/A2 (NOR2_X1)
     1    3.55    0.02    0.04    2.98 ^ issue_stage_i.i_scoreboard/_56965_/ZN (NOR2_X1)
                                         issue_stage_i.i_scoreboard/_23429_ (net)
                  0.02    0.00    2.99 ^ issue_stage_i.i_scoreboard/_56973_/B1 (OAI221_X2)
     3    8.49    0.03    0.04    3.02 v issue_stage_i.i_scoreboard/_56973_/ZN (OAI221_X2)
                                         issue_stage_i.i_scoreboard/_23437_ (net)
                  0.03    0.00    3.03 v issue_stage_i.i_scoreboard/_58188_/B (XNOR2_X1)
     1    2.71    0.02    0.05    3.08 v issue_stage_i.i_scoreboard/_58188_/ZN (XNOR2_X1)
                                         issue_stage_i.i_scoreboard/_24587_ (net)
                  0.02    0.00    3.08 v issue_stage_i.i_scoreboard/_58198_/A1 (NOR4_X2)
     2   12.23    0.08    0.10    3.17 ^ issue_stage_i.i_scoreboard/_58198_/ZN (NOR4_X2)
                                         issue_stage_i.i_scoreboard/_24597_ (net)
                  0.08    0.00    3.17 ^ issue_stage_i.i_scoreboard/_58199_/B (OAI211_X4)
     2   16.44    0.02    0.05    3.22 v issue_stage_i.i_scoreboard/_58199_/ZN (OAI211_X4)
                                         issue_stage_i.i_scoreboard/_24598_ (net)
                  0.02    0.00    3.22 v issue_stage_i.i_scoreboard/_58373_/B1 (OAI21_X4)
     3   20.79    0.03    0.05    3.27 ^ issue_stage_i.i_scoreboard/_58373_/ZN (OAI21_X4)
                                         issue_stage_i.i_scoreboard/_24771_ (net)
                  0.03    0.00    3.28 ^ issue_stage_i.i_scoreboard/_58518_/A2 (AND2_X2)
     2    5.47    0.01    0.04    3.31 ^ issue_stage_i.i_scoreboard/_58518_/ZN (AND2_X2)
                                         issue_stage_i.i_scoreboard/_24912_ (net)
                  0.01    0.00    3.31 ^ issue_stage_i.i_scoreboard/_59524_/B2 (OAI21_X1)
     1    5.96    0.02    0.03    3.34 v issue_stage_i.i_scoreboard/_59524_/ZN (OAI21_X1)
                                         issue_stage_i.i_scoreboard/_25859_ (net)
                  0.02    0.00    3.34 v issue_stage_i.i_scoreboard/_59536_/B1 (AOI22_X2)
     2    8.30    0.04    0.06    3.40 ^ issue_stage_i.i_scoreboard/_59536_/ZN (AOI22_X2)
                                         issue_stage_i.rs2_valid_iro_sb (net)
                  0.04    0.00    3.40 ^ issue_stage_i.i_issue_read_operands/_15612_/A (INV_X2)
     2    9.69    0.01    0.02    3.42 v issue_stage_i.i_issue_read_operands/_15612_/ZN (INV_X2)
                                         issue_stage_i.i_issue_read_operands/_12338_ (net)
                  0.01    0.00    3.42 v issue_stage_i.i_issue_read_operands/_15613_/A1 (AND2_X4)
     2   10.02    0.01    0.03    3.45 v issue_stage_i.i_issue_read_operands/_15613_/ZN (AND2_X4)
                                         issue_stage_i.i_issue_read_operands/_12339_ (net)
                  0.01    0.00    3.45 v issue_stage_i.i_issue_read_operands/_15614_/A4 (OR4_X4)
     2   29.66    0.02    0.12    3.57 v issue_stage_i.i_issue_read_operands/_15614_/ZN (OR4_X4)
                                         issue_stage_i.i_issue_read_operands/_12340_ (net)
                  0.02    0.01    3.58 v issue_stage_i.i_issue_read_operands/_15616_/B2 (AOI21_X4)
     4   15.29    0.03    0.05    3.62 ^ issue_stage_i.i_issue_read_operands/_15616_/ZN (AOI21_X4)
                                         issue_stage_i.issue_ack_iro_sb (net)
                  0.03    0.00    3.63 ^ issue_stage_i.i_scoreboard/_29719_/A2 (AND2_X2)
     1    6.31    0.01    0.04    3.67 ^ issue_stage_i.i_scoreboard/_29719_/ZN (AND2_X2)
                                         issue_stage_i.i_scoreboard/_26034_ (net)
                  0.01    0.00    3.67 ^ issue_stage_i.i_scoreboard/_29720_/A4 (NAND4_X4)
    12   70.45    0.07    0.09    3.76 v issue_stage_i.i_scoreboard/_29720_/ZN (NAND4_X4)
                                         issue_stage_i.i_scoreboard/_26035_ (net)
                  0.07    0.01    3.76 v issue_stage_i.i_scoreboard/_29848_/S (MUX2_X2)
     3    7.68    0.01    0.09    3.85 ^ issue_stage_i.i_scoreboard/_29848_/Z (MUX2_X2)
                                         issue_stage_i.i_scoreboard/_26139_ (net)
                  0.01    0.00    3.85 ^ issue_stage_i.i_scoreboard/_41101_/B1 (AOI21_X1)
     1    1.93    0.01    0.02    3.87 v issue_stage_i.i_scoreboard/_41101_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_09735_ (net)
                  0.01    0.00    3.87 v issue_stage_i.i_scoreboard/_41102_/A (AOI221_X1)
     1    3.36    0.05    0.08    3.95 ^ issue_stage_i.i_scoreboard/_41102_/ZN (AOI221_X1)
                                         issue_stage_i.i_scoreboard/_09736_ (net)
                  0.05    0.00    3.95 ^ issue_stage_i.i_scoreboard/_41105_/B2 (OAI222_X2)
     2   11.33    0.03    0.06    4.01 v issue_stage_i.i_scoreboard/_41105_/ZN (OAI222_X2)
                                         issue_stage_i.i_scoreboard/_09739_ (net)
                  0.03    0.00    4.01 v issue_stage_i.i_scoreboard/_41107_/A4 (OR4_X4)
     2   16.06    0.02    0.12    4.14 v issue_stage_i.i_scoreboard/_41107_/ZN (OR4_X4)
                                         issue_stage_i.i_scoreboard/_09741_ (net)
                  0.02    0.00    4.14 v issue_stage_i.i_scoreboard/_41241_/A3 (AND3_X4)
    11   68.35    0.02    0.05    4.19 v issue_stage_i.i_scoreboard/_41241_/ZN (AND3_X4)
                                         issue_stage_i.i_scoreboard/_09875_ (net)
                  0.03    0.01    4.20 v issue_stage_i.i_scoreboard/_45753_/B2 (OAI21_X4)
    25   72.51    0.09    0.11    4.32 ^ issue_stage_i.i_scoreboard/_45753_/ZN (OAI21_X4)
                                         issue_stage_i.i_scoreboard/_13790_ (net)
                  0.09    0.02    4.34 ^ place46589/A (BUF_X2)
     7   14.95    0.02    0.05    4.39 ^ place46589/Z (BUF_X2)
                                         net46589 (net)
                  0.02    0.00    4.39 ^ issue_stage_i.i_scoreboard/_46172_/A (AOI21_X1)
     1    2.17    0.02    0.02    4.40 v issue_stage_i.i_scoreboard/_46172_/ZN (AOI21_X1)
                                         issue_stage_i.i_scoreboard/_14149_ (net)
                  0.02    0.00    4.40 v issue_stage_i.i_scoreboard/_46177_/B1 (AOI221_X1)
     1    1.87    0.04    0.07    4.48 ^ issue_stage_i.i_scoreboard/_46177_/ZN (AOI221_X1)
                                         issue_stage_i.i_scoreboard/mem_n[2004] (net)
                  0.04    0.00    4.48 ^ issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_/D (DFFR_X1)
                                  4.48   data arrival time

                          4.00    4.00   clock core_clock (rise edge)
                          0.00    4.00   clock source latency
     1   42.08    0.00    0.00    4.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    4.01 ^ wire1/A (BUF_X8)
     2   51.29    0.01    0.03    4.04 ^ wire1/Z (BUF_X8)
                                         net7025 (net)
                  0.03    0.02    4.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.66    0.01    0.03    4.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    4.09 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   38.56    0.03    0.06    4.15 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    4.15 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     2   34.37    0.03    0.06    4.21 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.03    0.01    4.22 ^ clkbuf_2_0_0_clk_i_regs/A (CLKBUF_X3)
     2   26.79    0.02    0.05    4.27 ^ clkbuf_2_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_i_regs (net)
                  0.02    0.01    4.28 ^ clkbuf_3_0_0_clk_i_regs/A (CLKBUF_X3)
     2   27.73    0.02    0.05    4.33 ^ clkbuf_3_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_0_0_clk_i_regs (net)
                  0.02    0.01    4.34 ^ clkbuf_4_1_0_clk_i_regs/A (CLKBUF_X3)
     4   27.49    0.02    0.05    4.39 ^ clkbuf_4_1_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_1_0_clk_i_regs (net)
                  0.02    0.00    4.39 ^ clkbuf_6_6_0_clk_i_regs/A (CLKBUF_X3)
     8   41.64    0.03    0.06    4.46 ^ clkbuf_6_6_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_6_6_0_clk_i_regs (net)
                  0.03    0.00    4.46 ^ clkbuf_9_55_0_clk_i_regs/A (CLKBUF_X3)
     6   19.27    0.02    0.05    4.52 ^ clkbuf_9_55_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_9_55_0_clk_i_regs (net)
                  0.02    0.00    4.52 ^ clkbuf_leaf_410_clk_i_regs/A (CLKBUF_X3)
     5    8.17    0.01    0.04    4.55 ^ clkbuf_leaf_410_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_410_clk_i_regs (net)
                  0.01    0.00    4.55 ^ issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    4.55   clock reconvergence pessimism
                         -0.04    4.51   library setup time
                                  4.51   data required time
-----------------------------------------------------------------------------
                                  4.51   data required time
                                 -4.48   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
csr_regfile_i/_10817_/ZN               43.87   47.00   -3.13 (VIOLATED)
csr_regfile_i/_10780_/ZN               43.87   46.81   -2.94 (VIOLATED)
i_cache_subsystem.i_nbdcache/i_miss_handler/_23473_/ZN   11.48   13.78   -2.30 (VIOLATED)
issue_stage_i.i_issue_read_operands/_15621_/ZN   63.32   64.90   -1.57 (VIOLATED)
ex_stage_i/_31240_/ZN                  11.48   12.55   -1.07 (VIOLATED)
i_cache_subsystem.i_nbdcache/i_miss_handler/_23109_/ZN   11.48   11.72   -0.24 (VIOLATED)
i_frontend/_38851_/ZN                  27.62   27.83   -0.21 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.05225234106183052

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2632

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-3.130969285964966

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
43.86899948120117

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0714

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 7

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.05    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.15 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.21 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.27 ^ clkbuf_2_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.33 ^ clkbuf_3_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.05    0.38 ^ clkbuf_4_3_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.46 ^ clkbuf_6_15_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.53 ^ clkbuf_9_125_0_clk_i_regs/Z (CLKBUF_X3)
   0.04    0.57 ^ clkbuf_leaf_3296_clk_i_regs/Z (CLKBUF_X3)
   0.00    0.57 ^ issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/CK (DFFR_X2)
   0.14    0.71 ^ issue_stage_i.i_scoreboard/commit_pointer_q[0]$_DFF_PN0_/Q (DFFR_X2)
   0.05    0.76 ^ issue_stage_i.i_scoreboard/_59705_/CO (HA_X1)
   0.07    0.83 ^ issue_stage_i.i_scoreboard/_30990_/ZN (AND2_X4)
   0.09    0.91 ^ place52786/Z (BUF_X2)
   0.02    0.94 v issue_stage_i.i_scoreboard/_33845_/ZN (AOI21_X1)
   0.04    0.98 ^ issue_stage_i.i_scoreboard/_33846_/ZN (AOI21_X1)
   0.02    0.99 v issue_stage_i.i_scoreboard/_33847_/ZN (OAI21_X1)
   0.06    1.06 v issue_stage_i.i_scoreboard/_33848_/Z (MUX2_X1)
   0.06    1.11 v issue_stage_i.i_scoreboard/_33849_/Z (MUX2_X1)
   0.06    1.17 v issue_stage_i.i_scoreboard/_33850_/Z (MUX2_X1)
   0.08    1.25 v issue_stage_i.i_scoreboard/_33851_/Z (MUX2_X2)
   0.05    1.30 v _05274_/ZN (AND2_X1)
   0.02    1.32 ^ _05276_/ZN (OAI21_X1)
   0.02    1.34 v _05277_/ZN (AOI21_X1)
   0.05    1.39 ^ _05282_/ZN (AOI22_X1)
   0.02    1.41 v _05323_/ZN (NOR2_X1)
   0.07    1.48 ^ _05324_/ZN (NOR3_X1)
   0.05    1.53 ^ _05325_/ZN (OR2_X4)
   0.02    1.55 v _09433_/ZN (NOR3_X1)
   0.03    1.58 v place50025/Z (BUF_X2)
   0.11    1.70 v csr_regfile_i/_07781_/ZN (OR4_X4)
   0.05    1.75 v csr_regfile_i/_07782_/ZN (OR2_X4)
   0.04    1.79 ^ csr_regfile_i/_10092_/ZN (AOI21_X2)
   0.06    1.85 ^ csr_regfile_i/_10098_/ZN (AND3_X1)
   0.02    1.87 v csr_regfile_i/_10119_/ZN (AOI21_X2)
   0.05    1.92 ^ csr_regfile_i/_12202_/ZN (NOR2_X1)
   0.03    1.95 ^ csr_regfile_i/_12210_/ZN (OR2_X2)
   0.03    1.98 v _05340_/ZN (NAND3_X2)
   0.05    2.03 v _09542_/ZN (AND2_X4)
   0.06    2.09 ^ _09584_/ZN (AOI22_X1)
   0.02    2.11 v _09585_/ZN (NOR2_X1)
   0.13    2.23 ^ csr_regfile_i/_12730_/ZN (NOR4_X1)
   0.04    2.27 v csr_regfile_i/_12732_/ZN (NAND4_X1)
   0.07    2.35 ^ csr_regfile_i/_12733_/ZN (NOR3_X1)
   0.02    2.36 v csr_regfile_i/_12758_/ZN (INV_X1)
   0.09    2.46 v csr_regfile_i/_12759_/ZN (OR4_X4)
   0.04    2.50 ^ csr_regfile_i/_15107_/ZN (OAI21_X2)
   0.02    2.52 v _05353_/ZN (NOR3_X1)
   0.03    2.55 ^ _05354_/ZN (NAND2_X4)
   0.03    2.58 v ex_stage_i/_21292_/ZN (INV_X2)
   0.02    2.61 ^ ex_stage_i/_31273_/ZN (OAI21_X1)
   0.02    2.63 v ex_stage_i/_31274_/ZN (NAND2_X1)
   0.04    2.67 v ex_stage_i/_32166_/ZN (AND2_X4)
   0.13    2.79 ^ ex_stage_i/_33900_/Z (MUX2_X2)
   0.09    2.88 ^ place47116/Z (BUF_X2)
   0.06    2.95 v issue_stage_i.i_scoreboard/_56964_/Z (MUX2_X1)
   0.04    2.98 ^ issue_stage_i.i_scoreboard/_56965_/ZN (NOR2_X1)
   0.04    3.02 v issue_stage_i.i_scoreboard/_56973_/ZN (OAI221_X2)
   0.05    3.08 v issue_stage_i.i_scoreboard/_58188_/ZN (XNOR2_X1)
   0.10    3.17 ^ issue_stage_i.i_scoreboard/_58198_/ZN (NOR4_X2)
   0.05    3.22 v issue_stage_i.i_scoreboard/_58199_/ZN (OAI211_X4)
   0.05    3.27 ^ issue_stage_i.i_scoreboard/_58373_/ZN (OAI21_X4)
   0.04    3.31 ^ issue_stage_i.i_scoreboard/_58518_/ZN (AND2_X2)
   0.03    3.34 v issue_stage_i.i_scoreboard/_59524_/ZN (OAI21_X1)
   0.06    3.40 ^ issue_stage_i.i_scoreboard/_59536_/ZN (AOI22_X2)
   0.02    3.42 v issue_stage_i.i_issue_read_operands/_15612_/ZN (INV_X2)
   0.03    3.45 v issue_stage_i.i_issue_read_operands/_15613_/ZN (AND2_X4)
   0.12    3.57 v issue_stage_i.i_issue_read_operands/_15614_/ZN (OR4_X4)
   0.05    3.62 ^ issue_stage_i.i_issue_read_operands/_15616_/ZN (AOI21_X4)
   0.04    3.67 ^ issue_stage_i.i_scoreboard/_29719_/ZN (AND2_X2)
   0.09    3.76 v issue_stage_i.i_scoreboard/_29720_/ZN (NAND4_X4)
   0.09    3.85 ^ issue_stage_i.i_scoreboard/_29848_/Z (MUX2_X2)
   0.02    3.87 v issue_stage_i.i_scoreboard/_41101_/ZN (AOI21_X1)
   0.08    3.95 ^ issue_stage_i.i_scoreboard/_41102_/ZN (AOI221_X1)
   0.06    4.01 v issue_stage_i.i_scoreboard/_41105_/ZN (OAI222_X2)
   0.12    4.14 v issue_stage_i.i_scoreboard/_41107_/ZN (OR4_X4)
   0.05    4.19 v issue_stage_i.i_scoreboard/_41241_/ZN (AND3_X4)
   0.13    4.32 ^ issue_stage_i.i_scoreboard/_45753_/ZN (OAI21_X4)
   0.07    4.39 ^ place46589/Z (BUF_X2)
   0.02    4.40 v issue_stage_i.i_scoreboard/_46172_/ZN (AOI21_X1)
   0.08    4.48 ^ issue_stage_i.i_scoreboard/_46177_/ZN (AOI221_X1)
   0.00    4.48 ^ issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_/D (DFFR_X1)
           4.48   data arrival time

   4.00    4.00   clock core_clock (rise edge)
   0.00    4.00   clock source latency
   0.00    4.00 ^ clk_i (in)
   0.04    4.04 ^ wire1/Z (BUF_X8)
   0.05    4.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    4.15 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    4.21 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    4.27 ^ clkbuf_2_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    4.33 ^ clkbuf_3_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    4.39 ^ clkbuf_4_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    4.46 ^ clkbuf_6_6_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    4.52 ^ clkbuf_9_55_0_clk_i_regs/Z (CLKBUF_X3)
   0.04    4.55 ^ clkbuf_leaf_410_clk_i_regs/Z (CLKBUF_X3)
   0.00    4.55 ^ issue_stage_i.i_scoreboard/mem_q[2004]$_DFF_PN0_/CK (DFFR_X1)
   0.00    4.55   clock reconvergence pessimism
  -0.04    4.51   library setup time
           4.51   data required time
---------------------------------------------------------
           4.51   data required time
          -4.48   data arrival time
---------------------------------------------------------
           0.04   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ex_stage_i/i_mult.i_div.res_q[27]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ex_stage_i/i_mult.i_div.res_q[28]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.05    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.15 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.21 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.27 ^ clkbuf_2_3_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.32 ^ clkbuf_3_6_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.38 ^ clkbuf_4_12_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.45 ^ clkbuf_6_50_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.51 ^ clkbuf_9_405_0_clk_i_regs/Z (CLKBUF_X3)
   0.00    0.52 ^ ex_stage_i/i_mult.i_div.res_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
   0.08    0.60 ^ ex_stage_i/i_mult.i_div.res_q[27]$_DFFE_PN0P_/QN (DFFR_X1)
   0.02    0.62 v ex_stage_i/_24809_/ZN (OAI21_X1)
   0.00    0.62 v ex_stage_i/i_mult.i_div.res_q[28]$_DFFE_PN0P_/D (DFFR_X1)
           0.62   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.05    0.09 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.15 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.21 ^ clkbuf_1_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.27 ^ clkbuf_2_3_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.32 ^ clkbuf_3_6_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.38 ^ clkbuf_4_12_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.45 ^ clkbuf_6_50_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.51 ^ clkbuf_9_405_0_clk_i_regs/Z (CLKBUF_X3)
   0.05    0.56 ^ clkbuf_leaf_2774_clk_i_regs/Z (CLKBUF_X3)
   0.00    0.56 ^ ex_stage_i/i_mult.i_div.res_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.56   clock reconvergence pessimism
   0.01    0.57   library hold time
           0.57   data required time
---------------------------------------------------------
           0.57   data required time
          -0.62   data arrival time
---------------------------------------------------------
           0.05   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.4770

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.0356

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
0.795175

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.77e-02   1.43e-03   1.86e-03   4.10e-02  18.4%
Combinational          8.18e-03   1.61e-02   5.43e-03   2.97e-02  13.4%
Clock                  1.61e-02   1.89e-02   2.53e-04   3.53e-02  15.9%
Macro                  9.38e-02   0.00e+00   2.24e-02   1.16e-01  52.3%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.56e-01   3.65e-02   3.00e-02   2.22e-01 100.0%
                          70.1%      16.4%      13.5%
