
i2c-relogio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054b8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a54  08005688  08005688  00006688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060dc  080060dc  000080d8  2**0
                  CONTENTS
  4 .ARM          00000008  080060dc  080060dc  000070dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060e4  080060e4  000080d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060e4  080060e4  000070e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080060e8  080060e8  000070e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d8  20000000  080060ec  00008000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005f4  200000d8  080061c4  000080d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006cc  080061c4  000086cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000080d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008df5  00000000  00000000  00008108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ae8  00000000  00000000  00010efd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000920  00000000  00000000  000129e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006f3  00000000  00000000  00013308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000223d0  00000000  00000000  000139fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cb44  00000000  00000000  00035dcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca9a7  00000000  00000000  0004290f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010d2b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000354c  00000000  00000000  0010d2fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  00110848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000d8 	.word	0x200000d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005670 	.word	0x08005670

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000dc 	.word	0x200000dc
 800020c:	08005670 	.word	0x08005670

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_ldivmod>:
 80002e0:	b97b      	cbnz	r3, 8000302 <__aeabi_ldivmod+0x22>
 80002e2:	b972      	cbnz	r2, 8000302 <__aeabi_ldivmod+0x22>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bfbe      	ittt	lt
 80002e8:	2000      	movlt	r0, #0
 80002ea:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80002ee:	e006      	blt.n	80002fe <__aeabi_ldivmod+0x1e>
 80002f0:	bf08      	it	eq
 80002f2:	2800      	cmpeq	r0, #0
 80002f4:	bf1c      	itt	ne
 80002f6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80002fa:	f04f 30ff 	movne.w	r0, #4294967295
 80002fe:	f000 b9b5 	b.w	800066c <__aeabi_idiv0>
 8000302:	f1ad 0c08 	sub.w	ip, sp, #8
 8000306:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800030a:	2900      	cmp	r1, #0
 800030c:	db09      	blt.n	8000322 <__aeabi_ldivmod+0x42>
 800030e:	2b00      	cmp	r3, #0
 8000310:	db1a      	blt.n	8000348 <__aeabi_ldivmod+0x68>
 8000312:	f000 f84d 	bl	80003b0 <__udivmoddi4>
 8000316:	f8dd e004 	ldr.w	lr, [sp, #4]
 800031a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031e:	b004      	add	sp, #16
 8000320:	4770      	bx	lr
 8000322:	4240      	negs	r0, r0
 8000324:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000328:	2b00      	cmp	r3, #0
 800032a:	db1b      	blt.n	8000364 <__aeabi_ldivmod+0x84>
 800032c:	f000 f840 	bl	80003b0 <__udivmoddi4>
 8000330:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000338:	b004      	add	sp, #16
 800033a:	4240      	negs	r0, r0
 800033c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000340:	4252      	negs	r2, r2
 8000342:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000346:	4770      	bx	lr
 8000348:	4252      	negs	r2, r2
 800034a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800034e:	f000 f82f 	bl	80003b0 <__udivmoddi4>
 8000352:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000356:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800035a:	b004      	add	sp, #16
 800035c:	4240      	negs	r0, r0
 800035e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000362:	4770      	bx	lr
 8000364:	4252      	negs	r2, r2
 8000366:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800036a:	f000 f821 	bl	80003b0 <__udivmoddi4>
 800036e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000372:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000376:	b004      	add	sp, #16
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	4770      	bx	lr

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b96a 	b.w	800066c <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	460c      	mov	r4, r1
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d14e      	bne.n	800045a <__udivmoddi4+0xaa>
 80003bc:	4694      	mov	ip, r2
 80003be:	458c      	cmp	ip, r1
 80003c0:	4686      	mov	lr, r0
 80003c2:	fab2 f282 	clz	r2, r2
 80003c6:	d962      	bls.n	800048e <__udivmoddi4+0xde>
 80003c8:	b14a      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	4091      	lsls	r1, r2
 80003d0:	fa20 f303 	lsr.w	r3, r0, r3
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	4319      	orrs	r1, r3
 80003da:	fa00 fe02 	lsl.w	lr, r0, r2
 80003de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e2:	fa1f f68c 	uxth.w	r6, ip
 80003e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ee:	fb07 1114 	mls	r1, r7, r4, r1
 80003f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f6:	fb04 f106 	mul.w	r1, r4, r6
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f104 30ff 	add.w	r0, r4, #4294967295
 8000406:	f080 8112 	bcs.w	800062e <__udivmoddi4+0x27e>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 810f 	bls.w	800062e <__udivmoddi4+0x27e>
 8000410:	3c02      	subs	r4, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	fa1f f38e 	uxth.w	r3, lr
 800041a:	fbb1 f0f7 	udiv	r0, r1, r7
 800041e:	fb07 1110 	mls	r1, r7, r0, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb00 f606 	mul.w	r6, r0, r6
 800042a:	429e      	cmp	r6, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x94>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f100 31ff 	add.w	r1, r0, #4294967295
 8000436:	f080 80fc 	bcs.w	8000632 <__udivmoddi4+0x282>
 800043a:	429e      	cmp	r6, r3
 800043c:	f240 80f9 	bls.w	8000632 <__udivmoddi4+0x282>
 8000440:	4463      	add	r3, ip
 8000442:	3802      	subs	r0, #2
 8000444:	1b9b      	subs	r3, r3, r6
 8000446:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800044a:	2100      	movs	r1, #0
 800044c:	b11d      	cbz	r5, 8000456 <__udivmoddi4+0xa6>
 800044e:	40d3      	lsrs	r3, r2
 8000450:	2200      	movs	r2, #0
 8000452:	e9c5 3200 	strd	r3, r2, [r5]
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d905      	bls.n	800046a <__udivmoddi4+0xba>
 800045e:	b10d      	cbz	r5, 8000464 <__udivmoddi4+0xb4>
 8000460:	e9c5 0100 	strd	r0, r1, [r5]
 8000464:	2100      	movs	r1, #0
 8000466:	4608      	mov	r0, r1
 8000468:	e7f5      	b.n	8000456 <__udivmoddi4+0xa6>
 800046a:	fab3 f183 	clz	r1, r3
 800046e:	2900      	cmp	r1, #0
 8000470:	d146      	bne.n	8000500 <__udivmoddi4+0x150>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0xcc>
 8000476:	4290      	cmp	r0, r2
 8000478:	f0c0 80f0 	bcc.w	800065c <__udivmoddi4+0x2ac>
 800047c:	1a86      	subs	r6, r0, r2
 800047e:	eb64 0303 	sbc.w	r3, r4, r3
 8000482:	2001      	movs	r0, #1
 8000484:	2d00      	cmp	r5, #0
 8000486:	d0e6      	beq.n	8000456 <__udivmoddi4+0xa6>
 8000488:	e9c5 6300 	strd	r6, r3, [r5]
 800048c:	e7e3      	b.n	8000456 <__udivmoddi4+0xa6>
 800048e:	2a00      	cmp	r2, #0
 8000490:	f040 8090 	bne.w	80005b4 <__udivmoddi4+0x204>
 8000494:	eba1 040c 	sub.w	r4, r1, ip
 8000498:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800049c:	fa1f f78c 	uxth.w	r7, ip
 80004a0:	2101      	movs	r1, #1
 80004a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004aa:	fb08 4416 	mls	r4, r8, r6, r4
 80004ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004b2:	fb07 f006 	mul.w	r0, r7, r6
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x11c>
 80004ba:	eb1c 0303 	adds.w	r3, ip, r3
 80004be:	f106 34ff 	add.w	r4, r6, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x11a>
 80004c4:	4298      	cmp	r0, r3
 80004c6:	f200 80cd 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 80004ca:	4626      	mov	r6, r4
 80004cc:	1a1c      	subs	r4, r3, r0
 80004ce:	fa1f f38e 	uxth.w	r3, lr
 80004d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004d6:	fb08 4410 	mls	r4, r8, r0, r4
 80004da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004de:	fb00 f707 	mul.w	r7, r0, r7
 80004e2:	429f      	cmp	r7, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x148>
 80004e6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80004ee:	d202      	bcs.n	80004f6 <__udivmoddi4+0x146>
 80004f0:	429f      	cmp	r7, r3
 80004f2:	f200 80b0 	bhi.w	8000656 <__udivmoddi4+0x2a6>
 80004f6:	4620      	mov	r0, r4
 80004f8:	1bdb      	subs	r3, r3, r7
 80004fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004fe:	e7a5      	b.n	800044c <__udivmoddi4+0x9c>
 8000500:	f1c1 0620 	rsb	r6, r1, #32
 8000504:	408b      	lsls	r3, r1
 8000506:	fa22 f706 	lsr.w	r7, r2, r6
 800050a:	431f      	orrs	r7, r3
 800050c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000510:	fa04 f301 	lsl.w	r3, r4, r1
 8000514:	ea43 030c 	orr.w	r3, r3, ip
 8000518:	40f4      	lsrs	r4, r6
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	0c38      	lsrs	r0, r7, #16
 8000520:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000524:	fbb4 fef0 	udiv	lr, r4, r0
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	fb00 441e 	mls	r4, r0, lr, r4
 8000530:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000534:	fb0e f90c 	mul.w	r9, lr, ip
 8000538:	45a1      	cmp	r9, r4
 800053a:	fa02 f201 	lsl.w	r2, r2, r1
 800053e:	d90a      	bls.n	8000556 <__udivmoddi4+0x1a6>
 8000540:	193c      	adds	r4, r7, r4
 8000542:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000546:	f080 8084 	bcs.w	8000652 <__udivmoddi4+0x2a2>
 800054a:	45a1      	cmp	r9, r4
 800054c:	f240 8081 	bls.w	8000652 <__udivmoddi4+0x2a2>
 8000550:	f1ae 0e02 	sub.w	lr, lr, #2
 8000554:	443c      	add	r4, r7
 8000556:	eba4 0409 	sub.w	r4, r4, r9
 800055a:	fa1f f983 	uxth.w	r9, r3
 800055e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000562:	fb00 4413 	mls	r4, r0, r3, r4
 8000566:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800056a:	fb03 fc0c 	mul.w	ip, r3, ip
 800056e:	45a4      	cmp	ip, r4
 8000570:	d907      	bls.n	8000582 <__udivmoddi4+0x1d2>
 8000572:	193c      	adds	r4, r7, r4
 8000574:	f103 30ff 	add.w	r0, r3, #4294967295
 8000578:	d267      	bcs.n	800064a <__udivmoddi4+0x29a>
 800057a:	45a4      	cmp	ip, r4
 800057c:	d965      	bls.n	800064a <__udivmoddi4+0x29a>
 800057e:	3b02      	subs	r3, #2
 8000580:	443c      	add	r4, r7
 8000582:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000586:	fba0 9302 	umull	r9, r3, r0, r2
 800058a:	eba4 040c 	sub.w	r4, r4, ip
 800058e:	429c      	cmp	r4, r3
 8000590:	46ce      	mov	lr, r9
 8000592:	469c      	mov	ip, r3
 8000594:	d351      	bcc.n	800063a <__udivmoddi4+0x28a>
 8000596:	d04e      	beq.n	8000636 <__udivmoddi4+0x286>
 8000598:	b155      	cbz	r5, 80005b0 <__udivmoddi4+0x200>
 800059a:	ebb8 030e 	subs.w	r3, r8, lr
 800059e:	eb64 040c 	sbc.w	r4, r4, ip
 80005a2:	fa04 f606 	lsl.w	r6, r4, r6
 80005a6:	40cb      	lsrs	r3, r1
 80005a8:	431e      	orrs	r6, r3
 80005aa:	40cc      	lsrs	r4, r1
 80005ac:	e9c5 6400 	strd	r6, r4, [r5]
 80005b0:	2100      	movs	r1, #0
 80005b2:	e750      	b.n	8000456 <__udivmoddi4+0xa6>
 80005b4:	f1c2 0320 	rsb	r3, r2, #32
 80005b8:	fa20 f103 	lsr.w	r1, r0, r3
 80005bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005c0:	fa24 f303 	lsr.w	r3, r4, r3
 80005c4:	4094      	lsls	r4, r2
 80005c6:	430c      	orrs	r4, r1
 80005c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005d0:	fa1f f78c 	uxth.w	r7, ip
 80005d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005d8:	fb08 3110 	mls	r1, r8, r0, r3
 80005dc:	0c23      	lsrs	r3, r4, #16
 80005de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005e2:	fb00 f107 	mul.w	r1, r0, r7
 80005e6:	4299      	cmp	r1, r3
 80005e8:	d908      	bls.n	80005fc <__udivmoddi4+0x24c>
 80005ea:	eb1c 0303 	adds.w	r3, ip, r3
 80005ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80005f2:	d22c      	bcs.n	800064e <__udivmoddi4+0x29e>
 80005f4:	4299      	cmp	r1, r3
 80005f6:	d92a      	bls.n	800064e <__udivmoddi4+0x29e>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4463      	add	r3, ip
 80005fc:	1a5b      	subs	r3, r3, r1
 80005fe:	b2a4      	uxth	r4, r4
 8000600:	fbb3 f1f8 	udiv	r1, r3, r8
 8000604:	fb08 3311 	mls	r3, r8, r1, r3
 8000608:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800060c:	fb01 f307 	mul.w	r3, r1, r7
 8000610:	42a3      	cmp	r3, r4
 8000612:	d908      	bls.n	8000626 <__udivmoddi4+0x276>
 8000614:	eb1c 0404 	adds.w	r4, ip, r4
 8000618:	f101 36ff 	add.w	r6, r1, #4294967295
 800061c:	d213      	bcs.n	8000646 <__udivmoddi4+0x296>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d911      	bls.n	8000646 <__udivmoddi4+0x296>
 8000622:	3902      	subs	r1, #2
 8000624:	4464      	add	r4, ip
 8000626:	1ae4      	subs	r4, r4, r3
 8000628:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800062c:	e739      	b.n	80004a2 <__udivmoddi4+0xf2>
 800062e:	4604      	mov	r4, r0
 8000630:	e6f0      	b.n	8000414 <__udivmoddi4+0x64>
 8000632:	4608      	mov	r0, r1
 8000634:	e706      	b.n	8000444 <__udivmoddi4+0x94>
 8000636:	45c8      	cmp	r8, r9
 8000638:	d2ae      	bcs.n	8000598 <__udivmoddi4+0x1e8>
 800063a:	ebb9 0e02 	subs.w	lr, r9, r2
 800063e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000642:	3801      	subs	r0, #1
 8000644:	e7a8      	b.n	8000598 <__udivmoddi4+0x1e8>
 8000646:	4631      	mov	r1, r6
 8000648:	e7ed      	b.n	8000626 <__udivmoddi4+0x276>
 800064a:	4603      	mov	r3, r0
 800064c:	e799      	b.n	8000582 <__udivmoddi4+0x1d2>
 800064e:	4630      	mov	r0, r6
 8000650:	e7d4      	b.n	80005fc <__udivmoddi4+0x24c>
 8000652:	46d6      	mov	lr, sl
 8000654:	e77f      	b.n	8000556 <__udivmoddi4+0x1a6>
 8000656:	4463      	add	r3, ip
 8000658:	3802      	subs	r0, #2
 800065a:	e74d      	b.n	80004f8 <__udivmoddi4+0x148>
 800065c:	4606      	mov	r6, r0
 800065e:	4623      	mov	r3, r4
 8000660:	4608      	mov	r0, r1
 8000662:	e70f      	b.n	8000484 <__udivmoddi4+0xd4>
 8000664:	3e02      	subs	r6, #2
 8000666:	4463      	add	r3, ip
 8000668:	e730      	b.n	80004cc <__udivmoddi4+0x11c>
 800066a:	bf00      	nop

0800066c <__aeabi_idiv0>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b096      	sub	sp, #88	@ 0x58
 8000674:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000676:	f000 fdcb 	bl	8001210 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800067a:	f000 f841 	bl	8000700 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800067e:	f000 f8db 	bl	8000838 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000682:	f000 f8ab 	bl	80007dc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init ();
 8000686:	f000 fafd 	bl	8000c84 <SSD1306_Init>
  /* USER CODE END 2 */
  uint8_t buffer[65] = {0};
 800068a:	2300      	movs	r3, #0
 800068c:	60bb      	str	r3, [r7, #8]
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	223d      	movs	r2, #61	@ 0x3d
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f002 fdab 	bl	80031f2 <memset>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      time_t tempo_atual = time(NULL);
 800069c:	2000      	movs	r0, #0
 800069e:	f002 febd 	bl	800341c <time>
 80006a2:	4602      	mov	r2, r0
 80006a4:	460b      	mov	r3, r1
 80006a6:	e9c7 2300 	strd	r2, r3, [r7]

      struct tm *hora_local = localtime(&tempo_atual);
 80006aa:	463b      	mov	r3, r7
 80006ac:	4618      	mov	r0, r3
 80006ae:	f002 fda9 	bl	8003204 <localtime>
 80006b2:	64f8      	str	r0, [r7, #76]	@ 0x4c

      SSD1306_Clear();
 80006b4:	f000 fd09 	bl	80010ca <SSD1306_Clear>
      SSD1306_GotoXY(0,20);
 80006b8:	2114      	movs	r1, #20
 80006ba:	2000      	movs	r0, #0
 80006bc:	f000 fc4c 	bl	8000f58 <SSD1306_GotoXY>

      sprintf(buffer, "Hora: %02d:%02d:%02d\n",
 80006c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006c2:	689a      	ldr	r2, [r3, #8]
 80006c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006c6:	6859      	ldr	r1, [r3, #4]
 80006c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f107 0008 	add.w	r0, r7, #8
 80006d0:	9300      	str	r3, [sp, #0]
 80006d2:	460b      	mov	r3, r1
 80006d4:	4908      	ldr	r1, [pc, #32]	@ (80006f8 <main+0x88>)
 80006d6:	f002 fd27 	bl	8003128 <siprintf>
		       hora_local->tm_hour,
	               hora_local->tm_min,
	               hora_local->tm_sec);

      SSD1306_Puts(buffer , &Font_7x10, 1);
 80006da:	f107 0308 	add.w	r3, r7, #8
 80006de:	2201      	movs	r2, #1
 80006e0:	4906      	ldr	r1, [pc, #24]	@ (80006fc <main+0x8c>)
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 fccc 	bl	8001080 <SSD1306_Puts>
      SSD1306_UpdateScreen();
 80006e8:	f000 fb90 	bl	8000e0c <SSD1306_UpdateScreen>
      HAL_Delay(1000);
 80006ec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006f0:	f000 fe00 	bl	80012f4 <HAL_Delay>
  {
 80006f4:	bf00      	nop
 80006f6:	e7d1      	b.n	800069c <main+0x2c>
 80006f8:	08005688 	.word	0x08005688
 80006fc:	20000008 	.word	0x20000008

08000700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b094      	sub	sp, #80	@ 0x50
 8000704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000706:	f107 031c 	add.w	r3, r7, #28
 800070a:	2234      	movs	r2, #52	@ 0x34
 800070c:	2100      	movs	r1, #0
 800070e:	4618      	mov	r0, r3
 8000710:	f002 fd6f 	bl	80031f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000714:	f107 0308 	add.w	r3, r7, #8
 8000718:	2200      	movs	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
 800071c:	605a      	str	r2, [r3, #4]
 800071e:	609a      	str	r2, [r3, #8]
 8000720:	60da      	str	r2, [r3, #12]
 8000722:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000724:	2300      	movs	r3, #0
 8000726:	607b      	str	r3, [r7, #4]
 8000728:	4b2a      	ldr	r3, [pc, #168]	@ (80007d4 <SystemClock_Config+0xd4>)
 800072a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800072c:	4a29      	ldr	r2, [pc, #164]	@ (80007d4 <SystemClock_Config+0xd4>)
 800072e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000732:	6413      	str	r3, [r2, #64]	@ 0x40
 8000734:	4b27      	ldr	r3, [pc, #156]	@ (80007d4 <SystemClock_Config+0xd4>)
 8000736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000738:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800073c:	607b      	str	r3, [r7, #4]
 800073e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000740:	2300      	movs	r3, #0
 8000742:	603b      	str	r3, [r7, #0]
 8000744:	4b24      	ldr	r3, [pc, #144]	@ (80007d8 <SystemClock_Config+0xd8>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800074c:	4a22      	ldr	r2, [pc, #136]	@ (80007d8 <SystemClock_Config+0xd8>)
 800074e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000752:	6013      	str	r3, [r2, #0]
 8000754:	4b20      	ldr	r3, [pc, #128]	@ (80007d8 <SystemClock_Config+0xd8>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800075c:	603b      	str	r3, [r7, #0]
 800075e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000760:	2302      	movs	r3, #2
 8000762:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000764:	2301      	movs	r3, #1
 8000766:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000768:	2310      	movs	r3, #16
 800076a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800076c:	2302      	movs	r3, #2
 800076e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000770:	2300      	movs	r3, #0
 8000772:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000774:	2310      	movs	r3, #16
 8000776:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000778:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800077c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800077e:	2304      	movs	r3, #4
 8000780:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000782:	2302      	movs	r3, #2
 8000784:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000786:	2302      	movs	r3, #2
 8000788:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800078a:	f107 031c 	add.w	r3, r7, #28
 800078e:	4618      	mov	r0, r3
 8000790:	f002 f96a 	bl	8002a68 <HAL_RCC_OscConfig>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800079a:	f000 f8cb 	bl	8000934 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800079e:	230f      	movs	r3, #15
 80007a0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007a2:	2302      	movs	r3, #2
 80007a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a6:	2300      	movs	r3, #0
 80007a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007b4:	f107 0308 	add.w	r3, r7, #8
 80007b8:	2102      	movs	r1, #2
 80007ba:	4618      	mov	r0, r3
 80007bc:	f001 fe1e 	bl	80023fc <HAL_RCC_ClockConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <SystemClock_Config+0xca>
  {
    Error_Handler();
 80007c6:	f000 f8b5 	bl	8000934 <Error_Handler>
  }
}
 80007ca:	bf00      	nop
 80007cc:	3750      	adds	r7, #80	@ 0x50
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40023800 	.word	0x40023800
 80007d8:	40007000 	.word	0x40007000

080007dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007e0:	4b12      	ldr	r3, [pc, #72]	@ (800082c <MX_I2C1_Init+0x50>)
 80007e2:	4a13      	ldr	r2, [pc, #76]	@ (8000830 <MX_I2C1_Init+0x54>)
 80007e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80007e6:	4b11      	ldr	r3, [pc, #68]	@ (800082c <MX_I2C1_Init+0x50>)
 80007e8:	4a12      	ldr	r2, [pc, #72]	@ (8000834 <MX_I2C1_Init+0x58>)
 80007ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	@ (800082c <MX_I2C1_Init+0x50>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <MX_I2C1_Init+0x50>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <MX_I2C1_Init+0x50>)
 80007fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000800:	4b0a      	ldr	r3, [pc, #40]	@ (800082c <MX_I2C1_Init+0x50>)
 8000802:	2200      	movs	r2, #0
 8000804:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000806:	4b09      	ldr	r3, [pc, #36]	@ (800082c <MX_I2C1_Init+0x50>)
 8000808:	2200      	movs	r2, #0
 800080a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800080c:	4b07      	ldr	r3, [pc, #28]	@ (800082c <MX_I2C1_Init+0x50>)
 800080e:	2200      	movs	r2, #0
 8000810:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000812:	4b06      	ldr	r3, [pc, #24]	@ (800082c <MX_I2C1_Init+0x50>)
 8000814:	2200      	movs	r2, #0
 8000816:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000818:	4804      	ldr	r0, [pc, #16]	@ (800082c <MX_I2C1_Init+0x50>)
 800081a:	f001 f823 	bl	8001864 <HAL_I2C_Init>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000824:	f000 f886 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000828:	bf00      	nop
 800082a:	bd80      	pop	{r7, pc}
 800082c:	200000f4 	.word	0x200000f4
 8000830:	40005400 	.word	0x40005400
 8000834:	00061a80 	.word	0x00061a80

08000838 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b08a      	sub	sp, #40	@ 0x28
 800083c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083e:	f107 0314 	add.w	r3, r7, #20
 8000842:	2200      	movs	r2, #0
 8000844:	601a      	str	r2, [r3, #0]
 8000846:	605a      	str	r2, [r3, #4]
 8000848:	609a      	str	r2, [r3, #8]
 800084a:	60da      	str	r2, [r3, #12]
 800084c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	613b      	str	r3, [r7, #16]
 8000852:	4b35      	ldr	r3, [pc, #212]	@ (8000928 <MX_GPIO_Init+0xf0>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	4a34      	ldr	r2, [pc, #208]	@ (8000928 <MX_GPIO_Init+0xf0>)
 8000858:	f043 0304 	orr.w	r3, r3, #4
 800085c:	6313      	str	r3, [r2, #48]	@ 0x30
 800085e:	4b32      	ldr	r3, [pc, #200]	@ (8000928 <MX_GPIO_Init+0xf0>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	f003 0304 	and.w	r3, r3, #4
 8000866:	613b      	str	r3, [r7, #16]
 8000868:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	60fb      	str	r3, [r7, #12]
 800086e:	4b2e      	ldr	r3, [pc, #184]	@ (8000928 <MX_GPIO_Init+0xf0>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	4a2d      	ldr	r2, [pc, #180]	@ (8000928 <MX_GPIO_Init+0xf0>)
 8000874:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000878:	6313      	str	r3, [r2, #48]	@ 0x30
 800087a:	4b2b      	ldr	r3, [pc, #172]	@ (8000928 <MX_GPIO_Init+0xf0>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000882:	60fb      	str	r3, [r7, #12]
 8000884:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	60bb      	str	r3, [r7, #8]
 800088a:	4b27      	ldr	r3, [pc, #156]	@ (8000928 <MX_GPIO_Init+0xf0>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	4a26      	ldr	r2, [pc, #152]	@ (8000928 <MX_GPIO_Init+0xf0>)
 8000890:	f043 0301 	orr.w	r3, r3, #1
 8000894:	6313      	str	r3, [r2, #48]	@ 0x30
 8000896:	4b24      	ldr	r3, [pc, #144]	@ (8000928 <MX_GPIO_Init+0xf0>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	f003 0301 	and.w	r3, r3, #1
 800089e:	60bb      	str	r3, [r7, #8]
 80008a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a2:	2300      	movs	r3, #0
 80008a4:	607b      	str	r3, [r7, #4]
 80008a6:	4b20      	ldr	r3, [pc, #128]	@ (8000928 <MX_GPIO_Init+0xf0>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	4a1f      	ldr	r2, [pc, #124]	@ (8000928 <MX_GPIO_Init+0xf0>)
 80008ac:	f043 0302 	orr.w	r3, r3, #2
 80008b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000928 <MX_GPIO_Init+0xf0>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b6:	f003 0302 	and.w	r3, r3, #2
 80008ba:	607b      	str	r3, [r7, #4]
 80008bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008be:	2200      	movs	r2, #0
 80008c0:	2120      	movs	r1, #32
 80008c2:	481a      	ldr	r0, [pc, #104]	@ (800092c <MX_GPIO_Init+0xf4>)
 80008c4:	f000 ffb4 	bl	8001830 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008ce:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008d8:	f107 0314 	add.w	r3, r7, #20
 80008dc:	4619      	mov	r1, r3
 80008de:	4814      	ldr	r0, [pc, #80]	@ (8000930 <MX_GPIO_Init+0xf8>)
 80008e0:	f000 fe12 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008e4:	230c      	movs	r3, #12
 80008e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e8:	2302      	movs	r3, #2
 80008ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f0:	2303      	movs	r3, #3
 80008f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008f4:	2307      	movs	r3, #7
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	4619      	mov	r1, r3
 80008fe:	480b      	ldr	r0, [pc, #44]	@ (800092c <MX_GPIO_Init+0xf4>)
 8000900:	f000 fe02 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000904:	2320      	movs	r3, #32
 8000906:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000908:	2301      	movs	r3, #1
 800090a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090c:	2300      	movs	r3, #0
 800090e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000910:	2300      	movs	r3, #0
 8000912:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000914:	f107 0314 	add.w	r3, r7, #20
 8000918:	4619      	mov	r1, r3
 800091a:	4804      	ldr	r0, [pc, #16]	@ (800092c <MX_GPIO_Init+0xf4>)
 800091c:	f000 fdf4 	bl	8001508 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000920:	bf00      	nop
 8000922:	3728      	adds	r7, #40	@ 0x28
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	40023800 	.word	0x40023800
 800092c:	40020000 	.word	0x40020000
 8000930:	40020800 	.word	0x40020800

08000934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000938:	b672      	cpsid	i
}
 800093a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800093c:	bf00      	nop
 800093e:	e7fd      	b.n	800093c <Error_Handler+0x8>

08000940 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	4b10      	ldr	r3, [pc, #64]	@ (800098c <HAL_MspInit+0x4c>)
 800094c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800094e:	4a0f      	ldr	r2, [pc, #60]	@ (800098c <HAL_MspInit+0x4c>)
 8000950:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000954:	6453      	str	r3, [r2, #68]	@ 0x44
 8000956:	4b0d      	ldr	r3, [pc, #52]	@ (800098c <HAL_MspInit+0x4c>)
 8000958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800095a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800095e:	607b      	str	r3, [r7, #4]
 8000960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	603b      	str	r3, [r7, #0]
 8000966:	4b09      	ldr	r3, [pc, #36]	@ (800098c <HAL_MspInit+0x4c>)
 8000968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800096a:	4a08      	ldr	r2, [pc, #32]	@ (800098c <HAL_MspInit+0x4c>)
 800096c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000970:	6413      	str	r3, [r2, #64]	@ 0x40
 8000972:	4b06      	ldr	r3, [pc, #24]	@ (800098c <HAL_MspInit+0x4c>)
 8000974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800097a:	603b      	str	r3, [r7, #0]
 800097c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800097e:	2007      	movs	r0, #7
 8000980:	f000 fd8e 	bl	80014a0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000984:	bf00      	nop
 8000986:	3708      	adds	r7, #8
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	40023800 	.word	0x40023800

08000990 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08a      	sub	sp, #40	@ 0x28
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000998:	f107 0314 	add.w	r3, r7, #20
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	609a      	str	r2, [r3, #8]
 80009a4:	60da      	str	r2, [r3, #12]
 80009a6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a19      	ldr	r2, [pc, #100]	@ (8000a14 <HAL_I2C_MspInit+0x84>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d12c      	bne.n	8000a0c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	613b      	str	r3, [r7, #16]
 80009b6:	4b18      	ldr	r3, [pc, #96]	@ (8000a18 <HAL_I2C_MspInit+0x88>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ba:	4a17      	ldr	r2, [pc, #92]	@ (8000a18 <HAL_I2C_MspInit+0x88>)
 80009bc:	f043 0302 	orr.w	r3, r3, #2
 80009c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c2:	4b15      	ldr	r3, [pc, #84]	@ (8000a18 <HAL_I2C_MspInit+0x88>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	f003 0302 	and.w	r3, r3, #2
 80009ca:	613b      	str	r3, [r7, #16]
 80009cc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80009ce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80009d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009d4:	2312      	movs	r3, #18
 80009d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009dc:	2303      	movs	r3, #3
 80009de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009e0:	2304      	movs	r3, #4
 80009e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e4:	f107 0314 	add.w	r3, r7, #20
 80009e8:	4619      	mov	r1, r3
 80009ea:	480c      	ldr	r0, [pc, #48]	@ (8000a1c <HAL_I2C_MspInit+0x8c>)
 80009ec:	f000 fd8c 	bl	8001508 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009f0:	2300      	movs	r3, #0
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <HAL_I2C_MspInit+0x88>)
 80009f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f8:	4a07      	ldr	r2, [pc, #28]	@ (8000a18 <HAL_I2C_MspInit+0x88>)
 80009fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a00:	4b05      	ldr	r3, [pc, #20]	@ (8000a18 <HAL_I2C_MspInit+0x88>)
 8000a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a08:	60fb      	str	r3, [r7, #12]
 8000a0a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000a0c:	bf00      	nop
 8000a0e:	3728      	adds	r7, #40	@ 0x28
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40005400 	.word	0x40005400
 8000a18:	40023800 	.word	0x40023800
 8000a1c:	40020400 	.word	0x40020400

08000a20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <NMI_Handler+0x4>

08000a28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a2c:	bf00      	nop
 8000a2e:	e7fd      	b.n	8000a2c <HardFault_Handler+0x4>

08000a30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a34:	bf00      	nop
 8000a36:	e7fd      	b.n	8000a34 <MemManage_Handler+0x4>

08000a38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <BusFault_Handler+0x4>

08000a40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a44:	bf00      	nop
 8000a46:	e7fd      	b.n	8000a44 <UsageFault_Handler+0x4>

08000a48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a4c:	bf00      	nop
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr

08000a56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a56:	b480      	push	{r7}
 8000a58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr

08000a64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a76:	f000 fc1d 	bl	80012b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	af00      	add	r7, sp, #0
  return 1;
 8000a82:	2301      	movs	r3, #1
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr

08000a8e <_kill>:

int _kill(int pid, int sig)
{
 8000a8e:	b580      	push	{r7, lr}
 8000a90:	b082      	sub	sp, #8
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	6078      	str	r0, [r7, #4]
 8000a96:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000a98:	f003 f812 	bl	8003ac0 <__errno>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2216      	movs	r2, #22
 8000aa0:	601a      	str	r2, [r3, #0]
  return -1;
 8000aa2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <_exit>:

void _exit (int status)
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b082      	sub	sp, #8
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000ab6:	f04f 31ff 	mov.w	r1, #4294967295
 8000aba:	6878      	ldr	r0, [r7, #4]
 8000abc:	f7ff ffe7 	bl	8000a8e <_kill>
  while (1) {}    /* Make sure we hang here */
 8000ac0:	bf00      	nop
 8000ac2:	e7fd      	b.n	8000ac0 <_exit+0x12>

08000ac4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	60f8      	str	r0, [r7, #12]
 8000acc:	60b9      	str	r1, [r7, #8]
 8000ace:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	617b      	str	r3, [r7, #20]
 8000ad4:	e00a      	b.n	8000aec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ad6:	f3af 8000 	nop.w
 8000ada:	4601      	mov	r1, r0
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	1c5a      	adds	r2, r3, #1
 8000ae0:	60ba      	str	r2, [r7, #8]
 8000ae2:	b2ca      	uxtb	r2, r1
 8000ae4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	3301      	adds	r3, #1
 8000aea:	617b      	str	r3, [r7, #20]
 8000aec:	697a      	ldr	r2, [r7, #20]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	dbf0      	blt.n	8000ad6 <_read+0x12>
  }

  return len;
 8000af4:	687b      	ldr	r3, [r7, #4]
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3718      	adds	r7, #24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b086      	sub	sp, #24
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	60f8      	str	r0, [r7, #12]
 8000b06:	60b9      	str	r1, [r7, #8]
 8000b08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	617b      	str	r3, [r7, #20]
 8000b0e:	e009      	b.n	8000b24 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b10:	68bb      	ldr	r3, [r7, #8]
 8000b12:	1c5a      	adds	r2, r3, #1
 8000b14:	60ba      	str	r2, [r7, #8]
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	3301      	adds	r3, #1
 8000b22:	617b      	str	r3, [r7, #20]
 8000b24:	697a      	ldr	r2, [r7, #20]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	dbf1      	blt.n	8000b10 <_write+0x12>
  }
  return len;
 8000b2c:	687b      	ldr	r3, [r7, #4]
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3718      	adds	r7, #24
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <_close>:

int _close(int file)
{
 8000b36:	b480      	push	{r7}
 8000b38:	b083      	sub	sp, #12
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr

08000b4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b4e:	b480      	push	{r7}
 8000b50:	b083      	sub	sp, #12
 8000b52:	af00      	add	r7, sp, #0
 8000b54:	6078      	str	r0, [r7, #4]
 8000b56:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b5e:	605a      	str	r2, [r3, #4]
  return 0;
 8000b60:	2300      	movs	r3, #0
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr

08000b6e <_isatty>:

int _isatty(int file)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	b083      	sub	sp, #12
 8000b72:	af00      	add	r7, sp, #0
 8000b74:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b76:	2301      	movs	r3, #1
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60f8      	str	r0, [r7, #12]
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b90:	2300      	movs	r3, #0
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3714      	adds	r7, #20
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
	...

08000ba0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b086      	sub	sp, #24
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ba8:	4a14      	ldr	r2, [pc, #80]	@ (8000bfc <_sbrk+0x5c>)
 8000baa:	4b15      	ldr	r3, [pc, #84]	@ (8000c00 <_sbrk+0x60>)
 8000bac:	1ad3      	subs	r3, r2, r3
 8000bae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bb4:	4b13      	ldr	r3, [pc, #76]	@ (8000c04 <_sbrk+0x64>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d102      	bne.n	8000bc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bbc:	4b11      	ldr	r3, [pc, #68]	@ (8000c04 <_sbrk+0x64>)
 8000bbe:	4a12      	ldr	r2, [pc, #72]	@ (8000c08 <_sbrk+0x68>)
 8000bc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bc2:	4b10      	ldr	r3, [pc, #64]	@ (8000c04 <_sbrk+0x64>)
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4413      	add	r3, r2
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	d207      	bcs.n	8000be0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bd0:	f002 ff76 	bl	8003ac0 <__errno>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	220c      	movs	r2, #12
 8000bd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bda:	f04f 33ff 	mov.w	r3, #4294967295
 8000bde:	e009      	b.n	8000bf4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000be0:	4b08      	ldr	r3, [pc, #32]	@ (8000c04 <_sbrk+0x64>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000be6:	4b07      	ldr	r3, [pc, #28]	@ (8000c04 <_sbrk+0x64>)
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4413      	add	r3, r2
 8000bee:	4a05      	ldr	r2, [pc, #20]	@ (8000c04 <_sbrk+0x64>)
 8000bf0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	20020000 	.word	0x20020000
 8000c00:	00000400 	.word	0x00000400
 8000c04:	2000014c 	.word	0x2000014c
 8000c08:	200006d0 	.word	0x200006d0

08000c0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c10:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <SystemInit+0x20>)
 8000c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c16:	4a05      	ldr	r2, [pc, #20]	@ (8000c2c <SystemInit+0x20>)
 8000c18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c68 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c34:	f7ff ffea 	bl	8000c0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c38:	480c      	ldr	r0, [pc, #48]	@ (8000c6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c3a:	490d      	ldr	r1, [pc, #52]	@ (8000c70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c40:	e002      	b.n	8000c48 <LoopCopyDataInit>

08000c42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c46:	3304      	adds	r3, #4

08000c48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c4c:	d3f9      	bcc.n	8000c42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c50:	4c0a      	ldr	r4, [pc, #40]	@ (8000c7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c54:	e001      	b.n	8000c5a <LoopFillZerobss>

08000c56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c58:	3204      	adds	r2, #4

08000c5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c5c:	d3fb      	bcc.n	8000c56 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000c5e:	f002 ff35 	bl	8003acc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c62:	f7ff fd05 	bl	8000670 <main>
  bx  lr    
 8000c66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c70:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 8000c74:	080060ec 	.word	0x080060ec
  ldr r2, =_sbss
 8000c78:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 8000c7c:	200006cc 	.word	0x200006cc

08000c80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c80:	e7fe      	b.n	8000c80 <ADC_IRQHandler>
	...

08000c84 <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000c8a:	f000 fa27 	bl	80010dc <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SSD1306_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000c8e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8000c92:	2201      	movs	r2, #1
 8000c94:	2178      	movs	r1, #120	@ 0x78
 8000c96:	485b      	ldr	r0, [pc, #364]	@ (8000e04 <SSD1306_Init+0x180>)
 8000c98:	f001 f826 	bl	8001ce8 <HAL_I2C_IsDeviceReady>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	e0a9      	b.n	8000dfa <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8000ca6:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8000caa:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000cac:	e002      	b.n	8000cb4 <SSD1306_Init+0x30>
		p--;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	3b01      	subs	r3, #1
 8000cb2:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d1f9      	bne.n	8000cae <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000cba:	22ae      	movs	r2, #174	@ 0xae
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	2078      	movs	r0, #120	@ 0x78
 8000cc0:	f000 fa88 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000cc4:	2220      	movs	r2, #32
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	2078      	movs	r0, #120	@ 0x78
 8000cca:	f000 fa83 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000cce:	2210      	movs	r2, #16
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	2078      	movs	r0, #120	@ 0x78
 8000cd4:	f000 fa7e 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000cd8:	22b0      	movs	r2, #176	@ 0xb0
 8000cda:	2100      	movs	r1, #0
 8000cdc:	2078      	movs	r0, #120	@ 0x78
 8000cde:	f000 fa79 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000ce2:	22c8      	movs	r2, #200	@ 0xc8
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	2078      	movs	r0, #120	@ 0x78
 8000ce8:	f000 fa74 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000cec:	2200      	movs	r2, #0
 8000cee:	2100      	movs	r1, #0
 8000cf0:	2078      	movs	r0, #120	@ 0x78
 8000cf2:	f000 fa6f 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000cf6:	2210      	movs	r2, #16
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	2078      	movs	r0, #120	@ 0x78
 8000cfc:	f000 fa6a 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000d00:	2240      	movs	r2, #64	@ 0x40
 8000d02:	2100      	movs	r1, #0
 8000d04:	2078      	movs	r0, #120	@ 0x78
 8000d06:	f000 fa65 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000d0a:	2281      	movs	r2, #129	@ 0x81
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	2078      	movs	r0, #120	@ 0x78
 8000d10:	f000 fa60 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000d14:	22ff      	movs	r2, #255	@ 0xff
 8000d16:	2100      	movs	r1, #0
 8000d18:	2078      	movs	r0, #120	@ 0x78
 8000d1a:	f000 fa5b 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000d1e:	22a1      	movs	r2, #161	@ 0xa1
 8000d20:	2100      	movs	r1, #0
 8000d22:	2078      	movs	r0, #120	@ 0x78
 8000d24:	f000 fa56 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000d28:	22a6      	movs	r2, #166	@ 0xa6
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	2078      	movs	r0, #120	@ 0x78
 8000d2e:	f000 fa51 	bl	80011d4 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000d32:	22a8      	movs	r2, #168	@ 0xa8
 8000d34:	2100      	movs	r1, #0
 8000d36:	2078      	movs	r0, #120	@ 0x78
 8000d38:	f000 fa4c 	bl	80011d4 <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 8000d3c:	223f      	movs	r2, #63	@ 0x3f
 8000d3e:	2100      	movs	r1, #0
 8000d40:	2078      	movs	r0, #120	@ 0x78
 8000d42:	f000 fa47 	bl	80011d4 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000d46:	22a4      	movs	r2, #164	@ 0xa4
 8000d48:	2100      	movs	r1, #0
 8000d4a:	2078      	movs	r0, #120	@ 0x78
 8000d4c:	f000 fa42 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000d50:	22d3      	movs	r2, #211	@ 0xd3
 8000d52:	2100      	movs	r1, #0
 8000d54:	2078      	movs	r0, #120	@ 0x78
 8000d56:	f000 fa3d 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	2078      	movs	r0, #120	@ 0x78
 8000d60:	f000 fa38 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000d64:	22d5      	movs	r2, #213	@ 0xd5
 8000d66:	2100      	movs	r1, #0
 8000d68:	2078      	movs	r0, #120	@ 0x78
 8000d6a:	f000 fa33 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000d6e:	22f0      	movs	r2, #240	@ 0xf0
 8000d70:	2100      	movs	r1, #0
 8000d72:	2078      	movs	r0, #120	@ 0x78
 8000d74:	f000 fa2e 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000d78:	22d9      	movs	r2, #217	@ 0xd9
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	2078      	movs	r0, #120	@ 0x78
 8000d7e:	f000 fa29 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000d82:	2222      	movs	r2, #34	@ 0x22
 8000d84:	2100      	movs	r1, #0
 8000d86:	2078      	movs	r0, #120	@ 0x78
 8000d88:	f000 fa24 	bl	80011d4 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000d8c:	22da      	movs	r2, #218	@ 0xda
 8000d8e:	2100      	movs	r1, #0
 8000d90:	2078      	movs	r0, #120	@ 0x78
 8000d92:	f000 fa1f 	bl	80011d4 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 8000d96:	2212      	movs	r2, #18
 8000d98:	2100      	movs	r1, #0
 8000d9a:	2078      	movs	r0, #120	@ 0x78
 8000d9c:	f000 fa1a 	bl	80011d4 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000da0:	22db      	movs	r2, #219	@ 0xdb
 8000da2:	2100      	movs	r1, #0
 8000da4:	2078      	movs	r0, #120	@ 0x78
 8000da6:	f000 fa15 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000daa:	2220      	movs	r2, #32
 8000dac:	2100      	movs	r1, #0
 8000dae:	2078      	movs	r0, #120	@ 0x78
 8000db0:	f000 fa10 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000db4:	228d      	movs	r2, #141	@ 0x8d
 8000db6:	2100      	movs	r1, #0
 8000db8:	2078      	movs	r0, #120	@ 0x78
 8000dba:	f000 fa0b 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000dbe:	2214      	movs	r2, #20
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	2078      	movs	r0, #120	@ 0x78
 8000dc4:	f000 fa06 	bl	80011d4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000dc8:	22af      	movs	r2, #175	@ 0xaf
 8000dca:	2100      	movs	r1, #0
 8000dcc:	2078      	movs	r0, #120	@ 0x78
 8000dce:	f000 fa01 	bl	80011d4 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000dd2:	222e      	movs	r2, #46	@ 0x2e
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	2078      	movs	r0, #120	@ 0x78
 8000dd8:	f000 f9fc 	bl	80011d4 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000ddc:	2000      	movs	r0, #0
 8000dde:	f000 f843 	bl	8000e68 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8000de2:	f000 f813 	bl	8000e0c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8000de6:	4b08      	ldr	r3, [pc, #32]	@ (8000e08 <SSD1306_Init+0x184>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000dec:	4b06      	ldr	r3, [pc, #24]	@ (8000e08 <SSD1306_Init+0x184>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000df2:	4b05      	ldr	r3, [pc, #20]	@ (8000e08 <SSD1306_Init+0x184>)
 8000df4:	2201      	movs	r2, #1
 8000df6:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8000df8:	2301      	movs	r3, #1
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	200000f4 	.word	0x200000f4
 8000e08:	20000550 	.word	0x20000550

08000e0c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8000e12:	2300      	movs	r3, #0
 8000e14:	71fb      	strb	r3, [r7, #7]
 8000e16:	e01d      	b.n	8000e54 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000e18:	79fb      	ldrb	r3, [r7, #7]
 8000e1a:	3b50      	subs	r3, #80	@ 0x50
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	461a      	mov	r2, r3
 8000e20:	2100      	movs	r1, #0
 8000e22:	2078      	movs	r0, #120	@ 0x78
 8000e24:	f000 f9d6 	bl	80011d4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	2078      	movs	r0, #120	@ 0x78
 8000e2e:	f000 f9d1 	bl	80011d4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000e32:	2210      	movs	r2, #16
 8000e34:	2100      	movs	r1, #0
 8000e36:	2078      	movs	r0, #120	@ 0x78
 8000e38:	f000 f9cc 	bl	80011d4 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000e3c:	79fb      	ldrb	r3, [r7, #7]
 8000e3e:	01db      	lsls	r3, r3, #7
 8000e40:	4a08      	ldr	r2, [pc, #32]	@ (8000e64 <SSD1306_UpdateScreen+0x58>)
 8000e42:	441a      	add	r2, r3
 8000e44:	2380      	movs	r3, #128	@ 0x80
 8000e46:	2140      	movs	r1, #64	@ 0x40
 8000e48:	2078      	movs	r0, #120	@ 0x78
 8000e4a:	f000 f95d 	bl	8001108 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	3301      	adds	r3, #1
 8000e52:	71fb      	strb	r3, [r7, #7]
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	2b07      	cmp	r3, #7
 8000e58:	d9de      	bls.n	8000e18 <SSD1306_UpdateScreen+0xc>
	}
}
 8000e5a:	bf00      	nop
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	20000150 	.word	0x20000150

08000e68 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d101      	bne.n	8000e7c <SSD1306_Fill+0x14>
 8000e78:	2300      	movs	r3, #0
 8000e7a:	e000      	b.n	8000e7e <SSD1306_Fill+0x16>
 8000e7c:	23ff      	movs	r3, #255	@ 0xff
 8000e7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e82:	4619      	mov	r1, r3
 8000e84:	4803      	ldr	r0, [pc, #12]	@ (8000e94 <SSD1306_Fill+0x2c>)
 8000e86:	f002 f9b4 	bl	80031f2 <memset>
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	20000150 	.word	0x20000150

08000e98 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	80fb      	strh	r3, [r7, #6]
 8000ea2:	460b      	mov	r3, r1
 8000ea4:	80bb      	strh	r3, [r7, #4]
 8000ea6:	4613      	mov	r3, r2
 8000ea8:	70fb      	strb	r3, [r7, #3]
	if (
 8000eaa:	88fb      	ldrh	r3, [r7, #6]
 8000eac:	2b7f      	cmp	r3, #127	@ 0x7f
 8000eae:	d848      	bhi.n	8000f42 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000eb0:	88bb      	ldrh	r3, [r7, #4]
 8000eb2:	2b3f      	cmp	r3, #63	@ 0x3f
 8000eb4:	d845      	bhi.n	8000f42 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000eb6:	4b26      	ldr	r3, [pc, #152]	@ (8000f50 <SSD1306_DrawPixel+0xb8>)
 8000eb8:	791b      	ldrb	r3, [r3, #4]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d006      	beq.n	8000ecc <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000ebe:	78fb      	ldrb	r3, [r7, #3]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	bf0c      	ite	eq
 8000ec4:	2301      	moveq	r3, #1
 8000ec6:	2300      	movne	r3, #0
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000ecc:	78fb      	ldrb	r3, [r7, #3]
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d11a      	bne.n	8000f08 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000ed2:	88fa      	ldrh	r2, [r7, #6]
 8000ed4:	88bb      	ldrh	r3, [r7, #4]
 8000ed6:	08db      	lsrs	r3, r3, #3
 8000ed8:	b298      	uxth	r0, r3
 8000eda:	4603      	mov	r3, r0
 8000edc:	01db      	lsls	r3, r3, #7
 8000ede:	4413      	add	r3, r2
 8000ee0:	4a1c      	ldr	r2, [pc, #112]	@ (8000f54 <SSD1306_DrawPixel+0xbc>)
 8000ee2:	5cd3      	ldrb	r3, [r2, r3]
 8000ee4:	b25a      	sxtb	r2, r3
 8000ee6:	88bb      	ldrh	r3, [r7, #4]
 8000ee8:	f003 0307 	and.w	r3, r3, #7
 8000eec:	2101      	movs	r1, #1
 8000eee:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef2:	b25b      	sxtb	r3, r3
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	b259      	sxtb	r1, r3
 8000ef8:	88fa      	ldrh	r2, [r7, #6]
 8000efa:	4603      	mov	r3, r0
 8000efc:	01db      	lsls	r3, r3, #7
 8000efe:	4413      	add	r3, r2
 8000f00:	b2c9      	uxtb	r1, r1
 8000f02:	4a14      	ldr	r2, [pc, #80]	@ (8000f54 <SSD1306_DrawPixel+0xbc>)
 8000f04:	54d1      	strb	r1, [r2, r3]
 8000f06:	e01d      	b.n	8000f44 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000f08:	88fa      	ldrh	r2, [r7, #6]
 8000f0a:	88bb      	ldrh	r3, [r7, #4]
 8000f0c:	08db      	lsrs	r3, r3, #3
 8000f0e:	b298      	uxth	r0, r3
 8000f10:	4603      	mov	r3, r0
 8000f12:	01db      	lsls	r3, r3, #7
 8000f14:	4413      	add	r3, r2
 8000f16:	4a0f      	ldr	r2, [pc, #60]	@ (8000f54 <SSD1306_DrawPixel+0xbc>)
 8000f18:	5cd3      	ldrb	r3, [r2, r3]
 8000f1a:	b25a      	sxtb	r2, r3
 8000f1c:	88bb      	ldrh	r3, [r7, #4]
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	2101      	movs	r1, #1
 8000f24:	fa01 f303 	lsl.w	r3, r1, r3
 8000f28:	b25b      	sxtb	r3, r3
 8000f2a:	43db      	mvns	r3, r3
 8000f2c:	b25b      	sxtb	r3, r3
 8000f2e:	4013      	ands	r3, r2
 8000f30:	b259      	sxtb	r1, r3
 8000f32:	88fa      	ldrh	r2, [r7, #6]
 8000f34:	4603      	mov	r3, r0
 8000f36:	01db      	lsls	r3, r3, #7
 8000f38:	4413      	add	r3, r2
 8000f3a:	b2c9      	uxtb	r1, r1
 8000f3c:	4a05      	ldr	r2, [pc, #20]	@ (8000f54 <SSD1306_DrawPixel+0xbc>)
 8000f3e:	54d1      	strb	r1, [r2, r3]
 8000f40:	e000      	b.n	8000f44 <SSD1306_DrawPixel+0xac>
		return;
 8000f42:	bf00      	nop
	}
}
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	20000550 	.word	0x20000550
 8000f54:	20000150 	.word	0x20000150

08000f58 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	4603      	mov	r3, r0
 8000f60:	460a      	mov	r2, r1
 8000f62:	80fb      	strh	r3, [r7, #6]
 8000f64:	4613      	mov	r3, r2
 8000f66:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000f68:	4a05      	ldr	r2, [pc, #20]	@ (8000f80 <SSD1306_GotoXY+0x28>)
 8000f6a:	88fb      	ldrh	r3, [r7, #6]
 8000f6c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000f6e:	4a04      	ldr	r2, [pc, #16]	@ (8000f80 <SSD1306_GotoXY+0x28>)
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	8053      	strh	r3, [r2, #2]
}
 8000f74:	bf00      	nop
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr
 8000f80:	20000550 	.word	0x20000550

08000f84 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	6039      	str	r1, [r7, #0]
 8000f8e:	71fb      	strb	r3, [r7, #7]
 8000f90:	4613      	mov	r3, r2
 8000f92:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000f94:	4b39      	ldr	r3, [pc, #228]	@ (800107c <SSD1306_Putc+0xf8>)
 8000f96:	881b      	ldrh	r3, [r3, #0]
 8000f98:	461a      	mov	r2, r3
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	4413      	add	r3, r2
	if (
 8000fa0:	2b7f      	cmp	r3, #127	@ 0x7f
 8000fa2:	dc07      	bgt.n	8000fb4 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000fa4:	4b35      	ldr	r3, [pc, #212]	@ (800107c <SSD1306_Putc+0xf8>)
 8000fa6:	885b      	ldrh	r3, [r3, #2]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	785b      	ldrb	r3, [r3, #1]
 8000fae:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000fb0:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fb2:	dd01      	ble.n	8000fb8 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	e05d      	b.n	8001074 <SSD1306_Putc+0xf0>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000fb8:	2300      	movs	r3, #0
 8000fba:	617b      	str	r3, [r7, #20]
 8000fbc:	e04b      	b.n	8001056 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685a      	ldr	r2, [r3, #4]
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	3b20      	subs	r3, #32
 8000fc6:	6839      	ldr	r1, [r7, #0]
 8000fc8:	7849      	ldrb	r1, [r1, #1]
 8000fca:	fb01 f303 	mul.w	r3, r1, r3
 8000fce:	4619      	mov	r1, r3
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	440b      	add	r3, r1
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	4413      	add	r3, r2
 8000fd8:	881b      	ldrh	r3, [r3, #0]
 8000fda:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000fdc:	2300      	movs	r3, #0
 8000fde:	613b      	str	r3, [r7, #16]
 8000fe0:	e030      	b.n	8001044 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000fe2:	68fa      	ldr	r2, [r7, #12]
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d010      	beq.n	8001014 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000ff2:	4b22      	ldr	r3, [pc, #136]	@ (800107c <SSD1306_Putc+0xf8>)
 8000ff4:	881a      	ldrh	r2, [r3, #0]
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	4413      	add	r3, r2
 8000ffc:	b298      	uxth	r0, r3
 8000ffe:	4b1f      	ldr	r3, [pc, #124]	@ (800107c <SSD1306_Putc+0xf8>)
 8001000:	885a      	ldrh	r2, [r3, #2]
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	b29b      	uxth	r3, r3
 8001006:	4413      	add	r3, r2
 8001008:	b29b      	uxth	r3, r3
 800100a:	79ba      	ldrb	r2, [r7, #6]
 800100c:	4619      	mov	r1, r3
 800100e:	f7ff ff43 	bl	8000e98 <SSD1306_DrawPixel>
 8001012:	e014      	b.n	800103e <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001014:	4b19      	ldr	r3, [pc, #100]	@ (800107c <SSD1306_Putc+0xf8>)
 8001016:	881a      	ldrh	r2, [r3, #0]
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	b29b      	uxth	r3, r3
 800101c:	4413      	add	r3, r2
 800101e:	b298      	uxth	r0, r3
 8001020:	4b16      	ldr	r3, [pc, #88]	@ (800107c <SSD1306_Putc+0xf8>)
 8001022:	885a      	ldrh	r2, [r3, #2]
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	b29b      	uxth	r3, r3
 8001028:	4413      	add	r3, r2
 800102a:	b299      	uxth	r1, r3
 800102c:	79bb      	ldrb	r3, [r7, #6]
 800102e:	2b00      	cmp	r3, #0
 8001030:	bf0c      	ite	eq
 8001032:	2301      	moveq	r3, #1
 8001034:	2300      	movne	r3, #0
 8001036:	b2db      	uxtb	r3, r3
 8001038:	461a      	mov	r2, r3
 800103a:	f7ff ff2d 	bl	8000e98 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	3301      	adds	r3, #1
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	461a      	mov	r2, r3
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	4293      	cmp	r3, r2
 800104e:	d3c8      	bcc.n	8000fe2 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	3301      	adds	r3, #1
 8001054:	617b      	str	r3, [r7, #20]
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	785b      	ldrb	r3, [r3, #1]
 800105a:	461a      	mov	r2, r3
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	4293      	cmp	r3, r2
 8001060:	d3ad      	bcc.n	8000fbe <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001062:	4b06      	ldr	r3, [pc, #24]	@ (800107c <SSD1306_Putc+0xf8>)
 8001064:	881b      	ldrh	r3, [r3, #0]
 8001066:	683a      	ldr	r2, [r7, #0]
 8001068:	7812      	ldrb	r2, [r2, #0]
 800106a:	4413      	add	r3, r2
 800106c:	b29a      	uxth	r2, r3
 800106e:	4b03      	ldr	r3, [pc, #12]	@ (800107c <SSD1306_Putc+0xf8>)
 8001070:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8001072:	79fb      	ldrb	r3, [r7, #7]
}
 8001074:	4618      	mov	r0, r3
 8001076:	3718      	adds	r7, #24
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20000550 	.word	0x20000550

08001080 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	4613      	mov	r3, r2
 800108c:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800108e:	e012      	b.n	80010b6 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	79fa      	ldrb	r2, [r7, #7]
 8001096:	68b9      	ldr	r1, [r7, #8]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff ff73 	bl	8000f84 <SSD1306_Putc>
 800109e:	4603      	mov	r3, r0
 80010a0:	461a      	mov	r2, r3
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d002      	beq.n	80010b0 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	e008      	b.n	80010c2 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	3301      	adds	r3, #1
 80010b4:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d1e8      	bne.n	8001090 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	781b      	ldrb	r3, [r3, #0]
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <SSD1306_Clear>:
        }
    }
}

void SSD1306_Clear (void)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80010ce:	2000      	movs	r0, #0
 80010d0:	f7ff feca 	bl	8000e68 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80010d4:	f7ff fe9a 	bl	8000e0c <SSD1306_UpdateScreen>
}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}

080010dc <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80010e2:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <ssd1306_I2C_Init+0x28>)
 80010e4:	607b      	str	r3, [r7, #4]
	while(p>0)
 80010e6:	e002      	b.n	80010ee <ssd1306_I2C_Init+0x12>
		p--;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	607b      	str	r3, [r7, #4]
	while(p>0)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d1f9      	bne.n	80010e8 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80010f4:	bf00      	nop
 80010f6:	bf00      	nop
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	0003d090 	.word	0x0003d090

08001108 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001108:	b590      	push	{r4, r7, lr}
 800110a:	b0c7      	sub	sp, #284	@ 0x11c
 800110c:	af02      	add	r7, sp, #8
 800110e:	4604      	mov	r4, r0
 8001110:	4608      	mov	r0, r1
 8001112:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001116:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 800111a:	600a      	str	r2, [r1, #0]
 800111c:	4619      	mov	r1, r3
 800111e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001122:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001126:	4622      	mov	r2, r4
 8001128:	701a      	strb	r2, [r3, #0]
 800112a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800112e:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001132:	4602      	mov	r2, r0
 8001134:	701a      	strb	r2, [r3, #0]
 8001136:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800113a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800113e:	460a      	mov	r2, r1
 8001140:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001142:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001146:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800114a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800114e:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001152:	7812      	ldrb	r2, [r2, #0]
 8001154:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001156:	2300      	movs	r3, #0
 8001158:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 800115c:	e015      	b.n	800118a <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 800115e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001162:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001166:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800116a:	6812      	ldr	r2, [r2, #0]
 800116c:	441a      	add	r2, r3
 800116e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001172:	3301      	adds	r3, #1
 8001174:	7811      	ldrb	r1, [r2, #0]
 8001176:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800117a:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800117e:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001180:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001184:	3301      	adds	r3, #1
 8001186:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 800118a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800118e:	b29b      	uxth	r3, r3
 8001190:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001194:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001198:	8812      	ldrh	r2, [r2, #0]
 800119a:	429a      	cmp	r2, r3
 800119c:	d8df      	bhi.n	800115e <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, count+1, 10);
 800119e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80011a2:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b299      	uxth	r1, r3
 80011aa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80011ae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80011b2:	881b      	ldrh	r3, [r3, #0]
 80011b4:	3301      	adds	r3, #1
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	f107 020c 	add.w	r2, r7, #12
 80011bc:	200a      	movs	r0, #10
 80011be:	9000      	str	r0, [sp, #0]
 80011c0:	4803      	ldr	r0, [pc, #12]	@ (80011d0 <ssd1306_I2C_WriteMulti+0xc8>)
 80011c2:	f000 fc93 	bl	8001aec <HAL_I2C_Master_Transmit>
}
 80011c6:	bf00      	nop
 80011c8:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd90      	pop	{r4, r7, pc}
 80011d0:	200000f4 	.word	0x200000f4

080011d4 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af02      	add	r7, sp, #8
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
 80011de:	460b      	mov	r3, r1
 80011e0:	71bb      	strb	r3, [r7, #6]
 80011e2:	4613      	mov	r3, r2
 80011e4:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80011e6:	79bb      	ldrb	r3, [r7, #6]
 80011e8:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80011ea:	797b      	ldrb	r3, [r7, #5]
 80011ec:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, 2, 10);
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	b299      	uxth	r1, r3
 80011f2:	f107 020c 	add.w	r2, r7, #12
 80011f6:	230a      	movs	r3, #10
 80011f8:	9300      	str	r3, [sp, #0]
 80011fa:	2302      	movs	r3, #2
 80011fc:	4803      	ldr	r0, [pc, #12]	@ (800120c <ssd1306_I2C_Write+0x38>)
 80011fe:	f000 fc75 	bl	8001aec <HAL_I2C_Master_Transmit>
}
 8001202:	bf00      	nop
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	200000f4 	.word	0x200000f4

08001210 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001214:	4b0e      	ldr	r3, [pc, #56]	@ (8001250 <HAL_Init+0x40>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a0d      	ldr	r2, [pc, #52]	@ (8001250 <HAL_Init+0x40>)
 800121a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800121e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001220:	4b0b      	ldr	r3, [pc, #44]	@ (8001250 <HAL_Init+0x40>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a0a      	ldr	r2, [pc, #40]	@ (8001250 <HAL_Init+0x40>)
 8001226:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800122a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800122c:	4b08      	ldr	r3, [pc, #32]	@ (8001250 <HAL_Init+0x40>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a07      	ldr	r2, [pc, #28]	@ (8001250 <HAL_Init+0x40>)
 8001232:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001236:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001238:	2003      	movs	r0, #3
 800123a:	f000 f931 	bl	80014a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800123e:	2000      	movs	r0, #0
 8001240:	f000 f808 	bl	8001254 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001244:	f7ff fb7c 	bl	8000940 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40023c00 	.word	0x40023c00

08001254 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800125c:	4b12      	ldr	r3, [pc, #72]	@ (80012a8 <HAL_InitTick+0x54>)
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <HAL_InitTick+0x58>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	4619      	mov	r1, r3
 8001266:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800126a:	fbb3 f3f1 	udiv	r3, r3, r1
 800126e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001272:	4618      	mov	r0, r3
 8001274:	f000 f93b 	bl	80014ee <HAL_SYSTICK_Config>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e00e      	b.n	80012a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2b0f      	cmp	r3, #15
 8001286:	d80a      	bhi.n	800129e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001288:	2200      	movs	r2, #0
 800128a:	6879      	ldr	r1, [r7, #4]
 800128c:	f04f 30ff 	mov.w	r0, #4294967295
 8001290:	f000 f911 	bl	80014b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001294:	4a06      	ldr	r2, [pc, #24]	@ (80012b0 <HAL_InitTick+0x5c>)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800129a:	2300      	movs	r3, #0
 800129c:	e000      	b.n	80012a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20000004 	.word	0x20000004
 80012ac:	20000014 	.word	0x20000014
 80012b0:	20000010 	.word	0x20000010

080012b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012b8:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <HAL_IncTick+0x20>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	461a      	mov	r2, r3
 80012be:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <HAL_IncTick+0x24>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4413      	add	r3, r2
 80012c4:	4a04      	ldr	r2, [pc, #16]	@ (80012d8 <HAL_IncTick+0x24>)
 80012c6:	6013      	str	r3, [r2, #0]
}
 80012c8:	bf00      	nop
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	20000014 	.word	0x20000014
 80012d8:	20000558 	.word	0x20000558

080012dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  return uwTick;
 80012e0:	4b03      	ldr	r3, [pc, #12]	@ (80012f0 <HAL_GetTick+0x14>)
 80012e2:	681b      	ldr	r3, [r3, #0]
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	20000558 	.word	0x20000558

080012f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012fc:	f7ff ffee 	bl	80012dc <HAL_GetTick>
 8001300:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800130c:	d005      	beq.n	800131a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800130e:	4b0a      	ldr	r3, [pc, #40]	@ (8001338 <HAL_Delay+0x44>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	461a      	mov	r2, r3
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	4413      	add	r3, r2
 8001318:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800131a:	bf00      	nop
 800131c:	f7ff ffde 	bl	80012dc <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	68fa      	ldr	r2, [r7, #12]
 8001328:	429a      	cmp	r2, r3
 800132a:	d8f7      	bhi.n	800131c <HAL_Delay+0x28>
  {
  }
}
 800132c:	bf00      	nop
 800132e:	bf00      	nop
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000014 	.word	0x20000014

0800133c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800133c:	b480      	push	{r7}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f003 0307 	and.w	r3, r3, #7
 800134a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800134c:	4b0c      	ldr	r3, [pc, #48]	@ (8001380 <__NVIC_SetPriorityGrouping+0x44>)
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001352:	68ba      	ldr	r2, [r7, #8]
 8001354:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001358:	4013      	ands	r3, r2
 800135a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001364:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001368:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800136c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800136e:	4a04      	ldr	r2, [pc, #16]	@ (8001380 <__NVIC_SetPriorityGrouping+0x44>)
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	60d3      	str	r3, [r2, #12]
}
 8001374:	bf00      	nop
 8001376:	3714      	adds	r7, #20
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr
 8001380:	e000ed00 	.word	0xe000ed00

08001384 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001388:	4b04      	ldr	r3, [pc, #16]	@ (800139c <__NVIC_GetPriorityGrouping+0x18>)
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	0a1b      	lsrs	r3, r3, #8
 800138e:	f003 0307 	and.w	r3, r3, #7
}
 8001392:	4618      	mov	r0, r3
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr
 800139c:	e000ed00 	.word	0xe000ed00

080013a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	6039      	str	r1, [r7, #0]
 80013aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	db0a      	blt.n	80013ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	b2da      	uxtb	r2, r3
 80013b8:	490c      	ldr	r1, [pc, #48]	@ (80013ec <__NVIC_SetPriority+0x4c>)
 80013ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013be:	0112      	lsls	r2, r2, #4
 80013c0:	b2d2      	uxtb	r2, r2
 80013c2:	440b      	add	r3, r1
 80013c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013c8:	e00a      	b.n	80013e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	b2da      	uxtb	r2, r3
 80013ce:	4908      	ldr	r1, [pc, #32]	@ (80013f0 <__NVIC_SetPriority+0x50>)
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	f003 030f 	and.w	r3, r3, #15
 80013d6:	3b04      	subs	r3, #4
 80013d8:	0112      	lsls	r2, r2, #4
 80013da:	b2d2      	uxtb	r2, r2
 80013dc:	440b      	add	r3, r1
 80013de:	761a      	strb	r2, [r3, #24]
}
 80013e0:	bf00      	nop
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr
 80013ec:	e000e100 	.word	0xe000e100
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b089      	sub	sp, #36	@ 0x24
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f003 0307 	and.w	r3, r3, #7
 8001406:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001408:	69fb      	ldr	r3, [r7, #28]
 800140a:	f1c3 0307 	rsb	r3, r3, #7
 800140e:	2b04      	cmp	r3, #4
 8001410:	bf28      	it	cs
 8001412:	2304      	movcs	r3, #4
 8001414:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	3304      	adds	r3, #4
 800141a:	2b06      	cmp	r3, #6
 800141c:	d902      	bls.n	8001424 <NVIC_EncodePriority+0x30>
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	3b03      	subs	r3, #3
 8001422:	e000      	b.n	8001426 <NVIC_EncodePriority+0x32>
 8001424:	2300      	movs	r3, #0
 8001426:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001428:	f04f 32ff 	mov.w	r2, #4294967295
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	fa02 f303 	lsl.w	r3, r2, r3
 8001432:	43da      	mvns	r2, r3
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	401a      	ands	r2, r3
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800143c:	f04f 31ff 	mov.w	r1, #4294967295
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	fa01 f303 	lsl.w	r3, r1, r3
 8001446:	43d9      	mvns	r1, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800144c:	4313      	orrs	r3, r2
         );
}
 800144e:	4618      	mov	r0, r3
 8001450:	3724      	adds	r7, #36	@ 0x24
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
	...

0800145c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	3b01      	subs	r3, #1
 8001468:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800146c:	d301      	bcc.n	8001472 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800146e:	2301      	movs	r3, #1
 8001470:	e00f      	b.n	8001492 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001472:	4a0a      	ldr	r2, [pc, #40]	@ (800149c <SysTick_Config+0x40>)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3b01      	subs	r3, #1
 8001478:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800147a:	210f      	movs	r1, #15
 800147c:	f04f 30ff 	mov.w	r0, #4294967295
 8001480:	f7ff ff8e 	bl	80013a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001484:	4b05      	ldr	r3, [pc, #20]	@ (800149c <SysTick_Config+0x40>)
 8001486:	2200      	movs	r2, #0
 8001488:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800148a:	4b04      	ldr	r3, [pc, #16]	@ (800149c <SysTick_Config+0x40>)
 800148c:	2207      	movs	r2, #7
 800148e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001490:	2300      	movs	r3, #0
}
 8001492:	4618      	mov	r0, r3
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	e000e010 	.word	0xe000e010

080014a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f7ff ff47 	bl	800133c <__NVIC_SetPriorityGrouping>
}
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b086      	sub	sp, #24
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	4603      	mov	r3, r0
 80014be:	60b9      	str	r1, [r7, #8]
 80014c0:	607a      	str	r2, [r7, #4]
 80014c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014c4:	2300      	movs	r3, #0
 80014c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014c8:	f7ff ff5c 	bl	8001384 <__NVIC_GetPriorityGrouping>
 80014cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	68b9      	ldr	r1, [r7, #8]
 80014d2:	6978      	ldr	r0, [r7, #20]
 80014d4:	f7ff ff8e 	bl	80013f4 <NVIC_EncodePriority>
 80014d8:	4602      	mov	r2, r0
 80014da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014de:	4611      	mov	r1, r2
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff ff5d 	bl	80013a0 <__NVIC_SetPriority>
}
 80014e6:	bf00      	nop
 80014e8:	3718      	adds	r7, #24
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}

080014ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ee:	b580      	push	{r7, lr}
 80014f0:	b082      	sub	sp, #8
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f7ff ffb0 	bl	800145c <SysTick_Config>
 80014fc:	4603      	mov	r3, r0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
	...

08001508 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001508:	b480      	push	{r7}
 800150a:	b089      	sub	sp, #36	@ 0x24
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001516:	2300      	movs	r3, #0
 8001518:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800151a:	2300      	movs	r3, #0
 800151c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800151e:	2300      	movs	r3, #0
 8001520:	61fb      	str	r3, [r7, #28]
 8001522:	e165      	b.n	80017f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001524:	2201      	movs	r2, #1
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	4013      	ands	r3, r2
 8001536:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001538:	693a      	ldr	r2, [r7, #16]
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	429a      	cmp	r2, r3
 800153e:	f040 8154 	bne.w	80017ea <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f003 0303 	and.w	r3, r3, #3
 800154a:	2b01      	cmp	r3, #1
 800154c:	d005      	beq.n	800155a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001556:	2b02      	cmp	r3, #2
 8001558:	d130      	bne.n	80015bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	005b      	lsls	r3, r3, #1
 8001564:	2203      	movs	r2, #3
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	43db      	mvns	r3, r3
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	4013      	ands	r3, r2
 8001570:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	68da      	ldr	r2, [r3, #12]
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	4313      	orrs	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	69ba      	ldr	r2, [r7, #24]
 8001588:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001590:	2201      	movs	r2, #1
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	43db      	mvns	r3, r3
 800159a:	69ba      	ldr	r2, [r7, #24]
 800159c:	4013      	ands	r3, r2
 800159e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	091b      	lsrs	r3, r3, #4
 80015a6:	f003 0201 	and.w	r2, r3, #1
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	69ba      	ldr	r2, [r7, #24]
 80015ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f003 0303 	and.w	r3, r3, #3
 80015c4:	2b03      	cmp	r3, #3
 80015c6:	d017      	beq.n	80015f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	2203      	movs	r2, #3
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	43db      	mvns	r3, r3
 80015da:	69ba      	ldr	r2, [r7, #24]
 80015dc:	4013      	ands	r3, r2
 80015de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	689a      	ldr	r2, [r3, #8]
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ec:	69ba      	ldr	r2, [r7, #24]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	69ba      	ldr	r2, [r7, #24]
 80015f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f003 0303 	and.w	r3, r3, #3
 8001600:	2b02      	cmp	r3, #2
 8001602:	d123      	bne.n	800164c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	08da      	lsrs	r2, r3, #3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	3208      	adds	r2, #8
 800160c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001610:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	f003 0307 	and.w	r3, r3, #7
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	220f      	movs	r2, #15
 800161c:	fa02 f303 	lsl.w	r3, r2, r3
 8001620:	43db      	mvns	r3, r3
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	4013      	ands	r3, r2
 8001626:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	691a      	ldr	r2, [r3, #16]
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	f003 0307 	and.w	r3, r3, #7
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	69ba      	ldr	r2, [r7, #24]
 800163a:	4313      	orrs	r3, r2
 800163c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	08da      	lsrs	r2, r3, #3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	3208      	adds	r2, #8
 8001646:	69b9      	ldr	r1, [r7, #24]
 8001648:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	2203      	movs	r2, #3
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	43db      	mvns	r3, r3
 800165e:	69ba      	ldr	r2, [r7, #24]
 8001660:	4013      	ands	r3, r2
 8001662:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f003 0203 	and.w	r2, r3, #3
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	4313      	orrs	r3, r2
 8001678:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001688:	2b00      	cmp	r3, #0
 800168a:	f000 80ae 	beq.w	80017ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	4b5d      	ldr	r3, [pc, #372]	@ (8001808 <HAL_GPIO_Init+0x300>)
 8001694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001696:	4a5c      	ldr	r2, [pc, #368]	@ (8001808 <HAL_GPIO_Init+0x300>)
 8001698:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800169c:	6453      	str	r3, [r2, #68]	@ 0x44
 800169e:	4b5a      	ldr	r3, [pc, #360]	@ (8001808 <HAL_GPIO_Init+0x300>)
 80016a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016aa:	4a58      	ldr	r2, [pc, #352]	@ (800180c <HAL_GPIO_Init+0x304>)
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	089b      	lsrs	r3, r3, #2
 80016b0:	3302      	adds	r3, #2
 80016b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	f003 0303 	and.w	r3, r3, #3
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	220f      	movs	r2, #15
 80016c2:	fa02 f303 	lsl.w	r3, r2, r3
 80016c6:	43db      	mvns	r3, r3
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	4013      	ands	r3, r2
 80016cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a4f      	ldr	r2, [pc, #316]	@ (8001810 <HAL_GPIO_Init+0x308>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d025      	beq.n	8001722 <HAL_GPIO_Init+0x21a>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a4e      	ldr	r2, [pc, #312]	@ (8001814 <HAL_GPIO_Init+0x30c>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d01f      	beq.n	800171e <HAL_GPIO_Init+0x216>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a4d      	ldr	r2, [pc, #308]	@ (8001818 <HAL_GPIO_Init+0x310>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d019      	beq.n	800171a <HAL_GPIO_Init+0x212>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a4c      	ldr	r2, [pc, #304]	@ (800181c <HAL_GPIO_Init+0x314>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d013      	beq.n	8001716 <HAL_GPIO_Init+0x20e>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a4b      	ldr	r2, [pc, #300]	@ (8001820 <HAL_GPIO_Init+0x318>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d00d      	beq.n	8001712 <HAL_GPIO_Init+0x20a>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a4a      	ldr	r2, [pc, #296]	@ (8001824 <HAL_GPIO_Init+0x31c>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d007      	beq.n	800170e <HAL_GPIO_Init+0x206>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a49      	ldr	r2, [pc, #292]	@ (8001828 <HAL_GPIO_Init+0x320>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d101      	bne.n	800170a <HAL_GPIO_Init+0x202>
 8001706:	2306      	movs	r3, #6
 8001708:	e00c      	b.n	8001724 <HAL_GPIO_Init+0x21c>
 800170a:	2307      	movs	r3, #7
 800170c:	e00a      	b.n	8001724 <HAL_GPIO_Init+0x21c>
 800170e:	2305      	movs	r3, #5
 8001710:	e008      	b.n	8001724 <HAL_GPIO_Init+0x21c>
 8001712:	2304      	movs	r3, #4
 8001714:	e006      	b.n	8001724 <HAL_GPIO_Init+0x21c>
 8001716:	2303      	movs	r3, #3
 8001718:	e004      	b.n	8001724 <HAL_GPIO_Init+0x21c>
 800171a:	2302      	movs	r3, #2
 800171c:	e002      	b.n	8001724 <HAL_GPIO_Init+0x21c>
 800171e:	2301      	movs	r3, #1
 8001720:	e000      	b.n	8001724 <HAL_GPIO_Init+0x21c>
 8001722:	2300      	movs	r3, #0
 8001724:	69fa      	ldr	r2, [r7, #28]
 8001726:	f002 0203 	and.w	r2, r2, #3
 800172a:	0092      	lsls	r2, r2, #2
 800172c:	4093      	lsls	r3, r2
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	4313      	orrs	r3, r2
 8001732:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001734:	4935      	ldr	r1, [pc, #212]	@ (800180c <HAL_GPIO_Init+0x304>)
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	089b      	lsrs	r3, r3, #2
 800173a:	3302      	adds	r3, #2
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001742:	4b3a      	ldr	r3, [pc, #232]	@ (800182c <HAL_GPIO_Init+0x324>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	43db      	mvns	r3, r3
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	4013      	ands	r3, r2
 8001750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d003      	beq.n	8001766 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001766:	4a31      	ldr	r2, [pc, #196]	@ (800182c <HAL_GPIO_Init+0x324>)
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800176c:	4b2f      	ldr	r3, [pc, #188]	@ (800182c <HAL_GPIO_Init+0x324>)
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	43db      	mvns	r3, r3
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	4013      	ands	r3, r2
 800177a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d003      	beq.n	8001790 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	4313      	orrs	r3, r2
 800178e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001790:	4a26      	ldr	r2, [pc, #152]	@ (800182c <HAL_GPIO_Init+0x324>)
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001796:	4b25      	ldr	r3, [pc, #148]	@ (800182c <HAL_GPIO_Init+0x324>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	43db      	mvns	r3, r3
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	4013      	ands	r3, r2
 80017a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d003      	beq.n	80017ba <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017ba:	4a1c      	ldr	r2, [pc, #112]	@ (800182c <HAL_GPIO_Init+0x324>)
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017c0:	4b1a      	ldr	r3, [pc, #104]	@ (800182c <HAL_GPIO_Init+0x324>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	43db      	mvns	r3, r3
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	4013      	ands	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d003      	beq.n	80017e4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80017dc:	69ba      	ldr	r2, [r7, #24]
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017e4:	4a11      	ldr	r2, [pc, #68]	@ (800182c <HAL_GPIO_Init+0x324>)
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	3301      	adds	r3, #1
 80017ee:	61fb      	str	r3, [r7, #28]
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	2b0f      	cmp	r3, #15
 80017f4:	f67f ae96 	bls.w	8001524 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017f8:	bf00      	nop
 80017fa:	bf00      	nop
 80017fc:	3724      	adds	r7, #36	@ 0x24
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	40023800 	.word	0x40023800
 800180c:	40013800 	.word	0x40013800
 8001810:	40020000 	.word	0x40020000
 8001814:	40020400 	.word	0x40020400
 8001818:	40020800 	.word	0x40020800
 800181c:	40020c00 	.word	0x40020c00
 8001820:	40021000 	.word	0x40021000
 8001824:	40021400 	.word	0x40021400
 8001828:	40021800 	.word	0x40021800
 800182c:	40013c00 	.word	0x40013c00

08001830 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	460b      	mov	r3, r1
 800183a:	807b      	strh	r3, [r7, #2]
 800183c:	4613      	mov	r3, r2
 800183e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001840:	787b      	ldrb	r3, [r7, #1]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d003      	beq.n	800184e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001846:	887a      	ldrh	r2, [r7, #2]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800184c:	e003      	b.n	8001856 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800184e:	887b      	ldrh	r3, [r7, #2]
 8001850:	041a      	lsls	r2, r3, #16
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	619a      	str	r2, [r3, #24]
}
 8001856:	bf00      	nop
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
	...

08001864 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d101      	bne.n	8001876 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e12b      	b.n	8001ace <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800187c:	b2db      	uxtb	r3, r3
 800187e:	2b00      	cmp	r3, #0
 8001880:	d106      	bne.n	8001890 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f7ff f880 	bl	8000990 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2224      	movs	r2, #36	@ 0x24
 8001894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f022 0201 	bic.w	r2, r2, #1
 80018a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80018b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80018c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80018c8:	f000 fe8a 	bl	80025e0 <HAL_RCC_GetPCLK1Freq>
 80018cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	4a81      	ldr	r2, [pc, #516]	@ (8001ad8 <HAL_I2C_Init+0x274>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d807      	bhi.n	80018e8 <HAL_I2C_Init+0x84>
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	4a80      	ldr	r2, [pc, #512]	@ (8001adc <HAL_I2C_Init+0x278>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	bf94      	ite	ls
 80018e0:	2301      	movls	r3, #1
 80018e2:	2300      	movhi	r3, #0
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	e006      	b.n	80018f6 <HAL_I2C_Init+0x92>
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	4a7d      	ldr	r2, [pc, #500]	@ (8001ae0 <HAL_I2C_Init+0x27c>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	bf94      	ite	ls
 80018f0:	2301      	movls	r3, #1
 80018f2:	2300      	movhi	r3, #0
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e0e7      	b.n	8001ace <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	4a78      	ldr	r2, [pc, #480]	@ (8001ae4 <HAL_I2C_Init+0x280>)
 8001902:	fba2 2303 	umull	r2, r3, r2, r3
 8001906:	0c9b      	lsrs	r3, r3, #18
 8001908:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	68ba      	ldr	r2, [r7, #8]
 800191a:	430a      	orrs	r2, r1
 800191c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	6a1b      	ldr	r3, [r3, #32]
 8001924:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	4a6a      	ldr	r2, [pc, #424]	@ (8001ad8 <HAL_I2C_Init+0x274>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d802      	bhi.n	8001938 <HAL_I2C_Init+0xd4>
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	3301      	adds	r3, #1
 8001936:	e009      	b.n	800194c <HAL_I2C_Init+0xe8>
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800193e:	fb02 f303 	mul.w	r3, r2, r3
 8001942:	4a69      	ldr	r2, [pc, #420]	@ (8001ae8 <HAL_I2C_Init+0x284>)
 8001944:	fba2 2303 	umull	r2, r3, r2, r3
 8001948:	099b      	lsrs	r3, r3, #6
 800194a:	3301      	adds	r3, #1
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	6812      	ldr	r2, [r2, #0]
 8001950:	430b      	orrs	r3, r1
 8001952:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	69db      	ldr	r3, [r3, #28]
 800195a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800195e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	495c      	ldr	r1, [pc, #368]	@ (8001ad8 <HAL_I2C_Init+0x274>)
 8001968:	428b      	cmp	r3, r1
 800196a:	d819      	bhi.n	80019a0 <HAL_I2C_Init+0x13c>
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	1e59      	subs	r1, r3, #1
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	fbb1 f3f3 	udiv	r3, r1, r3
 800197a:	1c59      	adds	r1, r3, #1
 800197c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001980:	400b      	ands	r3, r1
 8001982:	2b00      	cmp	r3, #0
 8001984:	d00a      	beq.n	800199c <HAL_I2C_Init+0x138>
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	1e59      	subs	r1, r3, #1
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	fbb1 f3f3 	udiv	r3, r1, r3
 8001994:	3301      	adds	r3, #1
 8001996:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800199a:	e051      	b.n	8001a40 <HAL_I2C_Init+0x1dc>
 800199c:	2304      	movs	r3, #4
 800199e:	e04f      	b.n	8001a40 <HAL_I2C_Init+0x1dc>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d111      	bne.n	80019cc <HAL_I2C_Init+0x168>
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	1e58      	subs	r0, r3, #1
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6859      	ldr	r1, [r3, #4]
 80019b0:	460b      	mov	r3, r1
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	440b      	add	r3, r1
 80019b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80019ba:	3301      	adds	r3, #1
 80019bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	bf0c      	ite	eq
 80019c4:	2301      	moveq	r3, #1
 80019c6:	2300      	movne	r3, #0
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	e012      	b.n	80019f2 <HAL_I2C_Init+0x18e>
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	1e58      	subs	r0, r3, #1
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6859      	ldr	r1, [r3, #4]
 80019d4:	460b      	mov	r3, r1
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	440b      	add	r3, r1
 80019da:	0099      	lsls	r1, r3, #2
 80019dc:	440b      	add	r3, r1
 80019de:	fbb0 f3f3 	udiv	r3, r0, r3
 80019e2:	3301      	adds	r3, #1
 80019e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	bf0c      	ite	eq
 80019ec:	2301      	moveq	r3, #1
 80019ee:	2300      	movne	r3, #0
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <HAL_I2C_Init+0x196>
 80019f6:	2301      	movs	r3, #1
 80019f8:	e022      	b.n	8001a40 <HAL_I2C_Init+0x1dc>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d10e      	bne.n	8001a20 <HAL_I2C_Init+0x1bc>
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	1e58      	subs	r0, r3, #1
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6859      	ldr	r1, [r3, #4]
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	005b      	lsls	r3, r3, #1
 8001a0e:	440b      	add	r3, r1
 8001a10:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a14:	3301      	adds	r3, #1
 8001a16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a1e:	e00f      	b.n	8001a40 <HAL_I2C_Init+0x1dc>
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	1e58      	subs	r0, r3, #1
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6859      	ldr	r1, [r3, #4]
 8001a28:	460b      	mov	r3, r1
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	440b      	add	r3, r1
 8001a2e:	0099      	lsls	r1, r3, #2
 8001a30:	440b      	add	r3, r1
 8001a32:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a36:	3301      	adds	r3, #1
 8001a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a3c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a40:	6879      	ldr	r1, [r7, #4]
 8001a42:	6809      	ldr	r1, [r1, #0]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	69da      	ldr	r2, [r3, #28]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6a1b      	ldr	r3, [r3, #32]
 8001a5a:	431a      	orrs	r2, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	430a      	orrs	r2, r1
 8001a62:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001a6e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	6911      	ldr	r1, [r2, #16]
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	68d2      	ldr	r2, [r2, #12]
 8001a7a:	4311      	orrs	r1, r2
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	6812      	ldr	r2, [r2, #0]
 8001a80:	430b      	orrs	r3, r1
 8001a82:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	68db      	ldr	r3, [r3, #12]
 8001a8a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	695a      	ldr	r2, [r3, #20]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	431a      	orrs	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	430a      	orrs	r2, r1
 8001a9e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f042 0201 	orr.w	r2, r2, #1
 8001aae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2220      	movs	r2, #32
 8001aba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001acc:	2300      	movs	r3, #0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	000186a0 	.word	0x000186a0
 8001adc:	001e847f 	.word	0x001e847f
 8001ae0:	003d08ff 	.word	0x003d08ff
 8001ae4:	431bde83 	.word	0x431bde83
 8001ae8:	10624dd3 	.word	0x10624dd3

08001aec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b088      	sub	sp, #32
 8001af0:	af02      	add	r7, sp, #8
 8001af2:	60f8      	str	r0, [r7, #12]
 8001af4:	607a      	str	r2, [r7, #4]
 8001af6:	461a      	mov	r2, r3
 8001af8:	460b      	mov	r3, r1
 8001afa:	817b      	strh	r3, [r7, #10]
 8001afc:	4613      	mov	r3, r2
 8001afe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001b00:	f7ff fbec 	bl	80012dc <HAL_GetTick>
 8001b04:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	2b20      	cmp	r3, #32
 8001b10:	f040 80e0 	bne.w	8001cd4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	9300      	str	r3, [sp, #0]
 8001b18:	2319      	movs	r3, #25
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	4970      	ldr	r1, [pc, #448]	@ (8001ce0 <HAL_I2C_Master_Transmit+0x1f4>)
 8001b1e:	68f8      	ldr	r0, [r7, #12]
 8001b20:	f000 fa92 	bl	8002048 <I2C_WaitOnFlagUntilTimeout>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	e0d3      	b.n	8001cd6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d101      	bne.n	8001b3c <HAL_I2C_Master_Transmit+0x50>
 8001b38:	2302      	movs	r3, #2
 8001b3a:	e0cc      	b.n	8001cd6 <HAL_I2C_Master_Transmit+0x1ea>
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d007      	beq.n	8001b62 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f042 0201 	orr.w	r2, r2, #1
 8001b60:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b70:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2221      	movs	r2, #33	@ 0x21
 8001b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2210      	movs	r2, #16
 8001b7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2200      	movs	r2, #0
 8001b86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	893a      	ldrh	r2, [r7, #8]
 8001b92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	4a50      	ldr	r2, [pc, #320]	@ (8001ce4 <HAL_I2C_Master_Transmit+0x1f8>)
 8001ba2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001ba4:	8979      	ldrh	r1, [r7, #10]
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	6a3a      	ldr	r2, [r7, #32]
 8001baa:	68f8      	ldr	r0, [r7, #12]
 8001bac:	f000 f9ca 	bl	8001f44 <I2C_MasterRequestWrite>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e08d      	b.n	8001cd6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bba:	2300      	movs	r3, #0
 8001bbc:	613b      	str	r3, [r7, #16]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	695b      	ldr	r3, [r3, #20]
 8001bc4:	613b      	str	r3, [r7, #16]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	613b      	str	r3, [r7, #16]
 8001bce:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001bd0:	e066      	b.n	8001ca0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bd2:	697a      	ldr	r2, [r7, #20]
 8001bd4:	6a39      	ldr	r1, [r7, #32]
 8001bd6:	68f8      	ldr	r0, [r7, #12]
 8001bd8:	f000 fb50 	bl	800227c <I2C_WaitOnTXEFlagUntilTimeout>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d00d      	beq.n	8001bfe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be6:	2b04      	cmp	r3, #4
 8001be8:	d107      	bne.n	8001bfa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001bf8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e06b      	b.n	8001cd6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c02:	781a      	ldrb	r2, [r3, #0]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c0e:	1c5a      	adds	r2, r3, #1
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	b29a      	uxth	r2, r3
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c26:	3b01      	subs	r3, #1
 8001c28:	b29a      	uxth	r2, r3
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	695b      	ldr	r3, [r3, #20]
 8001c34:	f003 0304 	and.w	r3, r3, #4
 8001c38:	2b04      	cmp	r3, #4
 8001c3a:	d11b      	bne.n	8001c74 <HAL_I2C_Master_Transmit+0x188>
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d017      	beq.n	8001c74 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c48:	781a      	ldrb	r2, [r3, #0]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c54:	1c5a      	adds	r2, r3, #1
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	3b01      	subs	r3, #1
 8001c62:	b29a      	uxth	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c6c:	3b01      	subs	r3, #1
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c74:	697a      	ldr	r2, [r7, #20]
 8001c76:	6a39      	ldr	r1, [r7, #32]
 8001c78:	68f8      	ldr	r0, [r7, #12]
 8001c7a:	f000 fb47 	bl	800230c <I2C_WaitOnBTFFlagUntilTimeout>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d00d      	beq.n	8001ca0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c88:	2b04      	cmp	r3, #4
 8001c8a:	d107      	bne.n	8001c9c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c9a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e01a      	b.n	8001cd6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d194      	bne.n	8001bd2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2220      	movs	r2, #32
 8001cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	e000      	b.n	8001cd6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001cd4:	2302      	movs	r3, #2
  }
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3718      	adds	r7, #24
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	00100002 	.word	0x00100002
 8001ce4:	ffff0000 	.word	0xffff0000

08001ce8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b08a      	sub	sp, #40	@ 0x28
 8001cec:	af02      	add	r7, sp, #8
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	607a      	str	r2, [r7, #4]
 8001cf2:	603b      	str	r3, [r7, #0]
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001cf8:	f7ff faf0 	bl	80012dc <HAL_GetTick>
 8001cfc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	2b20      	cmp	r3, #32
 8001d0c:	f040 8111 	bne.w	8001f32 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	9300      	str	r3, [sp, #0]
 8001d14:	2319      	movs	r3, #25
 8001d16:	2201      	movs	r2, #1
 8001d18:	4988      	ldr	r1, [pc, #544]	@ (8001f3c <HAL_I2C_IsDeviceReady+0x254>)
 8001d1a:	68f8      	ldr	r0, [r7, #12]
 8001d1c:	f000 f994 	bl	8002048 <I2C_WaitOnFlagUntilTimeout>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001d26:	2302      	movs	r3, #2
 8001d28:	e104      	b.n	8001f34 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d101      	bne.n	8001d38 <HAL_I2C_IsDeviceReady+0x50>
 8001d34:	2302      	movs	r3, #2
 8001d36:	e0fd      	b.n	8001f34 <HAL_I2C_IsDeviceReady+0x24c>
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d007      	beq.n	8001d5e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f042 0201 	orr.w	r2, r2, #1
 8001d5c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d6c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2224      	movs	r2, #36	@ 0x24
 8001d72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4a70      	ldr	r2, [pc, #448]	@ (8001f40 <HAL_I2C_IsDeviceReady+0x258>)
 8001d80:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d90:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	9300      	str	r3, [sp, #0]
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001d9e:	68f8      	ldr	r0, [r7, #12]
 8001da0:	f000 f952 	bl	8002048 <I2C_WaitOnFlagUntilTimeout>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d00d      	beq.n	8001dc6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001db4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001db8:	d103      	bne.n	8001dc2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dc0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e0b6      	b.n	8001f34 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001dc6:	897b      	ldrh	r3, [r7, #10]
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	461a      	mov	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001dd4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001dd6:	f7ff fa81 	bl	80012dc <HAL_GetTick>
 8001dda:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	695b      	ldr	r3, [r3, #20]
 8001de2:	f003 0302 	and.w	r3, r3, #2
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	bf0c      	ite	eq
 8001dea:	2301      	moveq	r3, #1
 8001dec:	2300      	movne	r3, #0
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	695b      	ldr	r3, [r3, #20]
 8001df8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e00:	bf0c      	ite	eq
 8001e02:	2301      	moveq	r3, #1
 8001e04:	2300      	movne	r3, #0
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001e0a:	e025      	b.n	8001e58 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001e0c:	f7ff fa66 	bl	80012dc <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	683a      	ldr	r2, [r7, #0]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d302      	bcc.n	8001e22 <HAL_I2C_IsDeviceReady+0x13a>
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d103      	bne.n	8001e2a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	22a0      	movs	r2, #160	@ 0xa0
 8001e26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	695b      	ldr	r3, [r3, #20]
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	bf0c      	ite	eq
 8001e38:	2301      	moveq	r3, #1
 8001e3a:	2300      	movne	r3, #0
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	695b      	ldr	r3, [r3, #20]
 8001e46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e4e:	bf0c      	ite	eq
 8001e50:	2301      	moveq	r3, #1
 8001e52:	2300      	movne	r3, #0
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2ba0      	cmp	r3, #160	@ 0xa0
 8001e62:	d005      	beq.n	8001e70 <HAL_I2C_IsDeviceReady+0x188>
 8001e64:	7dfb      	ldrb	r3, [r7, #23]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d102      	bne.n	8001e70 <HAL_I2C_IsDeviceReady+0x188>
 8001e6a:	7dbb      	ldrb	r3, [r7, #22]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d0cd      	beq.n	8001e0c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2220      	movs	r2, #32
 8001e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	695b      	ldr	r3, [r3, #20]
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d129      	bne.n	8001eda <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e94:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e96:	2300      	movs	r3, #0
 8001e98:	613b      	str	r3, [r7, #16]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	695b      	ldr	r3, [r3, #20]
 8001ea0:	613b      	str	r3, [r7, #16]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	613b      	str	r3, [r7, #16]
 8001eaa:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	2319      	movs	r3, #25
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	4921      	ldr	r1, [pc, #132]	@ (8001f3c <HAL_I2C_IsDeviceReady+0x254>)
 8001eb6:	68f8      	ldr	r0, [r7, #12]
 8001eb8:	f000 f8c6 	bl	8002048 <I2C_WaitOnFlagUntilTimeout>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e036      	b.n	8001f34 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2220      	movs	r2, #32
 8001eca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	e02c      	b.n	8001f34 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ee8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001ef2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	9300      	str	r3, [sp, #0]
 8001ef8:	2319      	movs	r3, #25
 8001efa:	2201      	movs	r2, #1
 8001efc:	490f      	ldr	r1, [pc, #60]	@ (8001f3c <HAL_I2C_IsDeviceReady+0x254>)
 8001efe:	68f8      	ldr	r0, [r7, #12]
 8001f00:	f000 f8a2 	bl	8002048 <I2C_WaitOnFlagUntilTimeout>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e012      	b.n	8001f34 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	3301      	adds	r3, #1
 8001f12:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	f4ff af32 	bcc.w	8001d82 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2220      	movs	r2, #32
 8001f22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e000      	b.n	8001f34 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8001f32:	2302      	movs	r3, #2
  }
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3720      	adds	r7, #32
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	00100002 	.word	0x00100002
 8001f40:	ffff0000 	.word	0xffff0000

08001f44 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b088      	sub	sp, #32
 8001f48:	af02      	add	r7, sp, #8
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	607a      	str	r2, [r7, #4]
 8001f4e:	603b      	str	r3, [r7, #0]
 8001f50:	460b      	mov	r3, r1
 8001f52:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f58:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	2b08      	cmp	r3, #8
 8001f5e:	d006      	beq.n	8001f6e <I2C_MasterRequestWrite+0x2a>
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d003      	beq.n	8001f6e <I2C_MasterRequestWrite+0x2a>
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001f6c:	d108      	bne.n	8001f80 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f7c:	601a      	str	r2, [r3, #0]
 8001f7e:	e00b      	b.n	8001f98 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f84:	2b12      	cmp	r3, #18
 8001f86:	d107      	bne.n	8001f98 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f96:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	9300      	str	r3, [sp, #0]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001fa4:	68f8      	ldr	r0, [r7, #12]
 8001fa6:	f000 f84f 	bl	8002048 <I2C_WaitOnFlagUntilTimeout>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d00d      	beq.n	8001fcc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fbe:	d103      	bne.n	8001fc8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fc6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e035      	b.n	8002038 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	691b      	ldr	r3, [r3, #16]
 8001fd0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001fd4:	d108      	bne.n	8001fe8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001fd6:	897b      	ldrh	r3, [r7, #10]
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	461a      	mov	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001fe4:	611a      	str	r2, [r3, #16]
 8001fe6:	e01b      	b.n	8002020 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001fe8:	897b      	ldrh	r3, [r7, #10]
 8001fea:	11db      	asrs	r3, r3, #7
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	f003 0306 	and.w	r3, r3, #6
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	f063 030f 	orn	r3, r3, #15
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	490e      	ldr	r1, [pc, #56]	@ (8002040 <I2C_MasterRequestWrite+0xfc>)
 8002006:	68f8      	ldr	r0, [r7, #12]
 8002008:	f000 f898 	bl	800213c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e010      	b.n	8002038 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002016:	897b      	ldrh	r3, [r7, #10]
 8002018:	b2da      	uxtb	r2, r3
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	4907      	ldr	r1, [pc, #28]	@ (8002044 <I2C_MasterRequestWrite+0x100>)
 8002026:	68f8      	ldr	r0, [r7, #12]
 8002028:	f000 f888 	bl	800213c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e000      	b.n	8002038 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	3718      	adds	r7, #24
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	00010008 	.word	0x00010008
 8002044:	00010002 	.word	0x00010002

08002048 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	603b      	str	r3, [r7, #0]
 8002054:	4613      	mov	r3, r2
 8002056:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002058:	e048      	b.n	80020ec <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002060:	d044      	beq.n	80020ec <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002062:	f7ff f93b 	bl	80012dc <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	683a      	ldr	r2, [r7, #0]
 800206e:	429a      	cmp	r2, r3
 8002070:	d302      	bcc.n	8002078 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d139      	bne.n	80020ec <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	0c1b      	lsrs	r3, r3, #16
 800207c:	b2db      	uxtb	r3, r3
 800207e:	2b01      	cmp	r3, #1
 8002080:	d10d      	bne.n	800209e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	695b      	ldr	r3, [r3, #20]
 8002088:	43da      	mvns	r2, r3
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	4013      	ands	r3, r2
 800208e:	b29b      	uxth	r3, r3
 8002090:	2b00      	cmp	r3, #0
 8002092:	bf0c      	ite	eq
 8002094:	2301      	moveq	r3, #1
 8002096:	2300      	movne	r3, #0
 8002098:	b2db      	uxtb	r3, r3
 800209a:	461a      	mov	r2, r3
 800209c:	e00c      	b.n	80020b8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	43da      	mvns	r2, r3
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	4013      	ands	r3, r2
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	bf0c      	ite	eq
 80020b0:	2301      	moveq	r3, #1
 80020b2:	2300      	movne	r3, #0
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	461a      	mov	r2, r3
 80020b8:	79fb      	ldrb	r3, [r7, #7]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d116      	bne.n	80020ec <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2200      	movs	r2, #0
 80020c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2220      	movs	r2, #32
 80020c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	2200      	movs	r2, #0
 80020d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d8:	f043 0220 	orr.w	r2, r3, #32
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e023      	b.n	8002134 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	0c1b      	lsrs	r3, r3, #16
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d10d      	bne.n	8002112 <I2C_WaitOnFlagUntilTimeout+0xca>
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	695b      	ldr	r3, [r3, #20]
 80020fc:	43da      	mvns	r2, r3
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	4013      	ands	r3, r2
 8002102:	b29b      	uxth	r3, r3
 8002104:	2b00      	cmp	r3, #0
 8002106:	bf0c      	ite	eq
 8002108:	2301      	moveq	r3, #1
 800210a:	2300      	movne	r3, #0
 800210c:	b2db      	uxtb	r3, r3
 800210e:	461a      	mov	r2, r3
 8002110:	e00c      	b.n	800212c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	699b      	ldr	r3, [r3, #24]
 8002118:	43da      	mvns	r2, r3
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	4013      	ands	r3, r2
 800211e:	b29b      	uxth	r3, r3
 8002120:	2b00      	cmp	r3, #0
 8002122:	bf0c      	ite	eq
 8002124:	2301      	moveq	r3, #1
 8002126:	2300      	movne	r3, #0
 8002128:	b2db      	uxtb	r3, r3
 800212a:	461a      	mov	r2, r3
 800212c:	79fb      	ldrb	r3, [r7, #7]
 800212e:	429a      	cmp	r2, r3
 8002130:	d093      	beq.n	800205a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002132:	2300      	movs	r3, #0
}
 8002134:	4618      	mov	r0, r3
 8002136:	3710      	adds	r7, #16
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
 8002148:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800214a:	e071      	b.n	8002230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	695b      	ldr	r3, [r3, #20]
 8002152:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002156:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800215a:	d123      	bne.n	80021a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800216a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002174:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2200      	movs	r2, #0
 800217a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2220      	movs	r2, #32
 8002180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2200      	movs	r2, #0
 8002188:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002190:	f043 0204 	orr.w	r2, r3, #4
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e067      	b.n	8002274 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021aa:	d041      	beq.n	8002230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021ac:	f7ff f896 	bl	80012dc <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d302      	bcc.n	80021c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d136      	bne.n	8002230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	0c1b      	lsrs	r3, r3, #16
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d10c      	bne.n	80021e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	695b      	ldr	r3, [r3, #20]
 80021d2:	43da      	mvns	r2, r3
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	4013      	ands	r3, r2
 80021d8:	b29b      	uxth	r3, r3
 80021da:	2b00      	cmp	r3, #0
 80021dc:	bf14      	ite	ne
 80021de:	2301      	movne	r3, #1
 80021e0:	2300      	moveq	r3, #0
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	e00b      	b.n	80021fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	43da      	mvns	r2, r3
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	4013      	ands	r3, r2
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	bf14      	ite	ne
 80021f8:	2301      	movne	r3, #1
 80021fa:	2300      	moveq	r3, #0
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d016      	beq.n	8002230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2200      	movs	r2, #0
 8002206:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2220      	movs	r2, #32
 800220c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2200      	movs	r2, #0
 8002214:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221c:	f043 0220 	orr.w	r2, r3, #32
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2200      	movs	r2, #0
 8002228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e021      	b.n	8002274 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	0c1b      	lsrs	r3, r3, #16
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b01      	cmp	r3, #1
 8002238:	d10c      	bne.n	8002254 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	695b      	ldr	r3, [r3, #20]
 8002240:	43da      	mvns	r2, r3
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	4013      	ands	r3, r2
 8002246:	b29b      	uxth	r3, r3
 8002248:	2b00      	cmp	r3, #0
 800224a:	bf14      	ite	ne
 800224c:	2301      	movne	r3, #1
 800224e:	2300      	moveq	r3, #0
 8002250:	b2db      	uxtb	r3, r3
 8002252:	e00b      	b.n	800226c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	43da      	mvns	r2, r3
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	4013      	ands	r3, r2
 8002260:	b29b      	uxth	r3, r3
 8002262:	2b00      	cmp	r3, #0
 8002264:	bf14      	ite	ne
 8002266:	2301      	movne	r3, #1
 8002268:	2300      	moveq	r3, #0
 800226a:	b2db      	uxtb	r3, r3
 800226c:	2b00      	cmp	r3, #0
 800226e:	f47f af6d 	bne.w	800214c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	3710      	adds	r7, #16
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002288:	e034      	b.n	80022f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800228a:	68f8      	ldr	r0, [r7, #12]
 800228c:	f000 f886 	bl	800239c <I2C_IsAcknowledgeFailed>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e034      	b.n	8002304 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a0:	d028      	beq.n	80022f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022a2:	f7ff f81b 	bl	80012dc <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	68ba      	ldr	r2, [r7, #8]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d302      	bcc.n	80022b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d11d      	bne.n	80022f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022c2:	2b80      	cmp	r3, #128	@ 0x80
 80022c4:	d016      	beq.n	80022f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2220      	movs	r2, #32
 80022d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e0:	f043 0220 	orr.w	r2, r3, #32
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2200      	movs	r2, #0
 80022ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e007      	b.n	8002304 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022fe:	2b80      	cmp	r3, #128	@ 0x80
 8002300:	d1c3      	bne.n	800228a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002302:	2300      	movs	r3, #0
}
 8002304:	4618      	mov	r0, r3
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002318:	e034      	b.n	8002384 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800231a:	68f8      	ldr	r0, [r7, #12]
 800231c:	f000 f83e 	bl	800239c <I2C_IsAcknowledgeFailed>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e034      	b.n	8002394 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002330:	d028      	beq.n	8002384 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002332:	f7fe ffd3 	bl	80012dc <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	68ba      	ldr	r2, [r7, #8]
 800233e:	429a      	cmp	r2, r3
 8002340:	d302      	bcc.n	8002348 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d11d      	bne.n	8002384 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	695b      	ldr	r3, [r3, #20]
 800234e:	f003 0304 	and.w	r3, r3, #4
 8002352:	2b04      	cmp	r3, #4
 8002354:	d016      	beq.n	8002384 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2200      	movs	r2, #0
 800235a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2220      	movs	r2, #32
 8002360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2200      	movs	r2, #0
 8002368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002370:	f043 0220 	orr.w	r2, r3, #32
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e007      	b.n	8002394 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	f003 0304 	and.w	r3, r3, #4
 800238e:	2b04      	cmp	r3, #4
 8002390:	d1c3      	bne.n	800231a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002392:	2300      	movs	r3, #0
}
 8002394:	4618      	mov	r0, r3
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	695b      	ldr	r3, [r3, #20]
 80023aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023b2:	d11b      	bne.n	80023ec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80023bc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2220      	movs	r2, #32
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d8:	f043 0204 	orr.w	r2, r3, #4
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e000      	b.n	80023ee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
	...

080023fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d101      	bne.n	8002410 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	e0cc      	b.n	80025aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002410:	4b68      	ldr	r3, [pc, #416]	@ (80025b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 030f 	and.w	r3, r3, #15
 8002418:	683a      	ldr	r2, [r7, #0]
 800241a:	429a      	cmp	r2, r3
 800241c:	d90c      	bls.n	8002438 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800241e:	4b65      	ldr	r3, [pc, #404]	@ (80025b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002420:	683a      	ldr	r2, [r7, #0]
 8002422:	b2d2      	uxtb	r2, r2
 8002424:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002426:	4b63      	ldr	r3, [pc, #396]	@ (80025b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 030f 	and.w	r3, r3, #15
 800242e:	683a      	ldr	r2, [r7, #0]
 8002430:	429a      	cmp	r2, r3
 8002432:	d001      	beq.n	8002438 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e0b8      	b.n	80025aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0302 	and.w	r3, r3, #2
 8002440:	2b00      	cmp	r3, #0
 8002442:	d020      	beq.n	8002486 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0304 	and.w	r3, r3, #4
 800244c:	2b00      	cmp	r3, #0
 800244e:	d005      	beq.n	800245c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002450:	4b59      	ldr	r3, [pc, #356]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	4a58      	ldr	r2, [pc, #352]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002456:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800245a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0308 	and.w	r3, r3, #8
 8002464:	2b00      	cmp	r3, #0
 8002466:	d005      	beq.n	8002474 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002468:	4b53      	ldr	r3, [pc, #332]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	4a52      	ldr	r2, [pc, #328]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 800246e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002472:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002474:	4b50      	ldr	r3, [pc, #320]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	494d      	ldr	r1, [pc, #308]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002482:	4313      	orrs	r3, r2
 8002484:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b00      	cmp	r3, #0
 8002490:	d044      	beq.n	800251c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d107      	bne.n	80024aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800249a:	4b47      	ldr	r3, [pc, #284]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d119      	bne.n	80024da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e07f      	b.n	80025aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d003      	beq.n	80024ba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024b6:	2b03      	cmp	r3, #3
 80024b8:	d107      	bne.n	80024ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024ba:	4b3f      	ldr	r3, [pc, #252]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d109      	bne.n	80024da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e06f      	b.n	80025aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ca:	4b3b      	ldr	r3, [pc, #236]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0302 	and.w	r3, r3, #2
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e067      	b.n	80025aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024da:	4b37      	ldr	r3, [pc, #220]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f023 0203 	bic.w	r2, r3, #3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	4934      	ldr	r1, [pc, #208]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 80024e8:	4313      	orrs	r3, r2
 80024ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024ec:	f7fe fef6 	bl	80012dc <HAL_GetTick>
 80024f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024f2:	e00a      	b.n	800250a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024f4:	f7fe fef2 	bl	80012dc <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002502:	4293      	cmp	r3, r2
 8002504:	d901      	bls.n	800250a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e04f      	b.n	80025aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800250a:	4b2b      	ldr	r3, [pc, #172]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f003 020c 	and.w	r2, r3, #12
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	429a      	cmp	r2, r3
 800251a:	d1eb      	bne.n	80024f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800251c:	4b25      	ldr	r3, [pc, #148]	@ (80025b4 <HAL_RCC_ClockConfig+0x1b8>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 030f 	and.w	r3, r3, #15
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	429a      	cmp	r2, r3
 8002528:	d20c      	bcs.n	8002544 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800252a:	4b22      	ldr	r3, [pc, #136]	@ (80025b4 <HAL_RCC_ClockConfig+0x1b8>)
 800252c:	683a      	ldr	r2, [r7, #0]
 800252e:	b2d2      	uxtb	r2, r2
 8002530:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002532:	4b20      	ldr	r3, [pc, #128]	@ (80025b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 030f 	and.w	r3, r3, #15
 800253a:	683a      	ldr	r2, [r7, #0]
 800253c:	429a      	cmp	r2, r3
 800253e:	d001      	beq.n	8002544 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e032      	b.n	80025aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0304 	and.w	r3, r3, #4
 800254c:	2b00      	cmp	r3, #0
 800254e:	d008      	beq.n	8002562 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002550:	4b19      	ldr	r3, [pc, #100]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	4916      	ldr	r1, [pc, #88]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 800255e:	4313      	orrs	r3, r2
 8002560:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0308 	and.w	r3, r3, #8
 800256a:	2b00      	cmp	r3, #0
 800256c:	d009      	beq.n	8002582 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800256e:	4b12      	ldr	r3, [pc, #72]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	490e      	ldr	r1, [pc, #56]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 800257e:	4313      	orrs	r3, r2
 8002580:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002582:	f000 f841 	bl	8002608 <HAL_RCC_GetSysClockFreq>
 8002586:	4602      	mov	r2, r0
 8002588:	4b0b      	ldr	r3, [pc, #44]	@ (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	091b      	lsrs	r3, r3, #4
 800258e:	f003 030f 	and.w	r3, r3, #15
 8002592:	490a      	ldr	r1, [pc, #40]	@ (80025bc <HAL_RCC_ClockConfig+0x1c0>)
 8002594:	5ccb      	ldrb	r3, [r1, r3]
 8002596:	fa22 f303 	lsr.w	r3, r2, r3
 800259a:	4a09      	ldr	r2, [pc, #36]	@ (80025c0 <HAL_RCC_ClockConfig+0x1c4>)
 800259c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800259e:	4b09      	ldr	r3, [pc, #36]	@ (80025c4 <HAL_RCC_ClockConfig+0x1c8>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7fe fe56 	bl	8001254 <HAL_InitTick>

  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40023c00 	.word	0x40023c00
 80025b8:	40023800 	.word	0x40023800
 80025bc:	080056ac 	.word	0x080056ac
 80025c0:	20000004 	.word	0x20000004
 80025c4:	20000010 	.word	0x20000010

080025c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025cc:	4b03      	ldr	r3, [pc, #12]	@ (80025dc <HAL_RCC_GetHCLKFreq+0x14>)
 80025ce:	681b      	ldr	r3, [r3, #0]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	20000004 	.word	0x20000004

080025e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025e4:	f7ff fff0 	bl	80025c8 <HAL_RCC_GetHCLKFreq>
 80025e8:	4602      	mov	r2, r0
 80025ea:	4b05      	ldr	r3, [pc, #20]	@ (8002600 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	0a9b      	lsrs	r3, r3, #10
 80025f0:	f003 0307 	and.w	r3, r3, #7
 80025f4:	4903      	ldr	r1, [pc, #12]	@ (8002604 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025f6:	5ccb      	ldrb	r3, [r1, r3]
 80025f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40023800 	.word	0x40023800
 8002604:	080056bc 	.word	0x080056bc

08002608 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002608:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800260c:	b0ae      	sub	sp, #184	@ 0xb8
 800260e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002610:	2300      	movs	r3, #0
 8002612:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002616:	2300      	movs	r3, #0
 8002618:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800261c:	2300      	movs	r3, #0
 800261e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002622:	2300      	movs	r3, #0
 8002624:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002628:	2300      	movs	r3, #0
 800262a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800262e:	4bcb      	ldr	r3, [pc, #812]	@ (800295c <HAL_RCC_GetSysClockFreq+0x354>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f003 030c 	and.w	r3, r3, #12
 8002636:	2b0c      	cmp	r3, #12
 8002638:	f200 8206 	bhi.w	8002a48 <HAL_RCC_GetSysClockFreq+0x440>
 800263c:	a201      	add	r2, pc, #4	@ (adr r2, 8002644 <HAL_RCC_GetSysClockFreq+0x3c>)
 800263e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002642:	bf00      	nop
 8002644:	08002679 	.word	0x08002679
 8002648:	08002a49 	.word	0x08002a49
 800264c:	08002a49 	.word	0x08002a49
 8002650:	08002a49 	.word	0x08002a49
 8002654:	08002681 	.word	0x08002681
 8002658:	08002a49 	.word	0x08002a49
 800265c:	08002a49 	.word	0x08002a49
 8002660:	08002a49 	.word	0x08002a49
 8002664:	08002689 	.word	0x08002689
 8002668:	08002a49 	.word	0x08002a49
 800266c:	08002a49 	.word	0x08002a49
 8002670:	08002a49 	.word	0x08002a49
 8002674:	08002879 	.word	0x08002879
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002678:	4bb9      	ldr	r3, [pc, #740]	@ (8002960 <HAL_RCC_GetSysClockFreq+0x358>)
 800267a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800267e:	e1e7      	b.n	8002a50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002680:	4bb8      	ldr	r3, [pc, #736]	@ (8002964 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002682:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002686:	e1e3      	b.n	8002a50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002688:	4bb4      	ldr	r3, [pc, #720]	@ (800295c <HAL_RCC_GetSysClockFreq+0x354>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002690:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002694:	4bb1      	ldr	r3, [pc, #708]	@ (800295c <HAL_RCC_GetSysClockFreq+0x354>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d071      	beq.n	8002784 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026a0:	4bae      	ldr	r3, [pc, #696]	@ (800295c <HAL_RCC_GetSysClockFreq+0x354>)
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	099b      	lsrs	r3, r3, #6
 80026a6:	2200      	movs	r2, #0
 80026a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80026ac:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80026b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80026bc:	2300      	movs	r3, #0
 80026be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80026c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80026c6:	4622      	mov	r2, r4
 80026c8:	462b      	mov	r3, r5
 80026ca:	f04f 0000 	mov.w	r0, #0
 80026ce:	f04f 0100 	mov.w	r1, #0
 80026d2:	0159      	lsls	r1, r3, #5
 80026d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026d8:	0150      	lsls	r0, r2, #5
 80026da:	4602      	mov	r2, r0
 80026dc:	460b      	mov	r3, r1
 80026de:	4621      	mov	r1, r4
 80026e0:	1a51      	subs	r1, r2, r1
 80026e2:	6439      	str	r1, [r7, #64]	@ 0x40
 80026e4:	4629      	mov	r1, r5
 80026e6:	eb63 0301 	sbc.w	r3, r3, r1
 80026ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80026ec:	f04f 0200 	mov.w	r2, #0
 80026f0:	f04f 0300 	mov.w	r3, #0
 80026f4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80026f8:	4649      	mov	r1, r9
 80026fa:	018b      	lsls	r3, r1, #6
 80026fc:	4641      	mov	r1, r8
 80026fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002702:	4641      	mov	r1, r8
 8002704:	018a      	lsls	r2, r1, #6
 8002706:	4641      	mov	r1, r8
 8002708:	1a51      	subs	r1, r2, r1
 800270a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800270c:	4649      	mov	r1, r9
 800270e:	eb63 0301 	sbc.w	r3, r3, r1
 8002712:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002714:	f04f 0200 	mov.w	r2, #0
 8002718:	f04f 0300 	mov.w	r3, #0
 800271c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002720:	4649      	mov	r1, r9
 8002722:	00cb      	lsls	r3, r1, #3
 8002724:	4641      	mov	r1, r8
 8002726:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800272a:	4641      	mov	r1, r8
 800272c:	00ca      	lsls	r2, r1, #3
 800272e:	4610      	mov	r0, r2
 8002730:	4619      	mov	r1, r3
 8002732:	4603      	mov	r3, r0
 8002734:	4622      	mov	r2, r4
 8002736:	189b      	adds	r3, r3, r2
 8002738:	633b      	str	r3, [r7, #48]	@ 0x30
 800273a:	462b      	mov	r3, r5
 800273c:	460a      	mov	r2, r1
 800273e:	eb42 0303 	adc.w	r3, r2, r3
 8002742:	637b      	str	r3, [r7, #52]	@ 0x34
 8002744:	f04f 0200 	mov.w	r2, #0
 8002748:	f04f 0300 	mov.w	r3, #0
 800274c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002750:	4629      	mov	r1, r5
 8002752:	024b      	lsls	r3, r1, #9
 8002754:	4621      	mov	r1, r4
 8002756:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800275a:	4621      	mov	r1, r4
 800275c:	024a      	lsls	r2, r1, #9
 800275e:	4610      	mov	r0, r2
 8002760:	4619      	mov	r1, r3
 8002762:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002766:	2200      	movs	r2, #0
 8002768:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800276c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002770:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002774:	f7fd fe04 	bl	8000380 <__aeabi_uldivmod>
 8002778:	4602      	mov	r2, r0
 800277a:	460b      	mov	r3, r1
 800277c:	4613      	mov	r3, r2
 800277e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002782:	e067      	b.n	8002854 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002784:	4b75      	ldr	r3, [pc, #468]	@ (800295c <HAL_RCC_GetSysClockFreq+0x354>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	099b      	lsrs	r3, r3, #6
 800278a:	2200      	movs	r2, #0
 800278c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002790:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002794:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002798:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800279c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800279e:	2300      	movs	r3, #0
 80027a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80027a2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80027a6:	4622      	mov	r2, r4
 80027a8:	462b      	mov	r3, r5
 80027aa:	f04f 0000 	mov.w	r0, #0
 80027ae:	f04f 0100 	mov.w	r1, #0
 80027b2:	0159      	lsls	r1, r3, #5
 80027b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027b8:	0150      	lsls	r0, r2, #5
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4621      	mov	r1, r4
 80027c0:	1a51      	subs	r1, r2, r1
 80027c2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80027c4:	4629      	mov	r1, r5
 80027c6:	eb63 0301 	sbc.w	r3, r3, r1
 80027ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027cc:	f04f 0200 	mov.w	r2, #0
 80027d0:	f04f 0300 	mov.w	r3, #0
 80027d4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80027d8:	4649      	mov	r1, r9
 80027da:	018b      	lsls	r3, r1, #6
 80027dc:	4641      	mov	r1, r8
 80027de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027e2:	4641      	mov	r1, r8
 80027e4:	018a      	lsls	r2, r1, #6
 80027e6:	4641      	mov	r1, r8
 80027e8:	ebb2 0a01 	subs.w	sl, r2, r1
 80027ec:	4649      	mov	r1, r9
 80027ee:	eb63 0b01 	sbc.w	fp, r3, r1
 80027f2:	f04f 0200 	mov.w	r2, #0
 80027f6:	f04f 0300 	mov.w	r3, #0
 80027fa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80027fe:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002802:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002806:	4692      	mov	sl, r2
 8002808:	469b      	mov	fp, r3
 800280a:	4623      	mov	r3, r4
 800280c:	eb1a 0303 	adds.w	r3, sl, r3
 8002810:	623b      	str	r3, [r7, #32]
 8002812:	462b      	mov	r3, r5
 8002814:	eb4b 0303 	adc.w	r3, fp, r3
 8002818:	627b      	str	r3, [r7, #36]	@ 0x24
 800281a:	f04f 0200 	mov.w	r2, #0
 800281e:	f04f 0300 	mov.w	r3, #0
 8002822:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002826:	4629      	mov	r1, r5
 8002828:	028b      	lsls	r3, r1, #10
 800282a:	4621      	mov	r1, r4
 800282c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002830:	4621      	mov	r1, r4
 8002832:	028a      	lsls	r2, r1, #10
 8002834:	4610      	mov	r0, r2
 8002836:	4619      	mov	r1, r3
 8002838:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800283c:	2200      	movs	r2, #0
 800283e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002840:	677a      	str	r2, [r7, #116]	@ 0x74
 8002842:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002846:	f7fd fd9b 	bl	8000380 <__aeabi_uldivmod>
 800284a:	4602      	mov	r2, r0
 800284c:	460b      	mov	r3, r1
 800284e:	4613      	mov	r3, r2
 8002850:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002854:	4b41      	ldr	r3, [pc, #260]	@ (800295c <HAL_RCC_GetSysClockFreq+0x354>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	0c1b      	lsrs	r3, r3, #16
 800285a:	f003 0303 	and.w	r3, r3, #3
 800285e:	3301      	adds	r3, #1
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002866:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800286a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800286e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002872:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002876:	e0eb      	b.n	8002a50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002878:	4b38      	ldr	r3, [pc, #224]	@ (800295c <HAL_RCC_GetSysClockFreq+0x354>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002880:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002884:	4b35      	ldr	r3, [pc, #212]	@ (800295c <HAL_RCC_GetSysClockFreq+0x354>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d06b      	beq.n	8002968 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002890:	4b32      	ldr	r3, [pc, #200]	@ (800295c <HAL_RCC_GetSysClockFreq+0x354>)
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	099b      	lsrs	r3, r3, #6
 8002896:	2200      	movs	r2, #0
 8002898:	66bb      	str	r3, [r7, #104]	@ 0x68
 800289a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800289c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800289e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80028a4:	2300      	movs	r3, #0
 80028a6:	667b      	str	r3, [r7, #100]	@ 0x64
 80028a8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80028ac:	4622      	mov	r2, r4
 80028ae:	462b      	mov	r3, r5
 80028b0:	f04f 0000 	mov.w	r0, #0
 80028b4:	f04f 0100 	mov.w	r1, #0
 80028b8:	0159      	lsls	r1, r3, #5
 80028ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028be:	0150      	lsls	r0, r2, #5
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	4621      	mov	r1, r4
 80028c6:	1a51      	subs	r1, r2, r1
 80028c8:	61b9      	str	r1, [r7, #24]
 80028ca:	4629      	mov	r1, r5
 80028cc:	eb63 0301 	sbc.w	r3, r3, r1
 80028d0:	61fb      	str	r3, [r7, #28]
 80028d2:	f04f 0200 	mov.w	r2, #0
 80028d6:	f04f 0300 	mov.w	r3, #0
 80028da:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80028de:	4659      	mov	r1, fp
 80028e0:	018b      	lsls	r3, r1, #6
 80028e2:	4651      	mov	r1, sl
 80028e4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028e8:	4651      	mov	r1, sl
 80028ea:	018a      	lsls	r2, r1, #6
 80028ec:	4651      	mov	r1, sl
 80028ee:	ebb2 0801 	subs.w	r8, r2, r1
 80028f2:	4659      	mov	r1, fp
 80028f4:	eb63 0901 	sbc.w	r9, r3, r1
 80028f8:	f04f 0200 	mov.w	r2, #0
 80028fc:	f04f 0300 	mov.w	r3, #0
 8002900:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002904:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002908:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800290c:	4690      	mov	r8, r2
 800290e:	4699      	mov	r9, r3
 8002910:	4623      	mov	r3, r4
 8002912:	eb18 0303 	adds.w	r3, r8, r3
 8002916:	613b      	str	r3, [r7, #16]
 8002918:	462b      	mov	r3, r5
 800291a:	eb49 0303 	adc.w	r3, r9, r3
 800291e:	617b      	str	r3, [r7, #20]
 8002920:	f04f 0200 	mov.w	r2, #0
 8002924:	f04f 0300 	mov.w	r3, #0
 8002928:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800292c:	4629      	mov	r1, r5
 800292e:	024b      	lsls	r3, r1, #9
 8002930:	4621      	mov	r1, r4
 8002932:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002936:	4621      	mov	r1, r4
 8002938:	024a      	lsls	r2, r1, #9
 800293a:	4610      	mov	r0, r2
 800293c:	4619      	mov	r1, r3
 800293e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002942:	2200      	movs	r2, #0
 8002944:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002946:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002948:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800294c:	f7fd fd18 	bl	8000380 <__aeabi_uldivmod>
 8002950:	4602      	mov	r2, r0
 8002952:	460b      	mov	r3, r1
 8002954:	4613      	mov	r3, r2
 8002956:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800295a:	e065      	b.n	8002a28 <HAL_RCC_GetSysClockFreq+0x420>
 800295c:	40023800 	.word	0x40023800
 8002960:	00f42400 	.word	0x00f42400
 8002964:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002968:	4b3d      	ldr	r3, [pc, #244]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0x458>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	099b      	lsrs	r3, r3, #6
 800296e:	2200      	movs	r2, #0
 8002970:	4618      	mov	r0, r3
 8002972:	4611      	mov	r1, r2
 8002974:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002978:	653b      	str	r3, [r7, #80]	@ 0x50
 800297a:	2300      	movs	r3, #0
 800297c:	657b      	str	r3, [r7, #84]	@ 0x54
 800297e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002982:	4642      	mov	r2, r8
 8002984:	464b      	mov	r3, r9
 8002986:	f04f 0000 	mov.w	r0, #0
 800298a:	f04f 0100 	mov.w	r1, #0
 800298e:	0159      	lsls	r1, r3, #5
 8002990:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002994:	0150      	lsls	r0, r2, #5
 8002996:	4602      	mov	r2, r0
 8002998:	460b      	mov	r3, r1
 800299a:	4641      	mov	r1, r8
 800299c:	1a51      	subs	r1, r2, r1
 800299e:	60b9      	str	r1, [r7, #8]
 80029a0:	4649      	mov	r1, r9
 80029a2:	eb63 0301 	sbc.w	r3, r3, r1
 80029a6:	60fb      	str	r3, [r7, #12]
 80029a8:	f04f 0200 	mov.w	r2, #0
 80029ac:	f04f 0300 	mov.w	r3, #0
 80029b0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80029b4:	4659      	mov	r1, fp
 80029b6:	018b      	lsls	r3, r1, #6
 80029b8:	4651      	mov	r1, sl
 80029ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80029be:	4651      	mov	r1, sl
 80029c0:	018a      	lsls	r2, r1, #6
 80029c2:	4651      	mov	r1, sl
 80029c4:	1a54      	subs	r4, r2, r1
 80029c6:	4659      	mov	r1, fp
 80029c8:	eb63 0501 	sbc.w	r5, r3, r1
 80029cc:	f04f 0200 	mov.w	r2, #0
 80029d0:	f04f 0300 	mov.w	r3, #0
 80029d4:	00eb      	lsls	r3, r5, #3
 80029d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029da:	00e2      	lsls	r2, r4, #3
 80029dc:	4614      	mov	r4, r2
 80029de:	461d      	mov	r5, r3
 80029e0:	4643      	mov	r3, r8
 80029e2:	18e3      	adds	r3, r4, r3
 80029e4:	603b      	str	r3, [r7, #0]
 80029e6:	464b      	mov	r3, r9
 80029e8:	eb45 0303 	adc.w	r3, r5, r3
 80029ec:	607b      	str	r3, [r7, #4]
 80029ee:	f04f 0200 	mov.w	r2, #0
 80029f2:	f04f 0300 	mov.w	r3, #0
 80029f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029fa:	4629      	mov	r1, r5
 80029fc:	028b      	lsls	r3, r1, #10
 80029fe:	4621      	mov	r1, r4
 8002a00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a04:	4621      	mov	r1, r4
 8002a06:	028a      	lsls	r2, r1, #10
 8002a08:	4610      	mov	r0, r2
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a10:	2200      	movs	r2, #0
 8002a12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a14:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002a16:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002a1a:	f7fd fcb1 	bl	8000380 <__aeabi_uldivmod>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	460b      	mov	r3, r1
 8002a22:	4613      	mov	r3, r2
 8002a24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002a28:	4b0d      	ldr	r3, [pc, #52]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0x458>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	0f1b      	lsrs	r3, r3, #28
 8002a2e:	f003 0307 	and.w	r3, r3, #7
 8002a32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002a36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a3a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a46:	e003      	b.n	8002a50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a48:	4b06      	ldr	r3, [pc, #24]	@ (8002a64 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002a4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a4e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a50:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	37b8      	adds	r7, #184	@ 0xb8
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a5e:	bf00      	nop
 8002a60:	40023800 	.word	0x40023800
 8002a64:	00f42400 	.word	0x00f42400

08002a68 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e28d      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f000 8083 	beq.w	8002b8e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002a88:	4b94      	ldr	r3, [pc, #592]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 030c 	and.w	r3, r3, #12
 8002a90:	2b04      	cmp	r3, #4
 8002a92:	d019      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002a94:	4b91      	ldr	r3, [pc, #580]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f003 030c 	and.w	r3, r3, #12
        || \
 8002a9c:	2b08      	cmp	r3, #8
 8002a9e:	d106      	bne.n	8002aae <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002aa0:	4b8e      	ldr	r3, [pc, #568]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002aa8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002aac:	d00c      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002aae:	4b8b      	ldr	r3, [pc, #556]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002ab6:	2b0c      	cmp	r3, #12
 8002ab8:	d112      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002aba:	4b88      	ldr	r3, [pc, #544]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ac2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ac6:	d10b      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ac8:	4b84      	ldr	r3, [pc, #528]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d05b      	beq.n	8002b8c <HAL_RCC_OscConfig+0x124>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d157      	bne.n	8002b8c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e25a      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ae8:	d106      	bne.n	8002af8 <HAL_RCC_OscConfig+0x90>
 8002aea:	4b7c      	ldr	r3, [pc, #496]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a7b      	ldr	r2, [pc, #492]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002af0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002af4:	6013      	str	r3, [r2, #0]
 8002af6:	e01d      	b.n	8002b34 <HAL_RCC_OscConfig+0xcc>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b00:	d10c      	bne.n	8002b1c <HAL_RCC_OscConfig+0xb4>
 8002b02:	4b76      	ldr	r3, [pc, #472]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a75      	ldr	r2, [pc, #468]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002b08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b0c:	6013      	str	r3, [r2, #0]
 8002b0e:	4b73      	ldr	r3, [pc, #460]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a72      	ldr	r2, [pc, #456]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002b14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b18:	6013      	str	r3, [r2, #0]
 8002b1a:	e00b      	b.n	8002b34 <HAL_RCC_OscConfig+0xcc>
 8002b1c:	4b6f      	ldr	r3, [pc, #444]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a6e      	ldr	r2, [pc, #440]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002b22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b26:	6013      	str	r3, [r2, #0]
 8002b28:	4b6c      	ldr	r3, [pc, #432]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a6b      	ldr	r2, [pc, #428]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002b2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d013      	beq.n	8002b64 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b3c:	f7fe fbce 	bl	80012dc <HAL_GetTick>
 8002b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b42:	e008      	b.n	8002b56 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b44:	f7fe fbca 	bl	80012dc <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	2b64      	cmp	r3, #100	@ 0x64
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e21f      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b56:	4b61      	ldr	r3, [pc, #388]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d0f0      	beq.n	8002b44 <HAL_RCC_OscConfig+0xdc>
 8002b62:	e014      	b.n	8002b8e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b64:	f7fe fbba 	bl	80012dc <HAL_GetTick>
 8002b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b6a:	e008      	b.n	8002b7e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b6c:	f7fe fbb6 	bl	80012dc <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	2b64      	cmp	r3, #100	@ 0x64
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e20b      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b7e:	4b57      	ldr	r3, [pc, #348]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1f0      	bne.n	8002b6c <HAL_RCC_OscConfig+0x104>
 8002b8a:	e000      	b.n	8002b8e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d06f      	beq.n	8002c7a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002b9a:	4b50      	ldr	r3, [pc, #320]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f003 030c 	and.w	r3, r3, #12
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d017      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002ba6:	4b4d      	ldr	r3, [pc, #308]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f003 030c 	and.w	r3, r3, #12
        || \
 8002bae:	2b08      	cmp	r3, #8
 8002bb0:	d105      	bne.n	8002bbe <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002bb2:	4b4a      	ldr	r3, [pc, #296]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d00b      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bbe:	4b47      	ldr	r3, [pc, #284]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002bc6:	2b0c      	cmp	r3, #12
 8002bc8:	d11c      	bne.n	8002c04 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bca:	4b44      	ldr	r3, [pc, #272]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d116      	bne.n	8002c04 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bd6:	4b41      	ldr	r3, [pc, #260]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0302 	and.w	r3, r3, #2
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d005      	beq.n	8002bee <HAL_RCC_OscConfig+0x186>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d001      	beq.n	8002bee <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e1d3      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bee:	4b3b      	ldr	r3, [pc, #236]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	00db      	lsls	r3, r3, #3
 8002bfc:	4937      	ldr	r1, [pc, #220]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c02:	e03a      	b.n	8002c7a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d020      	beq.n	8002c4e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c0c:	4b34      	ldr	r3, [pc, #208]	@ (8002ce0 <HAL_RCC_OscConfig+0x278>)
 8002c0e:	2201      	movs	r2, #1
 8002c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c12:	f7fe fb63 	bl	80012dc <HAL_GetTick>
 8002c16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c18:	e008      	b.n	8002c2c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c1a:	f7fe fb5f 	bl	80012dc <HAL_GetTick>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d901      	bls.n	8002c2c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e1b4      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c2c:	4b2b      	ldr	r3, [pc, #172]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d0f0      	beq.n	8002c1a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c38:	4b28      	ldr	r3, [pc, #160]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	691b      	ldr	r3, [r3, #16]
 8002c44:	00db      	lsls	r3, r3, #3
 8002c46:	4925      	ldr	r1, [pc, #148]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	600b      	str	r3, [r1, #0]
 8002c4c:	e015      	b.n	8002c7a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c4e:	4b24      	ldr	r3, [pc, #144]	@ (8002ce0 <HAL_RCC_OscConfig+0x278>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c54:	f7fe fb42 	bl	80012dc <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c5a:	e008      	b.n	8002c6e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c5c:	f7fe fb3e 	bl	80012dc <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e193      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c6e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d1f0      	bne.n	8002c5c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0308 	and.w	r3, r3, #8
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d036      	beq.n	8002cf4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d016      	beq.n	8002cbc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c8e:	4b15      	ldr	r3, [pc, #84]	@ (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002c90:	2201      	movs	r2, #1
 8002c92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c94:	f7fe fb22 	bl	80012dc <HAL_GetTick>
 8002c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c9a:	e008      	b.n	8002cae <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c9c:	f7fe fb1e 	bl	80012dc <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e173      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cae:	4b0b      	ldr	r3, [pc, #44]	@ (8002cdc <HAL_RCC_OscConfig+0x274>)
 8002cb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cb2:	f003 0302 	and.w	r3, r3, #2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d0f0      	beq.n	8002c9c <HAL_RCC_OscConfig+0x234>
 8002cba:	e01b      	b.n	8002cf4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cbc:	4b09      	ldr	r3, [pc, #36]	@ (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cc2:	f7fe fb0b 	bl	80012dc <HAL_GetTick>
 8002cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cc8:	e00e      	b.n	8002ce8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cca:	f7fe fb07 	bl	80012dc <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d907      	bls.n	8002ce8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e15c      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
 8002cdc:	40023800 	.word	0x40023800
 8002ce0:	42470000 	.word	0x42470000
 8002ce4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ce8:	4b8a      	ldr	r3, [pc, #552]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002cea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cec:	f003 0302 	and.w	r3, r3, #2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d1ea      	bne.n	8002cca <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0304 	and.w	r3, r3, #4
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 8097 	beq.w	8002e30 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d02:	2300      	movs	r3, #0
 8002d04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d06:	4b83      	ldr	r3, [pc, #524]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d10f      	bne.n	8002d32 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d12:	2300      	movs	r3, #0
 8002d14:	60bb      	str	r3, [r7, #8]
 8002d16:	4b7f      	ldr	r3, [pc, #508]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1a:	4a7e      	ldr	r2, [pc, #504]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002d1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d20:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d22:	4b7c      	ldr	r3, [pc, #496]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d2a:	60bb      	str	r3, [r7, #8]
 8002d2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d32:	4b79      	ldr	r3, [pc, #484]	@ (8002f18 <HAL_RCC_OscConfig+0x4b0>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d118      	bne.n	8002d70 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d3e:	4b76      	ldr	r3, [pc, #472]	@ (8002f18 <HAL_RCC_OscConfig+0x4b0>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a75      	ldr	r2, [pc, #468]	@ (8002f18 <HAL_RCC_OscConfig+0x4b0>)
 8002d44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d4a:	f7fe fac7 	bl	80012dc <HAL_GetTick>
 8002d4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d50:	e008      	b.n	8002d64 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d52:	f7fe fac3 	bl	80012dc <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d901      	bls.n	8002d64 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e118      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d64:	4b6c      	ldr	r3, [pc, #432]	@ (8002f18 <HAL_RCC_OscConfig+0x4b0>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d0f0      	beq.n	8002d52 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d106      	bne.n	8002d86 <HAL_RCC_OscConfig+0x31e>
 8002d78:	4b66      	ldr	r3, [pc, #408]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002d7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d7c:	4a65      	ldr	r2, [pc, #404]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002d7e:	f043 0301 	orr.w	r3, r3, #1
 8002d82:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d84:	e01c      	b.n	8002dc0 <HAL_RCC_OscConfig+0x358>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	2b05      	cmp	r3, #5
 8002d8c:	d10c      	bne.n	8002da8 <HAL_RCC_OscConfig+0x340>
 8002d8e:	4b61      	ldr	r3, [pc, #388]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d92:	4a60      	ldr	r2, [pc, #384]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002d94:	f043 0304 	orr.w	r3, r3, #4
 8002d98:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d9a:	4b5e      	ldr	r3, [pc, #376]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d9e:	4a5d      	ldr	r2, [pc, #372]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002da0:	f043 0301 	orr.w	r3, r3, #1
 8002da4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002da6:	e00b      	b.n	8002dc0 <HAL_RCC_OscConfig+0x358>
 8002da8:	4b5a      	ldr	r3, [pc, #360]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002daa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dac:	4a59      	ldr	r2, [pc, #356]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002dae:	f023 0301 	bic.w	r3, r3, #1
 8002db2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002db4:	4b57      	ldr	r3, [pc, #348]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db8:	4a56      	ldr	r2, [pc, #344]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002dba:	f023 0304 	bic.w	r3, r3, #4
 8002dbe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d015      	beq.n	8002df4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dc8:	f7fe fa88 	bl	80012dc <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dce:	e00a      	b.n	8002de6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dd0:	f7fe fa84 	bl	80012dc <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d901      	bls.n	8002de6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e0d7      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002de6:	4b4b      	ldr	r3, [pc, #300]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dea:	f003 0302 	and.w	r3, r3, #2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d0ee      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x368>
 8002df2:	e014      	b.n	8002e1e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002df4:	f7fe fa72 	bl	80012dc <HAL_GetTick>
 8002df8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dfa:	e00a      	b.n	8002e12 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dfc:	f7fe fa6e 	bl	80012dc <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e0c1      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e12:	4b40      	ldr	r3, [pc, #256]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1ee      	bne.n	8002dfc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e1e:	7dfb      	ldrb	r3, [r7, #23]
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d105      	bne.n	8002e30 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e24:	4b3b      	ldr	r3, [pc, #236]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e28:	4a3a      	ldr	r2, [pc, #232]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002e2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e2e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f000 80ad 	beq.w	8002f94 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e3a:	4b36      	ldr	r3, [pc, #216]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f003 030c 	and.w	r3, r3, #12
 8002e42:	2b08      	cmp	r3, #8
 8002e44:	d060      	beq.n	8002f08 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d145      	bne.n	8002eda <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e4e:	4b33      	ldr	r3, [pc, #204]	@ (8002f1c <HAL_RCC_OscConfig+0x4b4>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e54:	f7fe fa42 	bl	80012dc <HAL_GetTick>
 8002e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e5a:	e008      	b.n	8002e6e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e5c:	f7fe fa3e 	bl	80012dc <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d901      	bls.n	8002e6e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e093      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e6e:	4b29      	ldr	r3, [pc, #164]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1f0      	bne.n	8002e5c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	69da      	ldr	r2, [r3, #28]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a1b      	ldr	r3, [r3, #32]
 8002e82:	431a      	orrs	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e88:	019b      	lsls	r3, r3, #6
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e90:	085b      	lsrs	r3, r3, #1
 8002e92:	3b01      	subs	r3, #1
 8002e94:	041b      	lsls	r3, r3, #16
 8002e96:	431a      	orrs	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e9c:	061b      	lsls	r3, r3, #24
 8002e9e:	431a      	orrs	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea4:	071b      	lsls	r3, r3, #28
 8002ea6:	491b      	ldr	r1, [pc, #108]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002eac:	4b1b      	ldr	r3, [pc, #108]	@ (8002f1c <HAL_RCC_OscConfig+0x4b4>)
 8002eae:	2201      	movs	r2, #1
 8002eb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb2:	f7fe fa13 	bl	80012dc <HAL_GetTick>
 8002eb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eb8:	e008      	b.n	8002ecc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eba:	f7fe fa0f 	bl	80012dc <HAL_GetTick>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e064      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ecc:	4b11      	ldr	r3, [pc, #68]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d0f0      	beq.n	8002eba <HAL_RCC_OscConfig+0x452>
 8002ed8:	e05c      	b.n	8002f94 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eda:	4b10      	ldr	r3, [pc, #64]	@ (8002f1c <HAL_RCC_OscConfig+0x4b4>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee0:	f7fe f9fc 	bl	80012dc <HAL_GetTick>
 8002ee4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ee6:	e008      	b.n	8002efa <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ee8:	f7fe f9f8 	bl	80012dc <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d901      	bls.n	8002efa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e04d      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002efa:	4b06      	ldr	r3, [pc, #24]	@ (8002f14 <HAL_RCC_OscConfig+0x4ac>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1f0      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x480>
 8002f06:	e045      	b.n	8002f94 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d107      	bne.n	8002f20 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e040      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
 8002f14:	40023800 	.word	0x40023800
 8002f18:	40007000 	.word	0x40007000
 8002f1c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f20:	4b1f      	ldr	r3, [pc, #124]	@ (8002fa0 <HAL_RCC_OscConfig+0x538>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d030      	beq.n	8002f90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d129      	bne.n	8002f90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d122      	bne.n	8002f90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f4a:	68fa      	ldr	r2, [r7, #12]
 8002f4c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f50:	4013      	ands	r3, r2
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f56:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d119      	bne.n	8002f90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f66:	085b      	lsrs	r3, r3, #1
 8002f68:	3b01      	subs	r3, #1
 8002f6a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d10f      	bne.n	8002f90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d107      	bne.n	8002f90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d001      	beq.n	8002f94 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e000      	b.n	8002f96 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3718      	adds	r7, #24
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	40023800 	.word	0x40023800

08002fa4 <std>:
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	b510      	push	{r4, lr}
 8002fa8:	4604      	mov	r4, r0
 8002faa:	e9c0 3300 	strd	r3, r3, [r0]
 8002fae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002fb2:	6083      	str	r3, [r0, #8]
 8002fb4:	8181      	strh	r1, [r0, #12]
 8002fb6:	6643      	str	r3, [r0, #100]	@ 0x64
 8002fb8:	81c2      	strh	r2, [r0, #14]
 8002fba:	6183      	str	r3, [r0, #24]
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	2208      	movs	r2, #8
 8002fc0:	305c      	adds	r0, #92	@ 0x5c
 8002fc2:	f000 f916 	bl	80031f2 <memset>
 8002fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8002ffc <std+0x58>)
 8002fc8:	6263      	str	r3, [r4, #36]	@ 0x24
 8002fca:	4b0d      	ldr	r3, [pc, #52]	@ (8003000 <std+0x5c>)
 8002fcc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002fce:	4b0d      	ldr	r3, [pc, #52]	@ (8003004 <std+0x60>)
 8002fd0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8003008 <std+0x64>)
 8002fd4:	6323      	str	r3, [r4, #48]	@ 0x30
 8002fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800300c <std+0x68>)
 8002fd8:	6224      	str	r4, [r4, #32]
 8002fda:	429c      	cmp	r4, r3
 8002fdc:	d006      	beq.n	8002fec <std+0x48>
 8002fde:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002fe2:	4294      	cmp	r4, r2
 8002fe4:	d002      	beq.n	8002fec <std+0x48>
 8002fe6:	33d0      	adds	r3, #208	@ 0xd0
 8002fe8:	429c      	cmp	r4, r3
 8002fea:	d105      	bne.n	8002ff8 <std+0x54>
 8002fec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002ff0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ff4:	f000 bd8e 	b.w	8003b14 <__retarget_lock_init_recursive>
 8002ff8:	bd10      	pop	{r4, pc}
 8002ffa:	bf00      	nop
 8002ffc:	08003169 	.word	0x08003169
 8003000:	0800318f 	.word	0x0800318f
 8003004:	080031c7 	.word	0x080031c7
 8003008:	080031eb 	.word	0x080031eb
 800300c:	2000055c 	.word	0x2000055c

08003010 <stdio_exit_handler>:
 8003010:	4a02      	ldr	r2, [pc, #8]	@ (800301c <stdio_exit_handler+0xc>)
 8003012:	4903      	ldr	r1, [pc, #12]	@ (8003020 <stdio_exit_handler+0x10>)
 8003014:	4803      	ldr	r0, [pc, #12]	@ (8003024 <stdio_exit_handler+0x14>)
 8003016:	f000 b869 	b.w	80030ec <_fwalk_sglue>
 800301a:	bf00      	nop
 800301c:	20000018 	.word	0x20000018
 8003020:	080045cd 	.word	0x080045cd
 8003024:	20000030 	.word	0x20000030

08003028 <cleanup_stdio>:
 8003028:	6841      	ldr	r1, [r0, #4]
 800302a:	4b0c      	ldr	r3, [pc, #48]	@ (800305c <cleanup_stdio+0x34>)
 800302c:	4299      	cmp	r1, r3
 800302e:	b510      	push	{r4, lr}
 8003030:	4604      	mov	r4, r0
 8003032:	d001      	beq.n	8003038 <cleanup_stdio+0x10>
 8003034:	f001 faca 	bl	80045cc <_fflush_r>
 8003038:	68a1      	ldr	r1, [r4, #8]
 800303a:	4b09      	ldr	r3, [pc, #36]	@ (8003060 <cleanup_stdio+0x38>)
 800303c:	4299      	cmp	r1, r3
 800303e:	d002      	beq.n	8003046 <cleanup_stdio+0x1e>
 8003040:	4620      	mov	r0, r4
 8003042:	f001 fac3 	bl	80045cc <_fflush_r>
 8003046:	68e1      	ldr	r1, [r4, #12]
 8003048:	4b06      	ldr	r3, [pc, #24]	@ (8003064 <cleanup_stdio+0x3c>)
 800304a:	4299      	cmp	r1, r3
 800304c:	d004      	beq.n	8003058 <cleanup_stdio+0x30>
 800304e:	4620      	mov	r0, r4
 8003050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003054:	f001 baba 	b.w	80045cc <_fflush_r>
 8003058:	bd10      	pop	{r4, pc}
 800305a:	bf00      	nop
 800305c:	2000055c 	.word	0x2000055c
 8003060:	200005c4 	.word	0x200005c4
 8003064:	2000062c 	.word	0x2000062c

08003068 <global_stdio_init.part.0>:
 8003068:	b510      	push	{r4, lr}
 800306a:	4b0b      	ldr	r3, [pc, #44]	@ (8003098 <global_stdio_init.part.0+0x30>)
 800306c:	4c0b      	ldr	r4, [pc, #44]	@ (800309c <global_stdio_init.part.0+0x34>)
 800306e:	4a0c      	ldr	r2, [pc, #48]	@ (80030a0 <global_stdio_init.part.0+0x38>)
 8003070:	601a      	str	r2, [r3, #0]
 8003072:	4620      	mov	r0, r4
 8003074:	2200      	movs	r2, #0
 8003076:	2104      	movs	r1, #4
 8003078:	f7ff ff94 	bl	8002fa4 <std>
 800307c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003080:	2201      	movs	r2, #1
 8003082:	2109      	movs	r1, #9
 8003084:	f7ff ff8e 	bl	8002fa4 <std>
 8003088:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800308c:	2202      	movs	r2, #2
 800308e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003092:	2112      	movs	r1, #18
 8003094:	f7ff bf86 	b.w	8002fa4 <std>
 8003098:	20000694 	.word	0x20000694
 800309c:	2000055c 	.word	0x2000055c
 80030a0:	08003011 	.word	0x08003011

080030a4 <__sfp_lock_acquire>:
 80030a4:	4801      	ldr	r0, [pc, #4]	@ (80030ac <__sfp_lock_acquire+0x8>)
 80030a6:	f000 bd37 	b.w	8003b18 <__retarget_lock_acquire_recursive>
 80030aa:	bf00      	nop
 80030ac:	200006c3 	.word	0x200006c3

080030b0 <__sfp_lock_release>:
 80030b0:	4801      	ldr	r0, [pc, #4]	@ (80030b8 <__sfp_lock_release+0x8>)
 80030b2:	f000 bd33 	b.w	8003b1c <__retarget_lock_release_recursive>
 80030b6:	bf00      	nop
 80030b8:	200006c3 	.word	0x200006c3

080030bc <__sinit>:
 80030bc:	b510      	push	{r4, lr}
 80030be:	4604      	mov	r4, r0
 80030c0:	f7ff fff0 	bl	80030a4 <__sfp_lock_acquire>
 80030c4:	6a23      	ldr	r3, [r4, #32]
 80030c6:	b11b      	cbz	r3, 80030d0 <__sinit+0x14>
 80030c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030cc:	f7ff bff0 	b.w	80030b0 <__sfp_lock_release>
 80030d0:	4b04      	ldr	r3, [pc, #16]	@ (80030e4 <__sinit+0x28>)
 80030d2:	6223      	str	r3, [r4, #32]
 80030d4:	4b04      	ldr	r3, [pc, #16]	@ (80030e8 <__sinit+0x2c>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d1f5      	bne.n	80030c8 <__sinit+0xc>
 80030dc:	f7ff ffc4 	bl	8003068 <global_stdio_init.part.0>
 80030e0:	e7f2      	b.n	80030c8 <__sinit+0xc>
 80030e2:	bf00      	nop
 80030e4:	08003029 	.word	0x08003029
 80030e8:	20000694 	.word	0x20000694

080030ec <_fwalk_sglue>:
 80030ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030f0:	4607      	mov	r7, r0
 80030f2:	4688      	mov	r8, r1
 80030f4:	4614      	mov	r4, r2
 80030f6:	2600      	movs	r6, #0
 80030f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80030fc:	f1b9 0901 	subs.w	r9, r9, #1
 8003100:	d505      	bpl.n	800310e <_fwalk_sglue+0x22>
 8003102:	6824      	ldr	r4, [r4, #0]
 8003104:	2c00      	cmp	r4, #0
 8003106:	d1f7      	bne.n	80030f8 <_fwalk_sglue+0xc>
 8003108:	4630      	mov	r0, r6
 800310a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800310e:	89ab      	ldrh	r3, [r5, #12]
 8003110:	2b01      	cmp	r3, #1
 8003112:	d907      	bls.n	8003124 <_fwalk_sglue+0x38>
 8003114:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003118:	3301      	adds	r3, #1
 800311a:	d003      	beq.n	8003124 <_fwalk_sglue+0x38>
 800311c:	4629      	mov	r1, r5
 800311e:	4638      	mov	r0, r7
 8003120:	47c0      	blx	r8
 8003122:	4306      	orrs	r6, r0
 8003124:	3568      	adds	r5, #104	@ 0x68
 8003126:	e7e9      	b.n	80030fc <_fwalk_sglue+0x10>

08003128 <siprintf>:
 8003128:	b40e      	push	{r1, r2, r3}
 800312a:	b500      	push	{lr}
 800312c:	b09c      	sub	sp, #112	@ 0x70
 800312e:	ab1d      	add	r3, sp, #116	@ 0x74
 8003130:	9002      	str	r0, [sp, #8]
 8003132:	9006      	str	r0, [sp, #24]
 8003134:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003138:	4809      	ldr	r0, [pc, #36]	@ (8003160 <siprintf+0x38>)
 800313a:	9107      	str	r1, [sp, #28]
 800313c:	9104      	str	r1, [sp, #16]
 800313e:	4909      	ldr	r1, [pc, #36]	@ (8003164 <siprintf+0x3c>)
 8003140:	f853 2b04 	ldr.w	r2, [r3], #4
 8003144:	9105      	str	r1, [sp, #20]
 8003146:	6800      	ldr	r0, [r0, #0]
 8003148:	9301      	str	r3, [sp, #4]
 800314a:	a902      	add	r1, sp, #8
 800314c:	f000 ff30 	bl	8003fb0 <_svfiprintf_r>
 8003150:	9b02      	ldr	r3, [sp, #8]
 8003152:	2200      	movs	r2, #0
 8003154:	701a      	strb	r2, [r3, #0]
 8003156:	b01c      	add	sp, #112	@ 0x70
 8003158:	f85d eb04 	ldr.w	lr, [sp], #4
 800315c:	b003      	add	sp, #12
 800315e:	4770      	bx	lr
 8003160:	2000002c 	.word	0x2000002c
 8003164:	ffff0208 	.word	0xffff0208

08003168 <__sread>:
 8003168:	b510      	push	{r4, lr}
 800316a:	460c      	mov	r4, r1
 800316c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003170:	f000 fc82 	bl	8003a78 <_read_r>
 8003174:	2800      	cmp	r0, #0
 8003176:	bfab      	itete	ge
 8003178:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800317a:	89a3      	ldrhlt	r3, [r4, #12]
 800317c:	181b      	addge	r3, r3, r0
 800317e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003182:	bfac      	ite	ge
 8003184:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003186:	81a3      	strhlt	r3, [r4, #12]
 8003188:	bd10      	pop	{r4, pc}

0800318a <__seofread>:
 800318a:	2000      	movs	r0, #0
 800318c:	4770      	bx	lr

0800318e <__swrite>:
 800318e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003192:	461f      	mov	r7, r3
 8003194:	898b      	ldrh	r3, [r1, #12]
 8003196:	05db      	lsls	r3, r3, #23
 8003198:	4605      	mov	r5, r0
 800319a:	460c      	mov	r4, r1
 800319c:	4616      	mov	r6, r2
 800319e:	d505      	bpl.n	80031ac <__swrite+0x1e>
 80031a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031a4:	2302      	movs	r3, #2
 80031a6:	2200      	movs	r2, #0
 80031a8:	f000 fc54 	bl	8003a54 <_lseek_r>
 80031ac:	89a3      	ldrh	r3, [r4, #12]
 80031ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80031b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80031b6:	81a3      	strh	r3, [r4, #12]
 80031b8:	4632      	mov	r2, r6
 80031ba:	463b      	mov	r3, r7
 80031bc:	4628      	mov	r0, r5
 80031be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80031c2:	f000 bc6b 	b.w	8003a9c <_write_r>

080031c6 <__sseek>:
 80031c6:	b510      	push	{r4, lr}
 80031c8:	460c      	mov	r4, r1
 80031ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031ce:	f000 fc41 	bl	8003a54 <_lseek_r>
 80031d2:	1c43      	adds	r3, r0, #1
 80031d4:	89a3      	ldrh	r3, [r4, #12]
 80031d6:	bf15      	itete	ne
 80031d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80031da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80031de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80031e2:	81a3      	strheq	r3, [r4, #12]
 80031e4:	bf18      	it	ne
 80031e6:	81a3      	strhne	r3, [r4, #12]
 80031e8:	bd10      	pop	{r4, pc}

080031ea <__sclose>:
 80031ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031ee:	f000 bc0f 	b.w	8003a10 <_close_r>

080031f2 <memset>:
 80031f2:	4402      	add	r2, r0
 80031f4:	4603      	mov	r3, r0
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d100      	bne.n	80031fc <memset+0xa>
 80031fa:	4770      	bx	lr
 80031fc:	f803 1b01 	strb.w	r1, [r3], #1
 8003200:	e7f9      	b.n	80031f6 <memset+0x4>
	...

08003204 <localtime>:
 8003204:	b538      	push	{r3, r4, r5, lr}
 8003206:	4b0b      	ldr	r3, [pc, #44]	@ (8003234 <localtime+0x30>)
 8003208:	681d      	ldr	r5, [r3, #0]
 800320a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800320c:	4604      	mov	r4, r0
 800320e:	b953      	cbnz	r3, 8003226 <localtime+0x22>
 8003210:	2024      	movs	r0, #36	@ 0x24
 8003212:	f000 fd39 	bl	8003c88 <malloc>
 8003216:	4602      	mov	r2, r0
 8003218:	6368      	str	r0, [r5, #52]	@ 0x34
 800321a:	b920      	cbnz	r0, 8003226 <localtime+0x22>
 800321c:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <localtime+0x34>)
 800321e:	4807      	ldr	r0, [pc, #28]	@ (800323c <localtime+0x38>)
 8003220:	2132      	movs	r1, #50	@ 0x32
 8003222:	f000 fc85 	bl	8003b30 <__assert_func>
 8003226:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 8003228:	4620      	mov	r0, r4
 800322a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800322e:	f000 b807 	b.w	8003240 <localtime_r>
 8003232:	bf00      	nop
 8003234:	2000002c 	.word	0x2000002c
 8003238:	08005e30 	.word	0x08005e30
 800323c:	08005e47 	.word	0x08005e47

08003240 <localtime_r>:
 8003240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003244:	460c      	mov	r4, r1
 8003246:	4680      	mov	r8, r0
 8003248:	f001 fa50 	bl	80046ec <__gettzinfo>
 800324c:	4621      	mov	r1, r4
 800324e:	4605      	mov	r5, r0
 8003250:	4640      	mov	r0, r8
 8003252:	f001 fa4f 	bl	80046f4 <gmtime_r>
 8003256:	6943      	ldr	r3, [r0, #20]
 8003258:	0799      	lsls	r1, r3, #30
 800325a:	4604      	mov	r4, r0
 800325c:	f203 776c 	addw	r7, r3, #1900	@ 0x76c
 8003260:	d106      	bne.n	8003270 <localtime_r+0x30>
 8003262:	2264      	movs	r2, #100	@ 0x64
 8003264:	fb97 f3f2 	sdiv	r3, r7, r2
 8003268:	fb02 7313 	mls	r3, r2, r3, r7
 800326c:	2b00      	cmp	r3, #0
 800326e:	d170      	bne.n	8003352 <localtime_r+0x112>
 8003270:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8003274:	fb97 f3f2 	sdiv	r3, r7, r2
 8003278:	fb02 7313 	mls	r3, r2, r3, r7
 800327c:	fab3 f383 	clz	r3, r3
 8003280:	095b      	lsrs	r3, r3, #5
 8003282:	4e64      	ldr	r6, [pc, #400]	@ (8003414 <localtime_r+0x1d4>)
 8003284:	2230      	movs	r2, #48	@ 0x30
 8003286:	fb02 6603 	mla	r6, r2, r3, r6
 800328a:	f000 f98d 	bl	80035a8 <__tz_lock>
 800328e:	f000 f997 	bl	80035c0 <_tzset_unlocked>
 8003292:	4b61      	ldr	r3, [pc, #388]	@ (8003418 <localtime_r+0x1d8>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d06a      	beq.n	8003370 <localtime_r+0x130>
 800329a:	686b      	ldr	r3, [r5, #4]
 800329c:	42bb      	cmp	r3, r7
 800329e:	d15a      	bne.n	8003356 <localtime_r+0x116>
 80032a0:	682f      	ldr	r7, [r5, #0]
 80032a2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80032a6:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 80032aa:	2f00      	cmp	r7, #0
 80032ac:	d15b      	bne.n	8003366 <localtime_r+0x126>
 80032ae:	4282      	cmp	r2, r0
 80032b0:	eb73 0101 	sbcs.w	r1, r3, r1
 80032b4:	db5e      	blt.n	8003374 <localtime_r+0x134>
 80032b6:	2301      	movs	r3, #1
 80032b8:	6223      	str	r3, [r4, #32]
 80032ba:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 80032bc:	6861      	ldr	r1, [r4, #4]
 80032be:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80032c2:	fb93 f0f2 	sdiv	r0, r3, r2
 80032c6:	fb02 3310 	mls	r3, r2, r0, r3
 80032ca:	223c      	movs	r2, #60	@ 0x3c
 80032cc:	fb93 f5f2 	sdiv	r5, r3, r2
 80032d0:	fb02 3215 	mls	r2, r2, r5, r3
 80032d4:	6823      	ldr	r3, [r4, #0]
 80032d6:	1a9b      	subs	r3, r3, r2
 80032d8:	68a2      	ldr	r2, [r4, #8]
 80032da:	6023      	str	r3, [r4, #0]
 80032dc:	1b49      	subs	r1, r1, r5
 80032de:	1a12      	subs	r2, r2, r0
 80032e0:	2b3b      	cmp	r3, #59	@ 0x3b
 80032e2:	6061      	str	r1, [r4, #4]
 80032e4:	60a2      	str	r2, [r4, #8]
 80032e6:	dd51      	ble.n	800338c <localtime_r+0x14c>
 80032e8:	3101      	adds	r1, #1
 80032ea:	6061      	str	r1, [r4, #4]
 80032ec:	3b3c      	subs	r3, #60	@ 0x3c
 80032ee:	6023      	str	r3, [r4, #0]
 80032f0:	6863      	ldr	r3, [r4, #4]
 80032f2:	2b3b      	cmp	r3, #59	@ 0x3b
 80032f4:	dd50      	ble.n	8003398 <localtime_r+0x158>
 80032f6:	3201      	adds	r2, #1
 80032f8:	60a2      	str	r2, [r4, #8]
 80032fa:	3b3c      	subs	r3, #60	@ 0x3c
 80032fc:	6063      	str	r3, [r4, #4]
 80032fe:	68a3      	ldr	r3, [r4, #8]
 8003300:	2b17      	cmp	r3, #23
 8003302:	dd4f      	ble.n	80033a4 <localtime_r+0x164>
 8003304:	69e2      	ldr	r2, [r4, #28]
 8003306:	3201      	adds	r2, #1
 8003308:	61e2      	str	r2, [r4, #28]
 800330a:	69a2      	ldr	r2, [r4, #24]
 800330c:	3201      	adds	r2, #1
 800330e:	2a07      	cmp	r2, #7
 8003310:	bfa8      	it	ge
 8003312:	2200      	movge	r2, #0
 8003314:	61a2      	str	r2, [r4, #24]
 8003316:	68e2      	ldr	r2, [r4, #12]
 8003318:	3b18      	subs	r3, #24
 800331a:	3201      	adds	r2, #1
 800331c:	60a3      	str	r3, [r4, #8]
 800331e:	6923      	ldr	r3, [r4, #16]
 8003320:	60e2      	str	r2, [r4, #12]
 8003322:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8003326:	428a      	cmp	r2, r1
 8003328:	dd0e      	ble.n	8003348 <localtime_r+0x108>
 800332a:	2b0b      	cmp	r3, #11
 800332c:	eba2 0201 	sub.w	r2, r2, r1
 8003330:	60e2      	str	r2, [r4, #12]
 8003332:	f103 0201 	add.w	r2, r3, #1
 8003336:	bf09      	itett	eq
 8003338:	6963      	ldreq	r3, [r4, #20]
 800333a:	6122      	strne	r2, [r4, #16]
 800333c:	2200      	moveq	r2, #0
 800333e:	3301      	addeq	r3, #1
 8003340:	bf02      	ittt	eq
 8003342:	6122      	streq	r2, [r4, #16]
 8003344:	6163      	streq	r3, [r4, #20]
 8003346:	61e2      	streq	r2, [r4, #28]
 8003348:	f000 f934 	bl	80035b4 <__tz_unlock>
 800334c:	4620      	mov	r0, r4
 800334e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003352:	2301      	movs	r3, #1
 8003354:	e795      	b.n	8003282 <localtime_r+0x42>
 8003356:	4638      	mov	r0, r7
 8003358:	f000 f87c 	bl	8003454 <__tzcalc_limits>
 800335c:	2800      	cmp	r0, #0
 800335e:	d19f      	bne.n	80032a0 <localtime_r+0x60>
 8003360:	f04f 33ff 	mov.w	r3, #4294967295
 8003364:	e004      	b.n	8003370 <localtime_r+0x130>
 8003366:	4282      	cmp	r2, r0
 8003368:	eb73 0101 	sbcs.w	r1, r3, r1
 800336c:	da02      	bge.n	8003374 <localtime_r+0x134>
 800336e:	2300      	movs	r3, #0
 8003370:	6223      	str	r3, [r4, #32]
 8003372:	e009      	b.n	8003388 <localtime_r+0x148>
 8003374:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	@ 0x48
 8003378:	4282      	cmp	r2, r0
 800337a:	418b      	sbcs	r3, r1
 800337c:	bfb4      	ite	lt
 800337e:	2301      	movlt	r3, #1
 8003380:	2300      	movge	r3, #0
 8003382:	6223      	str	r3, [r4, #32]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d198      	bne.n	80032ba <localtime_r+0x7a>
 8003388:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800338a:	e797      	b.n	80032bc <localtime_r+0x7c>
 800338c:	2b00      	cmp	r3, #0
 800338e:	daaf      	bge.n	80032f0 <localtime_r+0xb0>
 8003390:	3901      	subs	r1, #1
 8003392:	6061      	str	r1, [r4, #4]
 8003394:	333c      	adds	r3, #60	@ 0x3c
 8003396:	e7aa      	b.n	80032ee <localtime_r+0xae>
 8003398:	2b00      	cmp	r3, #0
 800339a:	dab0      	bge.n	80032fe <localtime_r+0xbe>
 800339c:	3a01      	subs	r2, #1
 800339e:	60a2      	str	r2, [r4, #8]
 80033a0:	333c      	adds	r3, #60	@ 0x3c
 80033a2:	e7ab      	b.n	80032fc <localtime_r+0xbc>
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	dacf      	bge.n	8003348 <localtime_r+0x108>
 80033a8:	69e2      	ldr	r2, [r4, #28]
 80033aa:	3a01      	subs	r2, #1
 80033ac:	61e2      	str	r2, [r4, #28]
 80033ae:	69a2      	ldr	r2, [r4, #24]
 80033b0:	3a01      	subs	r2, #1
 80033b2:	bf48      	it	mi
 80033b4:	2206      	movmi	r2, #6
 80033b6:	61a2      	str	r2, [r4, #24]
 80033b8:	68e2      	ldr	r2, [r4, #12]
 80033ba:	3318      	adds	r3, #24
 80033bc:	3a01      	subs	r2, #1
 80033be:	60e2      	str	r2, [r4, #12]
 80033c0:	60a3      	str	r3, [r4, #8]
 80033c2:	2a00      	cmp	r2, #0
 80033c4:	d1c0      	bne.n	8003348 <localtime_r+0x108>
 80033c6:	6923      	ldr	r3, [r4, #16]
 80033c8:	3b01      	subs	r3, #1
 80033ca:	d405      	bmi.n	80033d8 <localtime_r+0x198>
 80033cc:	6123      	str	r3, [r4, #16]
 80033ce:	6923      	ldr	r3, [r4, #16]
 80033d0:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 80033d4:	60e3      	str	r3, [r4, #12]
 80033d6:	e7b7      	b.n	8003348 <localtime_r+0x108>
 80033d8:	230b      	movs	r3, #11
 80033da:	6123      	str	r3, [r4, #16]
 80033dc:	6963      	ldr	r3, [r4, #20]
 80033de:	1e5a      	subs	r2, r3, #1
 80033e0:	6162      	str	r2, [r4, #20]
 80033e2:	0792      	lsls	r2, r2, #30
 80033e4:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 80033e8:	d105      	bne.n	80033f6 <localtime_r+0x1b6>
 80033ea:	2164      	movs	r1, #100	@ 0x64
 80033ec:	fb93 f2f1 	sdiv	r2, r3, r1
 80033f0:	fb01 3212 	mls	r2, r1, r2, r3
 80033f4:	b962      	cbnz	r2, 8003410 <localtime_r+0x1d0>
 80033f6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80033fa:	fb93 f1f2 	sdiv	r1, r3, r2
 80033fe:	fb02 3311 	mls	r3, r2, r1, r3
 8003402:	fab3 f383 	clz	r3, r3
 8003406:	095b      	lsrs	r3, r3, #5
 8003408:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800340c:	61e3      	str	r3, [r4, #28]
 800340e:	e7de      	b.n	80033ce <localtime_r+0x18e>
 8003410:	2301      	movs	r3, #1
 8003412:	e7f9      	b.n	8003408 <localtime_r+0x1c8>
 8003414:	08005ea0 	.word	0x08005ea0
 8003418:	200006b8 	.word	0x200006b8

0800341c <time>:
 800341c:	b5df      	push	{r0, r1, r2, r3, r4, r6, r7, lr}
 800341e:	4b0c      	ldr	r3, [pc, #48]	@ (8003450 <time+0x34>)
 8003420:	f04f 36ff 	mov.w	r6, #4294967295
 8003424:	f04f 37ff 	mov.w	r7, #4294967295
 8003428:	4669      	mov	r1, sp
 800342a:	4604      	mov	r4, r0
 800342c:	2200      	movs	r2, #0
 800342e:	6818      	ldr	r0, [r3, #0]
 8003430:	e9cd 6700 	strd	r6, r7, [sp]
 8003434:	f000 fafc 	bl	8003a30 <_gettimeofday_r>
 8003438:	2800      	cmp	r0, #0
 800343a:	bfb8      	it	lt
 800343c:	e9cd 6700 	strdlt	r6, r7, [sp]
 8003440:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003444:	b10c      	cbz	r4, 800344a <time+0x2e>
 8003446:	e9c4 0100 	strd	r0, r1, [r4]
 800344a:	b004      	add	sp, #16
 800344c:	bdd0      	pop	{r4, r6, r7, pc}
 800344e:	bf00      	nop
 8003450:	2000002c 	.word	0x2000002c

08003454 <__tzcalc_limits>:
 8003454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003458:	4604      	mov	r4, r0
 800345a:	f001 f947 	bl	80046ec <__gettzinfo>
 800345e:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 8003462:	429c      	cmp	r4, r3
 8003464:	f340 8099 	ble.w	800359a <__tzcalc_limits+0x146>
 8003468:	f46f 67f6 	mvn.w	r7, #1968	@ 0x7b0
 800346c:	19e5      	adds	r5, r4, r7
 800346e:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 8003472:	f240 126d 	movw	r2, #365	@ 0x16d
 8003476:	10ad      	asrs	r5, r5, #2
 8003478:	fb02 5503 	mla	r5, r2, r3, r5
 800347c:	f46f 6cc8 	mvn.w	ip, #1600	@ 0x640
 8003480:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 8003484:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 8003488:	4f45      	ldr	r7, [pc, #276]	@ (80035a0 <__tzcalc_limits+0x14c>)
 800348a:	fb93 f3f2 	sdiv	r3, r3, r2
 800348e:	441d      	add	r5, r3
 8003490:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8003494:	eb04 030c 	add.w	r3, r4, ip
 8003498:	6044      	str	r4, [r0, #4]
 800349a:	fbb3 f3f2 	udiv	r3, r3, r2
 800349e:	4601      	mov	r1, r0
 80034a0:	441d      	add	r5, r3
 80034a2:	f100 0c50 	add.w	ip, r0, #80	@ 0x50
 80034a6:	7a0b      	ldrb	r3, [r1, #8]
 80034a8:	694a      	ldr	r2, [r1, #20]
 80034aa:	2b4a      	cmp	r3, #74	@ 0x4a
 80034ac:	d133      	bne.n	8003516 <__tzcalc_limits+0xc2>
 80034ae:	07a6      	lsls	r6, r4, #30
 80034b0:	eb05 0302 	add.w	r3, r5, r2
 80034b4:	d106      	bne.n	80034c4 <__tzcalc_limits+0x70>
 80034b6:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 80034ba:	fb94 f6fe 	sdiv	r6, r4, lr
 80034be:	fb0e 4616 	mls	r6, lr, r6, r4
 80034c2:	b936      	cbnz	r6, 80034d2 <__tzcalc_limits+0x7e>
 80034c4:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 80034c8:	fb94 f6fe 	sdiv	r6, r4, lr
 80034cc:	fb0e 4616 	mls	r6, lr, r6, r4
 80034d0:	b9fe      	cbnz	r6, 8003512 <__tzcalc_limits+0xbe>
 80034d2:	2a3b      	cmp	r2, #59	@ 0x3b
 80034d4:	bfd4      	ite	le
 80034d6:	2200      	movle	r2, #0
 80034d8:	2201      	movgt	r2, #1
 80034da:	4413      	add	r3, r2
 80034dc:	3b01      	subs	r3, #1
 80034de:	698a      	ldr	r2, [r1, #24]
 80034e0:	17d6      	asrs	r6, r2, #31
 80034e2:	fbc3 2607 	smlal	r2, r6, r3, r7
 80034e6:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80034e8:	18d2      	adds	r2, r2, r3
 80034ea:	eb46 73e3 	adc.w	r3, r6, r3, asr #31
 80034ee:	e9c1 2308 	strd	r2, r3, [r1, #32]
 80034f2:	3128      	adds	r1, #40	@ 0x28
 80034f4:	458c      	cmp	ip, r1
 80034f6:	d1d6      	bne.n	80034a6 <__tzcalc_limits+0x52>
 80034f8:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 80034fc:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 8003500:	428c      	cmp	r4, r1
 8003502:	4193      	sbcs	r3, r2
 8003504:	bfb4      	ite	lt
 8003506:	2301      	movlt	r3, #1
 8003508:	2300      	movge	r3, #0
 800350a:	6003      	str	r3, [r0, #0]
 800350c:	2001      	movs	r0, #1
 800350e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003512:	2200      	movs	r2, #0
 8003514:	e7e1      	b.n	80034da <__tzcalc_limits+0x86>
 8003516:	2b44      	cmp	r3, #68	@ 0x44
 8003518:	d101      	bne.n	800351e <__tzcalc_limits+0xca>
 800351a:	18ab      	adds	r3, r5, r2
 800351c:	e7df      	b.n	80034de <__tzcalc_limits+0x8a>
 800351e:	07a3      	lsls	r3, r4, #30
 8003520:	d105      	bne.n	800352e <__tzcalc_limits+0xda>
 8003522:	2664      	movs	r6, #100	@ 0x64
 8003524:	fb94 f3f6 	sdiv	r3, r4, r6
 8003528:	fb06 4313 	mls	r3, r6, r3, r4
 800352c:	bb7b      	cbnz	r3, 800358e <__tzcalc_limits+0x13a>
 800352e:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8003532:	fb94 f6f3 	sdiv	r6, r4, r3
 8003536:	fb03 4616 	mls	r6, r3, r6, r4
 800353a:	fab6 f686 	clz	r6, r6
 800353e:	0976      	lsrs	r6, r6, #5
 8003540:	f8df e060 	ldr.w	lr, [pc, #96]	@ 80035a4 <__tzcalc_limits+0x150>
 8003544:	f8d1 900c 	ldr.w	r9, [r1, #12]
 8003548:	f04f 0a30 	mov.w	sl, #48	@ 0x30
 800354c:	462b      	mov	r3, r5
 800354e:	f04f 0800 	mov.w	r8, #0
 8003552:	fb0a e606 	mla	r6, sl, r6, lr
 8003556:	f108 0801 	add.w	r8, r8, #1
 800355a:	45c1      	cmp	r9, r8
 800355c:	f856 e028 	ldr.w	lr, [r6, r8, lsl #2]
 8003560:	dc17      	bgt.n	8003592 <__tzcalc_limits+0x13e>
 8003562:	f103 0804 	add.w	r8, r3, #4
 8003566:	2607      	movs	r6, #7
 8003568:	fb98 f6f6 	sdiv	r6, r8, r6
 800356c:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 8003570:	eba8 0606 	sub.w	r6, r8, r6
 8003574:	1b92      	subs	r2, r2, r6
 8003576:	690e      	ldr	r6, [r1, #16]
 8003578:	f106 36ff 	add.w	r6, r6, #4294967295
 800357c:	bf48      	it	mi
 800357e:	3207      	addmi	r2, #7
 8003580:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 8003584:	4432      	add	r2, r6
 8003586:	4572      	cmp	r2, lr
 8003588:	da05      	bge.n	8003596 <__tzcalc_limits+0x142>
 800358a:	4413      	add	r3, r2
 800358c:	e7a7      	b.n	80034de <__tzcalc_limits+0x8a>
 800358e:	2601      	movs	r6, #1
 8003590:	e7d6      	b.n	8003540 <__tzcalc_limits+0xec>
 8003592:	4473      	add	r3, lr
 8003594:	e7df      	b.n	8003556 <__tzcalc_limits+0x102>
 8003596:	3a07      	subs	r2, #7
 8003598:	e7f5      	b.n	8003586 <__tzcalc_limits+0x132>
 800359a:	2000      	movs	r0, #0
 800359c:	e7b7      	b.n	800350e <__tzcalc_limits+0xba>
 800359e:	bf00      	nop
 80035a0:	00015180 	.word	0x00015180
 80035a4:	08005e9c 	.word	0x08005e9c

080035a8 <__tz_lock>:
 80035a8:	4801      	ldr	r0, [pc, #4]	@ (80035b0 <__tz_lock+0x8>)
 80035aa:	f000 bab4 	b.w	8003b16 <__retarget_lock_acquire>
 80035ae:	bf00      	nop
 80035b0:	200006c0 	.word	0x200006c0

080035b4 <__tz_unlock>:
 80035b4:	4801      	ldr	r0, [pc, #4]	@ (80035bc <__tz_unlock+0x8>)
 80035b6:	f000 bab0 	b.w	8003b1a <__retarget_lock_release>
 80035ba:	bf00      	nop
 80035bc:	200006c0 	.word	0x200006c0

080035c0 <_tzset_unlocked>:
 80035c0:	4b01      	ldr	r3, [pc, #4]	@ (80035c8 <_tzset_unlocked+0x8>)
 80035c2:	6818      	ldr	r0, [r3, #0]
 80035c4:	f000 b802 	b.w	80035cc <_tzset_unlocked_r>
 80035c8:	2000002c 	.word	0x2000002c

080035cc <_tzset_unlocked_r>:
 80035cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035d0:	b08d      	sub	sp, #52	@ 0x34
 80035d2:	4607      	mov	r7, r0
 80035d4:	f001 f88a 	bl	80046ec <__gettzinfo>
 80035d8:	49bc      	ldr	r1, [pc, #752]	@ (80038cc <_tzset_unlocked_r+0x300>)
 80035da:	4dbd      	ldr	r5, [pc, #756]	@ (80038d0 <_tzset_unlocked_r+0x304>)
 80035dc:	4604      	mov	r4, r0
 80035de:	4638      	mov	r0, r7
 80035e0:	f000 fb4a 	bl	8003c78 <_getenv_r>
 80035e4:	4606      	mov	r6, r0
 80035e6:	bb10      	cbnz	r0, 800362e <_tzset_unlocked_r+0x62>
 80035e8:	4bba      	ldr	r3, [pc, #744]	@ (80038d4 <_tzset_unlocked_r+0x308>)
 80035ea:	4abb      	ldr	r2, [pc, #748]	@ (80038d8 <_tzset_unlocked_r+0x30c>)
 80035ec:	6018      	str	r0, [r3, #0]
 80035ee:	4bbb      	ldr	r3, [pc, #748]	@ (80038dc <_tzset_unlocked_r+0x310>)
 80035f0:	62a0      	str	r0, [r4, #40]	@ 0x28
 80035f2:	6018      	str	r0, [r3, #0]
 80035f4:	4bba      	ldr	r3, [pc, #744]	@ (80038e0 <_tzset_unlocked_r+0x314>)
 80035f6:	6520      	str	r0, [r4, #80]	@ 0x50
 80035f8:	e9c3 2200 	strd	r2, r2, [r3]
 80035fc:	214a      	movs	r1, #74	@ 0x4a
 80035fe:	2200      	movs	r2, #0
 8003600:	2300      	movs	r3, #0
 8003602:	e9c4 0003 	strd	r0, r0, [r4, #12]
 8003606:	e9c4 0005 	strd	r0, r0, [r4, #20]
 800360a:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 800360e:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 8003612:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8003616:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800361a:	6828      	ldr	r0, [r5, #0]
 800361c:	7221      	strb	r1, [r4, #8]
 800361e:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 8003622:	f000 fb39 	bl	8003c98 <free>
 8003626:	602e      	str	r6, [r5, #0]
 8003628:	b00d      	add	sp, #52	@ 0x34
 800362a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800362e:	6829      	ldr	r1, [r5, #0]
 8003630:	2900      	cmp	r1, #0
 8003632:	f040 808e 	bne.w	8003752 <_tzset_unlocked_r+0x186>
 8003636:	6828      	ldr	r0, [r5, #0]
 8003638:	f000 fb2e 	bl	8003c98 <free>
 800363c:	4630      	mov	r0, r6
 800363e:	f7fc fdf1 	bl	8000224 <strlen>
 8003642:	1c41      	adds	r1, r0, #1
 8003644:	4638      	mov	r0, r7
 8003646:	f000 fb51 	bl	8003cec <_malloc_r>
 800364a:	6028      	str	r0, [r5, #0]
 800364c:	2800      	cmp	r0, #0
 800364e:	f040 8086 	bne.w	800375e <_tzset_unlocked_r+0x192>
 8003652:	4aa2      	ldr	r2, [pc, #648]	@ (80038dc <_tzset_unlocked_r+0x310>)
 8003654:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 80038e0 <_tzset_unlocked_r+0x314>
 8003658:	f8df a278 	ldr.w	sl, [pc, #632]	@ 80038d4 <_tzset_unlocked_r+0x308>
 800365c:	2300      	movs	r3, #0
 800365e:	6013      	str	r3, [r2, #0]
 8003660:	4aa0      	ldr	r2, [pc, #640]	@ (80038e4 <_tzset_unlocked_r+0x318>)
 8003662:	f8ca 3000 	str.w	r3, [sl]
 8003666:	2000      	movs	r0, #0
 8003668:	2100      	movs	r1, #0
 800366a:	e9c8 2200 	strd	r2, r2, [r8]
 800366e:	e9c4 3303 	strd	r3, r3, [r4, #12]
 8003672:	e9c4 3305 	strd	r3, r3, [r4, #20]
 8003676:	e9c4 0108 	strd	r0, r1, [r4, #32]
 800367a:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 800367e:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 8003682:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 8003686:	224a      	movs	r2, #74	@ 0x4a
 8003688:	7222      	strb	r2, [r4, #8]
 800368a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800368c:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 8003690:	6523      	str	r3, [r4, #80]	@ 0x50
 8003692:	7833      	ldrb	r3, [r6, #0]
 8003694:	2b3a      	cmp	r3, #58	@ 0x3a
 8003696:	bf08      	it	eq
 8003698:	3601      	addeq	r6, #1
 800369a:	7833      	ldrb	r3, [r6, #0]
 800369c:	2b3c      	cmp	r3, #60	@ 0x3c
 800369e:	d162      	bne.n	8003766 <_tzset_unlocked_r+0x19a>
 80036a0:	1c75      	adds	r5, r6, #1
 80036a2:	4a91      	ldr	r2, [pc, #580]	@ (80038e8 <_tzset_unlocked_r+0x31c>)
 80036a4:	4991      	ldr	r1, [pc, #580]	@ (80038ec <_tzset_unlocked_r+0x320>)
 80036a6:	ab0a      	add	r3, sp, #40	@ 0x28
 80036a8:	4628      	mov	r0, r5
 80036aa:	f000 ffc9 	bl	8004640 <siscanf>
 80036ae:	2800      	cmp	r0, #0
 80036b0:	ddba      	ble.n	8003628 <_tzset_unlocked_r+0x5c>
 80036b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80036b4:	1eda      	subs	r2, r3, #3
 80036b6:	2a07      	cmp	r2, #7
 80036b8:	d8b6      	bhi.n	8003628 <_tzset_unlocked_r+0x5c>
 80036ba:	5ceb      	ldrb	r3, [r5, r3]
 80036bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80036be:	d1b3      	bne.n	8003628 <_tzset_unlocked_r+0x5c>
 80036c0:	3602      	adds	r6, #2
 80036c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80036c4:	18f5      	adds	r5, r6, r3
 80036c6:	5cf3      	ldrb	r3, [r6, r3]
 80036c8:	2b2d      	cmp	r3, #45	@ 0x2d
 80036ca:	d15a      	bne.n	8003782 <_tzset_unlocked_r+0x1b6>
 80036cc:	3501      	adds	r5, #1
 80036ce:	f04f 39ff 	mov.w	r9, #4294967295
 80036d2:	2300      	movs	r3, #0
 80036d4:	f8ad 301e 	strh.w	r3, [sp, #30]
 80036d8:	f8ad 3020 	strh.w	r3, [sp, #32]
 80036dc:	af08      	add	r7, sp, #32
 80036de:	ab0a      	add	r3, sp, #40	@ 0x28
 80036e0:	e9cd 3701 	strd	r3, r7, [sp, #4]
 80036e4:	9303      	str	r3, [sp, #12]
 80036e6:	f10d 031e 	add.w	r3, sp, #30
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	4980      	ldr	r1, [pc, #512]	@ (80038f0 <_tzset_unlocked_r+0x324>)
 80036ee:	ab0a      	add	r3, sp, #40	@ 0x28
 80036f0:	aa07      	add	r2, sp, #28
 80036f2:	4628      	mov	r0, r5
 80036f4:	f000 ffa4 	bl	8004640 <siscanf>
 80036f8:	2800      	cmp	r0, #0
 80036fa:	dd95      	ble.n	8003628 <_tzset_unlocked_r+0x5c>
 80036fc:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8003700:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 8003704:	223c      	movs	r2, #60	@ 0x3c
 8003706:	fb02 6603 	mla	r6, r2, r3, r6
 800370a:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800370e:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8003712:	fb02 6603 	mla	r6, r2, r3, r6
 8003716:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003718:	fb09 f606 	mul.w	r6, r9, r6
 800371c:	eb05 0903 	add.w	r9, r5, r3
 8003720:	5ceb      	ldrb	r3, [r5, r3]
 8003722:	2b3c      	cmp	r3, #60	@ 0x3c
 8003724:	f040 80ee 	bne.w	8003904 <_tzset_unlocked_r+0x338>
 8003728:	f109 0501 	add.w	r5, r9, #1
 800372c:	4a71      	ldr	r2, [pc, #452]	@ (80038f4 <_tzset_unlocked_r+0x328>)
 800372e:	496f      	ldr	r1, [pc, #444]	@ (80038ec <_tzset_unlocked_r+0x320>)
 8003730:	ab0a      	add	r3, sp, #40	@ 0x28
 8003732:	4628      	mov	r0, r5
 8003734:	f000 ff84 	bl	8004640 <siscanf>
 8003738:	2800      	cmp	r0, #0
 800373a:	dc28      	bgt.n	800378e <_tzset_unlocked_r+0x1c2>
 800373c:	f899 3001 	ldrb.w	r3, [r9, #1]
 8003740:	2b3e      	cmp	r3, #62	@ 0x3e
 8003742:	d124      	bne.n	800378e <_tzset_unlocked_r+0x1c2>
 8003744:	4b68      	ldr	r3, [pc, #416]	@ (80038e8 <_tzset_unlocked_r+0x31c>)
 8003746:	62a6      	str	r6, [r4, #40]	@ 0x28
 8003748:	e9c8 3300 	strd	r3, r3, [r8]
 800374c:	f8ca 6000 	str.w	r6, [sl]
 8003750:	e76a      	b.n	8003628 <_tzset_unlocked_r+0x5c>
 8003752:	f7fc fd5d 	bl	8000210 <strcmp>
 8003756:	2800      	cmp	r0, #0
 8003758:	f47f af6d 	bne.w	8003636 <_tzset_unlocked_r+0x6a>
 800375c:	e764      	b.n	8003628 <_tzset_unlocked_r+0x5c>
 800375e:	4631      	mov	r1, r6
 8003760:	f000 f9dd 	bl	8003b1e <strcpy>
 8003764:	e775      	b.n	8003652 <_tzset_unlocked_r+0x86>
 8003766:	4a60      	ldr	r2, [pc, #384]	@ (80038e8 <_tzset_unlocked_r+0x31c>)
 8003768:	4963      	ldr	r1, [pc, #396]	@ (80038f8 <_tzset_unlocked_r+0x32c>)
 800376a:	ab0a      	add	r3, sp, #40	@ 0x28
 800376c:	4630      	mov	r0, r6
 800376e:	f000 ff67 	bl	8004640 <siscanf>
 8003772:	2800      	cmp	r0, #0
 8003774:	f77f af58 	ble.w	8003628 <_tzset_unlocked_r+0x5c>
 8003778:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800377a:	3b03      	subs	r3, #3
 800377c:	2b07      	cmp	r3, #7
 800377e:	d9a0      	bls.n	80036c2 <_tzset_unlocked_r+0xf6>
 8003780:	e752      	b.n	8003628 <_tzset_unlocked_r+0x5c>
 8003782:	2b2b      	cmp	r3, #43	@ 0x2b
 8003784:	bf08      	it	eq
 8003786:	3501      	addeq	r5, #1
 8003788:	f04f 0901 	mov.w	r9, #1
 800378c:	e7a1      	b.n	80036d2 <_tzset_unlocked_r+0x106>
 800378e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003790:	1eda      	subs	r2, r3, #3
 8003792:	2a07      	cmp	r2, #7
 8003794:	f63f af48 	bhi.w	8003628 <_tzset_unlocked_r+0x5c>
 8003798:	5ceb      	ldrb	r3, [r5, r3]
 800379a:	2b3e      	cmp	r3, #62	@ 0x3e
 800379c:	f47f af44 	bne.w	8003628 <_tzset_unlocked_r+0x5c>
 80037a0:	f109 0902 	add.w	r9, r9, #2
 80037a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80037a6:	eb09 0503 	add.w	r5, r9, r3
 80037aa:	f819 3003 	ldrb.w	r3, [r9, r3]
 80037ae:	2b2d      	cmp	r3, #45	@ 0x2d
 80037b0:	f040 80b7 	bne.w	8003922 <_tzset_unlocked_r+0x356>
 80037b4:	3501      	adds	r5, #1
 80037b6:	f04f 39ff 	mov.w	r9, #4294967295
 80037ba:	2300      	movs	r3, #0
 80037bc:	f8ad 301c 	strh.w	r3, [sp, #28]
 80037c0:	f8ad 301e 	strh.w	r3, [sp, #30]
 80037c4:	f8ad 3020 	strh.w	r3, [sp, #32]
 80037c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80037ca:	ab0a      	add	r3, sp, #40	@ 0x28
 80037cc:	e9cd 7302 	strd	r7, r3, [sp, #8]
 80037d0:	9301      	str	r3, [sp, #4]
 80037d2:	f10d 031e 	add.w	r3, sp, #30
 80037d6:	9300      	str	r3, [sp, #0]
 80037d8:	4945      	ldr	r1, [pc, #276]	@ (80038f0 <_tzset_unlocked_r+0x324>)
 80037da:	ab0a      	add	r3, sp, #40	@ 0x28
 80037dc:	aa07      	add	r2, sp, #28
 80037de:	4628      	mov	r0, r5
 80037e0:	f000 ff2e 	bl	8004640 <siscanf>
 80037e4:	2800      	cmp	r0, #0
 80037e6:	f300 80a2 	bgt.w	800392e <_tzset_unlocked_r+0x362>
 80037ea:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 80037ee:	9304      	str	r3, [sp, #16]
 80037f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80037f2:	4627      	mov	r7, r4
 80037f4:	441d      	add	r5, r3
 80037f6:	f04f 0b00 	mov.w	fp, #0
 80037fa:	782b      	ldrb	r3, [r5, #0]
 80037fc:	2b2c      	cmp	r3, #44	@ 0x2c
 80037fe:	bf08      	it	eq
 8003800:	3501      	addeq	r5, #1
 8003802:	f895 9000 	ldrb.w	r9, [r5]
 8003806:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 800380a:	f040 80a3 	bne.w	8003954 <_tzset_unlocked_r+0x388>
 800380e:	ab0a      	add	r3, sp, #40	@ 0x28
 8003810:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 8003814:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003818:	aa09      	add	r2, sp, #36	@ 0x24
 800381a:	9200      	str	r2, [sp, #0]
 800381c:	4937      	ldr	r1, [pc, #220]	@ (80038fc <_tzset_unlocked_r+0x330>)
 800381e:	9303      	str	r3, [sp, #12]
 8003820:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 8003824:	4628      	mov	r0, r5
 8003826:	f000 ff0b 	bl	8004640 <siscanf>
 800382a:	2803      	cmp	r0, #3
 800382c:	f47f aefc 	bne.w	8003628 <_tzset_unlocked_r+0x5c>
 8003830:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 8003834:	1e4b      	subs	r3, r1, #1
 8003836:	2b0b      	cmp	r3, #11
 8003838:	f63f aef6 	bhi.w	8003628 <_tzset_unlocked_r+0x5c>
 800383c:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 8003840:	1e53      	subs	r3, r2, #1
 8003842:	2b04      	cmp	r3, #4
 8003844:	f63f aef0 	bhi.w	8003628 <_tzset_unlocked_r+0x5c>
 8003848:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800384c:	2b06      	cmp	r3, #6
 800384e:	f63f aeeb 	bhi.w	8003628 <_tzset_unlocked_r+0x5c>
 8003852:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8003856:	f887 9008 	strb.w	r9, [r7, #8]
 800385a:	617b      	str	r3, [r7, #20]
 800385c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800385e:	eb05 0903 	add.w	r9, r5, r3
 8003862:	2500      	movs	r5, #0
 8003864:	f04f 0302 	mov.w	r3, #2
 8003868:	f8ad 301c 	strh.w	r3, [sp, #28]
 800386c:	f8ad 501e 	strh.w	r5, [sp, #30]
 8003870:	f8ad 5020 	strh.w	r5, [sp, #32]
 8003874:	950a      	str	r5, [sp, #40]	@ 0x28
 8003876:	f899 3000 	ldrb.w	r3, [r9]
 800387a:	2b2f      	cmp	r3, #47	@ 0x2f
 800387c:	f040 8096 	bne.w	80039ac <_tzset_unlocked_r+0x3e0>
 8003880:	ab0a      	add	r3, sp, #40	@ 0x28
 8003882:	aa08      	add	r2, sp, #32
 8003884:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003888:	f10d 021e 	add.w	r2, sp, #30
 800388c:	9200      	str	r2, [sp, #0]
 800388e:	491c      	ldr	r1, [pc, #112]	@ (8003900 <_tzset_unlocked_r+0x334>)
 8003890:	9303      	str	r3, [sp, #12]
 8003892:	aa07      	add	r2, sp, #28
 8003894:	4648      	mov	r0, r9
 8003896:	f000 fed3 	bl	8004640 <siscanf>
 800389a:	42a8      	cmp	r0, r5
 800389c:	f300 8086 	bgt.w	80039ac <_tzset_unlocked_r+0x3e0>
 80038a0:	214a      	movs	r1, #74	@ 0x4a
 80038a2:	2200      	movs	r2, #0
 80038a4:	2300      	movs	r3, #0
 80038a6:	e9c4 5503 	strd	r5, r5, [r4, #12]
 80038aa:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80038ae:	e9c4 2308 	strd	r2, r3, [r4, #32]
 80038b2:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 80038b6:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 80038ba:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 80038be:	7221      	strb	r1, [r4, #8]
 80038c0:	62a5      	str	r5, [r4, #40]	@ 0x28
 80038c2:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 80038c6:	6525      	str	r5, [r4, #80]	@ 0x50
 80038c8:	e6ae      	b.n	8003628 <_tzset_unlocked_r+0x5c>
 80038ca:	bf00      	nop
 80038cc:	08005f00 	.word	0x08005f00
 80038d0:	20000698 	.word	0x20000698
 80038d4:	200006b4 	.word	0x200006b4
 80038d8:	08005f03 	.word	0x08005f03
 80038dc:	200006b8 	.word	0x200006b8
 80038e0:	20000024 	.word	0x20000024
 80038e4:	08005f89 	.word	0x08005f89
 80038e8:	200006a8 	.word	0x200006a8
 80038ec:	08005f07 	.word	0x08005f07
 80038f0:	08005f3c 	.word	0x08005f3c
 80038f4:	2000069c 	.word	0x2000069c
 80038f8:	08005f1a 	.word	0x08005f1a
 80038fc:	08005f28 	.word	0x08005f28
 8003900:	08005f3b 	.word	0x08005f3b
 8003904:	4a3e      	ldr	r2, [pc, #248]	@ (8003a00 <_tzset_unlocked_r+0x434>)
 8003906:	493f      	ldr	r1, [pc, #252]	@ (8003a04 <_tzset_unlocked_r+0x438>)
 8003908:	ab0a      	add	r3, sp, #40	@ 0x28
 800390a:	4648      	mov	r0, r9
 800390c:	f000 fe98 	bl	8004640 <siscanf>
 8003910:	2800      	cmp	r0, #0
 8003912:	f77f af17 	ble.w	8003744 <_tzset_unlocked_r+0x178>
 8003916:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003918:	3b03      	subs	r3, #3
 800391a:	2b07      	cmp	r3, #7
 800391c:	f67f af42 	bls.w	80037a4 <_tzset_unlocked_r+0x1d8>
 8003920:	e682      	b.n	8003628 <_tzset_unlocked_r+0x5c>
 8003922:	2b2b      	cmp	r3, #43	@ 0x2b
 8003924:	bf08      	it	eq
 8003926:	3501      	addeq	r5, #1
 8003928:	f04f 0901 	mov.w	r9, #1
 800392c:	e745      	b.n	80037ba <_tzset_unlocked_r+0x1ee>
 800392e:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8003932:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8003936:	213c      	movs	r1, #60	@ 0x3c
 8003938:	fb01 3302 	mla	r3, r1, r2, r3
 800393c:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8003940:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8003944:	fb01 3302 	mla	r3, r1, r2, r3
 8003948:	fb09 f303 	mul.w	r3, r9, r3
 800394c:	e74f      	b.n	80037ee <_tzset_unlocked_r+0x222>
 800394e:	f04f 0b01 	mov.w	fp, #1
 8003952:	e752      	b.n	80037fa <_tzset_unlocked_r+0x22e>
 8003954:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 8003958:	bf06      	itte	eq
 800395a:	3501      	addeq	r5, #1
 800395c:	464b      	moveq	r3, r9
 800395e:	2344      	movne	r3, #68	@ 0x44
 8003960:	220a      	movs	r2, #10
 8003962:	a90b      	add	r1, sp, #44	@ 0x2c
 8003964:	4628      	mov	r0, r5
 8003966:	9305      	str	r3, [sp, #20]
 8003968:	f000 fabc 	bl	8003ee4 <strtoul>
 800396c:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 8003970:	9b05      	ldr	r3, [sp, #20]
 8003972:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 8003976:	45a9      	cmp	r9, r5
 8003978:	d114      	bne.n	80039a4 <_tzset_unlocked_r+0x3d8>
 800397a:	234d      	movs	r3, #77	@ 0x4d
 800397c:	f1bb 0f00 	cmp.w	fp, #0
 8003980:	d107      	bne.n	8003992 <_tzset_unlocked_r+0x3c6>
 8003982:	7223      	strb	r3, [r4, #8]
 8003984:	2103      	movs	r1, #3
 8003986:	2302      	movs	r3, #2
 8003988:	e9c4 1303 	strd	r1, r3, [r4, #12]
 800398c:	f8c4 b014 	str.w	fp, [r4, #20]
 8003990:	e767      	b.n	8003862 <_tzset_unlocked_r+0x296>
 8003992:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 8003996:	220b      	movs	r2, #11
 8003998:	2301      	movs	r3, #1
 800399a:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 800399e:	2300      	movs	r3, #0
 80039a0:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80039a2:	e75e      	b.n	8003862 <_tzset_unlocked_r+0x296>
 80039a4:	b280      	uxth	r0, r0
 80039a6:	723b      	strb	r3, [r7, #8]
 80039a8:	6178      	str	r0, [r7, #20]
 80039aa:	e75a      	b.n	8003862 <_tzset_unlocked_r+0x296>
 80039ac:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80039b0:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 80039b4:	213c      	movs	r1, #60	@ 0x3c
 80039b6:	fb01 3302 	mla	r3, r1, r2, r3
 80039ba:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 80039be:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80039c2:	fb01 3302 	mla	r3, r1, r2, r3
 80039c6:	61bb      	str	r3, [r7, #24]
 80039c8:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80039ca:	3728      	adds	r7, #40	@ 0x28
 80039cc:	444d      	add	r5, r9
 80039ce:	f1bb 0f00 	cmp.w	fp, #0
 80039d2:	d0bc      	beq.n	800394e <_tzset_unlocked_r+0x382>
 80039d4:	9b04      	ldr	r3, [sp, #16]
 80039d6:	6523      	str	r3, [r4, #80]	@ 0x50
 80039d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003a08 <_tzset_unlocked_r+0x43c>)
 80039da:	f8c8 3000 	str.w	r3, [r8]
 80039de:	6860      	ldr	r0, [r4, #4]
 80039e0:	4b07      	ldr	r3, [pc, #28]	@ (8003a00 <_tzset_unlocked_r+0x434>)
 80039e2:	62a6      	str	r6, [r4, #40]	@ 0x28
 80039e4:	f8c8 3004 	str.w	r3, [r8, #4]
 80039e8:	f7ff fd34 	bl	8003454 <__tzcalc_limits>
 80039ec:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80039ee:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80039f0:	f8ca 2000 	str.w	r2, [sl]
 80039f4:	1a9b      	subs	r3, r3, r2
 80039f6:	4a05      	ldr	r2, [pc, #20]	@ (8003a0c <_tzset_unlocked_r+0x440>)
 80039f8:	bf18      	it	ne
 80039fa:	2301      	movne	r3, #1
 80039fc:	6013      	str	r3, [r2, #0]
 80039fe:	e613      	b.n	8003628 <_tzset_unlocked_r+0x5c>
 8003a00:	2000069c 	.word	0x2000069c
 8003a04:	08005f1a 	.word	0x08005f1a
 8003a08:	200006a8 	.word	0x200006a8
 8003a0c:	200006b8 	.word	0x200006b8

08003a10 <_close_r>:
 8003a10:	b538      	push	{r3, r4, r5, lr}
 8003a12:	4d06      	ldr	r5, [pc, #24]	@ (8003a2c <_close_r+0x1c>)
 8003a14:	2300      	movs	r3, #0
 8003a16:	4604      	mov	r4, r0
 8003a18:	4608      	mov	r0, r1
 8003a1a:	602b      	str	r3, [r5, #0]
 8003a1c:	f7fd f88b 	bl	8000b36 <_close>
 8003a20:	1c43      	adds	r3, r0, #1
 8003a22:	d102      	bne.n	8003a2a <_close_r+0x1a>
 8003a24:	682b      	ldr	r3, [r5, #0]
 8003a26:	b103      	cbz	r3, 8003a2a <_close_r+0x1a>
 8003a28:	6023      	str	r3, [r4, #0]
 8003a2a:	bd38      	pop	{r3, r4, r5, pc}
 8003a2c:	200006bc 	.word	0x200006bc

08003a30 <_gettimeofday_r>:
 8003a30:	b538      	push	{r3, r4, r5, lr}
 8003a32:	4d07      	ldr	r5, [pc, #28]	@ (8003a50 <_gettimeofday_r+0x20>)
 8003a34:	2300      	movs	r3, #0
 8003a36:	4604      	mov	r4, r0
 8003a38:	4608      	mov	r0, r1
 8003a3a:	4611      	mov	r1, r2
 8003a3c:	602b      	str	r3, [r5, #0]
 8003a3e:	f001 fe0f 	bl	8005660 <_gettimeofday>
 8003a42:	1c43      	adds	r3, r0, #1
 8003a44:	d102      	bne.n	8003a4c <_gettimeofday_r+0x1c>
 8003a46:	682b      	ldr	r3, [r5, #0]
 8003a48:	b103      	cbz	r3, 8003a4c <_gettimeofday_r+0x1c>
 8003a4a:	6023      	str	r3, [r4, #0]
 8003a4c:	bd38      	pop	{r3, r4, r5, pc}
 8003a4e:	bf00      	nop
 8003a50:	200006bc 	.word	0x200006bc

08003a54 <_lseek_r>:
 8003a54:	b538      	push	{r3, r4, r5, lr}
 8003a56:	4d07      	ldr	r5, [pc, #28]	@ (8003a74 <_lseek_r+0x20>)
 8003a58:	4604      	mov	r4, r0
 8003a5a:	4608      	mov	r0, r1
 8003a5c:	4611      	mov	r1, r2
 8003a5e:	2200      	movs	r2, #0
 8003a60:	602a      	str	r2, [r5, #0]
 8003a62:	461a      	mov	r2, r3
 8003a64:	f7fd f88e 	bl	8000b84 <_lseek>
 8003a68:	1c43      	adds	r3, r0, #1
 8003a6a:	d102      	bne.n	8003a72 <_lseek_r+0x1e>
 8003a6c:	682b      	ldr	r3, [r5, #0]
 8003a6e:	b103      	cbz	r3, 8003a72 <_lseek_r+0x1e>
 8003a70:	6023      	str	r3, [r4, #0]
 8003a72:	bd38      	pop	{r3, r4, r5, pc}
 8003a74:	200006bc 	.word	0x200006bc

08003a78 <_read_r>:
 8003a78:	b538      	push	{r3, r4, r5, lr}
 8003a7a:	4d07      	ldr	r5, [pc, #28]	@ (8003a98 <_read_r+0x20>)
 8003a7c:	4604      	mov	r4, r0
 8003a7e:	4608      	mov	r0, r1
 8003a80:	4611      	mov	r1, r2
 8003a82:	2200      	movs	r2, #0
 8003a84:	602a      	str	r2, [r5, #0]
 8003a86:	461a      	mov	r2, r3
 8003a88:	f7fd f81c 	bl	8000ac4 <_read>
 8003a8c:	1c43      	adds	r3, r0, #1
 8003a8e:	d102      	bne.n	8003a96 <_read_r+0x1e>
 8003a90:	682b      	ldr	r3, [r5, #0]
 8003a92:	b103      	cbz	r3, 8003a96 <_read_r+0x1e>
 8003a94:	6023      	str	r3, [r4, #0]
 8003a96:	bd38      	pop	{r3, r4, r5, pc}
 8003a98:	200006bc 	.word	0x200006bc

08003a9c <_write_r>:
 8003a9c:	b538      	push	{r3, r4, r5, lr}
 8003a9e:	4d07      	ldr	r5, [pc, #28]	@ (8003abc <_write_r+0x20>)
 8003aa0:	4604      	mov	r4, r0
 8003aa2:	4608      	mov	r0, r1
 8003aa4:	4611      	mov	r1, r2
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	602a      	str	r2, [r5, #0]
 8003aaa:	461a      	mov	r2, r3
 8003aac:	f7fd f827 	bl	8000afe <_write>
 8003ab0:	1c43      	adds	r3, r0, #1
 8003ab2:	d102      	bne.n	8003aba <_write_r+0x1e>
 8003ab4:	682b      	ldr	r3, [r5, #0]
 8003ab6:	b103      	cbz	r3, 8003aba <_write_r+0x1e>
 8003ab8:	6023      	str	r3, [r4, #0]
 8003aba:	bd38      	pop	{r3, r4, r5, pc}
 8003abc:	200006bc 	.word	0x200006bc

08003ac0 <__errno>:
 8003ac0:	4b01      	ldr	r3, [pc, #4]	@ (8003ac8 <__errno+0x8>)
 8003ac2:	6818      	ldr	r0, [r3, #0]
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	2000002c 	.word	0x2000002c

08003acc <__libc_init_array>:
 8003acc:	b570      	push	{r4, r5, r6, lr}
 8003ace:	4d0d      	ldr	r5, [pc, #52]	@ (8003b04 <__libc_init_array+0x38>)
 8003ad0:	4c0d      	ldr	r4, [pc, #52]	@ (8003b08 <__libc_init_array+0x3c>)
 8003ad2:	1b64      	subs	r4, r4, r5
 8003ad4:	10a4      	asrs	r4, r4, #2
 8003ad6:	2600      	movs	r6, #0
 8003ad8:	42a6      	cmp	r6, r4
 8003ada:	d109      	bne.n	8003af0 <__libc_init_array+0x24>
 8003adc:	4d0b      	ldr	r5, [pc, #44]	@ (8003b0c <__libc_init_array+0x40>)
 8003ade:	4c0c      	ldr	r4, [pc, #48]	@ (8003b10 <__libc_init_array+0x44>)
 8003ae0:	f001 fdc6 	bl	8005670 <_init>
 8003ae4:	1b64      	subs	r4, r4, r5
 8003ae6:	10a4      	asrs	r4, r4, #2
 8003ae8:	2600      	movs	r6, #0
 8003aea:	42a6      	cmp	r6, r4
 8003aec:	d105      	bne.n	8003afa <__libc_init_array+0x2e>
 8003aee:	bd70      	pop	{r4, r5, r6, pc}
 8003af0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003af4:	4798      	blx	r3
 8003af6:	3601      	adds	r6, #1
 8003af8:	e7ee      	b.n	8003ad8 <__libc_init_array+0xc>
 8003afa:	f855 3b04 	ldr.w	r3, [r5], #4
 8003afe:	4798      	blx	r3
 8003b00:	3601      	adds	r6, #1
 8003b02:	e7f2      	b.n	8003aea <__libc_init_array+0x1e>
 8003b04:	080060e4 	.word	0x080060e4
 8003b08:	080060e4 	.word	0x080060e4
 8003b0c:	080060e4 	.word	0x080060e4
 8003b10:	080060e8 	.word	0x080060e8

08003b14 <__retarget_lock_init_recursive>:
 8003b14:	4770      	bx	lr

08003b16 <__retarget_lock_acquire>:
 8003b16:	4770      	bx	lr

08003b18 <__retarget_lock_acquire_recursive>:
 8003b18:	4770      	bx	lr

08003b1a <__retarget_lock_release>:
 8003b1a:	4770      	bx	lr

08003b1c <__retarget_lock_release_recursive>:
 8003b1c:	4770      	bx	lr

08003b1e <strcpy>:
 8003b1e:	4603      	mov	r3, r0
 8003b20:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b24:	f803 2b01 	strb.w	r2, [r3], #1
 8003b28:	2a00      	cmp	r2, #0
 8003b2a:	d1f9      	bne.n	8003b20 <strcpy+0x2>
 8003b2c:	4770      	bx	lr
	...

08003b30 <__assert_func>:
 8003b30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003b32:	4614      	mov	r4, r2
 8003b34:	461a      	mov	r2, r3
 8003b36:	4b09      	ldr	r3, [pc, #36]	@ (8003b5c <__assert_func+0x2c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4605      	mov	r5, r0
 8003b3c:	68d8      	ldr	r0, [r3, #12]
 8003b3e:	b954      	cbnz	r4, 8003b56 <__assert_func+0x26>
 8003b40:	4b07      	ldr	r3, [pc, #28]	@ (8003b60 <__assert_func+0x30>)
 8003b42:	461c      	mov	r4, r3
 8003b44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003b48:	9100      	str	r1, [sp, #0]
 8003b4a:	462b      	mov	r3, r5
 8003b4c:	4905      	ldr	r1, [pc, #20]	@ (8003b64 <__assert_func+0x34>)
 8003b4e:	f000 fd65 	bl	800461c <fiprintf>
 8003b52:	f000 fe93 	bl	800487c <abort>
 8003b56:	4b04      	ldr	r3, [pc, #16]	@ (8003b68 <__assert_func+0x38>)
 8003b58:	e7f4      	b.n	8003b44 <__assert_func+0x14>
 8003b5a:	bf00      	nop
 8003b5c:	2000002c 	.word	0x2000002c
 8003b60:	08005f89 	.word	0x08005f89
 8003b64:	08005f5b 	.word	0x08005f5b
 8003b68:	08005f4e 	.word	0x08005f4e

08003b6c <_free_r>:
 8003b6c:	b538      	push	{r3, r4, r5, lr}
 8003b6e:	4605      	mov	r5, r0
 8003b70:	2900      	cmp	r1, #0
 8003b72:	d041      	beq.n	8003bf8 <_free_r+0x8c>
 8003b74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b78:	1f0c      	subs	r4, r1, #4
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	bfb8      	it	lt
 8003b7e:	18e4      	addlt	r4, r4, r3
 8003b80:	f000 f934 	bl	8003dec <__malloc_lock>
 8003b84:	4a1d      	ldr	r2, [pc, #116]	@ (8003bfc <_free_r+0x90>)
 8003b86:	6813      	ldr	r3, [r2, #0]
 8003b88:	b933      	cbnz	r3, 8003b98 <_free_r+0x2c>
 8003b8a:	6063      	str	r3, [r4, #4]
 8003b8c:	6014      	str	r4, [r2, #0]
 8003b8e:	4628      	mov	r0, r5
 8003b90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b94:	f000 b930 	b.w	8003df8 <__malloc_unlock>
 8003b98:	42a3      	cmp	r3, r4
 8003b9a:	d908      	bls.n	8003bae <_free_r+0x42>
 8003b9c:	6820      	ldr	r0, [r4, #0]
 8003b9e:	1821      	adds	r1, r4, r0
 8003ba0:	428b      	cmp	r3, r1
 8003ba2:	bf01      	itttt	eq
 8003ba4:	6819      	ldreq	r1, [r3, #0]
 8003ba6:	685b      	ldreq	r3, [r3, #4]
 8003ba8:	1809      	addeq	r1, r1, r0
 8003baa:	6021      	streq	r1, [r4, #0]
 8003bac:	e7ed      	b.n	8003b8a <_free_r+0x1e>
 8003bae:	461a      	mov	r2, r3
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	b10b      	cbz	r3, 8003bb8 <_free_r+0x4c>
 8003bb4:	42a3      	cmp	r3, r4
 8003bb6:	d9fa      	bls.n	8003bae <_free_r+0x42>
 8003bb8:	6811      	ldr	r1, [r2, #0]
 8003bba:	1850      	adds	r0, r2, r1
 8003bbc:	42a0      	cmp	r0, r4
 8003bbe:	d10b      	bne.n	8003bd8 <_free_r+0x6c>
 8003bc0:	6820      	ldr	r0, [r4, #0]
 8003bc2:	4401      	add	r1, r0
 8003bc4:	1850      	adds	r0, r2, r1
 8003bc6:	4283      	cmp	r3, r0
 8003bc8:	6011      	str	r1, [r2, #0]
 8003bca:	d1e0      	bne.n	8003b8e <_free_r+0x22>
 8003bcc:	6818      	ldr	r0, [r3, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	6053      	str	r3, [r2, #4]
 8003bd2:	4408      	add	r0, r1
 8003bd4:	6010      	str	r0, [r2, #0]
 8003bd6:	e7da      	b.n	8003b8e <_free_r+0x22>
 8003bd8:	d902      	bls.n	8003be0 <_free_r+0x74>
 8003bda:	230c      	movs	r3, #12
 8003bdc:	602b      	str	r3, [r5, #0]
 8003bde:	e7d6      	b.n	8003b8e <_free_r+0x22>
 8003be0:	6820      	ldr	r0, [r4, #0]
 8003be2:	1821      	adds	r1, r4, r0
 8003be4:	428b      	cmp	r3, r1
 8003be6:	bf04      	itt	eq
 8003be8:	6819      	ldreq	r1, [r3, #0]
 8003bea:	685b      	ldreq	r3, [r3, #4]
 8003bec:	6063      	str	r3, [r4, #4]
 8003bee:	bf04      	itt	eq
 8003bf0:	1809      	addeq	r1, r1, r0
 8003bf2:	6021      	streq	r1, [r4, #0]
 8003bf4:	6054      	str	r4, [r2, #4]
 8003bf6:	e7ca      	b.n	8003b8e <_free_r+0x22>
 8003bf8:	bd38      	pop	{r3, r4, r5, pc}
 8003bfa:	bf00      	nop
 8003bfc:	200006c8 	.word	0x200006c8

08003c00 <_findenv_r>:
 8003c00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c04:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8003c74 <_findenv_r+0x74>
 8003c08:	4606      	mov	r6, r0
 8003c0a:	4689      	mov	r9, r1
 8003c0c:	4617      	mov	r7, r2
 8003c0e:	f000 fe3d 	bl	800488c <__env_lock>
 8003c12:	f8da 4000 	ldr.w	r4, [sl]
 8003c16:	b134      	cbz	r4, 8003c26 <_findenv_r+0x26>
 8003c18:	464b      	mov	r3, r9
 8003c1a:	4698      	mov	r8, r3
 8003c1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c20:	b13a      	cbz	r2, 8003c32 <_findenv_r+0x32>
 8003c22:	2a3d      	cmp	r2, #61	@ 0x3d
 8003c24:	d1f9      	bne.n	8003c1a <_findenv_r+0x1a>
 8003c26:	4630      	mov	r0, r6
 8003c28:	f000 fe36 	bl	8004898 <__env_unlock>
 8003c2c:	2000      	movs	r0, #0
 8003c2e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c32:	eba8 0809 	sub.w	r8, r8, r9
 8003c36:	46a3      	mov	fp, r4
 8003c38:	f854 0b04 	ldr.w	r0, [r4], #4
 8003c3c:	2800      	cmp	r0, #0
 8003c3e:	d0f2      	beq.n	8003c26 <_findenv_r+0x26>
 8003c40:	4642      	mov	r2, r8
 8003c42:	4649      	mov	r1, r9
 8003c44:	f000 fd40 	bl	80046c8 <strncmp>
 8003c48:	2800      	cmp	r0, #0
 8003c4a:	d1f4      	bne.n	8003c36 <_findenv_r+0x36>
 8003c4c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8003c50:	eb03 0508 	add.w	r5, r3, r8
 8003c54:	f813 3008 	ldrb.w	r3, [r3, r8]
 8003c58:	2b3d      	cmp	r3, #61	@ 0x3d
 8003c5a:	d1ec      	bne.n	8003c36 <_findenv_r+0x36>
 8003c5c:	f8da 3000 	ldr.w	r3, [sl]
 8003c60:	ebab 0303 	sub.w	r3, fp, r3
 8003c64:	109b      	asrs	r3, r3, #2
 8003c66:	4630      	mov	r0, r6
 8003c68:	603b      	str	r3, [r7, #0]
 8003c6a:	f000 fe15 	bl	8004898 <__env_unlock>
 8003c6e:	1c68      	adds	r0, r5, #1
 8003c70:	e7dd      	b.n	8003c2e <_findenv_r+0x2e>
 8003c72:	bf00      	nop
 8003c74:	20000000 	.word	0x20000000

08003c78 <_getenv_r>:
 8003c78:	b507      	push	{r0, r1, r2, lr}
 8003c7a:	aa01      	add	r2, sp, #4
 8003c7c:	f7ff ffc0 	bl	8003c00 <_findenv_r>
 8003c80:	b003      	add	sp, #12
 8003c82:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08003c88 <malloc>:
 8003c88:	4b02      	ldr	r3, [pc, #8]	@ (8003c94 <malloc+0xc>)
 8003c8a:	4601      	mov	r1, r0
 8003c8c:	6818      	ldr	r0, [r3, #0]
 8003c8e:	f000 b82d 	b.w	8003cec <_malloc_r>
 8003c92:	bf00      	nop
 8003c94:	2000002c 	.word	0x2000002c

08003c98 <free>:
 8003c98:	4b02      	ldr	r3, [pc, #8]	@ (8003ca4 <free+0xc>)
 8003c9a:	4601      	mov	r1, r0
 8003c9c:	6818      	ldr	r0, [r3, #0]
 8003c9e:	f7ff bf65 	b.w	8003b6c <_free_r>
 8003ca2:	bf00      	nop
 8003ca4:	2000002c 	.word	0x2000002c

08003ca8 <sbrk_aligned>:
 8003ca8:	b570      	push	{r4, r5, r6, lr}
 8003caa:	4e0f      	ldr	r6, [pc, #60]	@ (8003ce8 <sbrk_aligned+0x40>)
 8003cac:	460c      	mov	r4, r1
 8003cae:	6831      	ldr	r1, [r6, #0]
 8003cb0:	4605      	mov	r5, r0
 8003cb2:	b911      	cbnz	r1, 8003cba <sbrk_aligned+0x12>
 8003cb4:	f000 fdc4 	bl	8004840 <_sbrk_r>
 8003cb8:	6030      	str	r0, [r6, #0]
 8003cba:	4621      	mov	r1, r4
 8003cbc:	4628      	mov	r0, r5
 8003cbe:	f000 fdbf 	bl	8004840 <_sbrk_r>
 8003cc2:	1c43      	adds	r3, r0, #1
 8003cc4:	d103      	bne.n	8003cce <sbrk_aligned+0x26>
 8003cc6:	f04f 34ff 	mov.w	r4, #4294967295
 8003cca:	4620      	mov	r0, r4
 8003ccc:	bd70      	pop	{r4, r5, r6, pc}
 8003cce:	1cc4      	adds	r4, r0, #3
 8003cd0:	f024 0403 	bic.w	r4, r4, #3
 8003cd4:	42a0      	cmp	r0, r4
 8003cd6:	d0f8      	beq.n	8003cca <sbrk_aligned+0x22>
 8003cd8:	1a21      	subs	r1, r4, r0
 8003cda:	4628      	mov	r0, r5
 8003cdc:	f000 fdb0 	bl	8004840 <_sbrk_r>
 8003ce0:	3001      	adds	r0, #1
 8003ce2:	d1f2      	bne.n	8003cca <sbrk_aligned+0x22>
 8003ce4:	e7ef      	b.n	8003cc6 <sbrk_aligned+0x1e>
 8003ce6:	bf00      	nop
 8003ce8:	200006c4 	.word	0x200006c4

08003cec <_malloc_r>:
 8003cec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cf0:	1ccd      	adds	r5, r1, #3
 8003cf2:	f025 0503 	bic.w	r5, r5, #3
 8003cf6:	3508      	adds	r5, #8
 8003cf8:	2d0c      	cmp	r5, #12
 8003cfa:	bf38      	it	cc
 8003cfc:	250c      	movcc	r5, #12
 8003cfe:	2d00      	cmp	r5, #0
 8003d00:	4606      	mov	r6, r0
 8003d02:	db01      	blt.n	8003d08 <_malloc_r+0x1c>
 8003d04:	42a9      	cmp	r1, r5
 8003d06:	d904      	bls.n	8003d12 <_malloc_r+0x26>
 8003d08:	230c      	movs	r3, #12
 8003d0a:	6033      	str	r3, [r6, #0]
 8003d0c:	2000      	movs	r0, #0
 8003d0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003de8 <_malloc_r+0xfc>
 8003d16:	f000 f869 	bl	8003dec <__malloc_lock>
 8003d1a:	f8d8 3000 	ldr.w	r3, [r8]
 8003d1e:	461c      	mov	r4, r3
 8003d20:	bb44      	cbnz	r4, 8003d74 <_malloc_r+0x88>
 8003d22:	4629      	mov	r1, r5
 8003d24:	4630      	mov	r0, r6
 8003d26:	f7ff ffbf 	bl	8003ca8 <sbrk_aligned>
 8003d2a:	1c43      	adds	r3, r0, #1
 8003d2c:	4604      	mov	r4, r0
 8003d2e:	d158      	bne.n	8003de2 <_malloc_r+0xf6>
 8003d30:	f8d8 4000 	ldr.w	r4, [r8]
 8003d34:	4627      	mov	r7, r4
 8003d36:	2f00      	cmp	r7, #0
 8003d38:	d143      	bne.n	8003dc2 <_malloc_r+0xd6>
 8003d3a:	2c00      	cmp	r4, #0
 8003d3c:	d04b      	beq.n	8003dd6 <_malloc_r+0xea>
 8003d3e:	6823      	ldr	r3, [r4, #0]
 8003d40:	4639      	mov	r1, r7
 8003d42:	4630      	mov	r0, r6
 8003d44:	eb04 0903 	add.w	r9, r4, r3
 8003d48:	f000 fd7a 	bl	8004840 <_sbrk_r>
 8003d4c:	4581      	cmp	r9, r0
 8003d4e:	d142      	bne.n	8003dd6 <_malloc_r+0xea>
 8003d50:	6821      	ldr	r1, [r4, #0]
 8003d52:	1a6d      	subs	r5, r5, r1
 8003d54:	4629      	mov	r1, r5
 8003d56:	4630      	mov	r0, r6
 8003d58:	f7ff ffa6 	bl	8003ca8 <sbrk_aligned>
 8003d5c:	3001      	adds	r0, #1
 8003d5e:	d03a      	beq.n	8003dd6 <_malloc_r+0xea>
 8003d60:	6823      	ldr	r3, [r4, #0]
 8003d62:	442b      	add	r3, r5
 8003d64:	6023      	str	r3, [r4, #0]
 8003d66:	f8d8 3000 	ldr.w	r3, [r8]
 8003d6a:	685a      	ldr	r2, [r3, #4]
 8003d6c:	bb62      	cbnz	r2, 8003dc8 <_malloc_r+0xdc>
 8003d6e:	f8c8 7000 	str.w	r7, [r8]
 8003d72:	e00f      	b.n	8003d94 <_malloc_r+0xa8>
 8003d74:	6822      	ldr	r2, [r4, #0]
 8003d76:	1b52      	subs	r2, r2, r5
 8003d78:	d420      	bmi.n	8003dbc <_malloc_r+0xd0>
 8003d7a:	2a0b      	cmp	r2, #11
 8003d7c:	d917      	bls.n	8003dae <_malloc_r+0xc2>
 8003d7e:	1961      	adds	r1, r4, r5
 8003d80:	42a3      	cmp	r3, r4
 8003d82:	6025      	str	r5, [r4, #0]
 8003d84:	bf18      	it	ne
 8003d86:	6059      	strne	r1, [r3, #4]
 8003d88:	6863      	ldr	r3, [r4, #4]
 8003d8a:	bf08      	it	eq
 8003d8c:	f8c8 1000 	streq.w	r1, [r8]
 8003d90:	5162      	str	r2, [r4, r5]
 8003d92:	604b      	str	r3, [r1, #4]
 8003d94:	4630      	mov	r0, r6
 8003d96:	f000 f82f 	bl	8003df8 <__malloc_unlock>
 8003d9a:	f104 000b 	add.w	r0, r4, #11
 8003d9e:	1d23      	adds	r3, r4, #4
 8003da0:	f020 0007 	bic.w	r0, r0, #7
 8003da4:	1ac2      	subs	r2, r0, r3
 8003da6:	bf1c      	itt	ne
 8003da8:	1a1b      	subne	r3, r3, r0
 8003daa:	50a3      	strne	r3, [r4, r2]
 8003dac:	e7af      	b.n	8003d0e <_malloc_r+0x22>
 8003dae:	6862      	ldr	r2, [r4, #4]
 8003db0:	42a3      	cmp	r3, r4
 8003db2:	bf0c      	ite	eq
 8003db4:	f8c8 2000 	streq.w	r2, [r8]
 8003db8:	605a      	strne	r2, [r3, #4]
 8003dba:	e7eb      	b.n	8003d94 <_malloc_r+0xa8>
 8003dbc:	4623      	mov	r3, r4
 8003dbe:	6864      	ldr	r4, [r4, #4]
 8003dc0:	e7ae      	b.n	8003d20 <_malloc_r+0x34>
 8003dc2:	463c      	mov	r4, r7
 8003dc4:	687f      	ldr	r7, [r7, #4]
 8003dc6:	e7b6      	b.n	8003d36 <_malloc_r+0x4a>
 8003dc8:	461a      	mov	r2, r3
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	42a3      	cmp	r3, r4
 8003dce:	d1fb      	bne.n	8003dc8 <_malloc_r+0xdc>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	6053      	str	r3, [r2, #4]
 8003dd4:	e7de      	b.n	8003d94 <_malloc_r+0xa8>
 8003dd6:	230c      	movs	r3, #12
 8003dd8:	6033      	str	r3, [r6, #0]
 8003dda:	4630      	mov	r0, r6
 8003ddc:	f000 f80c 	bl	8003df8 <__malloc_unlock>
 8003de0:	e794      	b.n	8003d0c <_malloc_r+0x20>
 8003de2:	6005      	str	r5, [r0, #0]
 8003de4:	e7d6      	b.n	8003d94 <_malloc_r+0xa8>
 8003de6:	bf00      	nop
 8003de8:	200006c8 	.word	0x200006c8

08003dec <__malloc_lock>:
 8003dec:	4801      	ldr	r0, [pc, #4]	@ (8003df4 <__malloc_lock+0x8>)
 8003dee:	f7ff be93 	b.w	8003b18 <__retarget_lock_acquire_recursive>
 8003df2:	bf00      	nop
 8003df4:	200006c2 	.word	0x200006c2

08003df8 <__malloc_unlock>:
 8003df8:	4801      	ldr	r0, [pc, #4]	@ (8003e00 <__malloc_unlock+0x8>)
 8003dfa:	f7ff be8f 	b.w	8003b1c <__retarget_lock_release_recursive>
 8003dfe:	bf00      	nop
 8003e00:	200006c2 	.word	0x200006c2

08003e04 <_strtoul_l.constprop.0>:
 8003e04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003e08:	4e34      	ldr	r6, [pc, #208]	@ (8003edc <_strtoul_l.constprop.0+0xd8>)
 8003e0a:	4686      	mov	lr, r0
 8003e0c:	460d      	mov	r5, r1
 8003e0e:	4628      	mov	r0, r5
 8003e10:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003e14:	5d37      	ldrb	r7, [r6, r4]
 8003e16:	f017 0708 	ands.w	r7, r7, #8
 8003e1a:	d1f8      	bne.n	8003e0e <_strtoul_l.constprop.0+0xa>
 8003e1c:	2c2d      	cmp	r4, #45	@ 0x2d
 8003e1e:	d12f      	bne.n	8003e80 <_strtoul_l.constprop.0+0x7c>
 8003e20:	782c      	ldrb	r4, [r5, #0]
 8003e22:	2701      	movs	r7, #1
 8003e24:	1c85      	adds	r5, r0, #2
 8003e26:	f033 0010 	bics.w	r0, r3, #16
 8003e2a:	d109      	bne.n	8003e40 <_strtoul_l.constprop.0+0x3c>
 8003e2c:	2c30      	cmp	r4, #48	@ 0x30
 8003e2e:	d12c      	bne.n	8003e8a <_strtoul_l.constprop.0+0x86>
 8003e30:	7828      	ldrb	r0, [r5, #0]
 8003e32:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8003e36:	2858      	cmp	r0, #88	@ 0x58
 8003e38:	d127      	bne.n	8003e8a <_strtoul_l.constprop.0+0x86>
 8003e3a:	786c      	ldrb	r4, [r5, #1]
 8003e3c:	2310      	movs	r3, #16
 8003e3e:	3502      	adds	r5, #2
 8003e40:	f04f 38ff 	mov.w	r8, #4294967295
 8003e44:	2600      	movs	r6, #0
 8003e46:	fbb8 f8f3 	udiv	r8, r8, r3
 8003e4a:	fb03 f908 	mul.w	r9, r3, r8
 8003e4e:	ea6f 0909 	mvn.w	r9, r9
 8003e52:	4630      	mov	r0, r6
 8003e54:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8003e58:	f1bc 0f09 	cmp.w	ip, #9
 8003e5c:	d81c      	bhi.n	8003e98 <_strtoul_l.constprop.0+0x94>
 8003e5e:	4664      	mov	r4, ip
 8003e60:	42a3      	cmp	r3, r4
 8003e62:	dd2a      	ble.n	8003eba <_strtoul_l.constprop.0+0xb6>
 8003e64:	f1b6 3fff 	cmp.w	r6, #4294967295
 8003e68:	d007      	beq.n	8003e7a <_strtoul_l.constprop.0+0x76>
 8003e6a:	4580      	cmp	r8, r0
 8003e6c:	d322      	bcc.n	8003eb4 <_strtoul_l.constprop.0+0xb0>
 8003e6e:	d101      	bne.n	8003e74 <_strtoul_l.constprop.0+0x70>
 8003e70:	45a1      	cmp	r9, r4
 8003e72:	db1f      	blt.n	8003eb4 <_strtoul_l.constprop.0+0xb0>
 8003e74:	fb00 4003 	mla	r0, r0, r3, r4
 8003e78:	2601      	movs	r6, #1
 8003e7a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003e7e:	e7e9      	b.n	8003e54 <_strtoul_l.constprop.0+0x50>
 8003e80:	2c2b      	cmp	r4, #43	@ 0x2b
 8003e82:	bf04      	itt	eq
 8003e84:	782c      	ldrbeq	r4, [r5, #0]
 8003e86:	1c85      	addeq	r5, r0, #2
 8003e88:	e7cd      	b.n	8003e26 <_strtoul_l.constprop.0+0x22>
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d1d8      	bne.n	8003e40 <_strtoul_l.constprop.0+0x3c>
 8003e8e:	2c30      	cmp	r4, #48	@ 0x30
 8003e90:	bf0c      	ite	eq
 8003e92:	2308      	moveq	r3, #8
 8003e94:	230a      	movne	r3, #10
 8003e96:	e7d3      	b.n	8003e40 <_strtoul_l.constprop.0+0x3c>
 8003e98:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8003e9c:	f1bc 0f19 	cmp.w	ip, #25
 8003ea0:	d801      	bhi.n	8003ea6 <_strtoul_l.constprop.0+0xa2>
 8003ea2:	3c37      	subs	r4, #55	@ 0x37
 8003ea4:	e7dc      	b.n	8003e60 <_strtoul_l.constprop.0+0x5c>
 8003ea6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8003eaa:	f1bc 0f19 	cmp.w	ip, #25
 8003eae:	d804      	bhi.n	8003eba <_strtoul_l.constprop.0+0xb6>
 8003eb0:	3c57      	subs	r4, #87	@ 0x57
 8003eb2:	e7d5      	b.n	8003e60 <_strtoul_l.constprop.0+0x5c>
 8003eb4:	f04f 36ff 	mov.w	r6, #4294967295
 8003eb8:	e7df      	b.n	8003e7a <_strtoul_l.constprop.0+0x76>
 8003eba:	1c73      	adds	r3, r6, #1
 8003ebc:	d106      	bne.n	8003ecc <_strtoul_l.constprop.0+0xc8>
 8003ebe:	2322      	movs	r3, #34	@ 0x22
 8003ec0:	f8ce 3000 	str.w	r3, [lr]
 8003ec4:	4630      	mov	r0, r6
 8003ec6:	b932      	cbnz	r2, 8003ed6 <_strtoul_l.constprop.0+0xd2>
 8003ec8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003ecc:	b107      	cbz	r7, 8003ed0 <_strtoul_l.constprop.0+0xcc>
 8003ece:	4240      	negs	r0, r0
 8003ed0:	2a00      	cmp	r2, #0
 8003ed2:	d0f9      	beq.n	8003ec8 <_strtoul_l.constprop.0+0xc4>
 8003ed4:	b106      	cbz	r6, 8003ed8 <_strtoul_l.constprop.0+0xd4>
 8003ed6:	1e69      	subs	r1, r5, #1
 8003ed8:	6011      	str	r1, [r2, #0]
 8003eda:	e7f5      	b.n	8003ec8 <_strtoul_l.constprop.0+0xc4>
 8003edc:	08005f8b 	.word	0x08005f8b

08003ee0 <_strtoul_r>:
 8003ee0:	f7ff bf90 	b.w	8003e04 <_strtoul_l.constprop.0>

08003ee4 <strtoul>:
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	460a      	mov	r2, r1
 8003ee8:	4601      	mov	r1, r0
 8003eea:	4802      	ldr	r0, [pc, #8]	@ (8003ef4 <strtoul+0x10>)
 8003eec:	6800      	ldr	r0, [r0, #0]
 8003eee:	f7ff bf89 	b.w	8003e04 <_strtoul_l.constprop.0>
 8003ef2:	bf00      	nop
 8003ef4:	2000002c 	.word	0x2000002c

08003ef8 <__ssputs_r>:
 8003ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003efc:	688e      	ldr	r6, [r1, #8]
 8003efe:	461f      	mov	r7, r3
 8003f00:	42be      	cmp	r6, r7
 8003f02:	680b      	ldr	r3, [r1, #0]
 8003f04:	4682      	mov	sl, r0
 8003f06:	460c      	mov	r4, r1
 8003f08:	4690      	mov	r8, r2
 8003f0a:	d82d      	bhi.n	8003f68 <__ssputs_r+0x70>
 8003f0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003f10:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003f14:	d026      	beq.n	8003f64 <__ssputs_r+0x6c>
 8003f16:	6965      	ldr	r5, [r4, #20]
 8003f18:	6909      	ldr	r1, [r1, #16]
 8003f1a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003f1e:	eba3 0901 	sub.w	r9, r3, r1
 8003f22:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003f26:	1c7b      	adds	r3, r7, #1
 8003f28:	444b      	add	r3, r9
 8003f2a:	106d      	asrs	r5, r5, #1
 8003f2c:	429d      	cmp	r5, r3
 8003f2e:	bf38      	it	cc
 8003f30:	461d      	movcc	r5, r3
 8003f32:	0553      	lsls	r3, r2, #21
 8003f34:	d527      	bpl.n	8003f86 <__ssputs_r+0x8e>
 8003f36:	4629      	mov	r1, r5
 8003f38:	f7ff fed8 	bl	8003cec <_malloc_r>
 8003f3c:	4606      	mov	r6, r0
 8003f3e:	b360      	cbz	r0, 8003f9a <__ssputs_r+0xa2>
 8003f40:	6921      	ldr	r1, [r4, #16]
 8003f42:	464a      	mov	r2, r9
 8003f44:	f000 fc8c 	bl	8004860 <memcpy>
 8003f48:	89a3      	ldrh	r3, [r4, #12]
 8003f4a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003f4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f52:	81a3      	strh	r3, [r4, #12]
 8003f54:	6126      	str	r6, [r4, #16]
 8003f56:	6165      	str	r5, [r4, #20]
 8003f58:	444e      	add	r6, r9
 8003f5a:	eba5 0509 	sub.w	r5, r5, r9
 8003f5e:	6026      	str	r6, [r4, #0]
 8003f60:	60a5      	str	r5, [r4, #8]
 8003f62:	463e      	mov	r6, r7
 8003f64:	42be      	cmp	r6, r7
 8003f66:	d900      	bls.n	8003f6a <__ssputs_r+0x72>
 8003f68:	463e      	mov	r6, r7
 8003f6a:	6820      	ldr	r0, [r4, #0]
 8003f6c:	4632      	mov	r2, r6
 8003f6e:	4641      	mov	r1, r8
 8003f70:	f000 fb90 	bl	8004694 <memmove>
 8003f74:	68a3      	ldr	r3, [r4, #8]
 8003f76:	1b9b      	subs	r3, r3, r6
 8003f78:	60a3      	str	r3, [r4, #8]
 8003f7a:	6823      	ldr	r3, [r4, #0]
 8003f7c:	4433      	add	r3, r6
 8003f7e:	6023      	str	r3, [r4, #0]
 8003f80:	2000      	movs	r0, #0
 8003f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f86:	462a      	mov	r2, r5
 8003f88:	f000 fc8c 	bl	80048a4 <_realloc_r>
 8003f8c:	4606      	mov	r6, r0
 8003f8e:	2800      	cmp	r0, #0
 8003f90:	d1e0      	bne.n	8003f54 <__ssputs_r+0x5c>
 8003f92:	6921      	ldr	r1, [r4, #16]
 8003f94:	4650      	mov	r0, sl
 8003f96:	f7ff fde9 	bl	8003b6c <_free_r>
 8003f9a:	230c      	movs	r3, #12
 8003f9c:	f8ca 3000 	str.w	r3, [sl]
 8003fa0:	89a3      	ldrh	r3, [r4, #12]
 8003fa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fa6:	81a3      	strh	r3, [r4, #12]
 8003fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8003fac:	e7e9      	b.n	8003f82 <__ssputs_r+0x8a>
	...

08003fb0 <_svfiprintf_r>:
 8003fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fb4:	4698      	mov	r8, r3
 8003fb6:	898b      	ldrh	r3, [r1, #12]
 8003fb8:	061b      	lsls	r3, r3, #24
 8003fba:	b09d      	sub	sp, #116	@ 0x74
 8003fbc:	4607      	mov	r7, r0
 8003fbe:	460d      	mov	r5, r1
 8003fc0:	4614      	mov	r4, r2
 8003fc2:	d510      	bpl.n	8003fe6 <_svfiprintf_r+0x36>
 8003fc4:	690b      	ldr	r3, [r1, #16]
 8003fc6:	b973      	cbnz	r3, 8003fe6 <_svfiprintf_r+0x36>
 8003fc8:	2140      	movs	r1, #64	@ 0x40
 8003fca:	f7ff fe8f 	bl	8003cec <_malloc_r>
 8003fce:	6028      	str	r0, [r5, #0]
 8003fd0:	6128      	str	r0, [r5, #16]
 8003fd2:	b930      	cbnz	r0, 8003fe2 <_svfiprintf_r+0x32>
 8003fd4:	230c      	movs	r3, #12
 8003fd6:	603b      	str	r3, [r7, #0]
 8003fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003fdc:	b01d      	add	sp, #116	@ 0x74
 8003fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fe2:	2340      	movs	r3, #64	@ 0x40
 8003fe4:	616b      	str	r3, [r5, #20]
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fea:	2320      	movs	r3, #32
 8003fec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003ff0:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ff4:	2330      	movs	r3, #48	@ 0x30
 8003ff6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004194 <_svfiprintf_r+0x1e4>
 8003ffa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003ffe:	f04f 0901 	mov.w	r9, #1
 8004002:	4623      	mov	r3, r4
 8004004:	469a      	mov	sl, r3
 8004006:	f813 2b01 	ldrb.w	r2, [r3], #1
 800400a:	b10a      	cbz	r2, 8004010 <_svfiprintf_r+0x60>
 800400c:	2a25      	cmp	r2, #37	@ 0x25
 800400e:	d1f9      	bne.n	8004004 <_svfiprintf_r+0x54>
 8004010:	ebba 0b04 	subs.w	fp, sl, r4
 8004014:	d00b      	beq.n	800402e <_svfiprintf_r+0x7e>
 8004016:	465b      	mov	r3, fp
 8004018:	4622      	mov	r2, r4
 800401a:	4629      	mov	r1, r5
 800401c:	4638      	mov	r0, r7
 800401e:	f7ff ff6b 	bl	8003ef8 <__ssputs_r>
 8004022:	3001      	adds	r0, #1
 8004024:	f000 80a7 	beq.w	8004176 <_svfiprintf_r+0x1c6>
 8004028:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800402a:	445a      	add	r2, fp
 800402c:	9209      	str	r2, [sp, #36]	@ 0x24
 800402e:	f89a 3000 	ldrb.w	r3, [sl]
 8004032:	2b00      	cmp	r3, #0
 8004034:	f000 809f 	beq.w	8004176 <_svfiprintf_r+0x1c6>
 8004038:	2300      	movs	r3, #0
 800403a:	f04f 32ff 	mov.w	r2, #4294967295
 800403e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004042:	f10a 0a01 	add.w	sl, sl, #1
 8004046:	9304      	str	r3, [sp, #16]
 8004048:	9307      	str	r3, [sp, #28]
 800404a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800404e:	931a      	str	r3, [sp, #104]	@ 0x68
 8004050:	4654      	mov	r4, sl
 8004052:	2205      	movs	r2, #5
 8004054:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004058:	484e      	ldr	r0, [pc, #312]	@ (8004194 <_svfiprintf_r+0x1e4>)
 800405a:	f7fc f8f1 	bl	8000240 <memchr>
 800405e:	9a04      	ldr	r2, [sp, #16]
 8004060:	b9d8      	cbnz	r0, 800409a <_svfiprintf_r+0xea>
 8004062:	06d0      	lsls	r0, r2, #27
 8004064:	bf44      	itt	mi
 8004066:	2320      	movmi	r3, #32
 8004068:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800406c:	0711      	lsls	r1, r2, #28
 800406e:	bf44      	itt	mi
 8004070:	232b      	movmi	r3, #43	@ 0x2b
 8004072:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004076:	f89a 3000 	ldrb.w	r3, [sl]
 800407a:	2b2a      	cmp	r3, #42	@ 0x2a
 800407c:	d015      	beq.n	80040aa <_svfiprintf_r+0xfa>
 800407e:	9a07      	ldr	r2, [sp, #28]
 8004080:	4654      	mov	r4, sl
 8004082:	2000      	movs	r0, #0
 8004084:	f04f 0c0a 	mov.w	ip, #10
 8004088:	4621      	mov	r1, r4
 800408a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800408e:	3b30      	subs	r3, #48	@ 0x30
 8004090:	2b09      	cmp	r3, #9
 8004092:	d94b      	bls.n	800412c <_svfiprintf_r+0x17c>
 8004094:	b1b0      	cbz	r0, 80040c4 <_svfiprintf_r+0x114>
 8004096:	9207      	str	r2, [sp, #28]
 8004098:	e014      	b.n	80040c4 <_svfiprintf_r+0x114>
 800409a:	eba0 0308 	sub.w	r3, r0, r8
 800409e:	fa09 f303 	lsl.w	r3, r9, r3
 80040a2:	4313      	orrs	r3, r2
 80040a4:	9304      	str	r3, [sp, #16]
 80040a6:	46a2      	mov	sl, r4
 80040a8:	e7d2      	b.n	8004050 <_svfiprintf_r+0xa0>
 80040aa:	9b03      	ldr	r3, [sp, #12]
 80040ac:	1d19      	adds	r1, r3, #4
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	9103      	str	r1, [sp, #12]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	bfbb      	ittet	lt
 80040b6:	425b      	neglt	r3, r3
 80040b8:	f042 0202 	orrlt.w	r2, r2, #2
 80040bc:	9307      	strge	r3, [sp, #28]
 80040be:	9307      	strlt	r3, [sp, #28]
 80040c0:	bfb8      	it	lt
 80040c2:	9204      	strlt	r2, [sp, #16]
 80040c4:	7823      	ldrb	r3, [r4, #0]
 80040c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80040c8:	d10a      	bne.n	80040e0 <_svfiprintf_r+0x130>
 80040ca:	7863      	ldrb	r3, [r4, #1]
 80040cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80040ce:	d132      	bne.n	8004136 <_svfiprintf_r+0x186>
 80040d0:	9b03      	ldr	r3, [sp, #12]
 80040d2:	1d1a      	adds	r2, r3, #4
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	9203      	str	r2, [sp, #12]
 80040d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80040dc:	3402      	adds	r4, #2
 80040de:	9305      	str	r3, [sp, #20]
 80040e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80041a4 <_svfiprintf_r+0x1f4>
 80040e4:	7821      	ldrb	r1, [r4, #0]
 80040e6:	2203      	movs	r2, #3
 80040e8:	4650      	mov	r0, sl
 80040ea:	f7fc f8a9 	bl	8000240 <memchr>
 80040ee:	b138      	cbz	r0, 8004100 <_svfiprintf_r+0x150>
 80040f0:	9b04      	ldr	r3, [sp, #16]
 80040f2:	eba0 000a 	sub.w	r0, r0, sl
 80040f6:	2240      	movs	r2, #64	@ 0x40
 80040f8:	4082      	lsls	r2, r0
 80040fa:	4313      	orrs	r3, r2
 80040fc:	3401      	adds	r4, #1
 80040fe:	9304      	str	r3, [sp, #16]
 8004100:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004104:	4824      	ldr	r0, [pc, #144]	@ (8004198 <_svfiprintf_r+0x1e8>)
 8004106:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800410a:	2206      	movs	r2, #6
 800410c:	f7fc f898 	bl	8000240 <memchr>
 8004110:	2800      	cmp	r0, #0
 8004112:	d036      	beq.n	8004182 <_svfiprintf_r+0x1d2>
 8004114:	4b21      	ldr	r3, [pc, #132]	@ (800419c <_svfiprintf_r+0x1ec>)
 8004116:	bb1b      	cbnz	r3, 8004160 <_svfiprintf_r+0x1b0>
 8004118:	9b03      	ldr	r3, [sp, #12]
 800411a:	3307      	adds	r3, #7
 800411c:	f023 0307 	bic.w	r3, r3, #7
 8004120:	3308      	adds	r3, #8
 8004122:	9303      	str	r3, [sp, #12]
 8004124:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004126:	4433      	add	r3, r6
 8004128:	9309      	str	r3, [sp, #36]	@ 0x24
 800412a:	e76a      	b.n	8004002 <_svfiprintf_r+0x52>
 800412c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004130:	460c      	mov	r4, r1
 8004132:	2001      	movs	r0, #1
 8004134:	e7a8      	b.n	8004088 <_svfiprintf_r+0xd8>
 8004136:	2300      	movs	r3, #0
 8004138:	3401      	adds	r4, #1
 800413a:	9305      	str	r3, [sp, #20]
 800413c:	4619      	mov	r1, r3
 800413e:	f04f 0c0a 	mov.w	ip, #10
 8004142:	4620      	mov	r0, r4
 8004144:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004148:	3a30      	subs	r2, #48	@ 0x30
 800414a:	2a09      	cmp	r2, #9
 800414c:	d903      	bls.n	8004156 <_svfiprintf_r+0x1a6>
 800414e:	2b00      	cmp	r3, #0
 8004150:	d0c6      	beq.n	80040e0 <_svfiprintf_r+0x130>
 8004152:	9105      	str	r1, [sp, #20]
 8004154:	e7c4      	b.n	80040e0 <_svfiprintf_r+0x130>
 8004156:	fb0c 2101 	mla	r1, ip, r1, r2
 800415a:	4604      	mov	r4, r0
 800415c:	2301      	movs	r3, #1
 800415e:	e7f0      	b.n	8004142 <_svfiprintf_r+0x192>
 8004160:	ab03      	add	r3, sp, #12
 8004162:	9300      	str	r3, [sp, #0]
 8004164:	462a      	mov	r2, r5
 8004166:	4b0e      	ldr	r3, [pc, #56]	@ (80041a0 <_svfiprintf_r+0x1f0>)
 8004168:	a904      	add	r1, sp, #16
 800416a:	4638      	mov	r0, r7
 800416c:	f3af 8000 	nop.w
 8004170:	1c42      	adds	r2, r0, #1
 8004172:	4606      	mov	r6, r0
 8004174:	d1d6      	bne.n	8004124 <_svfiprintf_r+0x174>
 8004176:	89ab      	ldrh	r3, [r5, #12]
 8004178:	065b      	lsls	r3, r3, #25
 800417a:	f53f af2d 	bmi.w	8003fd8 <_svfiprintf_r+0x28>
 800417e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004180:	e72c      	b.n	8003fdc <_svfiprintf_r+0x2c>
 8004182:	ab03      	add	r3, sp, #12
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	462a      	mov	r2, r5
 8004188:	4b05      	ldr	r3, [pc, #20]	@ (80041a0 <_svfiprintf_r+0x1f0>)
 800418a:	a904      	add	r1, sp, #16
 800418c:	4638      	mov	r0, r7
 800418e:	f000 f879 	bl	8004284 <_printf_i>
 8004192:	e7ed      	b.n	8004170 <_svfiprintf_r+0x1c0>
 8004194:	0800608b 	.word	0x0800608b
 8004198:	08006095 	.word	0x08006095
 800419c:	00000000 	.word	0x00000000
 80041a0:	08003ef9 	.word	0x08003ef9
 80041a4:	08006091 	.word	0x08006091

080041a8 <_printf_common>:
 80041a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041ac:	4616      	mov	r6, r2
 80041ae:	4698      	mov	r8, r3
 80041b0:	688a      	ldr	r2, [r1, #8]
 80041b2:	690b      	ldr	r3, [r1, #16]
 80041b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80041b8:	4293      	cmp	r3, r2
 80041ba:	bfb8      	it	lt
 80041bc:	4613      	movlt	r3, r2
 80041be:	6033      	str	r3, [r6, #0]
 80041c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80041c4:	4607      	mov	r7, r0
 80041c6:	460c      	mov	r4, r1
 80041c8:	b10a      	cbz	r2, 80041ce <_printf_common+0x26>
 80041ca:	3301      	adds	r3, #1
 80041cc:	6033      	str	r3, [r6, #0]
 80041ce:	6823      	ldr	r3, [r4, #0]
 80041d0:	0699      	lsls	r1, r3, #26
 80041d2:	bf42      	ittt	mi
 80041d4:	6833      	ldrmi	r3, [r6, #0]
 80041d6:	3302      	addmi	r3, #2
 80041d8:	6033      	strmi	r3, [r6, #0]
 80041da:	6825      	ldr	r5, [r4, #0]
 80041dc:	f015 0506 	ands.w	r5, r5, #6
 80041e0:	d106      	bne.n	80041f0 <_printf_common+0x48>
 80041e2:	f104 0a19 	add.w	sl, r4, #25
 80041e6:	68e3      	ldr	r3, [r4, #12]
 80041e8:	6832      	ldr	r2, [r6, #0]
 80041ea:	1a9b      	subs	r3, r3, r2
 80041ec:	42ab      	cmp	r3, r5
 80041ee:	dc26      	bgt.n	800423e <_printf_common+0x96>
 80041f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80041f4:	6822      	ldr	r2, [r4, #0]
 80041f6:	3b00      	subs	r3, #0
 80041f8:	bf18      	it	ne
 80041fa:	2301      	movne	r3, #1
 80041fc:	0692      	lsls	r2, r2, #26
 80041fe:	d42b      	bmi.n	8004258 <_printf_common+0xb0>
 8004200:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004204:	4641      	mov	r1, r8
 8004206:	4638      	mov	r0, r7
 8004208:	47c8      	blx	r9
 800420a:	3001      	adds	r0, #1
 800420c:	d01e      	beq.n	800424c <_printf_common+0xa4>
 800420e:	6823      	ldr	r3, [r4, #0]
 8004210:	6922      	ldr	r2, [r4, #16]
 8004212:	f003 0306 	and.w	r3, r3, #6
 8004216:	2b04      	cmp	r3, #4
 8004218:	bf02      	ittt	eq
 800421a:	68e5      	ldreq	r5, [r4, #12]
 800421c:	6833      	ldreq	r3, [r6, #0]
 800421e:	1aed      	subeq	r5, r5, r3
 8004220:	68a3      	ldr	r3, [r4, #8]
 8004222:	bf0c      	ite	eq
 8004224:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004228:	2500      	movne	r5, #0
 800422a:	4293      	cmp	r3, r2
 800422c:	bfc4      	itt	gt
 800422e:	1a9b      	subgt	r3, r3, r2
 8004230:	18ed      	addgt	r5, r5, r3
 8004232:	2600      	movs	r6, #0
 8004234:	341a      	adds	r4, #26
 8004236:	42b5      	cmp	r5, r6
 8004238:	d11a      	bne.n	8004270 <_printf_common+0xc8>
 800423a:	2000      	movs	r0, #0
 800423c:	e008      	b.n	8004250 <_printf_common+0xa8>
 800423e:	2301      	movs	r3, #1
 8004240:	4652      	mov	r2, sl
 8004242:	4641      	mov	r1, r8
 8004244:	4638      	mov	r0, r7
 8004246:	47c8      	blx	r9
 8004248:	3001      	adds	r0, #1
 800424a:	d103      	bne.n	8004254 <_printf_common+0xac>
 800424c:	f04f 30ff 	mov.w	r0, #4294967295
 8004250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004254:	3501      	adds	r5, #1
 8004256:	e7c6      	b.n	80041e6 <_printf_common+0x3e>
 8004258:	18e1      	adds	r1, r4, r3
 800425a:	1c5a      	adds	r2, r3, #1
 800425c:	2030      	movs	r0, #48	@ 0x30
 800425e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004262:	4422      	add	r2, r4
 8004264:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004268:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800426c:	3302      	adds	r3, #2
 800426e:	e7c7      	b.n	8004200 <_printf_common+0x58>
 8004270:	2301      	movs	r3, #1
 8004272:	4622      	mov	r2, r4
 8004274:	4641      	mov	r1, r8
 8004276:	4638      	mov	r0, r7
 8004278:	47c8      	blx	r9
 800427a:	3001      	adds	r0, #1
 800427c:	d0e6      	beq.n	800424c <_printf_common+0xa4>
 800427e:	3601      	adds	r6, #1
 8004280:	e7d9      	b.n	8004236 <_printf_common+0x8e>
	...

08004284 <_printf_i>:
 8004284:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004288:	7e0f      	ldrb	r7, [r1, #24]
 800428a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800428c:	2f78      	cmp	r7, #120	@ 0x78
 800428e:	4691      	mov	r9, r2
 8004290:	4680      	mov	r8, r0
 8004292:	460c      	mov	r4, r1
 8004294:	469a      	mov	sl, r3
 8004296:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800429a:	d807      	bhi.n	80042ac <_printf_i+0x28>
 800429c:	2f62      	cmp	r7, #98	@ 0x62
 800429e:	d80a      	bhi.n	80042b6 <_printf_i+0x32>
 80042a0:	2f00      	cmp	r7, #0
 80042a2:	f000 80d2 	beq.w	800444a <_printf_i+0x1c6>
 80042a6:	2f58      	cmp	r7, #88	@ 0x58
 80042a8:	f000 80b9 	beq.w	800441e <_printf_i+0x19a>
 80042ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80042b4:	e03a      	b.n	800432c <_printf_i+0xa8>
 80042b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80042ba:	2b15      	cmp	r3, #21
 80042bc:	d8f6      	bhi.n	80042ac <_printf_i+0x28>
 80042be:	a101      	add	r1, pc, #4	@ (adr r1, 80042c4 <_printf_i+0x40>)
 80042c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80042c4:	0800431d 	.word	0x0800431d
 80042c8:	08004331 	.word	0x08004331
 80042cc:	080042ad 	.word	0x080042ad
 80042d0:	080042ad 	.word	0x080042ad
 80042d4:	080042ad 	.word	0x080042ad
 80042d8:	080042ad 	.word	0x080042ad
 80042dc:	08004331 	.word	0x08004331
 80042e0:	080042ad 	.word	0x080042ad
 80042e4:	080042ad 	.word	0x080042ad
 80042e8:	080042ad 	.word	0x080042ad
 80042ec:	080042ad 	.word	0x080042ad
 80042f0:	08004431 	.word	0x08004431
 80042f4:	0800435b 	.word	0x0800435b
 80042f8:	080043eb 	.word	0x080043eb
 80042fc:	080042ad 	.word	0x080042ad
 8004300:	080042ad 	.word	0x080042ad
 8004304:	08004453 	.word	0x08004453
 8004308:	080042ad 	.word	0x080042ad
 800430c:	0800435b 	.word	0x0800435b
 8004310:	080042ad 	.word	0x080042ad
 8004314:	080042ad 	.word	0x080042ad
 8004318:	080043f3 	.word	0x080043f3
 800431c:	6833      	ldr	r3, [r6, #0]
 800431e:	1d1a      	adds	r2, r3, #4
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	6032      	str	r2, [r6, #0]
 8004324:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004328:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800432c:	2301      	movs	r3, #1
 800432e:	e09d      	b.n	800446c <_printf_i+0x1e8>
 8004330:	6833      	ldr	r3, [r6, #0]
 8004332:	6820      	ldr	r0, [r4, #0]
 8004334:	1d19      	adds	r1, r3, #4
 8004336:	6031      	str	r1, [r6, #0]
 8004338:	0606      	lsls	r6, r0, #24
 800433a:	d501      	bpl.n	8004340 <_printf_i+0xbc>
 800433c:	681d      	ldr	r5, [r3, #0]
 800433e:	e003      	b.n	8004348 <_printf_i+0xc4>
 8004340:	0645      	lsls	r5, r0, #25
 8004342:	d5fb      	bpl.n	800433c <_printf_i+0xb8>
 8004344:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004348:	2d00      	cmp	r5, #0
 800434a:	da03      	bge.n	8004354 <_printf_i+0xd0>
 800434c:	232d      	movs	r3, #45	@ 0x2d
 800434e:	426d      	negs	r5, r5
 8004350:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004354:	4859      	ldr	r0, [pc, #356]	@ (80044bc <_printf_i+0x238>)
 8004356:	230a      	movs	r3, #10
 8004358:	e011      	b.n	800437e <_printf_i+0xfa>
 800435a:	6821      	ldr	r1, [r4, #0]
 800435c:	6833      	ldr	r3, [r6, #0]
 800435e:	0608      	lsls	r0, r1, #24
 8004360:	f853 5b04 	ldr.w	r5, [r3], #4
 8004364:	d402      	bmi.n	800436c <_printf_i+0xe8>
 8004366:	0649      	lsls	r1, r1, #25
 8004368:	bf48      	it	mi
 800436a:	b2ad      	uxthmi	r5, r5
 800436c:	2f6f      	cmp	r7, #111	@ 0x6f
 800436e:	4853      	ldr	r0, [pc, #332]	@ (80044bc <_printf_i+0x238>)
 8004370:	6033      	str	r3, [r6, #0]
 8004372:	bf14      	ite	ne
 8004374:	230a      	movne	r3, #10
 8004376:	2308      	moveq	r3, #8
 8004378:	2100      	movs	r1, #0
 800437a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800437e:	6866      	ldr	r6, [r4, #4]
 8004380:	60a6      	str	r6, [r4, #8]
 8004382:	2e00      	cmp	r6, #0
 8004384:	bfa2      	ittt	ge
 8004386:	6821      	ldrge	r1, [r4, #0]
 8004388:	f021 0104 	bicge.w	r1, r1, #4
 800438c:	6021      	strge	r1, [r4, #0]
 800438e:	b90d      	cbnz	r5, 8004394 <_printf_i+0x110>
 8004390:	2e00      	cmp	r6, #0
 8004392:	d04b      	beq.n	800442c <_printf_i+0x1a8>
 8004394:	4616      	mov	r6, r2
 8004396:	fbb5 f1f3 	udiv	r1, r5, r3
 800439a:	fb03 5711 	mls	r7, r3, r1, r5
 800439e:	5dc7      	ldrb	r7, [r0, r7]
 80043a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80043a4:	462f      	mov	r7, r5
 80043a6:	42bb      	cmp	r3, r7
 80043a8:	460d      	mov	r5, r1
 80043aa:	d9f4      	bls.n	8004396 <_printf_i+0x112>
 80043ac:	2b08      	cmp	r3, #8
 80043ae:	d10b      	bne.n	80043c8 <_printf_i+0x144>
 80043b0:	6823      	ldr	r3, [r4, #0]
 80043b2:	07df      	lsls	r7, r3, #31
 80043b4:	d508      	bpl.n	80043c8 <_printf_i+0x144>
 80043b6:	6923      	ldr	r3, [r4, #16]
 80043b8:	6861      	ldr	r1, [r4, #4]
 80043ba:	4299      	cmp	r1, r3
 80043bc:	bfde      	ittt	le
 80043be:	2330      	movle	r3, #48	@ 0x30
 80043c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80043c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80043c8:	1b92      	subs	r2, r2, r6
 80043ca:	6122      	str	r2, [r4, #16]
 80043cc:	f8cd a000 	str.w	sl, [sp]
 80043d0:	464b      	mov	r3, r9
 80043d2:	aa03      	add	r2, sp, #12
 80043d4:	4621      	mov	r1, r4
 80043d6:	4640      	mov	r0, r8
 80043d8:	f7ff fee6 	bl	80041a8 <_printf_common>
 80043dc:	3001      	adds	r0, #1
 80043de:	d14a      	bne.n	8004476 <_printf_i+0x1f2>
 80043e0:	f04f 30ff 	mov.w	r0, #4294967295
 80043e4:	b004      	add	sp, #16
 80043e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043ea:	6823      	ldr	r3, [r4, #0]
 80043ec:	f043 0320 	orr.w	r3, r3, #32
 80043f0:	6023      	str	r3, [r4, #0]
 80043f2:	4833      	ldr	r0, [pc, #204]	@ (80044c0 <_printf_i+0x23c>)
 80043f4:	2778      	movs	r7, #120	@ 0x78
 80043f6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80043fa:	6823      	ldr	r3, [r4, #0]
 80043fc:	6831      	ldr	r1, [r6, #0]
 80043fe:	061f      	lsls	r7, r3, #24
 8004400:	f851 5b04 	ldr.w	r5, [r1], #4
 8004404:	d402      	bmi.n	800440c <_printf_i+0x188>
 8004406:	065f      	lsls	r7, r3, #25
 8004408:	bf48      	it	mi
 800440a:	b2ad      	uxthmi	r5, r5
 800440c:	6031      	str	r1, [r6, #0]
 800440e:	07d9      	lsls	r1, r3, #31
 8004410:	bf44      	itt	mi
 8004412:	f043 0320 	orrmi.w	r3, r3, #32
 8004416:	6023      	strmi	r3, [r4, #0]
 8004418:	b11d      	cbz	r5, 8004422 <_printf_i+0x19e>
 800441a:	2310      	movs	r3, #16
 800441c:	e7ac      	b.n	8004378 <_printf_i+0xf4>
 800441e:	4827      	ldr	r0, [pc, #156]	@ (80044bc <_printf_i+0x238>)
 8004420:	e7e9      	b.n	80043f6 <_printf_i+0x172>
 8004422:	6823      	ldr	r3, [r4, #0]
 8004424:	f023 0320 	bic.w	r3, r3, #32
 8004428:	6023      	str	r3, [r4, #0]
 800442a:	e7f6      	b.n	800441a <_printf_i+0x196>
 800442c:	4616      	mov	r6, r2
 800442e:	e7bd      	b.n	80043ac <_printf_i+0x128>
 8004430:	6833      	ldr	r3, [r6, #0]
 8004432:	6825      	ldr	r5, [r4, #0]
 8004434:	6961      	ldr	r1, [r4, #20]
 8004436:	1d18      	adds	r0, r3, #4
 8004438:	6030      	str	r0, [r6, #0]
 800443a:	062e      	lsls	r6, r5, #24
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	d501      	bpl.n	8004444 <_printf_i+0x1c0>
 8004440:	6019      	str	r1, [r3, #0]
 8004442:	e002      	b.n	800444a <_printf_i+0x1c6>
 8004444:	0668      	lsls	r0, r5, #25
 8004446:	d5fb      	bpl.n	8004440 <_printf_i+0x1bc>
 8004448:	8019      	strh	r1, [r3, #0]
 800444a:	2300      	movs	r3, #0
 800444c:	6123      	str	r3, [r4, #16]
 800444e:	4616      	mov	r6, r2
 8004450:	e7bc      	b.n	80043cc <_printf_i+0x148>
 8004452:	6833      	ldr	r3, [r6, #0]
 8004454:	1d1a      	adds	r2, r3, #4
 8004456:	6032      	str	r2, [r6, #0]
 8004458:	681e      	ldr	r6, [r3, #0]
 800445a:	6862      	ldr	r2, [r4, #4]
 800445c:	2100      	movs	r1, #0
 800445e:	4630      	mov	r0, r6
 8004460:	f7fb feee 	bl	8000240 <memchr>
 8004464:	b108      	cbz	r0, 800446a <_printf_i+0x1e6>
 8004466:	1b80      	subs	r0, r0, r6
 8004468:	6060      	str	r0, [r4, #4]
 800446a:	6863      	ldr	r3, [r4, #4]
 800446c:	6123      	str	r3, [r4, #16]
 800446e:	2300      	movs	r3, #0
 8004470:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004474:	e7aa      	b.n	80043cc <_printf_i+0x148>
 8004476:	6923      	ldr	r3, [r4, #16]
 8004478:	4632      	mov	r2, r6
 800447a:	4649      	mov	r1, r9
 800447c:	4640      	mov	r0, r8
 800447e:	47d0      	blx	sl
 8004480:	3001      	adds	r0, #1
 8004482:	d0ad      	beq.n	80043e0 <_printf_i+0x15c>
 8004484:	6823      	ldr	r3, [r4, #0]
 8004486:	079b      	lsls	r3, r3, #30
 8004488:	d413      	bmi.n	80044b2 <_printf_i+0x22e>
 800448a:	68e0      	ldr	r0, [r4, #12]
 800448c:	9b03      	ldr	r3, [sp, #12]
 800448e:	4298      	cmp	r0, r3
 8004490:	bfb8      	it	lt
 8004492:	4618      	movlt	r0, r3
 8004494:	e7a6      	b.n	80043e4 <_printf_i+0x160>
 8004496:	2301      	movs	r3, #1
 8004498:	4632      	mov	r2, r6
 800449a:	4649      	mov	r1, r9
 800449c:	4640      	mov	r0, r8
 800449e:	47d0      	blx	sl
 80044a0:	3001      	adds	r0, #1
 80044a2:	d09d      	beq.n	80043e0 <_printf_i+0x15c>
 80044a4:	3501      	adds	r5, #1
 80044a6:	68e3      	ldr	r3, [r4, #12]
 80044a8:	9903      	ldr	r1, [sp, #12]
 80044aa:	1a5b      	subs	r3, r3, r1
 80044ac:	42ab      	cmp	r3, r5
 80044ae:	dcf2      	bgt.n	8004496 <_printf_i+0x212>
 80044b0:	e7eb      	b.n	800448a <_printf_i+0x206>
 80044b2:	2500      	movs	r5, #0
 80044b4:	f104 0619 	add.w	r6, r4, #25
 80044b8:	e7f5      	b.n	80044a6 <_printf_i+0x222>
 80044ba:	bf00      	nop
 80044bc:	0800609c 	.word	0x0800609c
 80044c0:	080060ad 	.word	0x080060ad

080044c4 <__sflush_r>:
 80044c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80044c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044cc:	0716      	lsls	r6, r2, #28
 80044ce:	4605      	mov	r5, r0
 80044d0:	460c      	mov	r4, r1
 80044d2:	d454      	bmi.n	800457e <__sflush_r+0xba>
 80044d4:	684b      	ldr	r3, [r1, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	dc02      	bgt.n	80044e0 <__sflush_r+0x1c>
 80044da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80044dc:	2b00      	cmp	r3, #0
 80044de:	dd48      	ble.n	8004572 <__sflush_r+0xae>
 80044e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80044e2:	2e00      	cmp	r6, #0
 80044e4:	d045      	beq.n	8004572 <__sflush_r+0xae>
 80044e6:	2300      	movs	r3, #0
 80044e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80044ec:	682f      	ldr	r7, [r5, #0]
 80044ee:	6a21      	ldr	r1, [r4, #32]
 80044f0:	602b      	str	r3, [r5, #0]
 80044f2:	d030      	beq.n	8004556 <__sflush_r+0x92>
 80044f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80044f6:	89a3      	ldrh	r3, [r4, #12]
 80044f8:	0759      	lsls	r1, r3, #29
 80044fa:	d505      	bpl.n	8004508 <__sflush_r+0x44>
 80044fc:	6863      	ldr	r3, [r4, #4]
 80044fe:	1ad2      	subs	r2, r2, r3
 8004500:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004502:	b10b      	cbz	r3, 8004508 <__sflush_r+0x44>
 8004504:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004506:	1ad2      	subs	r2, r2, r3
 8004508:	2300      	movs	r3, #0
 800450a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800450c:	6a21      	ldr	r1, [r4, #32]
 800450e:	4628      	mov	r0, r5
 8004510:	47b0      	blx	r6
 8004512:	1c43      	adds	r3, r0, #1
 8004514:	89a3      	ldrh	r3, [r4, #12]
 8004516:	d106      	bne.n	8004526 <__sflush_r+0x62>
 8004518:	6829      	ldr	r1, [r5, #0]
 800451a:	291d      	cmp	r1, #29
 800451c:	d82b      	bhi.n	8004576 <__sflush_r+0xb2>
 800451e:	4a2a      	ldr	r2, [pc, #168]	@ (80045c8 <__sflush_r+0x104>)
 8004520:	410a      	asrs	r2, r1
 8004522:	07d6      	lsls	r6, r2, #31
 8004524:	d427      	bmi.n	8004576 <__sflush_r+0xb2>
 8004526:	2200      	movs	r2, #0
 8004528:	6062      	str	r2, [r4, #4]
 800452a:	04d9      	lsls	r1, r3, #19
 800452c:	6922      	ldr	r2, [r4, #16]
 800452e:	6022      	str	r2, [r4, #0]
 8004530:	d504      	bpl.n	800453c <__sflush_r+0x78>
 8004532:	1c42      	adds	r2, r0, #1
 8004534:	d101      	bne.n	800453a <__sflush_r+0x76>
 8004536:	682b      	ldr	r3, [r5, #0]
 8004538:	b903      	cbnz	r3, 800453c <__sflush_r+0x78>
 800453a:	6560      	str	r0, [r4, #84]	@ 0x54
 800453c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800453e:	602f      	str	r7, [r5, #0]
 8004540:	b1b9      	cbz	r1, 8004572 <__sflush_r+0xae>
 8004542:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004546:	4299      	cmp	r1, r3
 8004548:	d002      	beq.n	8004550 <__sflush_r+0x8c>
 800454a:	4628      	mov	r0, r5
 800454c:	f7ff fb0e 	bl	8003b6c <_free_r>
 8004550:	2300      	movs	r3, #0
 8004552:	6363      	str	r3, [r4, #52]	@ 0x34
 8004554:	e00d      	b.n	8004572 <__sflush_r+0xae>
 8004556:	2301      	movs	r3, #1
 8004558:	4628      	mov	r0, r5
 800455a:	47b0      	blx	r6
 800455c:	4602      	mov	r2, r0
 800455e:	1c50      	adds	r0, r2, #1
 8004560:	d1c9      	bne.n	80044f6 <__sflush_r+0x32>
 8004562:	682b      	ldr	r3, [r5, #0]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d0c6      	beq.n	80044f6 <__sflush_r+0x32>
 8004568:	2b1d      	cmp	r3, #29
 800456a:	d001      	beq.n	8004570 <__sflush_r+0xac>
 800456c:	2b16      	cmp	r3, #22
 800456e:	d11e      	bne.n	80045ae <__sflush_r+0xea>
 8004570:	602f      	str	r7, [r5, #0]
 8004572:	2000      	movs	r0, #0
 8004574:	e022      	b.n	80045bc <__sflush_r+0xf8>
 8004576:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800457a:	b21b      	sxth	r3, r3
 800457c:	e01b      	b.n	80045b6 <__sflush_r+0xf2>
 800457e:	690f      	ldr	r7, [r1, #16]
 8004580:	2f00      	cmp	r7, #0
 8004582:	d0f6      	beq.n	8004572 <__sflush_r+0xae>
 8004584:	0793      	lsls	r3, r2, #30
 8004586:	680e      	ldr	r6, [r1, #0]
 8004588:	bf08      	it	eq
 800458a:	694b      	ldreq	r3, [r1, #20]
 800458c:	600f      	str	r7, [r1, #0]
 800458e:	bf18      	it	ne
 8004590:	2300      	movne	r3, #0
 8004592:	eba6 0807 	sub.w	r8, r6, r7
 8004596:	608b      	str	r3, [r1, #8]
 8004598:	f1b8 0f00 	cmp.w	r8, #0
 800459c:	dde9      	ble.n	8004572 <__sflush_r+0xae>
 800459e:	6a21      	ldr	r1, [r4, #32]
 80045a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80045a2:	4643      	mov	r3, r8
 80045a4:	463a      	mov	r2, r7
 80045a6:	4628      	mov	r0, r5
 80045a8:	47b0      	blx	r6
 80045aa:	2800      	cmp	r0, #0
 80045ac:	dc08      	bgt.n	80045c0 <__sflush_r+0xfc>
 80045ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045b6:	81a3      	strh	r3, [r4, #12]
 80045b8:	f04f 30ff 	mov.w	r0, #4294967295
 80045bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045c0:	4407      	add	r7, r0
 80045c2:	eba8 0800 	sub.w	r8, r8, r0
 80045c6:	e7e7      	b.n	8004598 <__sflush_r+0xd4>
 80045c8:	dfbffffe 	.word	0xdfbffffe

080045cc <_fflush_r>:
 80045cc:	b538      	push	{r3, r4, r5, lr}
 80045ce:	690b      	ldr	r3, [r1, #16]
 80045d0:	4605      	mov	r5, r0
 80045d2:	460c      	mov	r4, r1
 80045d4:	b913      	cbnz	r3, 80045dc <_fflush_r+0x10>
 80045d6:	2500      	movs	r5, #0
 80045d8:	4628      	mov	r0, r5
 80045da:	bd38      	pop	{r3, r4, r5, pc}
 80045dc:	b118      	cbz	r0, 80045e6 <_fflush_r+0x1a>
 80045de:	6a03      	ldr	r3, [r0, #32]
 80045e0:	b90b      	cbnz	r3, 80045e6 <_fflush_r+0x1a>
 80045e2:	f7fe fd6b 	bl	80030bc <__sinit>
 80045e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d0f3      	beq.n	80045d6 <_fflush_r+0xa>
 80045ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80045f0:	07d0      	lsls	r0, r2, #31
 80045f2:	d404      	bmi.n	80045fe <_fflush_r+0x32>
 80045f4:	0599      	lsls	r1, r3, #22
 80045f6:	d402      	bmi.n	80045fe <_fflush_r+0x32>
 80045f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80045fa:	f7ff fa8d 	bl	8003b18 <__retarget_lock_acquire_recursive>
 80045fe:	4628      	mov	r0, r5
 8004600:	4621      	mov	r1, r4
 8004602:	f7ff ff5f 	bl	80044c4 <__sflush_r>
 8004606:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004608:	07da      	lsls	r2, r3, #31
 800460a:	4605      	mov	r5, r0
 800460c:	d4e4      	bmi.n	80045d8 <_fflush_r+0xc>
 800460e:	89a3      	ldrh	r3, [r4, #12]
 8004610:	059b      	lsls	r3, r3, #22
 8004612:	d4e1      	bmi.n	80045d8 <_fflush_r+0xc>
 8004614:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004616:	f7ff fa81 	bl	8003b1c <__retarget_lock_release_recursive>
 800461a:	e7dd      	b.n	80045d8 <_fflush_r+0xc>

0800461c <fiprintf>:
 800461c:	b40e      	push	{r1, r2, r3}
 800461e:	b503      	push	{r0, r1, lr}
 8004620:	4601      	mov	r1, r0
 8004622:	ab03      	add	r3, sp, #12
 8004624:	4805      	ldr	r0, [pc, #20]	@ (800463c <fiprintf+0x20>)
 8004626:	f853 2b04 	ldr.w	r2, [r3], #4
 800462a:	6800      	ldr	r0, [r0, #0]
 800462c:	9301      	str	r3, [sp, #4]
 800462e:	f000 fb5d 	bl	8004cec <_vfiprintf_r>
 8004632:	b002      	add	sp, #8
 8004634:	f85d eb04 	ldr.w	lr, [sp], #4
 8004638:	b003      	add	sp, #12
 800463a:	4770      	bx	lr
 800463c:	2000002c 	.word	0x2000002c

08004640 <siscanf>:
 8004640:	b40e      	push	{r1, r2, r3}
 8004642:	b530      	push	{r4, r5, lr}
 8004644:	b09c      	sub	sp, #112	@ 0x70
 8004646:	ac1f      	add	r4, sp, #124	@ 0x7c
 8004648:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800464c:	f854 5b04 	ldr.w	r5, [r4], #4
 8004650:	f8ad 2014 	strh.w	r2, [sp, #20]
 8004654:	9002      	str	r0, [sp, #8]
 8004656:	9006      	str	r0, [sp, #24]
 8004658:	f7fb fde4 	bl	8000224 <strlen>
 800465c:	4b0b      	ldr	r3, [pc, #44]	@ (800468c <siscanf+0x4c>)
 800465e:	9003      	str	r0, [sp, #12]
 8004660:	9007      	str	r0, [sp, #28]
 8004662:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004664:	480a      	ldr	r0, [pc, #40]	@ (8004690 <siscanf+0x50>)
 8004666:	9401      	str	r4, [sp, #4]
 8004668:	2300      	movs	r3, #0
 800466a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800466c:	9314      	str	r3, [sp, #80]	@ 0x50
 800466e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004672:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004676:	462a      	mov	r2, r5
 8004678:	4623      	mov	r3, r4
 800467a:	a902      	add	r1, sp, #8
 800467c:	6800      	ldr	r0, [r0, #0]
 800467e:	f000 f997 	bl	80049b0 <__ssvfiscanf_r>
 8004682:	b01c      	add	sp, #112	@ 0x70
 8004684:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004688:	b003      	add	sp, #12
 800468a:	4770      	bx	lr
 800468c:	0800318b 	.word	0x0800318b
 8004690:	2000002c 	.word	0x2000002c

08004694 <memmove>:
 8004694:	4288      	cmp	r0, r1
 8004696:	b510      	push	{r4, lr}
 8004698:	eb01 0402 	add.w	r4, r1, r2
 800469c:	d902      	bls.n	80046a4 <memmove+0x10>
 800469e:	4284      	cmp	r4, r0
 80046a0:	4623      	mov	r3, r4
 80046a2:	d807      	bhi.n	80046b4 <memmove+0x20>
 80046a4:	1e43      	subs	r3, r0, #1
 80046a6:	42a1      	cmp	r1, r4
 80046a8:	d008      	beq.n	80046bc <memmove+0x28>
 80046aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80046ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80046b2:	e7f8      	b.n	80046a6 <memmove+0x12>
 80046b4:	4402      	add	r2, r0
 80046b6:	4601      	mov	r1, r0
 80046b8:	428a      	cmp	r2, r1
 80046ba:	d100      	bne.n	80046be <memmove+0x2a>
 80046bc:	bd10      	pop	{r4, pc}
 80046be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80046c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80046c6:	e7f7      	b.n	80046b8 <memmove+0x24>

080046c8 <strncmp>:
 80046c8:	b510      	push	{r4, lr}
 80046ca:	b16a      	cbz	r2, 80046e8 <strncmp+0x20>
 80046cc:	3901      	subs	r1, #1
 80046ce:	1884      	adds	r4, r0, r2
 80046d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046d4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80046d8:	429a      	cmp	r2, r3
 80046da:	d103      	bne.n	80046e4 <strncmp+0x1c>
 80046dc:	42a0      	cmp	r0, r4
 80046de:	d001      	beq.n	80046e4 <strncmp+0x1c>
 80046e0:	2a00      	cmp	r2, #0
 80046e2:	d1f5      	bne.n	80046d0 <strncmp+0x8>
 80046e4:	1ad0      	subs	r0, r2, r3
 80046e6:	bd10      	pop	{r4, pc}
 80046e8:	4610      	mov	r0, r2
 80046ea:	e7fc      	b.n	80046e6 <strncmp+0x1e>

080046ec <__gettzinfo>:
 80046ec:	4800      	ldr	r0, [pc, #0]	@ (80046f0 <__gettzinfo+0x4>)
 80046ee:	4770      	bx	lr
 80046f0:	20000080 	.word	0x20000080

080046f4 <gmtime_r>:
 80046f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046f8:	4a4d      	ldr	r2, [pc, #308]	@ (8004830 <gmtime_r+0x13c>)
 80046fa:	460c      	mov	r4, r1
 80046fc:	2300      	movs	r3, #0
 80046fe:	e9d0 0100 	ldrd	r0, r1, [r0]
 8004702:	f7fb fded 	bl	80002e0 <__aeabi_ldivmod>
 8004706:	2a00      	cmp	r2, #0
 8004708:	bfbc      	itt	lt
 800470a:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 800470e:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 8004712:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8004716:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 800471a:	fbb2 f3f1 	udiv	r3, r2, r1
 800471e:	fb01 2213 	mls	r2, r1, r3, r2
 8004722:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 8004726:	bfac      	ite	ge
 8004728:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 800472c:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 8004730:	60a3      	str	r3, [r4, #8]
 8004732:	fbb2 f3f1 	udiv	r3, r2, r1
 8004736:	fb01 2213 	mls	r2, r1, r3, r2
 800473a:	6063      	str	r3, [r4, #4]
 800473c:	6022      	str	r2, [r4, #0]
 800473e:	1cc3      	adds	r3, r0, #3
 8004740:	2207      	movs	r2, #7
 8004742:	fb93 f2f2 	sdiv	r2, r3, r2
 8004746:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 800474a:	1a9b      	subs	r3, r3, r2
 800474c:	bf48      	it	mi
 800474e:	3307      	addmi	r3, #7
 8004750:	2800      	cmp	r0, #0
 8004752:	61a3      	str	r3, [r4, #24]
 8004754:	bfb8      	it	lt
 8004756:	f5a0 330e 	sublt.w	r3, r0, #145408	@ 0x23800
 800475a:	4936      	ldr	r1, [pc, #216]	@ (8004834 <gmtime_r+0x140>)
 800475c:	bfae      	itee	ge
 800475e:	fb90 f1f1 	sdivge	r1, r0, r1
 8004762:	f5a3 732c 	sublt.w	r3, r3, #688	@ 0x2b0
 8004766:	fb93 f1f1 	sdivlt	r1, r3, r1
 800476a:	4b33      	ldr	r3, [pc, #204]	@ (8004838 <gmtime_r+0x144>)
 800476c:	fb03 0001 	mla	r0, r3, r1, r0
 8004770:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 8004774:	fbb0 f3f3 	udiv	r3, r0, r3
 8004778:	4403      	add	r3, r0
 800477a:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 800477e:	fbb0 f2fc 	udiv	r2, r0, ip
 8004782:	1a9b      	subs	r3, r3, r2
 8004784:	f240 176d 	movw	r7, #365	@ 0x16d
 8004788:	4a2c      	ldr	r2, [pc, #176]	@ (800483c <gmtime_r+0x148>)
 800478a:	fbb0 f2f2 	udiv	r2, r0, r2
 800478e:	2664      	movs	r6, #100	@ 0x64
 8004790:	1a9b      	subs	r3, r3, r2
 8004792:	fbb3 f2f7 	udiv	r2, r3, r7
 8004796:	fbb3 f3fc 	udiv	r3, r3, ip
 800479a:	fbb2 f5f6 	udiv	r5, r2, r6
 800479e:	1aeb      	subs	r3, r5, r3
 80047a0:	4403      	add	r3, r0
 80047a2:	fb07 3312 	mls	r3, r7, r2, r3
 80047a6:	2099      	movs	r0, #153	@ 0x99
 80047a8:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 80047ac:	3702      	adds	r7, #2
 80047ae:	f103 0e01 	add.w	lr, r3, #1
 80047b2:	fbb7 fcf0 	udiv	ip, r7, r0
 80047b6:	fb00 f00c 	mul.w	r0, r0, ip
 80047ba:	3002      	adds	r0, #2
 80047bc:	f04f 0805 	mov.w	r8, #5
 80047c0:	fbb0 f0f8 	udiv	r0, r0, r8
 80047c4:	ebae 0000 	sub.w	r0, lr, r0
 80047c8:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 80047cc:	4577      	cmp	r7, lr
 80047ce:	bf8c      	ite	hi
 80047d0:	f06f 0709 	mvnhi.w	r7, #9
 80047d4:	2702      	movls	r7, #2
 80047d6:	4467      	add	r7, ip
 80047d8:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 80047dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80047e0:	2f01      	cmp	r7, #1
 80047e2:	bf98      	it	ls
 80047e4:	3101      	addls	r1, #1
 80047e6:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 80047ea:	d30c      	bcc.n	8004806 <gmtime_r+0x112>
 80047ec:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80047f0:	61e3      	str	r3, [r4, #28]
 80047f2:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 80047f6:	2300      	movs	r3, #0
 80047f8:	60e0      	str	r0, [r4, #12]
 80047fa:	e9c4 7104 	strd	r7, r1, [r4, #16]
 80047fe:	6223      	str	r3, [r4, #32]
 8004800:	4620      	mov	r0, r4
 8004802:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004806:	f012 0f03 	tst.w	r2, #3
 800480a:	d102      	bne.n	8004812 <gmtime_r+0x11e>
 800480c:	fb06 2515 	mls	r5, r6, r5, r2
 8004810:	b95d      	cbnz	r5, 800482a <gmtime_r+0x136>
 8004812:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 8004816:	fbb2 f6f5 	udiv	r6, r2, r5
 800481a:	fb05 2216 	mls	r2, r5, r6, r2
 800481e:	fab2 f282 	clz	r2, r2
 8004822:	0952      	lsrs	r2, r2, #5
 8004824:	333b      	adds	r3, #59	@ 0x3b
 8004826:	4413      	add	r3, r2
 8004828:	e7e2      	b.n	80047f0 <gmtime_r+0xfc>
 800482a:	2201      	movs	r2, #1
 800482c:	e7fa      	b.n	8004824 <gmtime_r+0x130>
 800482e:	bf00      	nop
 8004830:	00015180 	.word	0x00015180
 8004834:	00023ab1 	.word	0x00023ab1
 8004838:	fffdc54f 	.word	0xfffdc54f
 800483c:	00023ab0 	.word	0x00023ab0

08004840 <_sbrk_r>:
 8004840:	b538      	push	{r3, r4, r5, lr}
 8004842:	4d06      	ldr	r5, [pc, #24]	@ (800485c <_sbrk_r+0x1c>)
 8004844:	2300      	movs	r3, #0
 8004846:	4604      	mov	r4, r0
 8004848:	4608      	mov	r0, r1
 800484a:	602b      	str	r3, [r5, #0]
 800484c:	f7fc f9a8 	bl	8000ba0 <_sbrk>
 8004850:	1c43      	adds	r3, r0, #1
 8004852:	d102      	bne.n	800485a <_sbrk_r+0x1a>
 8004854:	682b      	ldr	r3, [r5, #0]
 8004856:	b103      	cbz	r3, 800485a <_sbrk_r+0x1a>
 8004858:	6023      	str	r3, [r4, #0]
 800485a:	bd38      	pop	{r3, r4, r5, pc}
 800485c:	200006bc 	.word	0x200006bc

08004860 <memcpy>:
 8004860:	440a      	add	r2, r1
 8004862:	4291      	cmp	r1, r2
 8004864:	f100 33ff 	add.w	r3, r0, #4294967295
 8004868:	d100      	bne.n	800486c <memcpy+0xc>
 800486a:	4770      	bx	lr
 800486c:	b510      	push	{r4, lr}
 800486e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004872:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004876:	4291      	cmp	r1, r2
 8004878:	d1f9      	bne.n	800486e <memcpy+0xe>
 800487a:	bd10      	pop	{r4, pc}

0800487c <abort>:
 800487c:	b508      	push	{r3, lr}
 800487e:	2006      	movs	r0, #6
 8004880:	f000 fdca 	bl	8005418 <raise>
 8004884:	2001      	movs	r0, #1
 8004886:	f7fc f912 	bl	8000aae <_exit>
	...

0800488c <__env_lock>:
 800488c:	4801      	ldr	r0, [pc, #4]	@ (8004894 <__env_lock+0x8>)
 800488e:	f7ff b943 	b.w	8003b18 <__retarget_lock_acquire_recursive>
 8004892:	bf00      	nop
 8004894:	200006c1 	.word	0x200006c1

08004898 <__env_unlock>:
 8004898:	4801      	ldr	r0, [pc, #4]	@ (80048a0 <__env_unlock+0x8>)
 800489a:	f7ff b93f 	b.w	8003b1c <__retarget_lock_release_recursive>
 800489e:	bf00      	nop
 80048a0:	200006c1 	.word	0x200006c1

080048a4 <_realloc_r>:
 80048a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048a8:	4680      	mov	r8, r0
 80048aa:	4615      	mov	r5, r2
 80048ac:	460c      	mov	r4, r1
 80048ae:	b921      	cbnz	r1, 80048ba <_realloc_r+0x16>
 80048b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048b4:	4611      	mov	r1, r2
 80048b6:	f7ff ba19 	b.w	8003cec <_malloc_r>
 80048ba:	b92a      	cbnz	r2, 80048c8 <_realloc_r+0x24>
 80048bc:	f7ff f956 	bl	8003b6c <_free_r>
 80048c0:	2400      	movs	r4, #0
 80048c2:	4620      	mov	r0, r4
 80048c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048c8:	f000 fdc2 	bl	8005450 <_malloc_usable_size_r>
 80048cc:	4285      	cmp	r5, r0
 80048ce:	4606      	mov	r6, r0
 80048d0:	d802      	bhi.n	80048d8 <_realloc_r+0x34>
 80048d2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80048d6:	d8f4      	bhi.n	80048c2 <_realloc_r+0x1e>
 80048d8:	4629      	mov	r1, r5
 80048da:	4640      	mov	r0, r8
 80048dc:	f7ff fa06 	bl	8003cec <_malloc_r>
 80048e0:	4607      	mov	r7, r0
 80048e2:	2800      	cmp	r0, #0
 80048e4:	d0ec      	beq.n	80048c0 <_realloc_r+0x1c>
 80048e6:	42b5      	cmp	r5, r6
 80048e8:	462a      	mov	r2, r5
 80048ea:	4621      	mov	r1, r4
 80048ec:	bf28      	it	cs
 80048ee:	4632      	movcs	r2, r6
 80048f0:	f7ff ffb6 	bl	8004860 <memcpy>
 80048f4:	4621      	mov	r1, r4
 80048f6:	4640      	mov	r0, r8
 80048f8:	f7ff f938 	bl	8003b6c <_free_r>
 80048fc:	463c      	mov	r4, r7
 80048fe:	e7e0      	b.n	80048c2 <_realloc_r+0x1e>

08004900 <_sungetc_r>:
 8004900:	b538      	push	{r3, r4, r5, lr}
 8004902:	1c4b      	adds	r3, r1, #1
 8004904:	4614      	mov	r4, r2
 8004906:	d103      	bne.n	8004910 <_sungetc_r+0x10>
 8004908:	f04f 35ff 	mov.w	r5, #4294967295
 800490c:	4628      	mov	r0, r5
 800490e:	bd38      	pop	{r3, r4, r5, pc}
 8004910:	8993      	ldrh	r3, [r2, #12]
 8004912:	f023 0320 	bic.w	r3, r3, #32
 8004916:	8193      	strh	r3, [r2, #12]
 8004918:	6853      	ldr	r3, [r2, #4]
 800491a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800491c:	b2cd      	uxtb	r5, r1
 800491e:	b18a      	cbz	r2, 8004944 <_sungetc_r+0x44>
 8004920:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004922:	429a      	cmp	r2, r3
 8004924:	dd08      	ble.n	8004938 <_sungetc_r+0x38>
 8004926:	6823      	ldr	r3, [r4, #0]
 8004928:	1e5a      	subs	r2, r3, #1
 800492a:	6022      	str	r2, [r4, #0]
 800492c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004930:	6863      	ldr	r3, [r4, #4]
 8004932:	3301      	adds	r3, #1
 8004934:	6063      	str	r3, [r4, #4]
 8004936:	e7e9      	b.n	800490c <_sungetc_r+0xc>
 8004938:	4621      	mov	r1, r4
 800493a:	f000 fc76 	bl	800522a <__submore>
 800493e:	2800      	cmp	r0, #0
 8004940:	d0f1      	beq.n	8004926 <_sungetc_r+0x26>
 8004942:	e7e1      	b.n	8004908 <_sungetc_r+0x8>
 8004944:	6921      	ldr	r1, [r4, #16]
 8004946:	6822      	ldr	r2, [r4, #0]
 8004948:	b141      	cbz	r1, 800495c <_sungetc_r+0x5c>
 800494a:	4291      	cmp	r1, r2
 800494c:	d206      	bcs.n	800495c <_sungetc_r+0x5c>
 800494e:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8004952:	42a9      	cmp	r1, r5
 8004954:	d102      	bne.n	800495c <_sungetc_r+0x5c>
 8004956:	3a01      	subs	r2, #1
 8004958:	6022      	str	r2, [r4, #0]
 800495a:	e7ea      	b.n	8004932 <_sungetc_r+0x32>
 800495c:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8004960:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004964:	6363      	str	r3, [r4, #52]	@ 0x34
 8004966:	2303      	movs	r3, #3
 8004968:	63a3      	str	r3, [r4, #56]	@ 0x38
 800496a:	4623      	mov	r3, r4
 800496c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8004970:	6023      	str	r3, [r4, #0]
 8004972:	2301      	movs	r3, #1
 8004974:	e7de      	b.n	8004934 <_sungetc_r+0x34>

08004976 <__ssrefill_r>:
 8004976:	b510      	push	{r4, lr}
 8004978:	460c      	mov	r4, r1
 800497a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800497c:	b169      	cbz	r1, 800499a <__ssrefill_r+0x24>
 800497e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004982:	4299      	cmp	r1, r3
 8004984:	d001      	beq.n	800498a <__ssrefill_r+0x14>
 8004986:	f7ff f8f1 	bl	8003b6c <_free_r>
 800498a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800498c:	6063      	str	r3, [r4, #4]
 800498e:	2000      	movs	r0, #0
 8004990:	6360      	str	r0, [r4, #52]	@ 0x34
 8004992:	b113      	cbz	r3, 800499a <__ssrefill_r+0x24>
 8004994:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004996:	6023      	str	r3, [r4, #0]
 8004998:	bd10      	pop	{r4, pc}
 800499a:	6923      	ldr	r3, [r4, #16]
 800499c:	6023      	str	r3, [r4, #0]
 800499e:	2300      	movs	r3, #0
 80049a0:	6063      	str	r3, [r4, #4]
 80049a2:	89a3      	ldrh	r3, [r4, #12]
 80049a4:	f043 0320 	orr.w	r3, r3, #32
 80049a8:	81a3      	strh	r3, [r4, #12]
 80049aa:	f04f 30ff 	mov.w	r0, #4294967295
 80049ae:	e7f3      	b.n	8004998 <__ssrefill_r+0x22>

080049b0 <__ssvfiscanf_r>:
 80049b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049b4:	460c      	mov	r4, r1
 80049b6:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 80049ba:	2100      	movs	r1, #0
 80049bc:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80049c0:	49a5      	ldr	r1, [pc, #660]	@ (8004c58 <__ssvfiscanf_r+0x2a8>)
 80049c2:	91a0      	str	r1, [sp, #640]	@ 0x280
 80049c4:	f10d 0804 	add.w	r8, sp, #4
 80049c8:	49a4      	ldr	r1, [pc, #656]	@ (8004c5c <__ssvfiscanf_r+0x2ac>)
 80049ca:	4fa5      	ldr	r7, [pc, #660]	@ (8004c60 <__ssvfiscanf_r+0x2b0>)
 80049cc:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80049d0:	4606      	mov	r6, r0
 80049d2:	91a1      	str	r1, [sp, #644]	@ 0x284
 80049d4:	9300      	str	r3, [sp, #0]
 80049d6:	7813      	ldrb	r3, [r2, #0]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	f000 8158 	beq.w	8004c8e <__ssvfiscanf_r+0x2de>
 80049de:	5cf9      	ldrb	r1, [r7, r3]
 80049e0:	f011 0108 	ands.w	r1, r1, #8
 80049e4:	f102 0501 	add.w	r5, r2, #1
 80049e8:	d019      	beq.n	8004a1e <__ssvfiscanf_r+0x6e>
 80049ea:	6863      	ldr	r3, [r4, #4]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	dd0f      	ble.n	8004a10 <__ssvfiscanf_r+0x60>
 80049f0:	6823      	ldr	r3, [r4, #0]
 80049f2:	781a      	ldrb	r2, [r3, #0]
 80049f4:	5cba      	ldrb	r2, [r7, r2]
 80049f6:	0712      	lsls	r2, r2, #28
 80049f8:	d401      	bmi.n	80049fe <__ssvfiscanf_r+0x4e>
 80049fa:	462a      	mov	r2, r5
 80049fc:	e7eb      	b.n	80049d6 <__ssvfiscanf_r+0x26>
 80049fe:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8004a00:	3201      	adds	r2, #1
 8004a02:	9245      	str	r2, [sp, #276]	@ 0x114
 8004a04:	6862      	ldr	r2, [r4, #4]
 8004a06:	3301      	adds	r3, #1
 8004a08:	3a01      	subs	r2, #1
 8004a0a:	6062      	str	r2, [r4, #4]
 8004a0c:	6023      	str	r3, [r4, #0]
 8004a0e:	e7ec      	b.n	80049ea <__ssvfiscanf_r+0x3a>
 8004a10:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004a12:	4621      	mov	r1, r4
 8004a14:	4630      	mov	r0, r6
 8004a16:	4798      	blx	r3
 8004a18:	2800      	cmp	r0, #0
 8004a1a:	d0e9      	beq.n	80049f0 <__ssvfiscanf_r+0x40>
 8004a1c:	e7ed      	b.n	80049fa <__ssvfiscanf_r+0x4a>
 8004a1e:	2b25      	cmp	r3, #37	@ 0x25
 8004a20:	d012      	beq.n	8004a48 <__ssvfiscanf_r+0x98>
 8004a22:	4699      	mov	r9, r3
 8004a24:	6863      	ldr	r3, [r4, #4]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	f340 8093 	ble.w	8004b52 <__ssvfiscanf_r+0x1a2>
 8004a2c:	6822      	ldr	r2, [r4, #0]
 8004a2e:	7813      	ldrb	r3, [r2, #0]
 8004a30:	454b      	cmp	r3, r9
 8004a32:	f040 812c 	bne.w	8004c8e <__ssvfiscanf_r+0x2de>
 8004a36:	6863      	ldr	r3, [r4, #4]
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	6063      	str	r3, [r4, #4]
 8004a3c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8004a3e:	3201      	adds	r2, #1
 8004a40:	3301      	adds	r3, #1
 8004a42:	6022      	str	r2, [r4, #0]
 8004a44:	9345      	str	r3, [sp, #276]	@ 0x114
 8004a46:	e7d8      	b.n	80049fa <__ssvfiscanf_r+0x4a>
 8004a48:	9141      	str	r1, [sp, #260]	@ 0x104
 8004a4a:	9143      	str	r1, [sp, #268]	@ 0x10c
 8004a4c:	7853      	ldrb	r3, [r2, #1]
 8004a4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a50:	bf02      	ittt	eq
 8004a52:	2310      	moveq	r3, #16
 8004a54:	1c95      	addeq	r5, r2, #2
 8004a56:	9341      	streq	r3, [sp, #260]	@ 0x104
 8004a58:	220a      	movs	r2, #10
 8004a5a:	46a9      	mov	r9, r5
 8004a5c:	f819 1b01 	ldrb.w	r1, [r9], #1
 8004a60:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8004a64:	2b09      	cmp	r3, #9
 8004a66:	d91e      	bls.n	8004aa6 <__ssvfiscanf_r+0xf6>
 8004a68:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8004c64 <__ssvfiscanf_r+0x2b4>
 8004a6c:	2203      	movs	r2, #3
 8004a6e:	4650      	mov	r0, sl
 8004a70:	f7fb fbe6 	bl	8000240 <memchr>
 8004a74:	b138      	cbz	r0, 8004a86 <__ssvfiscanf_r+0xd6>
 8004a76:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8004a78:	eba0 000a 	sub.w	r0, r0, sl
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	4083      	lsls	r3, r0
 8004a80:	4313      	orrs	r3, r2
 8004a82:	9341      	str	r3, [sp, #260]	@ 0x104
 8004a84:	464d      	mov	r5, r9
 8004a86:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004a8a:	2b78      	cmp	r3, #120	@ 0x78
 8004a8c:	d806      	bhi.n	8004a9c <__ssvfiscanf_r+0xec>
 8004a8e:	2b57      	cmp	r3, #87	@ 0x57
 8004a90:	d810      	bhi.n	8004ab4 <__ssvfiscanf_r+0x104>
 8004a92:	2b25      	cmp	r3, #37	@ 0x25
 8004a94:	d0c5      	beq.n	8004a22 <__ssvfiscanf_r+0x72>
 8004a96:	d857      	bhi.n	8004b48 <__ssvfiscanf_r+0x198>
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d065      	beq.n	8004b68 <__ssvfiscanf_r+0x1b8>
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8004aa0:	230a      	movs	r3, #10
 8004aa2:	9342      	str	r3, [sp, #264]	@ 0x108
 8004aa4:	e078      	b.n	8004b98 <__ssvfiscanf_r+0x1e8>
 8004aa6:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8004aa8:	fb02 1103 	mla	r1, r2, r3, r1
 8004aac:	3930      	subs	r1, #48	@ 0x30
 8004aae:	9143      	str	r1, [sp, #268]	@ 0x10c
 8004ab0:	464d      	mov	r5, r9
 8004ab2:	e7d2      	b.n	8004a5a <__ssvfiscanf_r+0xaa>
 8004ab4:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8004ab8:	2a20      	cmp	r2, #32
 8004aba:	d8ef      	bhi.n	8004a9c <__ssvfiscanf_r+0xec>
 8004abc:	a101      	add	r1, pc, #4	@ (adr r1, 8004ac4 <__ssvfiscanf_r+0x114>)
 8004abe:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004ac2:	bf00      	nop
 8004ac4:	08004b77 	.word	0x08004b77
 8004ac8:	08004a9d 	.word	0x08004a9d
 8004acc:	08004a9d 	.word	0x08004a9d
 8004ad0:	08004bd1 	.word	0x08004bd1
 8004ad4:	08004a9d 	.word	0x08004a9d
 8004ad8:	08004a9d 	.word	0x08004a9d
 8004adc:	08004a9d 	.word	0x08004a9d
 8004ae0:	08004a9d 	.word	0x08004a9d
 8004ae4:	08004a9d 	.word	0x08004a9d
 8004ae8:	08004a9d 	.word	0x08004a9d
 8004aec:	08004a9d 	.word	0x08004a9d
 8004af0:	08004be7 	.word	0x08004be7
 8004af4:	08004bcd 	.word	0x08004bcd
 8004af8:	08004b4f 	.word	0x08004b4f
 8004afc:	08004b4f 	.word	0x08004b4f
 8004b00:	08004b4f 	.word	0x08004b4f
 8004b04:	08004a9d 	.word	0x08004a9d
 8004b08:	08004b89 	.word	0x08004b89
 8004b0c:	08004a9d 	.word	0x08004a9d
 8004b10:	08004a9d 	.word	0x08004a9d
 8004b14:	08004a9d 	.word	0x08004a9d
 8004b18:	08004a9d 	.word	0x08004a9d
 8004b1c:	08004bf7 	.word	0x08004bf7
 8004b20:	08004b91 	.word	0x08004b91
 8004b24:	08004b6f 	.word	0x08004b6f
 8004b28:	08004a9d 	.word	0x08004a9d
 8004b2c:	08004a9d 	.word	0x08004a9d
 8004b30:	08004bf3 	.word	0x08004bf3
 8004b34:	08004a9d 	.word	0x08004a9d
 8004b38:	08004bcd 	.word	0x08004bcd
 8004b3c:	08004a9d 	.word	0x08004a9d
 8004b40:	08004a9d 	.word	0x08004a9d
 8004b44:	08004b77 	.word	0x08004b77
 8004b48:	3b45      	subs	r3, #69	@ 0x45
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d8a6      	bhi.n	8004a9c <__ssvfiscanf_r+0xec>
 8004b4e:	2305      	movs	r3, #5
 8004b50:	e021      	b.n	8004b96 <__ssvfiscanf_r+0x1e6>
 8004b52:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004b54:	4621      	mov	r1, r4
 8004b56:	4630      	mov	r0, r6
 8004b58:	4798      	blx	r3
 8004b5a:	2800      	cmp	r0, #0
 8004b5c:	f43f af66 	beq.w	8004a2c <__ssvfiscanf_r+0x7c>
 8004b60:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8004b62:	2800      	cmp	r0, #0
 8004b64:	f040 808b 	bne.w	8004c7e <__ssvfiscanf_r+0x2ce>
 8004b68:	f04f 30ff 	mov.w	r0, #4294967295
 8004b6c:	e08b      	b.n	8004c86 <__ssvfiscanf_r+0x2d6>
 8004b6e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8004b70:	f042 0220 	orr.w	r2, r2, #32
 8004b74:	9241      	str	r2, [sp, #260]	@ 0x104
 8004b76:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8004b78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b7c:	9241      	str	r2, [sp, #260]	@ 0x104
 8004b7e:	2210      	movs	r2, #16
 8004b80:	2b6e      	cmp	r3, #110	@ 0x6e
 8004b82:	9242      	str	r2, [sp, #264]	@ 0x108
 8004b84:	d902      	bls.n	8004b8c <__ssvfiscanf_r+0x1dc>
 8004b86:	e005      	b.n	8004b94 <__ssvfiscanf_r+0x1e4>
 8004b88:	2300      	movs	r3, #0
 8004b8a:	9342      	str	r3, [sp, #264]	@ 0x108
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	e002      	b.n	8004b96 <__ssvfiscanf_r+0x1e6>
 8004b90:	2308      	movs	r3, #8
 8004b92:	9342      	str	r3, [sp, #264]	@ 0x108
 8004b94:	2304      	movs	r3, #4
 8004b96:	9347      	str	r3, [sp, #284]	@ 0x11c
 8004b98:	6863      	ldr	r3, [r4, #4]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	dd39      	ble.n	8004c12 <__ssvfiscanf_r+0x262>
 8004b9e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8004ba0:	0659      	lsls	r1, r3, #25
 8004ba2:	d404      	bmi.n	8004bae <__ssvfiscanf_r+0x1fe>
 8004ba4:	6823      	ldr	r3, [r4, #0]
 8004ba6:	781a      	ldrb	r2, [r3, #0]
 8004ba8:	5cba      	ldrb	r2, [r7, r2]
 8004baa:	0712      	lsls	r2, r2, #28
 8004bac:	d438      	bmi.n	8004c20 <__ssvfiscanf_r+0x270>
 8004bae:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	dc47      	bgt.n	8004c44 <__ssvfiscanf_r+0x294>
 8004bb4:	466b      	mov	r3, sp
 8004bb6:	4622      	mov	r2, r4
 8004bb8:	a941      	add	r1, sp, #260	@ 0x104
 8004bba:	4630      	mov	r0, r6
 8004bbc:	f000 f9ae 	bl	8004f1c <_scanf_chars>
 8004bc0:	2801      	cmp	r0, #1
 8004bc2:	d064      	beq.n	8004c8e <__ssvfiscanf_r+0x2de>
 8004bc4:	2802      	cmp	r0, #2
 8004bc6:	f47f af18 	bne.w	80049fa <__ssvfiscanf_r+0x4a>
 8004bca:	e7c9      	b.n	8004b60 <__ssvfiscanf_r+0x1b0>
 8004bcc:	220a      	movs	r2, #10
 8004bce:	e7d7      	b.n	8004b80 <__ssvfiscanf_r+0x1d0>
 8004bd0:	4629      	mov	r1, r5
 8004bd2:	4640      	mov	r0, r8
 8004bd4:	f000 faf0 	bl	80051b8 <__sccl>
 8004bd8:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8004bda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bde:	9341      	str	r3, [sp, #260]	@ 0x104
 8004be0:	4605      	mov	r5, r0
 8004be2:	2301      	movs	r3, #1
 8004be4:	e7d7      	b.n	8004b96 <__ssvfiscanf_r+0x1e6>
 8004be6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8004be8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bec:	9341      	str	r3, [sp, #260]	@ 0x104
 8004bee:	2300      	movs	r3, #0
 8004bf0:	e7d1      	b.n	8004b96 <__ssvfiscanf_r+0x1e6>
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	e7cf      	b.n	8004b96 <__ssvfiscanf_r+0x1e6>
 8004bf6:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8004bf8:	06c3      	lsls	r3, r0, #27
 8004bfa:	f53f aefe 	bmi.w	80049fa <__ssvfiscanf_r+0x4a>
 8004bfe:	9b00      	ldr	r3, [sp, #0]
 8004c00:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8004c02:	1d19      	adds	r1, r3, #4
 8004c04:	9100      	str	r1, [sp, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	07c0      	lsls	r0, r0, #31
 8004c0a:	bf4c      	ite	mi
 8004c0c:	801a      	strhmi	r2, [r3, #0]
 8004c0e:	601a      	strpl	r2, [r3, #0]
 8004c10:	e6f3      	b.n	80049fa <__ssvfiscanf_r+0x4a>
 8004c12:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004c14:	4621      	mov	r1, r4
 8004c16:	4630      	mov	r0, r6
 8004c18:	4798      	blx	r3
 8004c1a:	2800      	cmp	r0, #0
 8004c1c:	d0bf      	beq.n	8004b9e <__ssvfiscanf_r+0x1ee>
 8004c1e:	e79f      	b.n	8004b60 <__ssvfiscanf_r+0x1b0>
 8004c20:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8004c22:	3201      	adds	r2, #1
 8004c24:	9245      	str	r2, [sp, #276]	@ 0x114
 8004c26:	6862      	ldr	r2, [r4, #4]
 8004c28:	3a01      	subs	r2, #1
 8004c2a:	2a00      	cmp	r2, #0
 8004c2c:	6062      	str	r2, [r4, #4]
 8004c2e:	dd02      	ble.n	8004c36 <__ssvfiscanf_r+0x286>
 8004c30:	3301      	adds	r3, #1
 8004c32:	6023      	str	r3, [r4, #0]
 8004c34:	e7b6      	b.n	8004ba4 <__ssvfiscanf_r+0x1f4>
 8004c36:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004c38:	4621      	mov	r1, r4
 8004c3a:	4630      	mov	r0, r6
 8004c3c:	4798      	blx	r3
 8004c3e:	2800      	cmp	r0, #0
 8004c40:	d0b0      	beq.n	8004ba4 <__ssvfiscanf_r+0x1f4>
 8004c42:	e78d      	b.n	8004b60 <__ssvfiscanf_r+0x1b0>
 8004c44:	2b04      	cmp	r3, #4
 8004c46:	dc0f      	bgt.n	8004c68 <__ssvfiscanf_r+0x2b8>
 8004c48:	466b      	mov	r3, sp
 8004c4a:	4622      	mov	r2, r4
 8004c4c:	a941      	add	r1, sp, #260	@ 0x104
 8004c4e:	4630      	mov	r0, r6
 8004c50:	f000 f9be 	bl	8004fd0 <_scanf_i>
 8004c54:	e7b4      	b.n	8004bc0 <__ssvfiscanf_r+0x210>
 8004c56:	bf00      	nop
 8004c58:	08004901 	.word	0x08004901
 8004c5c:	08004977 	.word	0x08004977
 8004c60:	08005f8b 	.word	0x08005f8b
 8004c64:	08006091 	.word	0x08006091
 8004c68:	4b0a      	ldr	r3, [pc, #40]	@ (8004c94 <__ssvfiscanf_r+0x2e4>)
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f43f aec5 	beq.w	80049fa <__ssvfiscanf_r+0x4a>
 8004c70:	466b      	mov	r3, sp
 8004c72:	4622      	mov	r2, r4
 8004c74:	a941      	add	r1, sp, #260	@ 0x104
 8004c76:	4630      	mov	r0, r6
 8004c78:	f3af 8000 	nop.w
 8004c7c:	e7a0      	b.n	8004bc0 <__ssvfiscanf_r+0x210>
 8004c7e:	89a3      	ldrh	r3, [r4, #12]
 8004c80:	065b      	lsls	r3, r3, #25
 8004c82:	f53f af71 	bmi.w	8004b68 <__ssvfiscanf_r+0x1b8>
 8004c86:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8004c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c8e:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8004c90:	e7f9      	b.n	8004c86 <__ssvfiscanf_r+0x2d6>
 8004c92:	bf00      	nop
 8004c94:	00000000 	.word	0x00000000

08004c98 <__sfputc_r>:
 8004c98:	6893      	ldr	r3, [r2, #8]
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	b410      	push	{r4}
 8004ca0:	6093      	str	r3, [r2, #8]
 8004ca2:	da08      	bge.n	8004cb6 <__sfputc_r+0x1e>
 8004ca4:	6994      	ldr	r4, [r2, #24]
 8004ca6:	42a3      	cmp	r3, r4
 8004ca8:	db01      	blt.n	8004cae <__sfputc_r+0x16>
 8004caa:	290a      	cmp	r1, #10
 8004cac:	d103      	bne.n	8004cb6 <__sfputc_r+0x1e>
 8004cae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004cb2:	f000 baf4 	b.w	800529e <__swbuf_r>
 8004cb6:	6813      	ldr	r3, [r2, #0]
 8004cb8:	1c58      	adds	r0, r3, #1
 8004cba:	6010      	str	r0, [r2, #0]
 8004cbc:	7019      	strb	r1, [r3, #0]
 8004cbe:	4608      	mov	r0, r1
 8004cc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004cc4:	4770      	bx	lr

08004cc6 <__sfputs_r>:
 8004cc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cc8:	4606      	mov	r6, r0
 8004cca:	460f      	mov	r7, r1
 8004ccc:	4614      	mov	r4, r2
 8004cce:	18d5      	adds	r5, r2, r3
 8004cd0:	42ac      	cmp	r4, r5
 8004cd2:	d101      	bne.n	8004cd8 <__sfputs_r+0x12>
 8004cd4:	2000      	movs	r0, #0
 8004cd6:	e007      	b.n	8004ce8 <__sfputs_r+0x22>
 8004cd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cdc:	463a      	mov	r2, r7
 8004cde:	4630      	mov	r0, r6
 8004ce0:	f7ff ffda 	bl	8004c98 <__sfputc_r>
 8004ce4:	1c43      	adds	r3, r0, #1
 8004ce6:	d1f3      	bne.n	8004cd0 <__sfputs_r+0xa>
 8004ce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004cec <_vfiprintf_r>:
 8004cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cf0:	460d      	mov	r5, r1
 8004cf2:	b09d      	sub	sp, #116	@ 0x74
 8004cf4:	4614      	mov	r4, r2
 8004cf6:	4698      	mov	r8, r3
 8004cf8:	4606      	mov	r6, r0
 8004cfa:	b118      	cbz	r0, 8004d04 <_vfiprintf_r+0x18>
 8004cfc:	6a03      	ldr	r3, [r0, #32]
 8004cfe:	b90b      	cbnz	r3, 8004d04 <_vfiprintf_r+0x18>
 8004d00:	f7fe f9dc 	bl	80030bc <__sinit>
 8004d04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d06:	07d9      	lsls	r1, r3, #31
 8004d08:	d405      	bmi.n	8004d16 <_vfiprintf_r+0x2a>
 8004d0a:	89ab      	ldrh	r3, [r5, #12]
 8004d0c:	059a      	lsls	r2, r3, #22
 8004d0e:	d402      	bmi.n	8004d16 <_vfiprintf_r+0x2a>
 8004d10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004d12:	f7fe ff01 	bl	8003b18 <__retarget_lock_acquire_recursive>
 8004d16:	89ab      	ldrh	r3, [r5, #12]
 8004d18:	071b      	lsls	r3, r3, #28
 8004d1a:	d501      	bpl.n	8004d20 <_vfiprintf_r+0x34>
 8004d1c:	692b      	ldr	r3, [r5, #16]
 8004d1e:	b99b      	cbnz	r3, 8004d48 <_vfiprintf_r+0x5c>
 8004d20:	4629      	mov	r1, r5
 8004d22:	4630      	mov	r0, r6
 8004d24:	f000 fafa 	bl	800531c <__swsetup_r>
 8004d28:	b170      	cbz	r0, 8004d48 <_vfiprintf_r+0x5c>
 8004d2a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d2c:	07dc      	lsls	r4, r3, #31
 8004d2e:	d504      	bpl.n	8004d3a <_vfiprintf_r+0x4e>
 8004d30:	f04f 30ff 	mov.w	r0, #4294967295
 8004d34:	b01d      	add	sp, #116	@ 0x74
 8004d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d3a:	89ab      	ldrh	r3, [r5, #12]
 8004d3c:	0598      	lsls	r0, r3, #22
 8004d3e:	d4f7      	bmi.n	8004d30 <_vfiprintf_r+0x44>
 8004d40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004d42:	f7fe feeb 	bl	8003b1c <__retarget_lock_release_recursive>
 8004d46:	e7f3      	b.n	8004d30 <_vfiprintf_r+0x44>
 8004d48:	2300      	movs	r3, #0
 8004d4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d4c:	2320      	movs	r3, #32
 8004d4e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004d52:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d56:	2330      	movs	r3, #48	@ 0x30
 8004d58:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004f08 <_vfiprintf_r+0x21c>
 8004d5c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004d60:	f04f 0901 	mov.w	r9, #1
 8004d64:	4623      	mov	r3, r4
 8004d66:	469a      	mov	sl, r3
 8004d68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d6c:	b10a      	cbz	r2, 8004d72 <_vfiprintf_r+0x86>
 8004d6e:	2a25      	cmp	r2, #37	@ 0x25
 8004d70:	d1f9      	bne.n	8004d66 <_vfiprintf_r+0x7a>
 8004d72:	ebba 0b04 	subs.w	fp, sl, r4
 8004d76:	d00b      	beq.n	8004d90 <_vfiprintf_r+0xa4>
 8004d78:	465b      	mov	r3, fp
 8004d7a:	4622      	mov	r2, r4
 8004d7c:	4629      	mov	r1, r5
 8004d7e:	4630      	mov	r0, r6
 8004d80:	f7ff ffa1 	bl	8004cc6 <__sfputs_r>
 8004d84:	3001      	adds	r0, #1
 8004d86:	f000 80a7 	beq.w	8004ed8 <_vfiprintf_r+0x1ec>
 8004d8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d8c:	445a      	add	r2, fp
 8004d8e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d90:	f89a 3000 	ldrb.w	r3, [sl]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	f000 809f 	beq.w	8004ed8 <_vfiprintf_r+0x1ec>
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8004da0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004da4:	f10a 0a01 	add.w	sl, sl, #1
 8004da8:	9304      	str	r3, [sp, #16]
 8004daa:	9307      	str	r3, [sp, #28]
 8004dac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004db0:	931a      	str	r3, [sp, #104]	@ 0x68
 8004db2:	4654      	mov	r4, sl
 8004db4:	2205      	movs	r2, #5
 8004db6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dba:	4853      	ldr	r0, [pc, #332]	@ (8004f08 <_vfiprintf_r+0x21c>)
 8004dbc:	f7fb fa40 	bl	8000240 <memchr>
 8004dc0:	9a04      	ldr	r2, [sp, #16]
 8004dc2:	b9d8      	cbnz	r0, 8004dfc <_vfiprintf_r+0x110>
 8004dc4:	06d1      	lsls	r1, r2, #27
 8004dc6:	bf44      	itt	mi
 8004dc8:	2320      	movmi	r3, #32
 8004dca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004dce:	0713      	lsls	r3, r2, #28
 8004dd0:	bf44      	itt	mi
 8004dd2:	232b      	movmi	r3, #43	@ 0x2b
 8004dd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004dd8:	f89a 3000 	ldrb.w	r3, [sl]
 8004ddc:	2b2a      	cmp	r3, #42	@ 0x2a
 8004dde:	d015      	beq.n	8004e0c <_vfiprintf_r+0x120>
 8004de0:	9a07      	ldr	r2, [sp, #28]
 8004de2:	4654      	mov	r4, sl
 8004de4:	2000      	movs	r0, #0
 8004de6:	f04f 0c0a 	mov.w	ip, #10
 8004dea:	4621      	mov	r1, r4
 8004dec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004df0:	3b30      	subs	r3, #48	@ 0x30
 8004df2:	2b09      	cmp	r3, #9
 8004df4:	d94b      	bls.n	8004e8e <_vfiprintf_r+0x1a2>
 8004df6:	b1b0      	cbz	r0, 8004e26 <_vfiprintf_r+0x13a>
 8004df8:	9207      	str	r2, [sp, #28]
 8004dfa:	e014      	b.n	8004e26 <_vfiprintf_r+0x13a>
 8004dfc:	eba0 0308 	sub.w	r3, r0, r8
 8004e00:	fa09 f303 	lsl.w	r3, r9, r3
 8004e04:	4313      	orrs	r3, r2
 8004e06:	9304      	str	r3, [sp, #16]
 8004e08:	46a2      	mov	sl, r4
 8004e0a:	e7d2      	b.n	8004db2 <_vfiprintf_r+0xc6>
 8004e0c:	9b03      	ldr	r3, [sp, #12]
 8004e0e:	1d19      	adds	r1, r3, #4
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	9103      	str	r1, [sp, #12]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	bfbb      	ittet	lt
 8004e18:	425b      	neglt	r3, r3
 8004e1a:	f042 0202 	orrlt.w	r2, r2, #2
 8004e1e:	9307      	strge	r3, [sp, #28]
 8004e20:	9307      	strlt	r3, [sp, #28]
 8004e22:	bfb8      	it	lt
 8004e24:	9204      	strlt	r2, [sp, #16]
 8004e26:	7823      	ldrb	r3, [r4, #0]
 8004e28:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e2a:	d10a      	bne.n	8004e42 <_vfiprintf_r+0x156>
 8004e2c:	7863      	ldrb	r3, [r4, #1]
 8004e2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e30:	d132      	bne.n	8004e98 <_vfiprintf_r+0x1ac>
 8004e32:	9b03      	ldr	r3, [sp, #12]
 8004e34:	1d1a      	adds	r2, r3, #4
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	9203      	str	r2, [sp, #12]
 8004e3a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004e3e:	3402      	adds	r4, #2
 8004e40:	9305      	str	r3, [sp, #20]
 8004e42:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004f18 <_vfiprintf_r+0x22c>
 8004e46:	7821      	ldrb	r1, [r4, #0]
 8004e48:	2203      	movs	r2, #3
 8004e4a:	4650      	mov	r0, sl
 8004e4c:	f7fb f9f8 	bl	8000240 <memchr>
 8004e50:	b138      	cbz	r0, 8004e62 <_vfiprintf_r+0x176>
 8004e52:	9b04      	ldr	r3, [sp, #16]
 8004e54:	eba0 000a 	sub.w	r0, r0, sl
 8004e58:	2240      	movs	r2, #64	@ 0x40
 8004e5a:	4082      	lsls	r2, r0
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	3401      	adds	r4, #1
 8004e60:	9304      	str	r3, [sp, #16]
 8004e62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e66:	4829      	ldr	r0, [pc, #164]	@ (8004f0c <_vfiprintf_r+0x220>)
 8004e68:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004e6c:	2206      	movs	r2, #6
 8004e6e:	f7fb f9e7 	bl	8000240 <memchr>
 8004e72:	2800      	cmp	r0, #0
 8004e74:	d03f      	beq.n	8004ef6 <_vfiprintf_r+0x20a>
 8004e76:	4b26      	ldr	r3, [pc, #152]	@ (8004f10 <_vfiprintf_r+0x224>)
 8004e78:	bb1b      	cbnz	r3, 8004ec2 <_vfiprintf_r+0x1d6>
 8004e7a:	9b03      	ldr	r3, [sp, #12]
 8004e7c:	3307      	adds	r3, #7
 8004e7e:	f023 0307 	bic.w	r3, r3, #7
 8004e82:	3308      	adds	r3, #8
 8004e84:	9303      	str	r3, [sp, #12]
 8004e86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e88:	443b      	add	r3, r7
 8004e8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e8c:	e76a      	b.n	8004d64 <_vfiprintf_r+0x78>
 8004e8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e92:	460c      	mov	r4, r1
 8004e94:	2001      	movs	r0, #1
 8004e96:	e7a8      	b.n	8004dea <_vfiprintf_r+0xfe>
 8004e98:	2300      	movs	r3, #0
 8004e9a:	3401      	adds	r4, #1
 8004e9c:	9305      	str	r3, [sp, #20]
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	f04f 0c0a 	mov.w	ip, #10
 8004ea4:	4620      	mov	r0, r4
 8004ea6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004eaa:	3a30      	subs	r2, #48	@ 0x30
 8004eac:	2a09      	cmp	r2, #9
 8004eae:	d903      	bls.n	8004eb8 <_vfiprintf_r+0x1cc>
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d0c6      	beq.n	8004e42 <_vfiprintf_r+0x156>
 8004eb4:	9105      	str	r1, [sp, #20]
 8004eb6:	e7c4      	b.n	8004e42 <_vfiprintf_r+0x156>
 8004eb8:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ebc:	4604      	mov	r4, r0
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e7f0      	b.n	8004ea4 <_vfiprintf_r+0x1b8>
 8004ec2:	ab03      	add	r3, sp, #12
 8004ec4:	9300      	str	r3, [sp, #0]
 8004ec6:	462a      	mov	r2, r5
 8004ec8:	4b12      	ldr	r3, [pc, #72]	@ (8004f14 <_vfiprintf_r+0x228>)
 8004eca:	a904      	add	r1, sp, #16
 8004ecc:	4630      	mov	r0, r6
 8004ece:	f3af 8000 	nop.w
 8004ed2:	4607      	mov	r7, r0
 8004ed4:	1c78      	adds	r0, r7, #1
 8004ed6:	d1d6      	bne.n	8004e86 <_vfiprintf_r+0x19a>
 8004ed8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004eda:	07d9      	lsls	r1, r3, #31
 8004edc:	d405      	bmi.n	8004eea <_vfiprintf_r+0x1fe>
 8004ede:	89ab      	ldrh	r3, [r5, #12]
 8004ee0:	059a      	lsls	r2, r3, #22
 8004ee2:	d402      	bmi.n	8004eea <_vfiprintf_r+0x1fe>
 8004ee4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004ee6:	f7fe fe19 	bl	8003b1c <__retarget_lock_release_recursive>
 8004eea:	89ab      	ldrh	r3, [r5, #12]
 8004eec:	065b      	lsls	r3, r3, #25
 8004eee:	f53f af1f 	bmi.w	8004d30 <_vfiprintf_r+0x44>
 8004ef2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004ef4:	e71e      	b.n	8004d34 <_vfiprintf_r+0x48>
 8004ef6:	ab03      	add	r3, sp, #12
 8004ef8:	9300      	str	r3, [sp, #0]
 8004efa:	462a      	mov	r2, r5
 8004efc:	4b05      	ldr	r3, [pc, #20]	@ (8004f14 <_vfiprintf_r+0x228>)
 8004efe:	a904      	add	r1, sp, #16
 8004f00:	4630      	mov	r0, r6
 8004f02:	f7ff f9bf 	bl	8004284 <_printf_i>
 8004f06:	e7e4      	b.n	8004ed2 <_vfiprintf_r+0x1e6>
 8004f08:	0800608b 	.word	0x0800608b
 8004f0c:	08006095 	.word	0x08006095
 8004f10:	00000000 	.word	0x00000000
 8004f14:	08004cc7 	.word	0x08004cc7
 8004f18:	08006091 	.word	0x08006091

08004f1c <_scanf_chars>:
 8004f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f20:	4615      	mov	r5, r2
 8004f22:	688a      	ldr	r2, [r1, #8]
 8004f24:	4680      	mov	r8, r0
 8004f26:	460c      	mov	r4, r1
 8004f28:	b932      	cbnz	r2, 8004f38 <_scanf_chars+0x1c>
 8004f2a:	698a      	ldr	r2, [r1, #24]
 8004f2c:	2a00      	cmp	r2, #0
 8004f2e:	bf14      	ite	ne
 8004f30:	f04f 32ff 	movne.w	r2, #4294967295
 8004f34:	2201      	moveq	r2, #1
 8004f36:	608a      	str	r2, [r1, #8]
 8004f38:	6822      	ldr	r2, [r4, #0]
 8004f3a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8004fcc <_scanf_chars+0xb0>
 8004f3e:	06d1      	lsls	r1, r2, #27
 8004f40:	bf5f      	itttt	pl
 8004f42:	681a      	ldrpl	r2, [r3, #0]
 8004f44:	1d11      	addpl	r1, r2, #4
 8004f46:	6019      	strpl	r1, [r3, #0]
 8004f48:	6816      	ldrpl	r6, [r2, #0]
 8004f4a:	2700      	movs	r7, #0
 8004f4c:	69a0      	ldr	r0, [r4, #24]
 8004f4e:	b188      	cbz	r0, 8004f74 <_scanf_chars+0x58>
 8004f50:	2801      	cmp	r0, #1
 8004f52:	d107      	bne.n	8004f64 <_scanf_chars+0x48>
 8004f54:	682b      	ldr	r3, [r5, #0]
 8004f56:	781a      	ldrb	r2, [r3, #0]
 8004f58:	6963      	ldr	r3, [r4, #20]
 8004f5a:	5c9b      	ldrb	r3, [r3, r2]
 8004f5c:	b953      	cbnz	r3, 8004f74 <_scanf_chars+0x58>
 8004f5e:	2f00      	cmp	r7, #0
 8004f60:	d031      	beq.n	8004fc6 <_scanf_chars+0xaa>
 8004f62:	e022      	b.n	8004faa <_scanf_chars+0x8e>
 8004f64:	2802      	cmp	r0, #2
 8004f66:	d120      	bne.n	8004faa <_scanf_chars+0x8e>
 8004f68:	682b      	ldr	r3, [r5, #0]
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8004f70:	071b      	lsls	r3, r3, #28
 8004f72:	d41a      	bmi.n	8004faa <_scanf_chars+0x8e>
 8004f74:	6823      	ldr	r3, [r4, #0]
 8004f76:	06da      	lsls	r2, r3, #27
 8004f78:	bf5e      	ittt	pl
 8004f7a:	682b      	ldrpl	r3, [r5, #0]
 8004f7c:	781b      	ldrbpl	r3, [r3, #0]
 8004f7e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8004f82:	682a      	ldr	r2, [r5, #0]
 8004f84:	686b      	ldr	r3, [r5, #4]
 8004f86:	3201      	adds	r2, #1
 8004f88:	602a      	str	r2, [r5, #0]
 8004f8a:	68a2      	ldr	r2, [r4, #8]
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	3a01      	subs	r2, #1
 8004f90:	606b      	str	r3, [r5, #4]
 8004f92:	3701      	adds	r7, #1
 8004f94:	60a2      	str	r2, [r4, #8]
 8004f96:	b142      	cbz	r2, 8004faa <_scanf_chars+0x8e>
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	dcd7      	bgt.n	8004f4c <_scanf_chars+0x30>
 8004f9c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004fa0:	4629      	mov	r1, r5
 8004fa2:	4640      	mov	r0, r8
 8004fa4:	4798      	blx	r3
 8004fa6:	2800      	cmp	r0, #0
 8004fa8:	d0d0      	beq.n	8004f4c <_scanf_chars+0x30>
 8004faa:	6823      	ldr	r3, [r4, #0]
 8004fac:	f013 0310 	ands.w	r3, r3, #16
 8004fb0:	d105      	bne.n	8004fbe <_scanf_chars+0xa2>
 8004fb2:	68e2      	ldr	r2, [r4, #12]
 8004fb4:	3201      	adds	r2, #1
 8004fb6:	60e2      	str	r2, [r4, #12]
 8004fb8:	69a2      	ldr	r2, [r4, #24]
 8004fba:	b102      	cbz	r2, 8004fbe <_scanf_chars+0xa2>
 8004fbc:	7033      	strb	r3, [r6, #0]
 8004fbe:	6923      	ldr	r3, [r4, #16]
 8004fc0:	443b      	add	r3, r7
 8004fc2:	6123      	str	r3, [r4, #16]
 8004fc4:	2000      	movs	r0, #0
 8004fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fca:	bf00      	nop
 8004fcc:	08005f8b 	.word	0x08005f8b

08004fd0 <_scanf_i>:
 8004fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fd4:	4698      	mov	r8, r3
 8004fd6:	4b74      	ldr	r3, [pc, #464]	@ (80051a8 <_scanf_i+0x1d8>)
 8004fd8:	460c      	mov	r4, r1
 8004fda:	4682      	mov	sl, r0
 8004fdc:	4616      	mov	r6, r2
 8004fde:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004fe2:	b087      	sub	sp, #28
 8004fe4:	ab03      	add	r3, sp, #12
 8004fe6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004fea:	4b70      	ldr	r3, [pc, #448]	@ (80051ac <_scanf_i+0x1dc>)
 8004fec:	69a1      	ldr	r1, [r4, #24]
 8004fee:	4a70      	ldr	r2, [pc, #448]	@ (80051b0 <_scanf_i+0x1e0>)
 8004ff0:	2903      	cmp	r1, #3
 8004ff2:	bf08      	it	eq
 8004ff4:	461a      	moveq	r2, r3
 8004ff6:	68a3      	ldr	r3, [r4, #8]
 8004ff8:	9201      	str	r2, [sp, #4]
 8004ffa:	1e5a      	subs	r2, r3, #1
 8004ffc:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005000:	bf88      	it	hi
 8005002:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005006:	4627      	mov	r7, r4
 8005008:	bf82      	ittt	hi
 800500a:	eb03 0905 	addhi.w	r9, r3, r5
 800500e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005012:	60a3      	strhi	r3, [r4, #8]
 8005014:	f857 3b1c 	ldr.w	r3, [r7], #28
 8005018:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800501c:	bf98      	it	ls
 800501e:	f04f 0900 	movls.w	r9, #0
 8005022:	6023      	str	r3, [r4, #0]
 8005024:	463d      	mov	r5, r7
 8005026:	f04f 0b00 	mov.w	fp, #0
 800502a:	6831      	ldr	r1, [r6, #0]
 800502c:	ab03      	add	r3, sp, #12
 800502e:	7809      	ldrb	r1, [r1, #0]
 8005030:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8005034:	2202      	movs	r2, #2
 8005036:	f7fb f903 	bl	8000240 <memchr>
 800503a:	b328      	cbz	r0, 8005088 <_scanf_i+0xb8>
 800503c:	f1bb 0f01 	cmp.w	fp, #1
 8005040:	d159      	bne.n	80050f6 <_scanf_i+0x126>
 8005042:	6862      	ldr	r2, [r4, #4]
 8005044:	b92a      	cbnz	r2, 8005052 <_scanf_i+0x82>
 8005046:	6822      	ldr	r2, [r4, #0]
 8005048:	2108      	movs	r1, #8
 800504a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800504e:	6061      	str	r1, [r4, #4]
 8005050:	6022      	str	r2, [r4, #0]
 8005052:	6822      	ldr	r2, [r4, #0]
 8005054:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8005058:	6022      	str	r2, [r4, #0]
 800505a:	68a2      	ldr	r2, [r4, #8]
 800505c:	1e51      	subs	r1, r2, #1
 800505e:	60a1      	str	r1, [r4, #8]
 8005060:	b192      	cbz	r2, 8005088 <_scanf_i+0xb8>
 8005062:	6832      	ldr	r2, [r6, #0]
 8005064:	1c51      	adds	r1, r2, #1
 8005066:	6031      	str	r1, [r6, #0]
 8005068:	7812      	ldrb	r2, [r2, #0]
 800506a:	f805 2b01 	strb.w	r2, [r5], #1
 800506e:	6872      	ldr	r2, [r6, #4]
 8005070:	3a01      	subs	r2, #1
 8005072:	2a00      	cmp	r2, #0
 8005074:	6072      	str	r2, [r6, #4]
 8005076:	dc07      	bgt.n	8005088 <_scanf_i+0xb8>
 8005078:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800507c:	4631      	mov	r1, r6
 800507e:	4650      	mov	r0, sl
 8005080:	4790      	blx	r2
 8005082:	2800      	cmp	r0, #0
 8005084:	f040 8085 	bne.w	8005192 <_scanf_i+0x1c2>
 8005088:	f10b 0b01 	add.w	fp, fp, #1
 800508c:	f1bb 0f03 	cmp.w	fp, #3
 8005090:	d1cb      	bne.n	800502a <_scanf_i+0x5a>
 8005092:	6863      	ldr	r3, [r4, #4]
 8005094:	b90b      	cbnz	r3, 800509a <_scanf_i+0xca>
 8005096:	230a      	movs	r3, #10
 8005098:	6063      	str	r3, [r4, #4]
 800509a:	6863      	ldr	r3, [r4, #4]
 800509c:	4945      	ldr	r1, [pc, #276]	@ (80051b4 <_scanf_i+0x1e4>)
 800509e:	6960      	ldr	r0, [r4, #20]
 80050a0:	1ac9      	subs	r1, r1, r3
 80050a2:	f000 f889 	bl	80051b8 <__sccl>
 80050a6:	f04f 0b00 	mov.w	fp, #0
 80050aa:	68a3      	ldr	r3, [r4, #8]
 80050ac:	6822      	ldr	r2, [r4, #0]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d03d      	beq.n	800512e <_scanf_i+0x15e>
 80050b2:	6831      	ldr	r1, [r6, #0]
 80050b4:	6960      	ldr	r0, [r4, #20]
 80050b6:	f891 c000 	ldrb.w	ip, [r1]
 80050ba:	f810 000c 	ldrb.w	r0, [r0, ip]
 80050be:	2800      	cmp	r0, #0
 80050c0:	d035      	beq.n	800512e <_scanf_i+0x15e>
 80050c2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80050c6:	d124      	bne.n	8005112 <_scanf_i+0x142>
 80050c8:	0510      	lsls	r0, r2, #20
 80050ca:	d522      	bpl.n	8005112 <_scanf_i+0x142>
 80050cc:	f10b 0b01 	add.w	fp, fp, #1
 80050d0:	f1b9 0f00 	cmp.w	r9, #0
 80050d4:	d003      	beq.n	80050de <_scanf_i+0x10e>
 80050d6:	3301      	adds	r3, #1
 80050d8:	f109 39ff 	add.w	r9, r9, #4294967295
 80050dc:	60a3      	str	r3, [r4, #8]
 80050de:	6873      	ldr	r3, [r6, #4]
 80050e0:	3b01      	subs	r3, #1
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	6073      	str	r3, [r6, #4]
 80050e6:	dd1b      	ble.n	8005120 <_scanf_i+0x150>
 80050e8:	6833      	ldr	r3, [r6, #0]
 80050ea:	3301      	adds	r3, #1
 80050ec:	6033      	str	r3, [r6, #0]
 80050ee:	68a3      	ldr	r3, [r4, #8]
 80050f0:	3b01      	subs	r3, #1
 80050f2:	60a3      	str	r3, [r4, #8]
 80050f4:	e7d9      	b.n	80050aa <_scanf_i+0xda>
 80050f6:	f1bb 0f02 	cmp.w	fp, #2
 80050fa:	d1ae      	bne.n	800505a <_scanf_i+0x8a>
 80050fc:	6822      	ldr	r2, [r4, #0]
 80050fe:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8005102:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8005106:	d1bf      	bne.n	8005088 <_scanf_i+0xb8>
 8005108:	2110      	movs	r1, #16
 800510a:	6061      	str	r1, [r4, #4]
 800510c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005110:	e7a2      	b.n	8005058 <_scanf_i+0x88>
 8005112:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8005116:	6022      	str	r2, [r4, #0]
 8005118:	780b      	ldrb	r3, [r1, #0]
 800511a:	f805 3b01 	strb.w	r3, [r5], #1
 800511e:	e7de      	b.n	80050de <_scanf_i+0x10e>
 8005120:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005124:	4631      	mov	r1, r6
 8005126:	4650      	mov	r0, sl
 8005128:	4798      	blx	r3
 800512a:	2800      	cmp	r0, #0
 800512c:	d0df      	beq.n	80050ee <_scanf_i+0x11e>
 800512e:	6823      	ldr	r3, [r4, #0]
 8005130:	05d9      	lsls	r1, r3, #23
 8005132:	d50d      	bpl.n	8005150 <_scanf_i+0x180>
 8005134:	42bd      	cmp	r5, r7
 8005136:	d909      	bls.n	800514c <_scanf_i+0x17c>
 8005138:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800513c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005140:	4632      	mov	r2, r6
 8005142:	4650      	mov	r0, sl
 8005144:	4798      	blx	r3
 8005146:	f105 39ff 	add.w	r9, r5, #4294967295
 800514a:	464d      	mov	r5, r9
 800514c:	42bd      	cmp	r5, r7
 800514e:	d028      	beq.n	80051a2 <_scanf_i+0x1d2>
 8005150:	6822      	ldr	r2, [r4, #0]
 8005152:	f012 0210 	ands.w	r2, r2, #16
 8005156:	d113      	bne.n	8005180 <_scanf_i+0x1b0>
 8005158:	702a      	strb	r2, [r5, #0]
 800515a:	6863      	ldr	r3, [r4, #4]
 800515c:	9e01      	ldr	r6, [sp, #4]
 800515e:	4639      	mov	r1, r7
 8005160:	4650      	mov	r0, sl
 8005162:	47b0      	blx	r6
 8005164:	f8d8 3000 	ldr.w	r3, [r8]
 8005168:	6821      	ldr	r1, [r4, #0]
 800516a:	1d1a      	adds	r2, r3, #4
 800516c:	f8c8 2000 	str.w	r2, [r8]
 8005170:	f011 0f20 	tst.w	r1, #32
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	d00f      	beq.n	8005198 <_scanf_i+0x1c8>
 8005178:	6018      	str	r0, [r3, #0]
 800517a:	68e3      	ldr	r3, [r4, #12]
 800517c:	3301      	adds	r3, #1
 800517e:	60e3      	str	r3, [r4, #12]
 8005180:	6923      	ldr	r3, [r4, #16]
 8005182:	1bed      	subs	r5, r5, r7
 8005184:	445d      	add	r5, fp
 8005186:	442b      	add	r3, r5
 8005188:	6123      	str	r3, [r4, #16]
 800518a:	2000      	movs	r0, #0
 800518c:	b007      	add	sp, #28
 800518e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005192:	f04f 0b00 	mov.w	fp, #0
 8005196:	e7ca      	b.n	800512e <_scanf_i+0x15e>
 8005198:	07ca      	lsls	r2, r1, #31
 800519a:	bf4c      	ite	mi
 800519c:	8018      	strhmi	r0, [r3, #0]
 800519e:	6018      	strpl	r0, [r3, #0]
 80051a0:	e7eb      	b.n	800517a <_scanf_i+0x1aa>
 80051a2:	2001      	movs	r0, #1
 80051a4:	e7f2      	b.n	800518c <_scanf_i+0x1bc>
 80051a6:	bf00      	nop
 80051a8:	080056a0 	.word	0x080056a0
 80051ac:	08005555 	.word	0x08005555
 80051b0:	08003ee1 	.word	0x08003ee1
 80051b4:	080060ce 	.word	0x080060ce

080051b8 <__sccl>:
 80051b8:	b570      	push	{r4, r5, r6, lr}
 80051ba:	780b      	ldrb	r3, [r1, #0]
 80051bc:	4604      	mov	r4, r0
 80051be:	2b5e      	cmp	r3, #94	@ 0x5e
 80051c0:	bf0b      	itete	eq
 80051c2:	784b      	ldrbeq	r3, [r1, #1]
 80051c4:	1c4a      	addne	r2, r1, #1
 80051c6:	1c8a      	addeq	r2, r1, #2
 80051c8:	2100      	movne	r1, #0
 80051ca:	bf08      	it	eq
 80051cc:	2101      	moveq	r1, #1
 80051ce:	3801      	subs	r0, #1
 80051d0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80051d4:	f800 1f01 	strb.w	r1, [r0, #1]!
 80051d8:	42a8      	cmp	r0, r5
 80051da:	d1fb      	bne.n	80051d4 <__sccl+0x1c>
 80051dc:	b90b      	cbnz	r3, 80051e2 <__sccl+0x2a>
 80051de:	1e50      	subs	r0, r2, #1
 80051e0:	bd70      	pop	{r4, r5, r6, pc}
 80051e2:	f081 0101 	eor.w	r1, r1, #1
 80051e6:	54e1      	strb	r1, [r4, r3]
 80051e8:	4610      	mov	r0, r2
 80051ea:	4602      	mov	r2, r0
 80051ec:	f812 5b01 	ldrb.w	r5, [r2], #1
 80051f0:	2d2d      	cmp	r5, #45	@ 0x2d
 80051f2:	d005      	beq.n	8005200 <__sccl+0x48>
 80051f4:	2d5d      	cmp	r5, #93	@ 0x5d
 80051f6:	d016      	beq.n	8005226 <__sccl+0x6e>
 80051f8:	2d00      	cmp	r5, #0
 80051fa:	d0f1      	beq.n	80051e0 <__sccl+0x28>
 80051fc:	462b      	mov	r3, r5
 80051fe:	e7f2      	b.n	80051e6 <__sccl+0x2e>
 8005200:	7846      	ldrb	r6, [r0, #1]
 8005202:	2e5d      	cmp	r6, #93	@ 0x5d
 8005204:	d0fa      	beq.n	80051fc <__sccl+0x44>
 8005206:	42b3      	cmp	r3, r6
 8005208:	dcf8      	bgt.n	80051fc <__sccl+0x44>
 800520a:	3002      	adds	r0, #2
 800520c:	461a      	mov	r2, r3
 800520e:	3201      	adds	r2, #1
 8005210:	4296      	cmp	r6, r2
 8005212:	54a1      	strb	r1, [r4, r2]
 8005214:	dcfb      	bgt.n	800520e <__sccl+0x56>
 8005216:	1af2      	subs	r2, r6, r3
 8005218:	3a01      	subs	r2, #1
 800521a:	1c5d      	adds	r5, r3, #1
 800521c:	42b3      	cmp	r3, r6
 800521e:	bfa8      	it	ge
 8005220:	2200      	movge	r2, #0
 8005222:	18ab      	adds	r3, r5, r2
 8005224:	e7e1      	b.n	80051ea <__sccl+0x32>
 8005226:	4610      	mov	r0, r2
 8005228:	e7da      	b.n	80051e0 <__sccl+0x28>

0800522a <__submore>:
 800522a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800522e:	460c      	mov	r4, r1
 8005230:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8005232:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005236:	4299      	cmp	r1, r3
 8005238:	d11d      	bne.n	8005276 <__submore+0x4c>
 800523a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800523e:	f7fe fd55 	bl	8003cec <_malloc_r>
 8005242:	b918      	cbnz	r0, 800524c <__submore+0x22>
 8005244:	f04f 30ff 	mov.w	r0, #4294967295
 8005248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800524c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005250:	63a3      	str	r3, [r4, #56]	@ 0x38
 8005252:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8005256:	6360      	str	r0, [r4, #52]	@ 0x34
 8005258:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800525c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8005260:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8005264:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8005268:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800526c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8005270:	6020      	str	r0, [r4, #0]
 8005272:	2000      	movs	r0, #0
 8005274:	e7e8      	b.n	8005248 <__submore+0x1e>
 8005276:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8005278:	0077      	lsls	r7, r6, #1
 800527a:	463a      	mov	r2, r7
 800527c:	f7ff fb12 	bl	80048a4 <_realloc_r>
 8005280:	4605      	mov	r5, r0
 8005282:	2800      	cmp	r0, #0
 8005284:	d0de      	beq.n	8005244 <__submore+0x1a>
 8005286:	eb00 0806 	add.w	r8, r0, r6
 800528a:	4601      	mov	r1, r0
 800528c:	4632      	mov	r2, r6
 800528e:	4640      	mov	r0, r8
 8005290:	f7ff fae6 	bl	8004860 <memcpy>
 8005294:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8005298:	f8c4 8000 	str.w	r8, [r4]
 800529c:	e7e9      	b.n	8005272 <__submore+0x48>

0800529e <__swbuf_r>:
 800529e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052a0:	460e      	mov	r6, r1
 80052a2:	4614      	mov	r4, r2
 80052a4:	4605      	mov	r5, r0
 80052a6:	b118      	cbz	r0, 80052b0 <__swbuf_r+0x12>
 80052a8:	6a03      	ldr	r3, [r0, #32]
 80052aa:	b90b      	cbnz	r3, 80052b0 <__swbuf_r+0x12>
 80052ac:	f7fd ff06 	bl	80030bc <__sinit>
 80052b0:	69a3      	ldr	r3, [r4, #24]
 80052b2:	60a3      	str	r3, [r4, #8]
 80052b4:	89a3      	ldrh	r3, [r4, #12]
 80052b6:	071a      	lsls	r2, r3, #28
 80052b8:	d501      	bpl.n	80052be <__swbuf_r+0x20>
 80052ba:	6923      	ldr	r3, [r4, #16]
 80052bc:	b943      	cbnz	r3, 80052d0 <__swbuf_r+0x32>
 80052be:	4621      	mov	r1, r4
 80052c0:	4628      	mov	r0, r5
 80052c2:	f000 f82b 	bl	800531c <__swsetup_r>
 80052c6:	b118      	cbz	r0, 80052d0 <__swbuf_r+0x32>
 80052c8:	f04f 37ff 	mov.w	r7, #4294967295
 80052cc:	4638      	mov	r0, r7
 80052ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052d0:	6823      	ldr	r3, [r4, #0]
 80052d2:	6922      	ldr	r2, [r4, #16]
 80052d4:	1a98      	subs	r0, r3, r2
 80052d6:	6963      	ldr	r3, [r4, #20]
 80052d8:	b2f6      	uxtb	r6, r6
 80052da:	4283      	cmp	r3, r0
 80052dc:	4637      	mov	r7, r6
 80052de:	dc05      	bgt.n	80052ec <__swbuf_r+0x4e>
 80052e0:	4621      	mov	r1, r4
 80052e2:	4628      	mov	r0, r5
 80052e4:	f7ff f972 	bl	80045cc <_fflush_r>
 80052e8:	2800      	cmp	r0, #0
 80052ea:	d1ed      	bne.n	80052c8 <__swbuf_r+0x2a>
 80052ec:	68a3      	ldr	r3, [r4, #8]
 80052ee:	3b01      	subs	r3, #1
 80052f0:	60a3      	str	r3, [r4, #8]
 80052f2:	6823      	ldr	r3, [r4, #0]
 80052f4:	1c5a      	adds	r2, r3, #1
 80052f6:	6022      	str	r2, [r4, #0]
 80052f8:	701e      	strb	r6, [r3, #0]
 80052fa:	6962      	ldr	r2, [r4, #20]
 80052fc:	1c43      	adds	r3, r0, #1
 80052fe:	429a      	cmp	r2, r3
 8005300:	d004      	beq.n	800530c <__swbuf_r+0x6e>
 8005302:	89a3      	ldrh	r3, [r4, #12]
 8005304:	07db      	lsls	r3, r3, #31
 8005306:	d5e1      	bpl.n	80052cc <__swbuf_r+0x2e>
 8005308:	2e0a      	cmp	r6, #10
 800530a:	d1df      	bne.n	80052cc <__swbuf_r+0x2e>
 800530c:	4621      	mov	r1, r4
 800530e:	4628      	mov	r0, r5
 8005310:	f7ff f95c 	bl	80045cc <_fflush_r>
 8005314:	2800      	cmp	r0, #0
 8005316:	d0d9      	beq.n	80052cc <__swbuf_r+0x2e>
 8005318:	e7d6      	b.n	80052c8 <__swbuf_r+0x2a>
	...

0800531c <__swsetup_r>:
 800531c:	b538      	push	{r3, r4, r5, lr}
 800531e:	4b29      	ldr	r3, [pc, #164]	@ (80053c4 <__swsetup_r+0xa8>)
 8005320:	4605      	mov	r5, r0
 8005322:	6818      	ldr	r0, [r3, #0]
 8005324:	460c      	mov	r4, r1
 8005326:	b118      	cbz	r0, 8005330 <__swsetup_r+0x14>
 8005328:	6a03      	ldr	r3, [r0, #32]
 800532a:	b90b      	cbnz	r3, 8005330 <__swsetup_r+0x14>
 800532c:	f7fd fec6 	bl	80030bc <__sinit>
 8005330:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005334:	0719      	lsls	r1, r3, #28
 8005336:	d422      	bmi.n	800537e <__swsetup_r+0x62>
 8005338:	06da      	lsls	r2, r3, #27
 800533a:	d407      	bmi.n	800534c <__swsetup_r+0x30>
 800533c:	2209      	movs	r2, #9
 800533e:	602a      	str	r2, [r5, #0]
 8005340:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005344:	81a3      	strh	r3, [r4, #12]
 8005346:	f04f 30ff 	mov.w	r0, #4294967295
 800534a:	e033      	b.n	80053b4 <__swsetup_r+0x98>
 800534c:	0758      	lsls	r0, r3, #29
 800534e:	d512      	bpl.n	8005376 <__swsetup_r+0x5a>
 8005350:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005352:	b141      	cbz	r1, 8005366 <__swsetup_r+0x4a>
 8005354:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005358:	4299      	cmp	r1, r3
 800535a:	d002      	beq.n	8005362 <__swsetup_r+0x46>
 800535c:	4628      	mov	r0, r5
 800535e:	f7fe fc05 	bl	8003b6c <_free_r>
 8005362:	2300      	movs	r3, #0
 8005364:	6363      	str	r3, [r4, #52]	@ 0x34
 8005366:	89a3      	ldrh	r3, [r4, #12]
 8005368:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800536c:	81a3      	strh	r3, [r4, #12]
 800536e:	2300      	movs	r3, #0
 8005370:	6063      	str	r3, [r4, #4]
 8005372:	6923      	ldr	r3, [r4, #16]
 8005374:	6023      	str	r3, [r4, #0]
 8005376:	89a3      	ldrh	r3, [r4, #12]
 8005378:	f043 0308 	orr.w	r3, r3, #8
 800537c:	81a3      	strh	r3, [r4, #12]
 800537e:	6923      	ldr	r3, [r4, #16]
 8005380:	b94b      	cbnz	r3, 8005396 <__swsetup_r+0x7a>
 8005382:	89a3      	ldrh	r3, [r4, #12]
 8005384:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005388:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800538c:	d003      	beq.n	8005396 <__swsetup_r+0x7a>
 800538e:	4621      	mov	r1, r4
 8005390:	4628      	mov	r0, r5
 8005392:	f000 f907 	bl	80055a4 <__smakebuf_r>
 8005396:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800539a:	f013 0201 	ands.w	r2, r3, #1
 800539e:	d00a      	beq.n	80053b6 <__swsetup_r+0x9a>
 80053a0:	2200      	movs	r2, #0
 80053a2:	60a2      	str	r2, [r4, #8]
 80053a4:	6962      	ldr	r2, [r4, #20]
 80053a6:	4252      	negs	r2, r2
 80053a8:	61a2      	str	r2, [r4, #24]
 80053aa:	6922      	ldr	r2, [r4, #16]
 80053ac:	b942      	cbnz	r2, 80053c0 <__swsetup_r+0xa4>
 80053ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80053b2:	d1c5      	bne.n	8005340 <__swsetup_r+0x24>
 80053b4:	bd38      	pop	{r3, r4, r5, pc}
 80053b6:	0799      	lsls	r1, r3, #30
 80053b8:	bf58      	it	pl
 80053ba:	6962      	ldrpl	r2, [r4, #20]
 80053bc:	60a2      	str	r2, [r4, #8]
 80053be:	e7f4      	b.n	80053aa <__swsetup_r+0x8e>
 80053c0:	2000      	movs	r0, #0
 80053c2:	e7f7      	b.n	80053b4 <__swsetup_r+0x98>
 80053c4:	2000002c 	.word	0x2000002c

080053c8 <_raise_r>:
 80053c8:	291f      	cmp	r1, #31
 80053ca:	b538      	push	{r3, r4, r5, lr}
 80053cc:	4605      	mov	r5, r0
 80053ce:	460c      	mov	r4, r1
 80053d0:	d904      	bls.n	80053dc <_raise_r+0x14>
 80053d2:	2316      	movs	r3, #22
 80053d4:	6003      	str	r3, [r0, #0]
 80053d6:	f04f 30ff 	mov.w	r0, #4294967295
 80053da:	bd38      	pop	{r3, r4, r5, pc}
 80053dc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80053de:	b112      	cbz	r2, 80053e6 <_raise_r+0x1e>
 80053e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80053e4:	b94b      	cbnz	r3, 80053fa <_raise_r+0x32>
 80053e6:	4628      	mov	r0, r5
 80053e8:	f000 f830 	bl	800544c <_getpid_r>
 80053ec:	4622      	mov	r2, r4
 80053ee:	4601      	mov	r1, r0
 80053f0:	4628      	mov	r0, r5
 80053f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053f6:	f000 b817 	b.w	8005428 <_kill_r>
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d00a      	beq.n	8005414 <_raise_r+0x4c>
 80053fe:	1c59      	adds	r1, r3, #1
 8005400:	d103      	bne.n	800540a <_raise_r+0x42>
 8005402:	2316      	movs	r3, #22
 8005404:	6003      	str	r3, [r0, #0]
 8005406:	2001      	movs	r0, #1
 8005408:	e7e7      	b.n	80053da <_raise_r+0x12>
 800540a:	2100      	movs	r1, #0
 800540c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005410:	4620      	mov	r0, r4
 8005412:	4798      	blx	r3
 8005414:	2000      	movs	r0, #0
 8005416:	e7e0      	b.n	80053da <_raise_r+0x12>

08005418 <raise>:
 8005418:	4b02      	ldr	r3, [pc, #8]	@ (8005424 <raise+0xc>)
 800541a:	4601      	mov	r1, r0
 800541c:	6818      	ldr	r0, [r3, #0]
 800541e:	f7ff bfd3 	b.w	80053c8 <_raise_r>
 8005422:	bf00      	nop
 8005424:	2000002c 	.word	0x2000002c

08005428 <_kill_r>:
 8005428:	b538      	push	{r3, r4, r5, lr}
 800542a:	4d07      	ldr	r5, [pc, #28]	@ (8005448 <_kill_r+0x20>)
 800542c:	2300      	movs	r3, #0
 800542e:	4604      	mov	r4, r0
 8005430:	4608      	mov	r0, r1
 8005432:	4611      	mov	r1, r2
 8005434:	602b      	str	r3, [r5, #0]
 8005436:	f7fb fb2a 	bl	8000a8e <_kill>
 800543a:	1c43      	adds	r3, r0, #1
 800543c:	d102      	bne.n	8005444 <_kill_r+0x1c>
 800543e:	682b      	ldr	r3, [r5, #0]
 8005440:	b103      	cbz	r3, 8005444 <_kill_r+0x1c>
 8005442:	6023      	str	r3, [r4, #0]
 8005444:	bd38      	pop	{r3, r4, r5, pc}
 8005446:	bf00      	nop
 8005448:	200006bc 	.word	0x200006bc

0800544c <_getpid_r>:
 800544c:	f7fb bb17 	b.w	8000a7e <_getpid>

08005450 <_malloc_usable_size_r>:
 8005450:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005454:	1f18      	subs	r0, r3, #4
 8005456:	2b00      	cmp	r3, #0
 8005458:	bfbc      	itt	lt
 800545a:	580b      	ldrlt	r3, [r1, r0]
 800545c:	18c0      	addlt	r0, r0, r3
 800545e:	4770      	bx	lr

08005460 <_strtol_l.constprop.0>:
 8005460:	2b24      	cmp	r3, #36	@ 0x24
 8005462:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005466:	4686      	mov	lr, r0
 8005468:	4690      	mov	r8, r2
 800546a:	d801      	bhi.n	8005470 <_strtol_l.constprop.0+0x10>
 800546c:	2b01      	cmp	r3, #1
 800546e:	d106      	bne.n	800547e <_strtol_l.constprop.0+0x1e>
 8005470:	f7fe fb26 	bl	8003ac0 <__errno>
 8005474:	2316      	movs	r3, #22
 8005476:	6003      	str	r3, [r0, #0]
 8005478:	2000      	movs	r0, #0
 800547a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800547e:	4834      	ldr	r0, [pc, #208]	@ (8005550 <_strtol_l.constprop.0+0xf0>)
 8005480:	460d      	mov	r5, r1
 8005482:	462a      	mov	r2, r5
 8005484:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005488:	5d06      	ldrb	r6, [r0, r4]
 800548a:	f016 0608 	ands.w	r6, r6, #8
 800548e:	d1f8      	bne.n	8005482 <_strtol_l.constprop.0+0x22>
 8005490:	2c2d      	cmp	r4, #45	@ 0x2d
 8005492:	d12d      	bne.n	80054f0 <_strtol_l.constprop.0+0x90>
 8005494:	782c      	ldrb	r4, [r5, #0]
 8005496:	2601      	movs	r6, #1
 8005498:	1c95      	adds	r5, r2, #2
 800549a:	f033 0210 	bics.w	r2, r3, #16
 800549e:	d109      	bne.n	80054b4 <_strtol_l.constprop.0+0x54>
 80054a0:	2c30      	cmp	r4, #48	@ 0x30
 80054a2:	d12a      	bne.n	80054fa <_strtol_l.constprop.0+0x9a>
 80054a4:	782a      	ldrb	r2, [r5, #0]
 80054a6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80054aa:	2a58      	cmp	r2, #88	@ 0x58
 80054ac:	d125      	bne.n	80054fa <_strtol_l.constprop.0+0x9a>
 80054ae:	786c      	ldrb	r4, [r5, #1]
 80054b0:	2310      	movs	r3, #16
 80054b2:	3502      	adds	r5, #2
 80054b4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80054b8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80054bc:	2200      	movs	r2, #0
 80054be:	fbbc f9f3 	udiv	r9, ip, r3
 80054c2:	4610      	mov	r0, r2
 80054c4:	fb03 ca19 	mls	sl, r3, r9, ip
 80054c8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80054cc:	2f09      	cmp	r7, #9
 80054ce:	d81b      	bhi.n	8005508 <_strtol_l.constprop.0+0xa8>
 80054d0:	463c      	mov	r4, r7
 80054d2:	42a3      	cmp	r3, r4
 80054d4:	dd27      	ble.n	8005526 <_strtol_l.constprop.0+0xc6>
 80054d6:	1c57      	adds	r7, r2, #1
 80054d8:	d007      	beq.n	80054ea <_strtol_l.constprop.0+0x8a>
 80054da:	4581      	cmp	r9, r0
 80054dc:	d320      	bcc.n	8005520 <_strtol_l.constprop.0+0xc0>
 80054de:	d101      	bne.n	80054e4 <_strtol_l.constprop.0+0x84>
 80054e0:	45a2      	cmp	sl, r4
 80054e2:	db1d      	blt.n	8005520 <_strtol_l.constprop.0+0xc0>
 80054e4:	fb00 4003 	mla	r0, r0, r3, r4
 80054e8:	2201      	movs	r2, #1
 80054ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80054ee:	e7eb      	b.n	80054c8 <_strtol_l.constprop.0+0x68>
 80054f0:	2c2b      	cmp	r4, #43	@ 0x2b
 80054f2:	bf04      	itt	eq
 80054f4:	782c      	ldrbeq	r4, [r5, #0]
 80054f6:	1c95      	addeq	r5, r2, #2
 80054f8:	e7cf      	b.n	800549a <_strtol_l.constprop.0+0x3a>
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d1da      	bne.n	80054b4 <_strtol_l.constprop.0+0x54>
 80054fe:	2c30      	cmp	r4, #48	@ 0x30
 8005500:	bf0c      	ite	eq
 8005502:	2308      	moveq	r3, #8
 8005504:	230a      	movne	r3, #10
 8005506:	e7d5      	b.n	80054b4 <_strtol_l.constprop.0+0x54>
 8005508:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800550c:	2f19      	cmp	r7, #25
 800550e:	d801      	bhi.n	8005514 <_strtol_l.constprop.0+0xb4>
 8005510:	3c37      	subs	r4, #55	@ 0x37
 8005512:	e7de      	b.n	80054d2 <_strtol_l.constprop.0+0x72>
 8005514:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005518:	2f19      	cmp	r7, #25
 800551a:	d804      	bhi.n	8005526 <_strtol_l.constprop.0+0xc6>
 800551c:	3c57      	subs	r4, #87	@ 0x57
 800551e:	e7d8      	b.n	80054d2 <_strtol_l.constprop.0+0x72>
 8005520:	f04f 32ff 	mov.w	r2, #4294967295
 8005524:	e7e1      	b.n	80054ea <_strtol_l.constprop.0+0x8a>
 8005526:	1c53      	adds	r3, r2, #1
 8005528:	d108      	bne.n	800553c <_strtol_l.constprop.0+0xdc>
 800552a:	2322      	movs	r3, #34	@ 0x22
 800552c:	f8ce 3000 	str.w	r3, [lr]
 8005530:	4660      	mov	r0, ip
 8005532:	f1b8 0f00 	cmp.w	r8, #0
 8005536:	d0a0      	beq.n	800547a <_strtol_l.constprop.0+0x1a>
 8005538:	1e69      	subs	r1, r5, #1
 800553a:	e006      	b.n	800554a <_strtol_l.constprop.0+0xea>
 800553c:	b106      	cbz	r6, 8005540 <_strtol_l.constprop.0+0xe0>
 800553e:	4240      	negs	r0, r0
 8005540:	f1b8 0f00 	cmp.w	r8, #0
 8005544:	d099      	beq.n	800547a <_strtol_l.constprop.0+0x1a>
 8005546:	2a00      	cmp	r2, #0
 8005548:	d1f6      	bne.n	8005538 <_strtol_l.constprop.0+0xd8>
 800554a:	f8c8 1000 	str.w	r1, [r8]
 800554e:	e794      	b.n	800547a <_strtol_l.constprop.0+0x1a>
 8005550:	08005f8b 	.word	0x08005f8b

08005554 <_strtol_r>:
 8005554:	f7ff bf84 	b.w	8005460 <_strtol_l.constprop.0>

08005558 <__swhatbuf_r>:
 8005558:	b570      	push	{r4, r5, r6, lr}
 800555a:	460c      	mov	r4, r1
 800555c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005560:	2900      	cmp	r1, #0
 8005562:	b096      	sub	sp, #88	@ 0x58
 8005564:	4615      	mov	r5, r2
 8005566:	461e      	mov	r6, r3
 8005568:	da0d      	bge.n	8005586 <__swhatbuf_r+0x2e>
 800556a:	89a3      	ldrh	r3, [r4, #12]
 800556c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005570:	f04f 0100 	mov.w	r1, #0
 8005574:	bf14      	ite	ne
 8005576:	2340      	movne	r3, #64	@ 0x40
 8005578:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800557c:	2000      	movs	r0, #0
 800557e:	6031      	str	r1, [r6, #0]
 8005580:	602b      	str	r3, [r5, #0]
 8005582:	b016      	add	sp, #88	@ 0x58
 8005584:	bd70      	pop	{r4, r5, r6, pc}
 8005586:	466a      	mov	r2, sp
 8005588:	f000 f848 	bl	800561c <_fstat_r>
 800558c:	2800      	cmp	r0, #0
 800558e:	dbec      	blt.n	800556a <__swhatbuf_r+0x12>
 8005590:	9901      	ldr	r1, [sp, #4]
 8005592:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005596:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800559a:	4259      	negs	r1, r3
 800559c:	4159      	adcs	r1, r3
 800559e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80055a2:	e7eb      	b.n	800557c <__swhatbuf_r+0x24>

080055a4 <__smakebuf_r>:
 80055a4:	898b      	ldrh	r3, [r1, #12]
 80055a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055a8:	079d      	lsls	r5, r3, #30
 80055aa:	4606      	mov	r6, r0
 80055ac:	460c      	mov	r4, r1
 80055ae:	d507      	bpl.n	80055c0 <__smakebuf_r+0x1c>
 80055b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80055b4:	6023      	str	r3, [r4, #0]
 80055b6:	6123      	str	r3, [r4, #16]
 80055b8:	2301      	movs	r3, #1
 80055ba:	6163      	str	r3, [r4, #20]
 80055bc:	b003      	add	sp, #12
 80055be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055c0:	ab01      	add	r3, sp, #4
 80055c2:	466a      	mov	r2, sp
 80055c4:	f7ff ffc8 	bl	8005558 <__swhatbuf_r>
 80055c8:	9f00      	ldr	r7, [sp, #0]
 80055ca:	4605      	mov	r5, r0
 80055cc:	4639      	mov	r1, r7
 80055ce:	4630      	mov	r0, r6
 80055d0:	f7fe fb8c 	bl	8003cec <_malloc_r>
 80055d4:	b948      	cbnz	r0, 80055ea <__smakebuf_r+0x46>
 80055d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055da:	059a      	lsls	r2, r3, #22
 80055dc:	d4ee      	bmi.n	80055bc <__smakebuf_r+0x18>
 80055de:	f023 0303 	bic.w	r3, r3, #3
 80055e2:	f043 0302 	orr.w	r3, r3, #2
 80055e6:	81a3      	strh	r3, [r4, #12]
 80055e8:	e7e2      	b.n	80055b0 <__smakebuf_r+0xc>
 80055ea:	89a3      	ldrh	r3, [r4, #12]
 80055ec:	6020      	str	r0, [r4, #0]
 80055ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055f2:	81a3      	strh	r3, [r4, #12]
 80055f4:	9b01      	ldr	r3, [sp, #4]
 80055f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80055fa:	b15b      	cbz	r3, 8005614 <__smakebuf_r+0x70>
 80055fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005600:	4630      	mov	r0, r6
 8005602:	f000 f81d 	bl	8005640 <_isatty_r>
 8005606:	b128      	cbz	r0, 8005614 <__smakebuf_r+0x70>
 8005608:	89a3      	ldrh	r3, [r4, #12]
 800560a:	f023 0303 	bic.w	r3, r3, #3
 800560e:	f043 0301 	orr.w	r3, r3, #1
 8005612:	81a3      	strh	r3, [r4, #12]
 8005614:	89a3      	ldrh	r3, [r4, #12]
 8005616:	431d      	orrs	r5, r3
 8005618:	81a5      	strh	r5, [r4, #12]
 800561a:	e7cf      	b.n	80055bc <__smakebuf_r+0x18>

0800561c <_fstat_r>:
 800561c:	b538      	push	{r3, r4, r5, lr}
 800561e:	4d07      	ldr	r5, [pc, #28]	@ (800563c <_fstat_r+0x20>)
 8005620:	2300      	movs	r3, #0
 8005622:	4604      	mov	r4, r0
 8005624:	4608      	mov	r0, r1
 8005626:	4611      	mov	r1, r2
 8005628:	602b      	str	r3, [r5, #0]
 800562a:	f7fb fa90 	bl	8000b4e <_fstat>
 800562e:	1c43      	adds	r3, r0, #1
 8005630:	d102      	bne.n	8005638 <_fstat_r+0x1c>
 8005632:	682b      	ldr	r3, [r5, #0]
 8005634:	b103      	cbz	r3, 8005638 <_fstat_r+0x1c>
 8005636:	6023      	str	r3, [r4, #0]
 8005638:	bd38      	pop	{r3, r4, r5, pc}
 800563a:	bf00      	nop
 800563c:	200006bc 	.word	0x200006bc

08005640 <_isatty_r>:
 8005640:	b538      	push	{r3, r4, r5, lr}
 8005642:	4d06      	ldr	r5, [pc, #24]	@ (800565c <_isatty_r+0x1c>)
 8005644:	2300      	movs	r3, #0
 8005646:	4604      	mov	r4, r0
 8005648:	4608      	mov	r0, r1
 800564a:	602b      	str	r3, [r5, #0]
 800564c:	f7fb fa8f 	bl	8000b6e <_isatty>
 8005650:	1c43      	adds	r3, r0, #1
 8005652:	d102      	bne.n	800565a <_isatty_r+0x1a>
 8005654:	682b      	ldr	r3, [r5, #0]
 8005656:	b103      	cbz	r3, 800565a <_isatty_r+0x1a>
 8005658:	6023      	str	r3, [r4, #0]
 800565a:	bd38      	pop	{r3, r4, r5, pc}
 800565c:	200006bc 	.word	0x200006bc

08005660 <_gettimeofday>:
 8005660:	4b02      	ldr	r3, [pc, #8]	@ (800566c <_gettimeofday+0xc>)
 8005662:	2258      	movs	r2, #88	@ 0x58
 8005664:	601a      	str	r2, [r3, #0]
 8005666:	f04f 30ff 	mov.w	r0, #4294967295
 800566a:	4770      	bx	lr
 800566c:	200006bc 	.word	0x200006bc

08005670 <_init>:
 8005670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005672:	bf00      	nop
 8005674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005676:	bc08      	pop	{r3}
 8005678:	469e      	mov	lr, r3
 800567a:	4770      	bx	lr

0800567c <_fini>:
 800567c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800567e:	bf00      	nop
 8005680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005682:	bc08      	pop	{r3}
 8005684:	469e      	mov	lr, r3
 8005686:	4770      	bx	lr
