#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xdfcc30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xdfcdc0 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0xdec9e0 .functor NOT 1, L_0xe314d0, C4<0>, C4<0>, C4<0>;
L_0xe31230 .functor XOR 4, L_0xe310f0, L_0xe31190, C4<0000>, C4<0000>;
L_0xe313c0 .functor XOR 4, L_0xe31230, L_0xe312f0, C4<0000>, C4<0000>;
v0xe2e920_0 .net *"_ivl_10", 3 0, L_0xe312f0;  1 drivers
v0xe2ea20_0 .net *"_ivl_12", 3 0, L_0xe313c0;  1 drivers
v0xe2eb00_0 .net *"_ivl_2", 3 0, L_0xe31050;  1 drivers
v0xe2ebc0_0 .net *"_ivl_4", 3 0, L_0xe310f0;  1 drivers
v0xe2eca0_0 .net *"_ivl_6", 3 0, L_0xe31190;  1 drivers
v0xe2edd0_0 .net *"_ivl_8", 3 0, L_0xe31230;  1 drivers
v0xe2eeb0_0 .net "c", 0 0, v0xe2c710_0;  1 drivers
v0xe2ef50_0 .var "clk", 0 0;
v0xe2eff0_0 .net "d", 0 0, v0xe2c850_0;  1 drivers
v0xe2f090_0 .net "mux_in_dut", 3 0, L_0xe30bb0;  1 drivers
v0xe2f130_0 .net "mux_in_ref", 3 0, L_0xe2f920;  1 drivers
v0xe2f1d0_0 .var/2u "stats1", 159 0;
v0xe2f290_0 .var/2u "strobe", 0 0;
v0xe2f350_0 .net "tb_match", 0 0, L_0xe314d0;  1 drivers
v0xe2f410_0 .net "tb_mismatch", 0 0, L_0xdec9e0;  1 drivers
v0xe2f4d0_0 .net "wavedrom_enable", 0 0, v0xe2c8f0_0;  1 drivers
v0xe2f5a0_0 .net "wavedrom_title", 511 0, v0xe2c990_0;  1 drivers
L_0xe31050 .concat [ 4 0 0 0], L_0xe2f920;
L_0xe310f0 .concat [ 4 0 0 0], L_0xe2f920;
L_0xe31190 .concat [ 4 0 0 0], L_0xe30bb0;
L_0xe312f0 .concat [ 4 0 0 0], L_0xe2f920;
L_0xe314d0 .cmp/eeq 4, L_0xe31050, L_0xe313c0;
S_0xe01210 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0xdfcdc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0xdecce0 .functor OR 1, v0xe2c710_0, v0xe2c850_0, C4<0>, C4<0>;
L_0xded020 .functor NOT 1, v0xe2c850_0, C4<0>, C4<0>, C4<0>;
L_0xe01ca0 .functor AND 1, v0xe2c710_0, v0xe2c850_0, C4<1>, C4<1>;
v0xdf8df0_0 .net *"_ivl_10", 0 0, L_0xded020;  1 drivers
v0xdf8e90_0 .net *"_ivl_15", 0 0, L_0xe01ca0;  1 drivers
v0xdec7a0_0 .net *"_ivl_2", 0 0, L_0xdecce0;  1 drivers
L_0x7f76bdf99018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xdecab0_0 .net/2s *"_ivl_6", 0 0, L_0x7f76bdf99018;  1 drivers
v0xdecdf0_0 .net "c", 0 0, v0xe2c710_0;  alias, 1 drivers
v0xded130_0 .net "d", 0 0, v0xe2c850_0;  alias, 1 drivers
v0xe2bdc0_0 .net "mux_in", 3 0, L_0xe2f920;  alias, 1 drivers
L_0xe2f920 .concat8 [ 1 1 1 1], L_0xdecce0, L_0x7f76bdf99018, L_0xded020, L_0xe01ca0;
S_0xe2bf20 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0xdfcdc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0xe2c710_0 .var "c", 0 0;
v0xe2c7b0_0 .net "clk", 0 0, v0xe2ef50_0;  1 drivers
v0xe2c850_0 .var "d", 0 0;
v0xe2c8f0_0 .var "wavedrom_enable", 0 0;
v0xe2c990_0 .var "wavedrom_title", 511 0;
E_0xdfb810/0 .event negedge, v0xe2c7b0_0;
E_0xdfb810/1 .event posedge, v0xe2c7b0_0;
E_0xdfb810 .event/or E_0xdfb810/0, E_0xdfb810/1;
E_0xdfba80 .event negedge, v0xe2c7b0_0;
E_0xdfbe20 .event posedge, v0xe2c7b0_0;
S_0xe2c210 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0xe2bf20;
 .timescale -12 -12;
v0xe2c410_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe2c510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0xe2bf20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe2cb40 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xdfcdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0xdf8bf0 .functor NOT 1, v0xe2c710_0, C4<0>, C4<0>, C4<0>;
L_0x7f76bdf99060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xe2fab0 .functor OR 1, v0xe2c850_0, L_0x7f76bdf99060, C4<0>, C4<0>;
L_0xe2fb70 .functor AND 1, L_0xdf8bf0, L_0xe2fab0, C4<1>, C4<1>;
L_0xe2ffa0 .functor NOT 2, L_0xe2fd70, C4<00>, C4<00>, C4<00>;
L_0xe30090 .functor OR 2, L_0xe2fc80, L_0xe2ffa0, C4<00>, C4<00>;
L_0x7f76bdf99138 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0xe301f0 .functor AND 2, L_0xe30090, L_0x7f76bdf99138, C4<11>, C4<11>;
L_0xe30750 .functor NOT 2, L_0xe30660, C4<00>, C4<00>, C4<00>;
L_0xe30810 .functor OR 2, L_0xe30430, L_0xe30750, C4<00>, C4<00>;
L_0x7f76bdf99210 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0xe30970 .functor AND 2, L_0xe30810, L_0x7f76bdf99210, C4<11>, C4<11>;
L_0xe30d90 .functor NOT 1, v0xe2c710_0, C4<0>, C4<0>, C4<0>;
L_0x7f76bdf99258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xe30e60 .functor OR 1, v0xe2c850_0, L_0x7f76bdf99258, C4<0>, C4<0>;
L_0xe30ed0 .functor AND 1, L_0xe30d90, L_0xe30e60, C4<1>, C4<1>;
v0xe2cd20_0 .net *"_ivl_12", 1 0, L_0xe2fc80;  1 drivers
L_0x7f76bdf990a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xe2ce20_0 .net *"_ivl_15", 0 0, L_0x7f76bdf990a8;  1 drivers
v0xe2cf00_0 .net *"_ivl_16", 1 0, L_0xe2fd70;  1 drivers
L_0x7f76bdf990f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xe2cfc0_0 .net *"_ivl_19", 0 0, L_0x7f76bdf990f0;  1 drivers
v0xe2d0a0_0 .net *"_ivl_2", 0 0, L_0xdf8bf0;  1 drivers
v0xe2d1d0_0 .net *"_ivl_20", 1 0, L_0xe2ffa0;  1 drivers
v0xe2d2b0_0 .net *"_ivl_22", 1 0, L_0xe30090;  1 drivers
v0xe2d390_0 .net/2u *"_ivl_24", 1 0, L_0x7f76bdf99138;  1 drivers
v0xe2d470_0 .net *"_ivl_26", 1 0, L_0xe301f0;  1 drivers
v0xe2d550_0 .net *"_ivl_29", 0 0, L_0xe30340;  1 drivers
v0xe2d630_0 .net *"_ivl_32", 1 0, L_0xe30430;  1 drivers
L_0x7f76bdf99180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xe2d710_0 .net *"_ivl_35", 0 0, L_0x7f76bdf99180;  1 drivers
v0xe2d7f0_0 .net *"_ivl_36", 1 0, L_0xe30660;  1 drivers
L_0x7f76bdf991c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xe2d8d0_0 .net *"_ivl_39", 0 0, L_0x7f76bdf991c8;  1 drivers
v0xe2d9b0_0 .net/2u *"_ivl_4", 0 0, L_0x7f76bdf99060;  1 drivers
v0xe2da90_0 .net *"_ivl_40", 1 0, L_0xe30750;  1 drivers
v0xe2db70_0 .net *"_ivl_42", 1 0, L_0xe30810;  1 drivers
v0xe2dc50_0 .net/2u *"_ivl_44", 1 0, L_0x7f76bdf99210;  1 drivers
v0xe2dd30_0 .net *"_ivl_46", 1 0, L_0xe30970;  1 drivers
v0xe2de10_0 .net *"_ivl_49", 0 0, L_0xe30a80;  1 drivers
v0xe2def0_0 .net *"_ivl_53", 0 0, L_0xe30d90;  1 drivers
v0xe2dfd0_0 .net/2u *"_ivl_55", 0 0, L_0x7f76bdf99258;  1 drivers
v0xe2e0b0_0 .net *"_ivl_57", 0 0, L_0xe30e60;  1 drivers
v0xe2e190_0 .net *"_ivl_59", 0 0, L_0xe30ed0;  1 drivers
v0xe2e270_0 .net *"_ivl_6", 0 0, L_0xe2fab0;  1 drivers
v0xe2e350_0 .net *"_ivl_8", 0 0, L_0xe2fb70;  1 drivers
v0xe2e430_0 .net "c", 0 0, v0xe2c710_0;  alias, 1 drivers
v0xe2e4d0_0 .net "d", 0 0, v0xe2c850_0;  alias, 1 drivers
v0xe2e5c0_0 .net "mux_in", 3 0, L_0xe30bb0;  alias, 1 drivers
L_0xe2fc80 .concat [ 1 1 0 0], v0xe2c710_0, L_0x7f76bdf990a8;
L_0xe2fd70 .concat [ 1 1 0 0], v0xe2c850_0, L_0x7f76bdf990f0;
L_0xe30340 .part L_0xe301f0, 0, 1;
L_0xe30430 .concat [ 1 1 0 0], v0xe2c710_0, L_0x7f76bdf99180;
L_0xe30660 .concat [ 1 1 0 0], v0xe2c850_0, L_0x7f76bdf991c8;
L_0xe30a80 .part L_0xe30970, 0, 1;
L_0xe30bb0 .concat8 [ 1 1 1 1], L_0xe2fb70, L_0xe30340, L_0xe30a80, L_0xe30ed0;
S_0xe2e720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0xdfcdc0;
 .timescale -12 -12;
E_0xde69f0 .event anyedge, v0xe2f290_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe2f290_0;
    %nor/r;
    %assign/vec4 v0xe2f290_0, 0;
    %wait E_0xde69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe2bf20;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe2c850_0, 0;
    %assign/vec4 v0xe2c710_0, 0;
    %wait E_0xdfba80;
    %wait E_0xdfbe20;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe2c850_0, 0;
    %assign/vec4 v0xe2c710_0, 0;
    %wait E_0xdfbe20;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe2c850_0, 0;
    %assign/vec4 v0xe2c710_0, 0;
    %wait E_0xdfbe20;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe2c850_0, 0;
    %assign/vec4 v0xe2c710_0, 0;
    %wait E_0xdfbe20;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe2c850_0, 0;
    %assign/vec4 v0xe2c710_0, 0;
    %wait E_0xdfba80;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe2c510;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdfb810;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xe2c850_0, 0;
    %assign/vec4 v0xe2c710_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xdfcdc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2ef50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe2f290_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xdfcdc0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xe2ef50_0;
    %inv;
    %store/vec4 v0xe2ef50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xdfcdc0;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe2c7b0_0, v0xe2f410_0, v0xe2eeb0_0, v0xe2eff0_0, v0xe2f130_0, v0xe2f090_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xdfcdc0;
T_7 ;
    %load/vec4 v0xe2f1d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xe2f1d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe2f1d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0xe2f1d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe2f1d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe2f1d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe2f1d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xdfcdc0;
T_8 ;
    %wait E_0xdfb810;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe2f1d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2f1d0_0, 4, 32;
    %load/vec4 v0xe2f350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xe2f1d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2f1d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe2f1d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2f1d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xe2f130_0;
    %load/vec4 v0xe2f130_0;
    %load/vec4 v0xe2f090_0;
    %xor;
    %load/vec4 v0xe2f130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xe2f1d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2f1d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xe2f1d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe2f1d0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/ece241_2014_q3/iter5/response0/top_module.sv";
