Carlos A. Alba Pinto , Bart Mesman , Koen van Eijk, Register files constraint satisfaction during scheduling of DSP code, Proceedings of the XIIth conference on Integrated circuits and systems design, p.74-77, September 29-October 02, 1999, Natal, RN, Brazil
Steven Bashford , Rainer Leupers, Constraint driven code selection for fixed-point DSPs, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.817-822, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310076]
BRASPENNING, R. 1999. Modeling issue slot constraints with resources. Technical report (May), Eindhoven University of Technology.
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
EISENBEIS, C., CHAMSKI, Z., AND ROHOU, E. 1999. Flexible issue slot assignment for vliw architectures. In 4th International Workshop on Software and Compilers for Embedded Systems (St. Goar, Germany, Sept. 1999).
FARABOSCHI, P., DESOLI, G., AND FISHER, J. 1998. Clustered instruction-level parallel processors. Technical Report HPL-98-204, Hewlett-Packard.
Daniel Kästner , Marc Langenbach, Code Optimization by Integer Linear Programming, Proceedings of the 8th International Conference on Compiler Construction, Held as Part of the European Joint Conferences on the Theory and Practice of Software, ETAPS'99, p.122-136, March 22-28, 1999
Krzysztof Kuchcinski, Embedded system synthesis by timing constraints solving, Proceedings of the 10th international symposium on System synthesis, p.50-57, September 17-19, 1997, Antwerp, Belgium
M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.318-328, June 20-24, 1988, Atlanta, Georgia, USA[doi>10.1145/53990.54022]
Rainer Leupers, Retargetable Code Generation for Digital Signal Processors, Kluwer Academic Publishers, Norwell, MA, 1997
Rainer Leupers , Wolfgang Schenk , Peter Marwedel, Microcode Generation for Flexible Parallel Target Architectures, Proceedings of the IFIP WG10.3 Working Conference on Parallel Architectures and Compilation Techniques, p.247-256, August 24-26, 1994
Bart Mesman , Carlos A.  Alba Pinto , Koen Van Eijk, Efficient Scheduling of DSP Code on Processors with Distributed Register Files, Proceedings of the 12th international symposium on System synthesis, p.100, November 01-04, 1999
B. Mesman , M. Strik , A. H. Timmer , J. L. van Meerbergen , J. A. G. Jess, A constraint driven approach to loop pipelining and register binding, Proceedings of the conference on Design, automation and test in Europe, p.377-383, February 23-26, 1998, Le Palais des Congrés de Paris, France
B. Mesman , A. H. Timmer , J. L. Van Meerbergen , J. A.G. Jess, Constraint analysis for DSP code generation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.1, p.44-57, November 2006[doi>10.1109/43.739058]
NUIJTEN, W. 1994. Time and Resource Constrained Scheduling. Ph.D. thesis, Eindhoven University of Technology.
PAULIN, P. AND LIEM, C. 1996. Embedded systems: Tools and trends, tutorial. In Proceedings of the European Design and Test Conference (Paris, Mar. 1996). IEEE Computer Society Press.
Pierre G. Paulin , Clifford Liem , Trevor C. May , Shailesh Sutarwala, DSP design tool requirements for embedded systems: a telecommunications industrial perspective, Journal of VLSI Signal Processing Systems, v.9 n.1-2, p.23-47, Jan. 1995[doi>10.1007/BF02406469]
RAU, B., KATHAIL, V., AND ADITYA, S. 1998. Machine-description driven compilers for epic processors. Technical Report HPL-98-40, Hewlett Packard research labs.
SANGIOVANNI-VINCENTELLI, A. 1976. A note on bipartite graphs and pivot selection in sparse matrices. IEEE Transactions on Circuits and Systems CAS-23, 12, 817-821.
TI. 1997. TMS320C60xx CPU and Instruction Set Reference Guide. Texas Instruments.
TIMMER, A. 1995. From Design Space Exploration to Code Generation. Ph.D. thesis, Eindhoven University of Technology, The Netherlands.
Adwin H. Timmer , Jochen A. G. Jess, Execution interval analysis under resource constraints, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.454-459, November 07-11, 1993, Santa Clara, California, USA
Adwin H. Timmer , Marino T.J. Strik , Jef L. van Meerbergen , Jochen A.G. Jess, Conflict modelling and instruction scheduling in code generation for in-house DSP cores, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.593-598, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217595]
TM. 1997. Trimedia TM-1 Media Processor Data Book. Philips Semiconductors, Trimedia Product Group.
C. A. J. van Eijk , E. T. A. F. Jacobs , B. Mesman , A. H. Timmer, Identification and exploitation of symmetries in DSP algorithms, Proceedings of the conference on Design, automation and test in Europe, p.119-es, January 1999, Munich, Germany[doi>10.1145/307418.307572]
ZHAO, Q. AND VAN EIJK, C. 1999. Register binding for dsp code containing predicated execution. In Proceedings of the Workshop on Circuits, Systems and Signal Processing (Mierlo, the Netherlands, Nov. 1999). IEEE Benelux & ProRisc.
