# RTL-Design-and-synthesis-of-a-32-bit-RISC-V-processor-with-SystemVerilog
The design implements a single-cycle RISC-V processor, according to the Hennessy-Patterson architecture. RTL designed using SystemVerilog and achieved Synthesis Flow using Xilinx Vivado 2023.2.
