###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov 15 14:27:56 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin40_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\dch_cur_state_reg[0] /Q           (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.422
+ Time Given                   -3.969
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.797
- Arrival Time                  5.118
= Slack Time                   -6.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -6.916 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -6.865 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -6.716 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -6.624 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8   | 0.275 | 0.308 |   0.599 |   -6.316 | 
     | \tx_core/axi_master /\dch_cur_state_reg[0]         | CLK ^ -> Q v | DFFSR   | 0.017 | 0.159 |   0.759 |   -6.157 | 
     | \tx_core/axi_master /U2413                         | A v -> Y ^   | INVX1   | 0.184 | 0.135 |   0.893 |   -6.022 | 
     | \tx_core/axi_master /U719                          | A ^ -> Y v   | NOR3X1  | 0.036 | 0.088 |   0.981 |   -5.934 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v   | BUFX2   | 0.257 | 0.139 |   1.120 |   -5.795 | 
     | \tx_core/axi_master /U91                           | C v -> Y ^   | NAND3X1 | 0.218 | 0.202 |   1.322 |   -5.594 | 
     | \tx_core/axi_master /U180                          | A ^ -> Y v   | INVX1   | 0.062 | 0.116 |   1.438 |   -5.477 | 
     | \tx_core/axi_master /U228                          | A v -> Y v   | AND2X2  | 0.072 | 0.093 |   1.532 |   -5.384 | 
     | \tx_core/axi_master /U87                           | A v -> Y ^   | INVX4   | 0.256 | 0.137 |   1.668 |   -5.247 | 
     | \tx_core/axi_master /U202                          | A ^ -> Y v   | NOR2X1  | 0.046 | 0.120 |   1.788 |   -5.127 | 
     | \tx_core/axi_master /U227                          | B v -> Y ^   | NAND2X1 | 0.042 | 0.031 |   1.819 |   -5.096 | 
     | \tx_core/axi_master /U185                          | B ^ -> Y v   | NOR2X1  | 0.046 | 0.043 |   1.862 |   -5.054 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^   | NAND3X1 | 0.550 | 0.356 |   2.218 |   -4.697 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v   | INVX1   | 0.136 | 0.179 |   2.397 |   -4.518 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^   | INVX1   | 0.874 | 0.592 |   2.989 |   -3.926 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v   | AOI21X1 | 0.429 | 0.314 |   3.303 |   -3.612 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^   | INVX1   | 0.125 | 0.183 |   3.486 |   -3.430 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v   | NOR3X1  | 0.111 | 0.119 |   3.604 |   -3.311 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^   | NAND2X1 | 0.282 | 0.211 |   3.815 |   -3.100 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v   | INVX1   | 0.026 | 0.102 |   3.917 |   -2.998 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^   | NAND3X1 | 0.324 | 0.152 |   4.069 |   -2.846 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v   | INVX1   | 0.072 | 0.129 |   4.199 |   -2.717 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^   | INVX1   | 0.026 | 0.032 |   4.231 |   -2.685 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^   | BUFX2   | 0.316 | 0.197 |   4.428 |   -2.488 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^   | OR2X2   | 0.197 | 0.146 |   4.574 |   -2.342 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v   | INVX1   | 0.301 | 0.263 |   4.836 |   -2.079 | 
     | \tx_core/tx_crc/crcpkt0 /U239                      | B v -> Y v   | AND2X1  | 0.317 | 0.206 |   5.042 |   -1.874 | 
     | \tx_core/tx_crc/crcpkt0 /U467                      | A v -> Y v   | OR2X1   | 0.033 | 0.066 |   5.108 |   -1.807 | 
     | \tx_core/tx_crc/crcpkt0 /U468                      | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   5.118 |   -1.797 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   5.118 |   -1.797 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    8.641 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    8.724 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    8.837 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.377 | 0.152 |   2.073 |    8.989 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.253 | 0.237 |   2.310 |    9.226 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8 | 0.137 | 0.112 |   2.422 |    9.338 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | CLK ^        | LATCH | 0.137 | 0.000 |   2.422 |    9.338 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin16_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.333
+ Time Given                   -3.937
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.853
- Arrival Time                  4.590
= Slack Time                   -6.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -6.444 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -6.393 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -6.245 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -6.153 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -5.865 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -5.675 | 
     | \tx_core/axi_master /U1961                         | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -5.538 | 
     | \tx_core/axi_master /U1962                         | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -5.447 | 
     | \tx_core/axi_master /U1017                         | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -5.389 | 
     | \tx_core/axi_master /U604                          | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -5.307 | 
     | \tx_core/axi_master /U574                          | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.294 |   -5.149 | 
     | \tx_core/axi_master /U566                          | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -4.961 | 
     | \tx_core/axi_master /U1437                         | A ^ -> Y v   | INVX1   | 0.013 | 0.095 |   1.578 |   -4.866 | 
     | \tx_core/axi_master /U142                          | A v -> Y ^   | NAND2X1 | 0.041 | 0.033 |   1.611 |   -4.833 | 
     | \tx_core/axi_master /U141                          | B ^ -> Y v   | NOR2X1  | 0.015 | 0.025 |   1.636 |   -4.808 | 
     | \tx_core/axi_master /U721                          | C v -> Y ^   | AOI21X1 | 0.039 | 0.024 |   1.661 |   -4.783 | 
     | \tx_core/axi_master /U205                          | B ^ -> Y v   | NAND2X1 | 0.041 | 0.037 |   1.698 |   -4.746 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^   | AOI21X1 | 0.087 | 0.077 |   1.774 |   -4.669 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^   | AND2X2  | 0.415 | 0.253 |   2.028 |   -4.416 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v   | INVX8   | 0.197 | 0.146 |   2.174 |   -4.270 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^   | INVX4   | 0.132 | 0.132 |   2.306 |   -4.138 | 
     | \tx_core/axi_master /U2884                         | S ^ -> Y v   | MUX2X1  | 0.066 | 0.095 |   2.401 |   -4.043 | 
     | \tx_core/axi_master /U1129                         | A v -> Y ^   | INVX1   | 0.311 | 0.228 |   2.630 |   -3.814 | 
     | \tx_core/tx_crc/crcpkt2 /U511                      | A ^ -> Y v   | INVX1   | 0.031 | 0.100 |   2.729 |   -3.714 | 
     | \tx_core/tx_crc/crcpkt2 /U45                       | A v -> Y ^   | NAND2X1 | 0.200 | 0.142 |   2.871 |   -3.573 | 
     | \tx_core/tx_crc/crcpkt2 /U465                      | C ^ -> Y v   | NOR3X1  | 0.168 | 0.125 |   2.996 |   -3.448 | 
     | \tx_core/tx_crc/crcpkt2 /U32                       | A v -> Y v   | AND2X2  | 0.533 | 0.229 |   3.225 |   -3.219 | 
     | \tx_core/tx_crc/crcpkt2 /U313                      | A v -> Y ^   | INVX2   | 1.108 | 0.702 |   3.926 |   -2.518 | 
     | \tx_core/tx_crc/crcpkt2 /U2052                     | B ^ -> Y ^   | AND2X1  | 0.053 | 0.284 |   4.210 |   -2.234 | 
     | \tx_core/tx_crc/crcpkt2 /U2053                     | A ^ -> Y v   | INVX1   | 0.115 | 0.100 |   4.310 |   -2.134 | 
     | \tx_core/tx_crc/crcpkt2 /U297                      | A v -> Y v   | OR2X1   | 0.022 | 0.056 |   4.366 |   -2.078 | 
     | \tx_core/tx_crc/crcpkt2 /U644                      | A v -> Y ^   | INVX1   | 0.008 | 0.024 |   4.390 |   -2.053 | 
     | \tx_core/tx_crc/crcpkt2 /U113                      | A ^ -> Y ^   | AND2X1  | 0.092 | 0.070 |   4.461 |   -1.983 | 
     | \tx_core/tx_crc/crcpkt2 /U280                      | A ^ -> Y v   | INVX1   | 0.033 | 0.057 |   4.517 |   -1.926 | 
     | \tx_core/tx_crc/crcpkt2 /U513                      | B v -> Y v   | OR2X1   | 0.022 | 0.059 |   4.576 |   -1.868 | 
     | \tx_core/tx_crc/crcpkt2 /U514                      | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   4.590 |   -1.854 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   4.590 |   -1.853 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    8.169 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    8.252 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    8.365 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    8.476 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.221 | 0.211 |   2.243 |    8.686 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8 | 0.109 | 0.091 |   2.333 |    8.777 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | CLK ^        | LATCH | 0.109 | 0.000 |   2.333 |    8.777 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin40_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.336
+ Time Given                   -3.937
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.851
- Arrival Time                  4.591
= Slack Time                   -6.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -6.442 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -6.391 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -6.242 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -6.150 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -5.863 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -5.673 | 
     | \tx_core/axi_master /U1961                         | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -5.536 | 
     | \tx_core/axi_master /U1962                         | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -5.445 | 
     | \tx_core/axi_master /U1017                         | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -5.387 | 
     | \tx_core/axi_master /U604                          | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -5.305 | 
     | \tx_core/axi_master /U574                          | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.294 |   -5.147 | 
     | \tx_core/axi_master /U566                          | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -4.959 | 
     | \tx_core/axi_master /U1437                         | A ^ -> Y v   | INVX1   | 0.013 | 0.095 |   1.578 |   -4.864 | 
     | \tx_core/axi_master /U142                          | A v -> Y ^   | NAND2X1 | 0.041 | 0.033 |   1.611 |   -4.830 | 
     | \tx_core/axi_master /U141                          | B ^ -> Y v   | NOR2X1  | 0.015 | 0.025 |   1.636 |   -4.805 | 
     | \tx_core/axi_master /U721                          | C v -> Y ^   | AOI21X1 | 0.039 | 0.024 |   1.661 |   -4.781 | 
     | \tx_core/axi_master /U205                          | B ^ -> Y v   | NAND2X1 | 0.041 | 0.037 |   1.698 |   -4.744 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^   | AOI21X1 | 0.087 | 0.077 |   1.774 |   -4.667 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^   | AND2X2  | 0.415 | 0.253 |   2.028 |   -4.414 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v   | INVX8   | 0.197 | 0.146 |   2.174 |   -4.268 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^   | INVX4   | 0.132 | 0.132 |   2.306 |   -4.136 | 
     | \tx_core/axi_master /U2884                         | S ^ -> Y v   | MUX2X1  | 0.066 | 0.095 |   2.401 |   -4.040 | 
     | \tx_core/axi_master /U1129                         | A v -> Y ^   | INVX1   | 0.311 | 0.228 |   2.630 |   -3.812 | 
     | \tx_core/tx_crc/crcpkt2 /U511                      | A ^ -> Y v   | INVX1   | 0.031 | 0.100 |   2.729 |   -3.712 | 
     | \tx_core/tx_crc/crcpkt2 /U45                       | A v -> Y ^   | NAND2X1 | 0.200 | 0.142 |   2.871 |   -3.571 | 
     | \tx_core/tx_crc/crcpkt2 /U465                      | C ^ -> Y v   | NOR3X1  | 0.168 | 0.125 |   2.996 |   -3.446 | 
     | \tx_core/tx_crc/crcpkt2 /U32                       | A v -> Y v   | AND2X2  | 0.533 | 0.229 |   3.225 |   -3.217 | 
     | \tx_core/tx_crc/crcpkt2 /U313                      | A v -> Y ^   | INVX2   | 1.108 | 0.702 |   3.926 |   -2.515 | 
     | \tx_core/tx_crc/crcpkt2 /U2052                     | B ^ -> Y ^   | AND2X1  | 0.053 | 0.284 |   4.210 |   -2.231 | 
     | \tx_core/tx_crc/crcpkt2 /U2053                     | A ^ -> Y v   | INVX1   | 0.115 | 0.100 |   4.310 |   -2.131 | 
     | \tx_core/tx_crc/crcpkt2 /U297                      | A v -> Y v   | OR2X1   | 0.022 | 0.056 |   4.366 |   -2.075 | 
     | \tx_core/tx_crc/crcpkt2 /U644                      | A v -> Y ^   | INVX1   | 0.008 | 0.024 |   4.390 |   -2.051 | 
     | \tx_core/tx_crc/crcpkt2 /U113                      | A ^ -> Y ^   | AND2X1  | 0.092 | 0.070 |   4.460 |   -1.981 | 
     | \tx_core/tx_crc/crcpkt2 /U280                      | A ^ -> Y v   | INVX1   | 0.033 | 0.057 |   4.517 |   -1.924 | 
     | \tx_core/tx_crc/crcpkt2 /U515                      | B v -> Y v   | OR2X1   | 0.025 | 0.061 |   4.578 |   -1.863 | 
     | \tx_core/tx_crc/crcpkt2 /U516                      | A v -> Y ^   | INVX1   | 0.478 | 0.012 |   4.590 |   -1.851 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   4.591 |   -1.851 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    8.167 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    8.250 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    8.363 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    8.473 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.221 | 0.211 |   2.243 |    8.684 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8 | 0.109 | 0.094 |   2.336 |    8.778 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | CLK ^        | LATCH | 0.109 | 0.000 |   2.336 |    8.778 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin64_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[4] /Q    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.326
+ Time Given                   -3.936
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.859
- Arrival Time                  4.394
= Slack Time                   -6.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -6.253 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -6.202 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -6.054 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -5.962 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -5.674 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[4]  | CLK ^ -> Q v | DFFSR   | 0.009 | 0.156 |   0.735 |   -5.518 | 
     | \tx_core/axi_master /U1934                         | A v -> Y ^   | INVX1   | 0.320 | 0.213 |   0.948 |   -5.305 | 
     | \tx_core/axi_master /U1935                         | A ^ -> Y v   | INVX1   | 0.037 | 0.115 |   1.063 |   -5.190 | 
     | \tx_core/axi_master /U1017                         | A v -> Y v   | OR2X1   | 0.018 | 0.047 |   1.110 |   -5.143 | 
     | \tx_core/axi_master /U604                          | A v -> Y v   | OR2X1   | 0.051 | 0.069 |   1.179 |   -5.074 | 
     | \tx_core/axi_master /U574                          | B v -> Y v   | OR2X1   | 0.105 | 0.122 |   1.301 |   -4.952 | 
     | \tx_core/axi_master /U566                          | B v -> Y v   | OR2X2   | 0.131 | 0.147 |   1.448 |   -4.805 | 
     | \tx_core/axi_master /U1437                         | A v -> Y ^   | INVX1   | 0.020 | 0.074 |   1.522 |   -4.731 | 
     | \tx_core/axi_master /U142                          | A ^ -> Y v   | NAND2X1 | 0.250 | 0.018 |   1.540 |   -4.713 | 
     | \tx_core/axi_master /U141                          | B v -> Y ^   | NOR2X1  | 0.030 | 0.087 |   1.627 |   -4.626 | 
     | \tx_core/axi_master /U721                          | C ^ -> Y v   | AOI21X1 | 0.021 | 0.021 |   1.648 |   -4.605 | 
     | \tx_core/axi_master /U205                          | B v -> Y ^   | NAND2X1 | 0.076 | 0.044 |   1.692 |   -4.561 | 
     | \tx_core/axi_master /U204                          | B ^ -> Y v   | AOI21X1 | 0.152 | 0.061 |   1.753 |   -4.500 | 
     | \tx_core/axi_master /U86                           | A v -> Y v   | AND2X2  | 0.367 | 0.193 |   1.946 |   -4.307 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^   | INVX8   | 0.241 | 0.246 |   2.192 |   -4.061 | 
     | \tx_core/axi_master /U109                          | B ^ -> Y v   | NAND2X1 | 0.023 | 0.084 |   2.276 |   -3.977 | 
     | \tx_core/axi_master /U108                          | C v -> Y ^   | OAI21X1 | 0.379 | 0.246 |   2.522 |   -3.731 | 
     | \tx_core/tx_crc/crcpkt2 /U17                       | A ^ -> Y v   | INVX1   | 0.096 | 0.143 |   2.665 |   -3.588 | 
     | \tx_core/tx_crc/crcpkt2 /U48                       | A v -> Y v   | AND2X2  | 0.045 | 0.075 |   2.740 |   -3.513 | 
     | \tx_core/tx_crc/crcpkt2 /U102                      | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   2.758 |   -3.495 | 
     | \tx_core/tx_crc/crcpkt2 /U470                      | A ^ -> Y v   | INVX1   | 0.122 | 0.154 |   2.912 |   -3.341 | 
     | \tx_core/tx_crc/crcpkt2 /U499                      | B v -> Y v   | AND2X1  | 0.029 | 0.071 |   2.983 |   -3.270 | 
     | \tx_core/tx_crc/crcpkt2 /U835                      | B v -> Y v   | AND2X2  | 0.401 | 0.170 |   3.153 |   -3.100 | 
     | \tx_core/tx_crc/crcpkt2 /U5009                     | A v -> Y ^   | INVX2   | 0.990 | 0.680 |   3.833 |   -2.420 | 
     | \tx_core/tx_crc/crcpkt2 /U303                      | A ^ -> Y ^   | OR2X1   | 0.117 | 0.129 |   3.962 |   -2.291 | 
     | \tx_core/tx_crc/crcpkt2 /U640                      | A ^ -> Y v   | INVX1   | 0.060 | 0.083 |   4.045 |   -2.209 | 
     | \tx_core/tx_crc/crcpkt2 /U2184                     | A v -> Y ^   | INVX1   | 0.027 | 0.046 |   4.091 |   -2.162 | 
     | \tx_core/tx_crc/crcpkt2 /U119                      | B ^ -> Y ^   | AND2X1  | 0.039 | 0.046 |   4.137 |   -2.116 | 
     | \tx_core/tx_crc/crcpkt2 /U298                      | A ^ -> Y v   | INVX1   | 0.061 | 0.059 |   4.196 |   -2.057 | 
     | \tx_core/tx_crc/crcpkt2 /U5211                     | C v -> Y ^   | NOR3X1  | 0.085 | 0.063 |   4.259 |   -1.994 | 
     | \tx_core/tx_crc/crcpkt2 /U5212                     | C ^ -> Y v   | OAI21X1 | 0.023 | 0.044 |   4.303 |   -1.950 | 
     | \tx_core/tx_crc/crcpkt2 /U519                      | B v -> Y v   | OR2X1   | 0.044 | 0.073 |   4.376 |   -1.877 | 
     | \tx_core/tx_crc/crcpkt2 /U520                      | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   4.394 |   -1.860 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   4.394 |   -1.859 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    7.978 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    8.061 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    8.174 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    8.285 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.221 | 0.211 |   2.242 |    8.496 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8 | 0.109 | 0.084 |   2.326 |    8.579 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | CLK ^        | LATCH | 0.109 | 0.000 |   2.326 |    8.579 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][2][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.362
+ Time Given                   -3.950
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.837
- Arrival Time                  3.561
= Slack Time                   -5.398
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -5.398 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -5.347 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -5.199 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -5.107 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.286 | 0.307 |   0.599 |   -4.799 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.178 |   0.777 |   -4.621 | 
     | U3542                                              | A ^ -> Y ^   | BUFX2   | 0.189 | 0.145 |   0.922 |   -4.476 | 
     | U3622                                              | A ^ -> Y v   | INVX1   | 0.003 | 0.080 |   1.001 |   -4.397 | 
     | U1441                                              | A v -> Y v   | AND2X1  | 0.026 | 0.041 |   1.043 |   -4.356 | 
     | U1453                                              | A v -> Y ^   | INVX1   | 0.053 | 0.054 |   1.097 |   -4.301 | 
     | U1617                                              | B ^ -> Y ^   | OR2X1   | 0.125 | 0.123 |   1.220 |   -4.178 | 
     | U1452                                              | A ^ -> Y v   | INVX2   | 0.652 | 0.225 |   1.445 |   -3.953 | 
     | U3731                                              | A v -> Y ^   | AOI22X1 | 0.384 | 0.541 |   1.986 |   -3.412 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.130 |   -3.268 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.207 |   -3.191 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.243 |   -3.155 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.295 |   -3.103 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.331 |   -3.067 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.368 |   -3.031 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.708 |   -2.691 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   2.914 |   -2.484 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   2.999 |   -2.399 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.126 |   -2.273 | 
     | \tx_core/dma_reg_tx /U4                            | B ^ -> Y ^   | AND2X1  | 0.292 | 0.207 |   3.332 |   -2.066 | 
     | \tx_core/dma_reg_tx /U1054                         | A ^ -> Y v   | INVX1   | 0.060 | 0.128 |   3.461 |   -1.938 | 
     | \tx_core/dma_reg_tx /U150                          | B v -> Y v   | OR2X1   | 0.044 | 0.079 |   3.539 |   -1.859 | 
     | \tx_core/dma_reg_tx /U151                          | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   3.561 |   -1.837 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.561 |   -1.837 | 
     | ][2][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    7.123 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    7.206 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    7.319 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    7.430 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.236 | 0.235 |   2.266 |    7.665 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.119 | 0.096 |   2.362 |    7.760 | 
     | ][2][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.119 | 0.000 |   2.362 |    7.760 | 
     | ][2][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][1][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.356
+ Time Given                   -3.949
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.843
- Arrival Time                  3.529
= Slack Time                   -5.372
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -5.372 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -5.321 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -5.173 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -5.081 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.286 | 0.307 |   0.599 |   -4.774 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.178 |   0.777 |   -4.595 | 
     | U3542                                              | A ^ -> Y ^   | BUFX2   | 0.189 | 0.145 |   0.922 |   -4.451 | 
     | U3622                                              | A ^ -> Y v   | INVX1   | 0.003 | 0.080 |   1.001 |   -4.371 | 
     | U1441                                              | A v -> Y v   | AND2X1  | 0.026 | 0.041 |   1.043 |   -4.330 | 
     | U1453                                              | A v -> Y ^   | INVX1   | 0.053 | 0.054 |   1.097 |   -4.276 | 
     | U1617                                              | B ^ -> Y ^   | OR2X1   | 0.125 | 0.123 |   1.220 |   -4.152 | 
     | U1452                                              | A ^ -> Y v   | INVX2   | 0.652 | 0.225 |   1.445 |   -3.927 | 
     | U3731                                              | A v -> Y ^   | AOI22X1 | 0.384 | 0.541 |   1.986 |   -3.387 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.130 |   -3.243 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.207 |   -3.165 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.243 |   -3.129 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.295 |   -3.077 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.331 |   -3.042 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.368 |   -3.005 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.708 |   -2.665 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   2.914 |   -2.458 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   2.999 |   -2.374 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.126 |   -2.247 | 
     | \tx_core/dma_reg_tx /U4                            | B ^ -> Y ^   | AND2X1  | 0.292 | 0.207 |   3.332 |   -2.040 | 
     | \tx_core/dma_reg_tx /U7                            | A ^ -> Y v   | INVX1   | 0.061 | 0.128 |   3.461 |   -1.911 | 
     | \tx_core/dma_reg_tx /U152                          | B v -> Y v   | OR2X1   | 0.014 | 0.058 |   3.519 |   -1.854 | 
     | \tx_core/dma_reg_tx /U153                          | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   3.529 |   -1.843 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.529 |   -1.843 | 
     | ][1][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    7.097 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    7.181 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    7.294 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    7.404 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.236 | 0.235 |   2.266 |    7.639 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.119 | 0.089 |   2.356 |    7.728 | 
     | ][1][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.119 | 0.000 |   2.356 |    7.728 | 
     | ][1][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][3][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.355
+ Time Given                   -3.949
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.843
- Arrival Time                  3.486
= Slack Time                   -5.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -5.329 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -5.278 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -5.130 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -5.038 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.286 | 0.307 |   0.599 |   -4.730 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.178 |   0.777 |   -4.552 | 
     | U3542                                              | A ^ -> Y ^   | BUFX2   | 0.189 | 0.145 |   0.922 |   -4.407 | 
     | U3622                                              | A ^ -> Y v   | INVX1   | 0.003 | 0.080 |   1.001 |   -4.328 | 
     | U1441                                              | A v -> Y v   | AND2X1  | 0.026 | 0.041 |   1.043 |   -4.286 | 
     | U1453                                              | A v -> Y ^   | INVX1   | 0.053 | 0.054 |   1.097 |   -4.232 | 
     | U1617                                              | B ^ -> Y ^   | OR2X1   | 0.125 | 0.123 |   1.220 |   -4.109 | 
     | U1452                                              | A ^ -> Y v   | INVX2   | 0.652 | 0.225 |   1.445 |   -3.884 | 
     | U3731                                              | A v -> Y ^   | AOI22X1 | 0.384 | 0.541 |   1.986 |   -3.343 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.130 |   -3.199 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.207 |   -3.122 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.243 |   -3.086 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.295 |   -3.034 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.331 |   -2.998 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.368 |   -2.962 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.708 |   -2.621 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   2.914 |   -2.415 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   2.999 |   -2.330 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.126 |   -2.203 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.154 | 0.121 |   3.247 |   -2.082 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.106 | 0.127 |   3.374 |   -1.955 | 
     | \tx_core/dma_reg_tx /U148                          | B v -> Y v   | OR2X1   | 0.047 | 0.090 |   3.465 |   -1.864 | 
     | \tx_core/dma_reg_tx /U149                          | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   3.486 |   -1.843 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.486 |   -1.843 | 
     | ][3][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    7.054 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    7.137 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    7.250 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    7.361 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.236 | 0.235 |   2.266 |    7.596 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.118 | 0.089 |   2.355 |    7.684 | 
     | ][3][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.118 | 0.000 |   2.355 |    7.684 | 
     | ][3][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][5][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.355
+ Time Given                   -3.949
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.844
- Arrival Time                  3.477
= Slack Time                   -5.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -5.321 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -5.270 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -5.121 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -5.029 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.286 | 0.307 |   0.599 |   -4.722 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.178 |   0.777 |   -4.544 | 
     | U3542                                              | A ^ -> Y ^   | BUFX2   | 0.189 | 0.145 |   0.922 |   -4.399 | 
     | U3622                                              | A ^ -> Y v   | INVX1   | 0.003 | 0.080 |   1.001 |   -4.319 | 
     | U1441                                              | A v -> Y v   | AND2X1  | 0.026 | 0.041 |   1.043 |   -4.278 | 
     | U1453                                              | A v -> Y ^   | INVX1   | 0.053 | 0.054 |   1.097 |   -4.224 | 
     | U1617                                              | B ^ -> Y ^   | OR2X1   | 0.125 | 0.123 |   1.220 |   -4.101 | 
     | U1452                                              | A ^ -> Y v   | INVX2   | 0.652 | 0.225 |   1.445 |   -3.876 | 
     | U3731                                              | A v -> Y ^   | AOI22X1 | 0.384 | 0.541 |   1.986 |   -3.335 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.130 |   -3.191 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.207 |   -3.114 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.243 |   -3.077 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.295 |   -3.026 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.331 |   -2.990 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.368 |   -2.953 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.708 |   -2.613 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   2.914 |   -2.406 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   2.999 |   -2.322 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.126 |   -2.195 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.154 | 0.121 |   3.247 |   -2.073 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.106 | 0.127 |   3.374 |   -1.946 | 
     | \tx_core/dma_reg_tx /U144                          | B v -> Y v   | OR2X1   | 0.038 | 0.085 |   3.459 |   -1.861 | 
     | \tx_core/dma_reg_tx /U145                          | A v -> Y ^   | INVX1   | 0.478 | 0.017 |   3.477 |   -1.844 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.477 |   -1.844 | 
     | ][5][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    7.046 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    7.129 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    7.242 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    7.352 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.236 | 0.235 |   2.266 |    7.587 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.118 | 0.088 |   2.355 |    7.675 | 
     | ][5][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.118 | 0.000 |   2.355 |    7.676 | 
     | ][5][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][6][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.362
+ Time Given                   -3.950
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.837
- Arrival Time                  3.474
= Slack Time                   -5.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -5.311 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -5.260 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -5.112 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -5.020 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.286 | 0.307 |   0.599 |   -4.712 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.178 |   0.777 |   -4.534 | 
     | U3542                                              | A ^ -> Y ^   | BUFX2   | 0.189 | 0.145 |   0.922 |   -4.389 | 
     | U3622                                              | A ^ -> Y v   | INVX1   | 0.003 | 0.080 |   1.001 |   -4.310 | 
     | U1441                                              | A v -> Y v   | AND2X1  | 0.026 | 0.041 |   1.043 |   -4.269 | 
     | U1453                                              | A v -> Y ^   | INVX1   | 0.053 | 0.054 |   1.097 |   -4.214 | 
     | U1617                                              | B ^ -> Y ^   | OR2X1   | 0.125 | 0.123 |   1.220 |   -4.091 | 
     | U1452                                              | A ^ -> Y v   | INVX2   | 0.652 | 0.225 |   1.445 |   -3.866 | 
     | U3731                                              | A v -> Y ^   | AOI22X1 | 0.384 | 0.541 |   1.986 |   -3.325 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.130 |   -3.181 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.207 |   -3.104 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.243 |   -3.068 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.295 |   -3.016 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.331 |   -2.980 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.368 |   -2.944 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.708 |   -2.604 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   2.914 |   -2.397 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   2.999 |   -2.312 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.126 |   -2.185 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.154 | 0.121 |   3.247 |   -2.064 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.106 | 0.127 |   3.374 |   -1.937 | 
     | \tx_core/dma_reg_tx /U142                          | B v -> Y v   | OR2X1   | 0.039 | 0.084 |   3.458 |   -1.853 | 
     | \tx_core/dma_reg_tx /U143                          | A v -> Y ^   | INVX1   | 0.478 | 0.015 |   3.474 |   -1.837 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.474 |   -1.837 | 
     | ][6][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    7.036 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    7.119 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    7.232 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    7.343 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.236 | 0.235 |   2.266 |    7.578 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.119 | 0.096 |   2.362 |    7.673 | 
     | ][6][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.119 | 0.000 |   2.362 |    7.674 | 
     | ][6][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Latch Borrowed Time Check with Pin \tx_core/axi_master /\link_
addr_2_fifo/clk_gate_data_mem_reg[1] /latch/CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[1] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\dch_cur_state_reg[0] /Q                       
(^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.385
+ Time Given                   -3.962
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.827
- Arrival Time                  3.067
= Slack Time                   -4.894
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.894 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.843 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.695 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -4.603 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8   | 0.275 | 0.308 |   0.600 |   -4.295 | 
     | \tx_core/axi_master /\dch_cur_state_reg[0]         | CLK ^ -> Q ^ | DFFSR   | 0.028 | 0.175 |   0.775 |   -4.120 | 
     | \tx_core/axi_master /U2413                         | A ^ -> Y v   | INVX1   | 0.132 | 0.104 |   0.878 |   -4.016 | 
     | \tx_core/axi_master /U719                          | A v -> Y ^   | NOR3X1  | 0.045 | 0.072 |   0.950 |   -3.944 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^   | BUFX2   | 0.337 | 0.208 |   1.159 |   -3.735 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v   | NAND3X1 | 0.161 | 0.154 |   1.312 |   -3.582 | 
     | \tx_core/axi_master /U356                          | A v -> Y v   | OR2X2   | 0.095 | 0.128 |   1.440 |   -3.454 | 
     | \tx_core/axi_master /U357                          | A v -> Y ^   | INVX1   | 0.677 | 0.449 |   1.889 |   -3.006 | 
     | \tx_core/axi_master /U258                          | A ^ -> Y v   | INVX2   | 0.304 | 0.111 |   2.000 |   -2.895 | 
     | \tx_core/axi_master /U510                          | A v -> Y ^   | INVX8   | 0.475 | 0.186 |   2.186 |   -2.709 | 
     | \tx_core/axi_master /U16                           | A ^ -> Y v   | INVX1   | 0.285 | 0.335 |   2.520 |   -2.374 | 
     | \tx_core/axi_master /U551                          | A v -> Y v   | OR2X1   | 0.010 | 0.054 |   2.574 |   -2.320 | 
     | \tx_core/axi_master /U1548                         | A v -> Y ^   | INVX1   | 0.046 | 0.045 |   2.620 |   -2.274 | 
     | \tx_core/axi_master /U3294                         | C ^ -> Y v   | NAND3X1 | 0.017 | 0.021 |   2.641 |   -2.253 | 
     | \tx_core/axi_master /U1181                         | A v -> Y v   | BUFX2   | 0.020 | 0.047 |   2.688 |   -2.206 | 
     | \tx_core/axi_master /U536                          | B v -> Y v   | AND2X1  | 0.027 | 0.053 |   2.741 |   -2.153 | 
     | \tx_core/axi_master /U1176                         | A v -> Y ^   | INVX1   | 0.034 | 0.042 |   2.783 |   -2.111 | 
     | \tx_core/axi_master /U522                          | B ^ -> Y ^   | AND2X1  | 0.053 | 0.056 |   2.839 |   -2.056 | 
     | \tx_core/axi_master /U1183                         | A ^ -> Y v   | INVX1   | 0.180 | 0.139 |   2.977 |   -1.917 | 
     | \tx_core/axi_master /U1164                         | B v -> Y v   | OR2X1   | 0.011 | 0.078 |   3.055 |   -1.839 | 
     | \tx_core/axi_master /U1165                         | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   3.067 |   -1.828 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | D ^          | LATCH   | 0.478 | 0.000 |   3.067 |   -1.827 | 
     | ta_mem_reg[1] /latch                               |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.619 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    6.702 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    6.815 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.377 | 0.152 |   2.073 |    6.968 | 
     | FECTS_clks_clk___L4_I5                             | A ^ -> Y v   | INVX8 | 0.248 | 0.212 |   2.285 |    7.180 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A v -> Y ^   | INVX8 | 0.132 | 0.100 |   2.385 |    7.279 | 
     | ta_mem_reg[1] /U1                                  |              |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | CLK ^        | LATCH | 0.132 | 0.000 |   2.385 |    7.279 | 
     | ta_mem_reg[1] /latch                               |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Latch Borrowed Time Check with Pin \tx_core/axi_master /\link_
addr_0_fifo/clk_gate_data_mem_reg[1] /latch/CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[1] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr0_d_reg[7] /Q                            
(v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.365
+ Time Given                   -3.992
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.877
- Arrival Time                  2.704
= Slack Time                   -4.582
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.582 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.531 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.382 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8   | 0.085 | 0.047 |   0.246 |   -4.335 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8   | 0.141 | 0.119 |   0.365 |   -4.217 | 
     | \tx_core/axi_master /clk_gate_haddr0_d_reg/main_ga | B ^ -> Y ^   | AND2X2  | 0.110 | 0.079 |   0.444 |   -4.137 | 
     | te                                                 |              |         |       |       |         |          | 
     | \tx_core/axi_master /net7703__L1_I0                | A ^ -> Y v   | INVX8   | 0.087 | 0.054 |   0.498 |   -4.084 | 
     | \tx_core/axi_master /net7703__L2_I1                | A v -> Y ^   | INVX8   | 0.155 | 0.100 |   0.598 |   -3.983 | 
     | \tx_core/axi_master /\haddr0_d_reg[7]              | CLK ^ -> Q v | DFFSR   | 0.021 | 0.164 |   0.762 |   -3.819 | 
     | \tx_core/axi_master /U1655                         | A v -> Y v   | BUFX2   | 0.021 | 0.048 |   0.810 |   -3.771 | 
     | \tx_core/axi_master /U188                          | B v -> Y v   | OR2X2   | 0.035 | 0.053 |   0.864 |   -3.718 | 
     | \tx_core/axi_master /U468                          | A v -> Y ^   | INVX1   | 0.478 | 0.015 |   0.879 |   -3.703 | 
     | \tx_core/axi_master /U843                          | C ^ -> Y v   | AOI21X1 | 0.280 | 0.259 |   1.137 |   -3.444 | 
     | \tx_core/axi_master /U348                          | B v -> Y v   | AND2X2  | 0.060 | 0.118 |   1.255 |   -3.326 | 
     | \tx_core/axi_master /U349                          | A v -> Y ^   | INVX1   | 0.020 | 0.024 |   1.279 |   -3.303 | 
     | \tx_core/axi_master /U821                          | C ^ -> Y v   | AOI21X1 | 0.078 | 0.029 |   1.308 |   -3.274 | 
     | \tx_core/axi_master /U775                          | B v -> Y v   | AND2X2  | 0.052 | 0.087 |   1.395 |   -3.186 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^   | INVX1   | 0.180 | 0.145 |   1.540 |   -3.042 | 
     | \tx_core/axi_master /U507                          | A ^ -> Y ^   | OR2X1   | 0.033 | 0.060 |   1.600 |   -2.982 | 
     | \tx_core/axi_master /U1051                         | A ^ -> Y v   | INVX1   | 0.023 | 0.031 |   1.631 |   -2.951 | 
     | \tx_core/axi_master /U550                          | A v -> Y v   | AND2X1  | 0.020 | 0.037 |   1.667 |   -2.914 | 
     | \tx_core/axi_master /U1080                         | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   1.681 |   -2.901 | 
     | \tx_core/axi_master /U1136                         | C ^ -> Y v   | NOR3X1  | 0.205 | 0.215 |   1.896 |   -2.685 | 
     | \tx_core/axi_master /U260                          | B v -> Y v   | OR2X2   | 0.157 | 0.160 |   2.056 |   -2.525 | 
     | \tx_core/axi_master /U2240                         | A v -> Y ^   | INVX1   | 0.027 | 0.090 |   2.146 |   -2.435 | 
     | \tx_core/axi_master /U525                          | B ^ -> Y ^   | AND2X1  | 0.087 | 0.078 |   2.224 |   -2.358 | 
     | \tx_core/axi_master /U3296                         | C ^ -> Y v   | OAI21X1 | 0.038 | 0.049 |   2.273 |   -2.308 | 
     | \tx_core/axi_master /U521                          | B v -> Y v   | AND2X2  | 0.235 | 0.137 |   2.410 |   -2.172 | 
     | \tx_core/axi_master /U1734                         | A v -> Y ^   | INVX1   | 0.055 | 0.147 |   2.557 |   -2.025 | 
     | \tx_core/axi_master /U518                          | B ^ -> Y ^   | AND2X1  | 0.043 | 0.049 |   2.606 |   -1.975 | 
     | \tx_core/axi_master /U1180                         | A ^ -> Y v   | INVX1   | 0.016 | 0.030 |   2.636 |   -1.946 | 
     | \tx_core/axi_master /U1166                         | B v -> Y v   | OR2X1   | 0.022 | 0.055 |   2.691 |   -1.891 | 
     | \tx_core/axi_master /U1167                         | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   2.704 |   -1.877 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | D ^          | LATCH   | 0.478 | 0.000 |   2.704 |   -1.877 | 
     | ta_mem_reg[1] /latch                               |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.307 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    6.390 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    6.503 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.377 | 0.152 |   2.073 |    6.655 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y v   | INVX8 | 0.270 | 0.185 |   2.259 |    6.840 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A v -> Y ^   | INVX8 | 0.141 | 0.106 |   2.365 |    6.946 | 
     | ta_mem_reg[1] /U1                                  |              |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | CLK ^        | LATCH | 0.141 | 0.000 |   2.365 |    6.946 | 
     | ta_mem_reg[1] /latch                               |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.607
- Setup                         1.108
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.699
- Arrival Time                  6.987
= Slack Time                   -4.288
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -4.288 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |   -4.237 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |   -4.089 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.299 | 0.092 |   0.291 |   -3.997 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.279 | 0.288 |   0.579 |   -3.709 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.189 |   0.768 |   -3.520 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.138 |   0.906 |   -3.382 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.997 |   -3.291 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   1.055 |   -3.233 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   1.137 |   -3.152 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   1.295 |   -2.994 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.189 |   1.483 |   -2.805 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   1.596 |   -2.692 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.691 |   -2.598 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.777 |   -2.511 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.846 |   -2.442 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.914 |   -2.374 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.927 |   -2.362 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   2.145 |   -2.143 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   2.271 |   -2.018 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   2.393 |   -1.895 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.808 |   -1.480 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.945 |   -1.344 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   3.480 |   -0.808 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.662 |   -0.627 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.759 |   -0.530 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   4.068 |   -0.220 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   4.302 |    0.014 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   4.556 |    0.268 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   5.368 |    1.079 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.660 |    1.372 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.801 |    1.513 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.908 |    1.620 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   6.065 |    1.777 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   6.282 |    1.994 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.631 |    2.343 | 
     | \tx_core/tx_crc/crcpkt0 /U4172                    | C ^ -> Y v   | AOI22X1  | 0.172 | 0.293 |   6.925 |    2.636 | 
     | \tx_core/tx_crc/crcpkt0 /U4173                    | A v -> Y ^   | INVX1    | 0.008 | 0.062 |   6.987 |    2.699 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19]        | D ^          | DFFPOSX1 | 0.008 | 0.000 |   6.987 |    2.699 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    4.288 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.339 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.488 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.538 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.731 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.801 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.837 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.893 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19]         | CLK ^        | DFFPOSX1 | 0.091 | 0.003 |   0.607 |    4.895 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.608
- Setup                         1.088
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.719
- Arrival Time                  7.003
= Slack Time                   -4.284
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -4.284 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |   -4.233 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |   -4.085 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.299 | 0.092 |   0.291 |   -3.993 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.279 | 0.288 |   0.579 |   -3.705 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.189 |   0.768 |   -3.516 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.138 |   0.906 |   -3.378 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.997 |   -3.287 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   1.055 |   -3.229 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   1.137 |   -3.147 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   1.295 |   -2.990 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.189 |   1.483 |   -2.801 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   1.596 |   -2.688 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.691 |   -2.593 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.777 |   -2.507 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.846 |   -2.438 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.914 |   -2.370 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.927 |   -2.357 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   2.145 |   -2.139 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   2.271 |   -2.013 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   2.393 |   -1.891 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.808 |   -1.476 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.945 |   -1.339 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   3.480 |   -0.804 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.662 |   -0.622 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.759 |   -0.525 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   4.068 |   -0.216 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   4.302 |    0.018 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   4.556 |    0.272 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   5.368 |    1.084 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.660 |    1.376 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.801 |    1.517 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.908 |    1.624 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   6.065 |    1.781 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   6.282 |    1.998 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.631 |    2.347 | 
     | \tx_core/tx_crc/crcpkt0 /U3440                    | C ^ -> Y v   | AOI22X1  | 0.167 | 0.307 |   6.938 |    2.654 | 
     | \tx_core/tx_crc/crcpkt0 /U3441                    | A v -> Y ^   | INVX1    | 0.014 | 0.065 |   7.003 |    2.719 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8]         | D ^          | DFFPOSX1 | 0.014 | 0.000 |   7.003 |    2.719 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    4.284 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.335 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.483 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.534 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.443 |    4.727 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.796 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.833 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.888 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8]          | CLK ^        | DFFPOSX1 | 0.091 | 0.003 |   0.608 |    4.892 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.612
- Setup                         1.116
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.696
- Arrival Time                  6.964
= Slack Time                   -4.269
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -4.269 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |   -4.218 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |   -4.069 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.299 | 0.092 |   0.291 |   -3.977 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.279 | 0.288 |   0.579 |   -3.690 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.189 |   0.768 |   -3.500 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.138 |   0.906 |   -3.363 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.997 |   -3.272 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   1.055 |   -3.214 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   1.137 |   -3.132 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   1.295 |   -2.974 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.189 |   1.483 |   -2.786 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   1.596 |   -2.673 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.691 |   -2.578 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.777 |   -2.491 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.846 |   -2.423 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.914 |   -2.355 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.927 |   -2.342 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   2.145 |   -2.124 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   2.271 |   -1.998 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   2.393 |   -1.875 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.808 |   -1.461 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.945 |   -1.324 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   3.480 |   -0.789 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.662 |   -0.607 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.759 |   -0.510 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   4.068 |   -0.200 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   4.302 |    0.034 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   4.556 |    0.288 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   5.368 |    1.099 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.660 |    1.391 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.801 |    1.532 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.908 |    1.640 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   6.065 |    1.797 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   6.282 |    2.014 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.631 |    2.363 | 
     | \tx_core/tx_crc/crcpkt0 /U2370                    | C ^ -> Y v   | AOI22X1  | 0.246 | 0.247 |   6.878 |    2.609 | 
     | \tx_core/tx_crc/crcpkt0 /U2371                    | A v -> Y ^   | INVX1    | 0.018 | 0.086 |   6.964 |    2.696 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0]         | D ^          | DFFPOSX1 | 0.018 | 0.000 |   6.964 |    2.696 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    4.269 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.320 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.468 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.519 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.711 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.781 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.817 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.873 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0]          | CLK ^        | DFFPOSX1 | 0.093 | 0.008 |   0.612 |    4.881 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[29] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.553
- Setup                         0.136
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.617
- Arrival Time                  7.878
= Slack Time                   -4.261
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.261 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.210 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.062 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.970 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.682 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.493 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.355 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.264 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.206 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.125 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.967 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.778 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.665 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.571 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.484 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.415 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.343 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.063 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.829 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.638 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.506 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.317 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.212 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.181 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.082 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.857 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.552 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.424 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.249 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.116 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.734 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.057 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.203 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.331 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.637 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    1.991 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.568 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.417 | 
     | \tx_core/tx_crc/crcpkt1 /U5128                    | B ^ -> Y v   | OAI21X1 | 0.257 | 0.198 |   7.877 |    3.616 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[29]       | D v          | DFFSR   | 0.257 | 0.001 |   7.878 |    3.617 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.261 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.312 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.461 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.511 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.685 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.737 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.777 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.029 | 0.035 |   0.550 |    4.811 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[29]        | CLK ^        | DFFSR  | 0.029 | 0.003 |   0.553 |    4.814 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.612
- Setup                         1.159
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.653
- Arrival Time                  6.906
= Slack Time                   -4.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -4.252 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |   -4.201 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |   -4.053 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.299 | 0.092 |   0.291 |   -3.961 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.279 | 0.288 |   0.579 |   -3.673 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.189 |   0.768 |   -3.484 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.138 |   0.906 |   -3.346 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.997 |   -3.256 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   1.055 |   -3.198 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   1.137 |   -3.116 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   1.295 |   -2.958 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.189 |   1.483 |   -2.769 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   1.596 |   -2.657 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.691 |   -2.562 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.777 |   -2.475 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.846 |   -2.406 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.914 |   -2.339 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.927 |   -2.326 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   2.145 |   -2.108 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   2.271 |   -1.982 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   2.393 |   -1.859 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.808 |   -1.444 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.945 |   -1.308 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   3.480 |   -0.773 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.662 |   -0.591 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.759 |   -0.494 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   4.068 |   -0.184 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   4.302 |    0.050 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   4.556 |    0.304 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   5.368 |    1.115 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.660 |    1.408 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.801 |    1.549 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.908 |    1.656 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   6.065 |    1.813 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   6.282 |    2.030 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.631 |    2.379 | 
     | \tx_core/tx_crc/crcpkt0 /U4000                    | C ^ -> Y v   | AOI22X1  | 0.160 | 0.214 |   6.846 |    2.593 | 
     | \tx_core/tx_crc/crcpkt0 /U4001                    | A v -> Y ^   | INVX1    | 0.009 | 0.060 |   6.906 |    2.653 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16]        | D ^          | DFFPOSX1 | 0.009 | 0.000 |   6.906 |    2.653 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    4.253 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.303 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.452 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.502 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.695 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.765 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.801 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.857 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16]         | CLK ^        | DFFPOSX1 | 0.093 | 0.008 |   0.612 |    4.865 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[26] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.553
- Setup                         0.131
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.622
- Arrival Time                  7.871
= Slack Time                   -4.249
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.249 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.198 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.050 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.958 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.670 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.481 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.343 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.252 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.194 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.112 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.955 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.766 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.653 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.558 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.472 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.403 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.331 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.050 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.817 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.626 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.494 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.304 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.200 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.168 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.070 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.844 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.540 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.412 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.236 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.128 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.747 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.069 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.215 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.343 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.649 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.004 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.580 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.430 | 
     | \tx_core/tx_crc/crcpkt1 /U5122                    | B ^ -> Y v   | OAI21X1 | 0.243 | 0.192 |   7.871 |    3.622 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[26]       | D v          | DFFSR   | 0.243 | 0.001 |   7.871 |    3.622 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.249 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.300 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.448 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.499 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.673 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.725 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.764 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.029 | 0.035 |   0.550 |    4.799 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[26]        | CLK ^        | DFFSR  | 0.029 | 0.003 |   0.553 |    4.802 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.555
- Setup                         0.131
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.624
- Arrival Time                  7.869
= Slack Time                   -4.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.245 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.194 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.046 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.954 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.666 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.477 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.339 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.248 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.190 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.109 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.951 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.762 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.649 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.554 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.468 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.399 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.327 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.046 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.813 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.622 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.490 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.301 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.196 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.165 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.066 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.840 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.536 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.408 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.233 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.132 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.751 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.073 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.219 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.347 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.653 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.007 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.584 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.434 | 
     | \tx_core/tx_crc/crcpkt1 /U5086                    | B ^ -> Y v   | OAI21X1 | 0.241 | 0.190 |   7.868 |    3.623 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8]        | D v          | DFFSR   | 0.241 | 0.001 |   7.869 |    3.624 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.245 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.296 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.445 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.495 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.669 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.721 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.761 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I1            | A v -> Y ^   | INVX8  | 0.054 | 0.036 |   0.551 |    4.796 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8]         | CLK ^        | DFFSR  | 0.055 | 0.004 |   0.555 |    4.800 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[6] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.553
- Setup                         0.130
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.623
- Arrival Time                  7.867
= Slack Time                   -4.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.244 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.193 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.045 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.953 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.665 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.476 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.338 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.247 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.189 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.108 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.950 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.761 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.648 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.553 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.467 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.398 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.326 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.045 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.812 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.621 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.489 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.300 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.195 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.164 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.065 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.839 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.535 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.407 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.232 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.133 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.752 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.074 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.220 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.348 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.654 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.008 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.585 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.435 | 
     | \tx_core/tx_crc/crcpkt1 /U5082                    | B ^ -> Y v   | OAI21X1 | 0.241 | 0.187 |   7.866 |    3.622 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[6]        | D v          | DFFSR   | 0.241 | 0.001 |   7.867 |    3.623 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.244 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.295 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.444 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.494 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.668 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.720 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.760 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.029 | 0.035 |   0.550 |    4.794 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[6]         | CLK ^        | DFFSR  | 0.029 | 0.003 |   0.553 |    4.797 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.557
- Setup                         0.131
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.625
- Arrival Time                  7.869
= Slack Time                   -4.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.244 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.193 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.045 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.953 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.665 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.475 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.338 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.247 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.189 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.107 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.949 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.761 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.648 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.553 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.467 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.398 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.326 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.045 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.811 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.621 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.488 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.299 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.194 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.163 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.064 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.839 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.535 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.407 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.231 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.133 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.752 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.075 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.221 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.348 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.654 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.009 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.585 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.435 | 
     | \tx_core/tx_crc/crcpkt1 /U5104                    | B ^ -> Y v   | OAI21X1 | 0.241 | 0.190 |   7.869 |    3.625 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17]       | D v          | DFFSR   | 0.241 | 0.001 |   7.869 |    3.625 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.244 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.295 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.443 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.494 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.668 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.720 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.759 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I1            | A v -> Y ^   | INVX8  | 0.054 | 0.036 |   0.551 |    4.795 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17]        | CLK ^        | DFFSR  | 0.056 | 0.006 |   0.557 |    4.800 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[4] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.559
- Setup                         0.130
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.630
- Arrival Time                  7.864
= Slack Time                   -4.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.234 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.183 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.035 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.943 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.655 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.466 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.328 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.237 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.180 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.098 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.940 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.751 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.639 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.544 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.457 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.388 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.316 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.036 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.802 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.611 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.479 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.290 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.185 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.154 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.055 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.830 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.525 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.397 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.222 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.143 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.761 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.084 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.230 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.358 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.664 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.018 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.594 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.444 | 
     | \tx_core/tx_crc/crcpkt1 /U5078                    | A ^ -> Y v   | OAI21X1 | 0.230 | 0.185 |   7.864 |    3.630 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[4]        | D v          | DFFSR   | 0.230 | 0.000 |   7.864 |    3.630 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.234 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.285 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.434 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.484 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.658 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.710 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.750 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I3            | A v -> Y ^   | INVX8  | 0.064 | 0.040 |   0.555 |    4.789 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[4]         | CLK ^        | DFFSR  | 0.065 | 0.004 |   0.560 |    4.794 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[21] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.565
- Setup                         0.131
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.634
- Arrival Time                  7.864
= Slack Time                   -4.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.229 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.178 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.030 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.938 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.650 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.461 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.323 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.232 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.174 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.092 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.935 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.746 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.633 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.538 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.452 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.383 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.311 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.030 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.797 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.606 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.474 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.285 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.180 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.149 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.050 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.824 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.520 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.392 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.217 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.148 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.767 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.089 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.235 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.363 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.669 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.024 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.600 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.450 | 
     | \tx_core/tx_crc/crcpkt1 /U5112                    | B ^ -> Y v   | OAI21X1 | 0.235 | 0.184 |   7.863 |    3.634 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[21]       | D v          | DFFSR   | 0.235 | 0.000 |   7.864 |    3.634 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.229 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.280 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.428 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.479 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.653 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.705 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.744 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I3            | A v -> Y ^   | INVX8  | 0.064 | 0.040 |   0.555 |    4.784 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[21]        | CLK ^        | DFFSR  | 0.068 | 0.010 |   0.565 |    4.794 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[25] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.553
- Setup                         0.125
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.627
- Arrival Time                  7.856
= Slack Time                   -4.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.229 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.178 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.030 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.938 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.650 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.461 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.323 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.232 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.174 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.092 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.934 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.746 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.633 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.538 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.452 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.383 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.311 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.030 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.796 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.606 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.474 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.284 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.179 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.148 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.049 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.824 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.520 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.392 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.216 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.148 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.767 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.090 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.236 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.363 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.669 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.024 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.600 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.450 | 
     | \tx_core/tx_crc/crcpkt1 /U5120                    | B ^ -> Y v   | OAI21X1 | 0.228 | 0.177 |   7.856 |    3.627 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[25]       | D v          | DFFSR   | 0.228 | 0.000 |   7.856 |    3.627 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.229 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.280 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.428 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.479 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.653 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.705 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.744 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.029 | 0.035 |   0.550 |    4.779 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[25]        | CLK ^        | DFFSR  | 0.029 | 0.003 |   0.553 |    4.782 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[1] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.565
- Setup                         0.131
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.634
- Arrival Time                  7.861
= Slack Time                   -4.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.228 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.177 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.028 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.936 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.649 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.459 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.322 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.231 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.173 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.091 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.933 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.745 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.632 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.537 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.450 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.382 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.309 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.029 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.795 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.605 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.472 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.283 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.178 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.147 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.048 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.823 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.518 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.391 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.215 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.149 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.768 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.091 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.237 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.365 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.671 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.025 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.601 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.451 | 
     | \tx_core/tx_crc/crcpkt1 /U5072                    | B ^ -> Y v   | OAI21X1 | 0.232 | 0.182 |   7.861 |    3.634 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[1]        | D v          | DFFSR   | 0.232 | 0.000 |   7.861 |    3.634 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.228 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.279 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.427 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.478 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.651 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.703 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.743 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I2            | A v -> Y ^   | INVX8  | 0.073 | 0.042 |   0.557 |    4.785 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[1]         | CLK ^        | DFFSR  | 0.076 | 0.008 |   0.565 |    4.792 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[18] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.559
- Setup                         0.129
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.630
- Arrival Time                  7.857
= Slack Time                   -4.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.227 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.176 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.028 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.936 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.648 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.458 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.321 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.230 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.172 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.090 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.932 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.744 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.631 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.536 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.450 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.381 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.309 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.028 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.794 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.604 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.471 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.282 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.177 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.146 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.047 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.822 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.517 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.390 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.214 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.150 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.769 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.092 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.238 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.365 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.671 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.026 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.602 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.452 | 
     | \tx_core/tx_crc/crcpkt1 /U5106                    | B ^ -> Y v   | OAI21X1 | 0.228 | 0.178 |   7.857 |    3.630 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[18]       | D v          | DFFSR   | 0.228 | 0.000 |   7.857 |    3.630 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.227 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.278 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.426 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.477 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.651 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.703 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.742 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I3            | A v -> Y ^   | INVX8  | 0.064 | 0.040 |   0.555 |    4.782 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[18]        | CLK ^        | DFFSR  | 0.065 | 0.004 |   0.559 |    4.786 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.553
- Setup                         0.124
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.629
- Arrival Time                  7.852
= Slack Time                   -4.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.224 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.173 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.024 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.932 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.645 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.455 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.318 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.227 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.169 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.087 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.929 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.741 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.628 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.533 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.446 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.378 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.305 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.025 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.791 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.601 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.468 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.279 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.174 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.143 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.044 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.819 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.514 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.387 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.211 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.153 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.772 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.095 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.241 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.368 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.674 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.029 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.605 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.455 | 
     | \tx_core/tx_crc/crcpkt1 /U5092                    | B ^ -> Y v   | OAI21X1 | 0.223 | 0.174 |   7.852 |    3.629 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11]       | D v          | DFFSR   | 0.223 | 0.000 |   7.852 |    3.629 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.224 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.275 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.423 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.474 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.647 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.699 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.739 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.029 | 0.035 |   0.550 |    4.774 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11]        | CLK ^        | DFFSR  | 0.029 | 0.003 |   0.553 |    4.776 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[16] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.553
- Setup                         0.124
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.628
- Arrival Time                  7.852
= Slack Time                   -4.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.224 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.173 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.024 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.932 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.645 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.455 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.318 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.227 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.169 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.087 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.929 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.741 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.628 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.533 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.446 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.378 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.305 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.025 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.791 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.601 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.468 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.279 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.174 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.143 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.044 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.819 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.514 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.387 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.211 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.153 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.772 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.095 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.241 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.369 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.675 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.029 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.605 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.455 | 
     | \tx_core/tx_crc/crcpkt1 /U5102                    | B ^ -> Y v   | OAI21X1 | 0.224 | 0.173 |   7.852 |    3.628 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[16]       | D v          | DFFSR   | 0.224 | 0.000 |   7.852 |    3.628 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.224 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.275 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.423 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.474 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.647 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.699 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.739 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.029 | 0.035 |   0.550 |    4.774 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[16]        | CLK ^        | DFFSR  | 0.029 | 0.003 |   0.553 |    4.776 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.570
- Setup                         0.131
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.639
- Arrival Time                  7.857
= Slack Time                   -4.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.218 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.167 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.019 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.927 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.639 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.450 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.312 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.221 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.163 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.081 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.923 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.735 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.622 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.527 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.441 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.372 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.300 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.019 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.785 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.595 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.463 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.273 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.168 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.137 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.039 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.813 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.509 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.381 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.205 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.159 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.778 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.100 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.246 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.374 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.680 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.035 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.611 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.461 | 
     | \tx_core/tx_crc/crcpkt1 /U5108                    | B ^ -> Y v   | OAI21X1 | 0.227 | 0.178 |   7.857 |    3.639 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19]       | D v          | DFFSR   | 0.227 | 0.000 |   7.857 |    3.639 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.218 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.269 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.417 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.468 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.642 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.694 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.733 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I2            | A v -> Y ^   | INVX8  | 0.073 | 0.042 |   0.557 |    4.775 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19]        | CLK ^        | DFFSR  | 0.079 | 0.013 |   0.570 |    4.788 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[23] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.565
- Setup                         0.130
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.635
- Arrival Time                  7.853
= Slack Time                   -4.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.218 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.167 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.018 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.926 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.639 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.449 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.312 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.221 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.163 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.081 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.923 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.735 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.622 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.527 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.440 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.372 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.299 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.019 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.785 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.595 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.462 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.273 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.168 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.137 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.038 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.813 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.508 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.381 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.205 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.159 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.778 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.101 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.247 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.374 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.680 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.035 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.611 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.461 | 
     | \tx_core/tx_crc/crcpkt1 /U5116                    | B ^ -> Y v   | OAI21X1 | 0.224 | 0.174 |   7.853 |    3.635 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[23]       | D v          | DFFSR   | 0.224 | 0.000 |   7.853 |    3.635 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.218 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.269 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.417 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.468 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.641 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.693 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.733 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I2            | A v -> Y ^   | INVX8  | 0.073 | 0.042 |   0.557 |    4.775 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[23]        | CLK ^        | DFFSR  | 0.077 | 0.008 |   0.565 |    4.783 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[0] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.570
- Setup                         0.130
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.640
- Arrival Time                  7.854
= Slack Time                   -4.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.214 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.163 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.015 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.923 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.635 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.446 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.308 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.217 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.160 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.078 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.920 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.731 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.619 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.524 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.437 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.368 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.296 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -2.016 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.782 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.591 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.459 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -1.270 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -1.165 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -1.134 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -1.035 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.810 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.505 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.377 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |   -0.202 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.163 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    0.781 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.104 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.250 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.378 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    1.684 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.038 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.614 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.679 |    3.464 | 
     | \tx_core/tx_crc/crcpkt1 /U5070                    | B ^ -> Y v   | OAI21X1 | 0.223 | 0.175 |   7.854 |    3.639 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[0]        | D v          | DFFSR   | 0.223 | 0.000 |   7.854 |    3.640 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.214 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.265 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.414 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.464 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.638 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.690 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.730 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I2            | A v -> Y ^   | INVX8  | 0.073 | 0.042 |   0.557 |    4.772 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[0]         | CLK ^        | DFFSR  | 0.078 | 0.013 |   0.570 |    4.784 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[17] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.612
- Setup                         1.042
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.769
- Arrival Time                  6.980
= Slack Time                   -4.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -4.211 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |   -4.160 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |   -4.012 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.299 | 0.092 |   0.291 |   -3.920 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.279 | 0.288 |   0.579 |   -3.632 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.189 |   0.768 |   -3.442 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.138 |   0.906 |   -3.305 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.997 |   -3.214 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   1.055 |   -3.156 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   1.137 |   -3.074 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   1.295 |   -2.916 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.189 |   1.483 |   -2.728 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   1.596 |   -2.615 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.691 |   -2.520 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.777 |   -2.434 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.846 |   -2.365 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.914 |   -2.297 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.927 |   -2.284 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   2.145 |   -2.066 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   2.271 |   -1.940 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   2.393 |   -1.817 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.808 |   -1.403 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.945 |   -1.266 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   3.480 |   -0.731 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.662 |   -0.549 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.759 |   -0.452 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   4.068 |   -0.142 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   4.302 |    0.092 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   4.556 |    0.346 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   5.368 |    1.157 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.660 |    1.449 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.801 |    1.590 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.908 |    1.697 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   6.065 |    1.855 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   6.282 |    2.072 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.631 |    2.420 | 
     | \tx_core/tx_crc/crcpkt0 /U4067                    | C ^ -> Y v   | AOI22X1  | 0.294 | 0.249 |   6.880 |    2.669 | 
     | \tx_core/tx_crc/crcpkt0 /U4068                    | A v -> Y ^   | INVX1    | 0.034 | 0.100 |   6.980 |    2.769 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[17]        | D ^          | DFFPOSX1 | 0.034 | 0.000 |   6.980 |    2.769 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    4.211 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.262 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.410 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.461 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.653 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.723 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.759 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.815 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[17]         | CLK ^        | DFFPOSX1 | 0.093 | 0.007 |   0.612 |    4.823 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q   (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.416
+ Time Given                   -0.771
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 1.394
- Arrival Time                  5.598
= Slack Time                   -4.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -4.204 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -4.153 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -4.004 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.912 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.624 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.435 | 
     | \tx_core/axi_master /U1961                         | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.298 | 
     | \tx_core/axi_master /U1962                         | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -3.207 | 
     | \tx_core/axi_master /U1017                         | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -3.149 | 
     | \tx_core/axi_master /U604                          | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -3.067 | 
     | \tx_core/axi_master /U574                          | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.909 | 
     | \tx_core/axi_master /U566                          | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.721 | 
     | \tx_core/axi_master /U840                          | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.608 | 
     | \tx_core/axi_master /FE_OFCC851_n914               | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.513 | 
     | \tx_core/axi_master /U122                          | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.426 | 
     | \tx_core/axi_master /U562                          | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.357 | 
     | \tx_core/axi_master /U182                          | B v -> Y v   | OR2X2   | 0.026 | 0.068 |   1.914 |   -2.290 | 
     | \tx_core/axi_master /U74                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   1.927 |   -2.277 | 
     | \tx_core/axi_master /U75                           | A ^ -> Y ^   | AND2X2  | 0.418 | 0.218 |   2.145 |   -2.059 | 
     | \tx_core/axi_master /U385                          | A ^ -> Y v   | INVX4   | 0.182 | 0.126 |   2.271 |   -1.933 | 
     | \tx_core/axi_master /U384                          | A v -> Y ^   | INVX4   | 0.551 | 0.241 |   2.512 |   -1.692 | 
     | \tx_core/axi_master /U2941                         | S ^ -> Y ^   | MUX2X1  | 0.210 | 0.359 |   2.871 |   -1.333 | 
     | \tx_core/axi_master /U527                          | A ^ -> Y v   | INVX2   | 0.768 | 0.230 |   3.100 |   -1.103 | 
     | \tx_core/tx_crc/crcpkt0 /U2030                     | B v -> Y ^   | NAND3X1 | 0.510 | 0.654 |   3.755 |   -0.449 | 
     | \tx_core/tx_crc/crcpkt0 /U2033                     | A ^ -> Y v   | INVX1   | 0.132 | 0.165 |   3.920 |   -0.283 | 
     | \tx_core/tx_crc/crcpkt0 /U778                      | A v -> Y ^   | INVX1   | 0.069 | 0.092 |   4.012 |   -0.191 | 
     | \tx_core/tx_crc/crcpkt0 /U249                      | A ^ -> Y ^   | OR2X1   | 0.043 | 0.057 |   4.069 |   -0.135 | 
     | \tx_core/tx_crc/crcpkt0 /U246                      | B ^ -> Y ^   | OR2X1   | 0.128 | 0.123 |   4.192 |   -0.011 | 
     | \tx_core/tx_crc/crcpkt0 /U2036                     | B ^ -> Y ^   | OR2X2   | 0.956 | 0.414 |   4.606 |    0.403 | 
     | \tx_core/tx_crc/crcpkt0 /U3                        | A ^ -> Y v   | INVX2   | 0.843 | 0.823 |   5.429 |    1.226 | 
     | \tx_core/tx_crc/crcpkt0 /U5083                     | A v -> Y v   | AND2X1  | 0.191 | 0.168 |   5.598 |    1.394 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | D v          | LATCH   | 0.191 | 0.000 |   5.598 |    1.394 | 
     | ch                                                 |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.929 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    6.012 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    6.125 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.377 | 0.152 |   2.073 |    6.277 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.253 | 0.237 |   2.310 |    6.514 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/U1  | A v -> Y ^   | INVX8 | 0.135 | 0.106 |   2.416 |    6.619 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | CLK ^        | LATCH | 0.135 | 0.000 |   2.416 |    6.619 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.612
- Setup                         1.073
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.740
- Arrival Time                  6.913
= Slack Time                   -4.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -4.173 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |   -4.122 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |   -3.974 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.299 | 0.092 |   0.291 |   -3.882 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.279 | 0.288 |   0.579 |   -3.594 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.189 |   0.768 |   -3.405 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.138 |   0.906 |   -3.267 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.997 |   -3.176 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   1.055 |   -3.118 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   1.137 |   -3.036 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   1.295 |   -2.878 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.189 |   1.483 |   -2.690 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   1.596 |   -2.577 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.691 |   -2.482 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.777 |   -2.396 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.846 |   -2.327 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.914 |   -2.259 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.927 |   -2.246 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   2.145 |   -2.028 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   2.271 |   -1.902 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   2.393 |   -1.780 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.808 |   -1.365 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.945 |   -1.228 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   3.480 |   -0.693 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.662 |   -0.511 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.759 |   -0.414 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   4.068 |   -0.105 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   4.302 |    0.130 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   4.556 |    0.384 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   5.368 |    1.195 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.660 |    1.487 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.801 |    1.628 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.908 |    1.735 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   6.065 |    1.892 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   6.282 |    2.109 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.631 |    2.458 | 
     | \tx_core/tx_crc/crcpkt0 /U3659                    | C ^ -> Y v   | AOI22X1  | 0.158 | 0.209 |   6.840 |    2.667 | 
     | \tx_core/tx_crc/crcpkt0 /U3660                    | A v -> Y ^   | INVX1    | 0.028 | 0.072 |   6.912 |    2.739 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11]        | D ^          | DFFPOSX1 | 0.028 | 0.000 |   6.913 |    2.740 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    4.173 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.224 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.372 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.423 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.615 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.685 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.721 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.777 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.093 | 0.008 |   0.612 |    4.785 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.610
- Setup                         0.951
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.859
- Arrival Time                  7.009
= Slack Time                   -4.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -4.150 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |   -4.099 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |   -3.951 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.299 | 0.092 |   0.291 |   -3.859 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.279 | 0.288 |   0.579 |   -3.571 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.189 |   0.768 |   -3.382 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.138 |   0.906 |   -3.244 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.997 |   -3.153 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   1.055 |   -3.095 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   1.137 |   -3.014 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   1.295 |   -2.856 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.189 |   1.483 |   -2.667 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   1.596 |   -2.554 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.691 |   -2.459 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.777 |   -2.373 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.846 |   -2.304 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.914 |   -2.236 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.927 |   -2.224 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   2.145 |   -2.005 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   2.271 |   -1.880 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   2.393 |   -1.757 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.808 |   -1.342 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.945 |   -1.206 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   3.480 |   -0.670 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.662 |   -0.489 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.759 |   -0.392 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   4.068 |   -0.082 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   4.302 |    0.152 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   4.556 |    0.406 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   5.368 |    1.217 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.660 |    1.510 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.801 |    1.651 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.908 |    1.758 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   6.065 |    1.915 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   6.282 |    2.132 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.631 |    2.481 | 
     | \tx_core/tx_crc/crcpkt0 /U3031                    | C ^ -> Y v   | AOI22X1  | 0.319 | 0.264 |   6.895 |    2.745 | 
     | \tx_core/tx_crc/crcpkt0 /U3032                    | A v -> Y ^   | INVX1    | 0.053 | 0.114 |   7.009 |    2.859 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4]         | D ^          | DFFPOSX1 | 0.053 | 0.000 |   7.009 |    2.859 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    4.150 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.201 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.350 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.400 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.593 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.662 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.699 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.754 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.093 | 0.006 |   0.610 |    4.761 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.607
- Setup                         0.815
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.993
- Arrival Time                  7.047
= Slack Time                   -4.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -4.054 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |   -4.003 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |   -3.855 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.299 | 0.092 |   0.291 |   -3.763 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.279 | 0.288 |   0.579 |   -3.475 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.189 |   0.768 |   -3.286 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.138 |   0.906 |   -3.148 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.997 |   -3.057 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   1.055 |   -2.999 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   1.137 |   -2.918 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   1.295 |   -2.760 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.189 |   1.483 |   -2.571 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   1.596 |   -2.458 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.691 |   -2.363 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.777 |   -2.277 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.846 |   -2.208 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.914 |   -2.140 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.927 |   -2.128 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   2.145 |   -1.909 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   2.271 |   -1.784 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   2.393 |   -1.661 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.808 |   -1.246 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.945 |   -1.110 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   3.480 |   -0.574 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.662 |   -0.393 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.759 |   -0.296 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   4.068 |    0.014 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   4.302 |    0.248 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   4.556 |    0.502 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   5.368 |    1.313 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.660 |    1.606 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.801 |    1.747 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.908 |    1.854 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   6.065 |    2.011 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   6.282 |    2.228 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.631 |    2.577 | 
     | \tx_core/tx_crc/crcpkt0 /U4378                    | C ^ -> Y v   | AOI22X1  | 0.260 | 0.319 |   6.950 |    2.896 | 
     | \tx_core/tx_crc/crcpkt0 /U4379                    | A v -> Y ^   | INVX1    | 0.032 | 0.097 |   7.047 |    2.992 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23]        | D ^          | DFFPOSX1 | 0.032 | 0.000 |   7.047 |    2.993 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    4.054 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.105 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.254 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.304 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.443 |    4.497 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.566 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.603 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.082 | 0.049 |   0.597 |    4.652 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.085 | 0.010 |   0.607 |    4.661 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.604
- Setup                         0.810
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.994
- Arrival Time                  7.000
= Slack Time                   -4.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -4.006 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |   -3.955 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |   -3.807 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.299 | 0.092 |   0.291 |   -3.715 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.279 | 0.288 |   0.579 |   -3.427 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.189 |   0.768 |   -3.238 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.138 |   0.906 |   -3.100 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.997 |   -3.009 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   1.055 |   -2.951 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   1.137 |   -2.869 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   1.295 |   -2.712 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.189 |   1.483 |   -2.523 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   1.596 |   -2.410 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.691 |   -2.315 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.777 |   -2.229 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.846 |   -2.160 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.914 |   -2.092 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.927 |   -2.079 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   2.145 |   -1.861 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   2.271 |   -1.735 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   2.393 |   -1.613 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.808 |   -1.198 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.945 |   -1.061 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   3.480 |   -0.526 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.662 |   -0.344 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.759 |   -0.247 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   4.068 |    0.062 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   4.302 |    0.296 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   4.556 |    0.550 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   5.368 |    1.362 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.660 |    1.654 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.801 |    1.795 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.908 |    1.902 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   6.065 |    2.059 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   6.282 |    2.276 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.631 |    2.625 | 
     | \tx_core/tx_crc/crcpkt0 /U2591                    | C ^ -> Y v   | AOI22X1  | 0.169 | 0.302 |   6.933 |    2.927 | 
     | \tx_core/tx_crc/crcpkt0 /U2592                    | A v -> Y ^   | INVX1    | 0.016 | 0.067 |   7.000 |    2.994 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]         | D ^          | DFFPOSX1 | 0.016 | 0.000 |   7.000 |    2.994 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    4.006 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.057 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.205 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.256 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.449 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.518 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.555 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.082 | 0.049 |   0.597 |    4.603 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.083 | 0.007 |   0.604 |    4.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.606
- Setup                         0.669
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.138
- Arrival Time                  7.112
= Slack Time                   -3.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -3.975 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |   -3.924 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |   -3.775 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.299 | 0.092 |   0.291 |   -3.683 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.279 | 0.288 |   0.579 |   -3.396 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.189 |   0.768 |   -3.206 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.138 |   0.906 |   -3.069 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.997 |   -2.978 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   1.055 |   -2.920 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   1.137 |   -2.838 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   1.295 |   -2.680 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.189 |   1.483 |   -2.492 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   1.596 |   -2.379 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.691 |   -2.284 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.777 |   -2.197 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.846 |   -2.129 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.914 |   -2.061 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.927 |   -2.048 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   2.145 |   -1.830 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   2.271 |   -1.704 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   2.393 |   -1.581 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.808 |   -1.167 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.945 |   -1.030 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   3.480 |   -0.495 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.662 |   -0.313 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.759 |   -0.216 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   4.068 |    0.094 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   4.302 |    0.328 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   4.556 |    0.582 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   5.368 |    1.393 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.660 |    1.685 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.801 |    1.826 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.908 |    1.934 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   6.065 |    2.091 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   6.282 |    2.308 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.631 |    2.657 | 
     | \tx_core/tx_crc/crcpkt0 /U232                     | A ^ -> Y ^   | AND2X1   | 0.039 | 0.417 |   7.049 |    3.074 | 
     | \tx_core/tx_crc/crcpkt0 /U566                     | A ^ -> Y v   | INVX1    | 0.018 | 0.029 |   7.078 |    3.103 | 
     | \tx_core/tx_crc/crcpkt0 /U2925                    | C v -> Y ^   | OAI21X1  | 0.073 | 0.034 |   7.112 |    3.137 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3]         | D ^          | DFFPOSX1 | 0.073 | 0.000 |   7.112 |    3.138 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.975 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.026 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.174 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.225 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.443 |    4.417 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.487 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.523 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.082 | 0.049 |   0.597 |    4.572 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3]          | CLK ^        | DFFPOSX1 | 0.084 | 0.009 |   0.606 |    4.581 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.603
- Setup                         0.651
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.152
- Arrival Time                  7.104
= Slack Time                   -3.953
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -3.953 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |   -3.902 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |   -3.753 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.299 | 0.092 |   0.291 |   -3.661 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.279 | 0.288 |   0.579 |   -3.374 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.189 |   0.768 |   -3.184 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.138 |   0.906 |   -3.047 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.997 |   -2.956 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   1.055 |   -2.898 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   1.137 |   -2.816 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   1.295 |   -2.658 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.189 |   1.483 |   -2.470 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   1.596 |   -2.357 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.691 |   -2.262 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.777 |   -2.175 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.846 |   -2.107 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.914 |   -2.039 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.927 |   -2.026 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   2.145 |   -1.808 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   2.271 |   -1.682 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   2.393 |   -1.559 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.808 |   -1.145 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.945 |   -1.008 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   3.480 |   -0.473 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.662 |   -0.291 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.759 |   -0.194 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   4.068 |    0.116 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   4.302 |    0.350 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   4.556 |    0.604 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   5.368 |    1.415 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.660 |    1.707 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.801 |    1.848 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.908 |    1.956 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   6.065 |    2.113 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   6.282 |    2.330 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.631 |    2.679 | 
     | \tx_core/tx_crc/crcpkt0 /U221                     | A ^ -> Y ^   | AND2X1   | 0.036 | 0.418 |   7.049 |    3.097 | 
     | \tx_core/tx_crc/crcpkt0 /U767                     | A ^ -> Y v   | INVX1    | 0.014 | 0.025 |   7.075 |    3.122 | 
     | \tx_core/tx_crc/crcpkt0 /U3721                    | C v -> Y ^   | OAI21X1  | 0.068 | 0.030 |   7.104 |    3.152 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12]        | D ^          | DFFPOSX1 | 0.068 | 0.000 |   7.104 |    3.152 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.953 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.004 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.152 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.203 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.395 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.465 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.501 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.082 | 0.049 |   0.597 |    4.550 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12]         | CLK ^        | DFFPOSX1 | 0.083 | 0.006 |   0.603 |    4.556 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.607
- Setup                         0.637
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.170
- Arrival Time                  7.098
= Slack Time                   -3.928
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -3.928 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |   -3.877 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |   -3.729 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.299 | 0.092 |   0.291 |   -3.637 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.279 | 0.288 |   0.579 |   -3.349 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.189 |   0.768 |   -3.159 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.138 |   0.906 |   -3.022 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.997 |   -2.931 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   1.055 |   -2.873 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   1.137 |   -2.791 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   1.295 |   -2.633 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.189 |   1.483 |   -2.445 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   1.596 |   -2.332 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.691 |   -2.237 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.777 |   -2.151 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.846 |   -2.082 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.914 |   -2.014 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.927 |   -2.001 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   2.145 |   -1.783 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   2.271 |   -1.657 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   2.393 |   -1.534 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.808 |   -1.120 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.945 |   -0.983 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   3.480 |   -0.448 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.662 |   -0.266 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.759 |   -0.169 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   4.068 |    0.141 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   4.302 |    0.375 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   4.556 |    0.629 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   5.368 |    1.440 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.660 |    1.732 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.801 |    1.873 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.908 |    1.980 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   6.065 |    2.138 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   6.282 |    2.355 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.631 |    2.703 | 
     | \tx_core/tx_crc/crcpkt0 /U223                     | A ^ -> Y ^   | AND2X1   | 0.041 | 0.417 |   7.048 |    3.120 | 
     | \tx_core/tx_crc/crcpkt0 /U765                     | A ^ -> Y v   | INVX1    | 0.014 | 0.027 |   7.075 |    3.147 | 
     | \tx_core/tx_crc/crcpkt0 /U2777                    | C v -> Y ^   | OAI21X1  | 0.085 | 0.023 |   7.098 |    3.170 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2]         | D ^          | DFFPOSX1 | 0.085 | 0.000 |   7.098 |    3.170 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.928 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    3.979 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.127 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.178 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.370 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.440 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.476 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.082 | 0.049 |   0.597 |    4.525 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2]          | CLK ^        | DFFPOSX1 | 0.085 | 0.009 |   0.607 |    4.535 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_data64_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q   (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.331
+ Time Given                   -1.515
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 0.566
- Arrival Time                  4.493
= Slack Time                   -3.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -3.927 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -3.876 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -3.728 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.636 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.348 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.159 | 
     | \tx_core/axi_master /U1961                         | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -3.021 | 
     | \tx_core/axi_master /U1962                         | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -2.930 | 
     | \tx_core/axi_master /U1017                         | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -2.872 | 
     | \tx_core/axi_master /U604                          | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -2.791 | 
     | \tx_core/axi_master /U574                          | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.633 | 
     | \tx_core/axi_master /U566                          | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.444 | 
     | \tx_core/axi_master /U840                          | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.331 | 
     | \tx_core/axi_master /FE_OFCC851_n914               | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.236 | 
     | \tx_core/axi_master /U122                          | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.150 | 
     | \tx_core/axi_master /U562                          | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.081 | 
     | \tx_core/axi_master /U126                          | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -2.009 | 
     | \tx_core/axi_master /U125                          | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -1.728 | 
     | \tx_core/axi_master /U788                          | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.495 | 
     | \tx_core/axi_master /U505                          | A v -> Y ^   | INVX1   | 0.060 | 0.161 |   2.594 |   -1.333 | 
     | \tx_core/axi_master /U287                          | A ^ -> Y ^   | AND2X2  | 0.016 | 0.038 |   2.632 |   -1.295 | 
     | \tx_core/axi_master /U288                          | A ^ -> Y v   | INVX1   | 0.013 | 0.019 |   2.651 |   -1.276 | 
     | \tx_core/axi_master /U533                          | A v -> Y ^   | INVX1   | 0.478 | 0.007 |   2.658 |   -1.270 | 
     | \tx_core/axi_master /U224                          | C ^ -> Y v   | AOI21X1 | 0.214 | 0.155 |   2.812 |   -1.115 | 
     | \tx_core/axi_master /U528                          | A v -> Y ^   | INVX1   | 0.113 | 0.143 |   2.955 |   -0.972 | 
     | \tx_core/axi_master /U502                          | C ^ -> Y v   | AOI21X1 | 0.023 | 0.049 |   3.004 |   -0.923 | 
     | \tx_core/axi_master /U195                          | C v -> Y ^   | NAND3X1 | 0.073 | 0.057 |   3.061 |   -0.866 | 
     | \tx_core/axi_master /U88                           | A ^ -> Y v   | INVX1   | 0.008 | 0.033 |   3.095 |   -0.832 | 
     | \tx_core/axi_master /U499                          | A v -> Y ^   | INVX1   | 0.246 | 0.171 |   3.266 |   -0.661 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A ^ -> Y v   | INVX2   | 0.521 | 0.231 |   3.497 |   -0.430 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C v -> Y ^   | NAND3X1 | 0.380 | 0.216 |   3.713 |   -0.214 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A ^ -> Y ^   | BUFX2   | 0.136 | 0.041 |   3.754 |   -0.173 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A ^ -> Y ^   | OR2X2   | 0.772 | 0.368 |   4.123 |    0.196 | 
     | \tx_core/tx_crc/crcpkt1 /U2025                     | A ^ -> Y v   | OAI21X1 | 0.236 | 0.370 |   4.492 |    0.565 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/lat | D v          | LATCH   | 0.236 | 0.000 |   4.493 |    0.566 | 
     | ch                                                 |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.652 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    5.735 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    5.848 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    5.959 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8 | 0.252 | 0.199 |   2.231 |    6.158 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/U1  | A v -> Y ^   | INVX8 | 0.130 | 0.100 |   2.331 |    6.258 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/lat | CLK ^        | LATCH | 0.130 | 0.000 |   2.331 |    6.258 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.606
- Setup                         0.615
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.191
- Arrival Time                  7.104
= Slack Time                   -3.913
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -3.913 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |   -3.862 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |   -3.714 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.299 | 0.092 |   0.291 |   -3.622 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.279 | 0.288 |   0.579 |   -3.334 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.189 |   0.768 |   -3.145 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.138 |   0.906 |   -3.007 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.997 |   -2.916 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   1.055 |   -2.858 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   1.137 |   -2.776 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   1.295 |   -2.618 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.189 |   1.483 |   -2.430 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   1.596 |   -2.317 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.691 |   -2.222 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.777 |   -2.136 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.846 |   -2.067 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.914 |   -1.999 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.927 |   -1.986 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   2.145 |   -1.768 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   2.271 |   -1.642 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   2.393 |   -1.520 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.808 |   -1.105 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.945 |   -0.968 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   3.480 |   -0.433 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.662 |   -0.251 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.759 |   -0.154 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   4.068 |    0.155 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   4.302 |    0.390 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   4.556 |    0.644 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   5.368 |    1.455 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.660 |    1.747 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.801 |    1.888 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.908 |    1.995 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   6.065 |    2.152 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   6.282 |    2.369 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.631 |    2.718 | 
     | \tx_core/tx_crc/crcpkt0 /U222                     | A ^ -> Y ^   | AND2X1   | 0.041 | 0.418 |   7.049 |    3.136 | 
     | \tx_core/tx_crc/crcpkt0 /U574                     | A ^ -> Y v   | INVX1    | 0.014 | 0.027 |   7.076 |    3.163 | 
     | \tx_core/tx_crc/crcpkt0 /U4566                    | C v -> Y ^   | OAI21X1  | 0.089 | 0.028 |   7.104 |    3.191 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27]        | D ^          | DFFPOSX1 | 0.089 | 0.000 |   7.104 |    3.191 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.913 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    3.964 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.112 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.163 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.355 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.425 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.462 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.082 | 0.049 |   0.597 |    4.510 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27]         | CLK ^        | DFFPOSX1 | 0.084 | 0.009 |   0.606 |    4.519 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data32_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\dch_cur_state_reg[0] /Q          (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.373
+ Time Given                   -1.037
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 1.086
- Arrival Time                  4.994
= Slack Time                   -3.908
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -3.908 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -3.857 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -3.709 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.617 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8   | 0.275 | 0.308 |   0.599 |   -3.309 | 
     | \tx_core/axi_master /\dch_cur_state_reg[0]         | CLK ^ -> Q v | DFFSR   | 0.017 | 0.159 |   0.759 |   -3.149 | 
     | \tx_core/axi_master /U2413                         | A v -> Y ^   | INVX1   | 0.184 | 0.135 |   0.893 |   -3.015 | 
     | \tx_core/axi_master /U719                          | A ^ -> Y v   | NOR3X1  | 0.036 | 0.088 |   0.981 |   -2.927 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v   | BUFX2   | 0.257 | 0.139 |   1.120 |   -2.788 | 
     | \tx_core/axi_master /U91                           | C v -> Y ^   | NAND3X1 | 0.218 | 0.202 |   1.322 |   -2.586 | 
     | \tx_core/axi_master /U180                          | A ^ -> Y v   | INVX1   | 0.062 | 0.116 |   1.438 |   -2.470 | 
     | \tx_core/axi_master /U228                          | A v -> Y v   | AND2X2  | 0.072 | 0.093 |   1.532 |   -2.376 | 
     | \tx_core/axi_master /U87                           | A v -> Y ^   | INVX4   | 0.256 | 0.137 |   1.668 |   -2.240 | 
     | \tx_core/axi_master /U202                          | A ^ -> Y v   | NOR2X1  | 0.046 | 0.120 |   1.788 |   -2.120 | 
     | \tx_core/axi_master /U227                          | B v -> Y ^   | NAND2X1 | 0.042 | 0.031 |   1.819 |   -2.089 | 
     | \tx_core/axi_master /U185                          | B ^ -> Y v   | NOR2X1  | 0.046 | 0.043 |   1.862 |   -2.046 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^   | NAND3X1 | 0.550 | 0.356 |   2.218 |   -1.690 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v   | INVX1   | 0.136 | 0.179 |   2.398 |   -1.511 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^   | INVX1   | 0.874 | 0.592 |   2.989 |   -0.919 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v   | AOI21X1 | 0.429 | 0.314 |   3.303 |   -0.605 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^   | INVX1   | 0.125 | 0.183 |   3.486 |   -0.422 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v   | NOR3X1  | 0.111 | 0.119 |   3.604 |   -0.304 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^   | NAND2X1 | 0.282 | 0.211 |   3.815 |   -0.093 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v   | INVX1   | 0.026 | 0.102 |   3.917 |    0.009 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^   | NAND3X1 | 0.324 | 0.152 |   4.069 |    0.161 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v   | INVX1   | 0.072 | 0.129 |   4.199 |    0.291 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^   | INVX1   | 0.026 | 0.032 |   4.231 |    0.323 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^   | BUFX2   | 0.316 | 0.197 |   4.428 |    0.520 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^   | OR2X2   | 0.197 | 0.146 |   4.574 |    0.665 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v   | INVX1   | 0.301 | 0.263 |   4.836 |    0.928 | 
     | \tx_core/tx_crc/crcpkt0 /U242                      | B v -> Y v   | AND2X1  | 0.208 | 0.156 |   4.992 |    1.084 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/lat | D v          | LATCH   | 0.208 | 0.002 |   4.994 |    1.086 | 
     | ch                                                 |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.633 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    5.716 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    5.829 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.377 | 0.152 |   2.073 |    5.981 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8 | 0.224 | 0.208 |   2.281 |    6.189 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/U1  | A v -> Y ^   | INVX8 | 0.113 | 0.092 |   2.373 |    6.281 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/lat | CLK ^        | LATCH | 0.113 | 0.000 |   2.373 |    6.281 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin8_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q   (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.398
+ Time Given                   -0.494
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 1.654
- Arrival Time                  5.555
= Slack Time                   -3.901
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -3.901 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -3.850 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -3.702 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.610 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.322 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.133 | 
     | \tx_core/axi_master /U1961                         | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -2.995 | 
     | \tx_core/axi_master /U1962                         | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -2.904 | 
     | \tx_core/axi_master /U1017                         | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -2.846 | 
     | \tx_core/axi_master /U604                          | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -2.764 | 
     | \tx_core/axi_master /U574                          | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.607 | 
     | \tx_core/axi_master /U566                          | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.418 | 
     | \tx_core/axi_master /U840                          | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.305 | 
     | \tx_core/axi_master /FE_OFCC851_n914               | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.210 | 
     | \tx_core/axi_master /U122                          | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.124 | 
     | \tx_core/axi_master /U562                          | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.055 | 
     | \tx_core/axi_master /U126                          | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -1.983 | 
     | \tx_core/axi_master /U125                          | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -1.702 | 
     | \tx_core/axi_master /U788                          | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.469 | 
     | \tx_core/axi_master /U386                          | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.278 | 
     | \tx_core/axi_master /U2908                         | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.146 | 
     | \tx_core/axi_master /U2909                         | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -0.957 | 
     | \tx_core/tx_crc/crcpkt1 /U23                       | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -0.852 | 
     | \tx_core/tx_crc/crcpkt1 /U22                       | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -0.821 | 
     | \tx_core/tx_crc/crcpkt1 /U44                       | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -0.722 | 
     | \tx_core/tx_crc/crcpkt1 /U35                       | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.496 | 
     | \tx_core/tx_crc/crcpkt1 /U36                       | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.192 | 
     | \tx_core/tx_crc/crcpkt1 /U239                      | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.064 | 
     | \tx_core/tx_crc/crcpkt1 /U467                      | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |    0.111 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545           | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.476 | 
     | \tx_core/tx_crc/crcpkt1 /U9                        | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    1.095 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                     | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.417 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                     | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.563 | 
     | \tx_core/tx_crc/crcpkt1 /U2005                     | A ^ -> Y v   | NOR3X1  | 0.327 | 0.090 |   5.555 |    1.653 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/lat | D v          | LATCH   | 0.327 | 0.000 |   5.555 |    1.654 | 
     | ch                                                 |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.626 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    5.709 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    5.822 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    5.933 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8 | 0.260 | 0.250 |   2.281 |    6.182 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/U1  | A v -> Y ^   | INVX8 | 0.134 | 0.117 |   2.398 |    6.299 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/lat | CLK ^        | LATCH | 0.134 | 0.000 |   2.398 |    6.299 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[30] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.564
- Setup                         0.099
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.666
- Arrival Time                  7.539
= Slack Time                   -3.873
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -3.873 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -3.822 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -3.674 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.582 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.294 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -3.105 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -2.967 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -2.876 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -2.818 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -2.737 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.579 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.390 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.277 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.183 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -2.096 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -2.027 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -1.955 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -1.675 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.441 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.250 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -1.118 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -0.929 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -0.824 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -0.793 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -0.694 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.469 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.164 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |   -0.036 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |    0.139 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.504 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    1.123 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.445 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.591 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.719 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    2.025 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.379 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    2.956 | 
     | \tx_core/tx_crc/crcpkt1 /U5130                    | A v -> Y ^   | AOI22X1 | 0.185 | 0.294 |   7.123 |    3.250 | 
     | \tx_core/tx_crc/crcpkt1 /U947                     | A ^ -> Y ^   | BUFX2   | 0.036 | 0.049 |   7.172 |    3.299 | 
     | \tx_core/tx_crc/crcpkt1 /U795                     | A ^ -> Y ^   | AND2X1  | 0.343 | 0.241 |   7.413 |    3.540 | 
     | \tx_core/tx_crc/crcpkt1 /U794                     | A ^ -> Y v   | INVX1   | 0.053 | 0.125 |   7.539 |    3.666 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[30]       | D v          | DFFSR   | 0.053 | 0.000 |   7.539 |    3.666 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    3.873 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    3.924 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.073 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.123 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.297 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.349 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.389 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I3            | A v -> Y ^   | INVX8  | 0.064 | 0.040 |   0.555 |    4.428 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[30]        | CLK ^        | DFFSR  | 0.067 | 0.009 |   0.564 |    4.438 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.608
- Setup                         0.484
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.324
- Arrival Time                  7.084
= Slack Time                   -3.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.120 |       |   0.000 |   -3.760 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |   -3.709 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |   -3.561 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.299 | 0.092 |   0.291 |   -3.469 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.279 | 0.288 |   0.579 |   -3.181 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.189 |   0.768 |   -2.992 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.138 |   0.906 |   -2.854 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.997 |   -2.763 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   1.055 |   -2.705 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   1.137 |   -2.624 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   1.295 |   -2.466 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.189 |   1.483 |   -2.277 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   1.596 |   -2.164 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.691 |   -2.069 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.777 |   -1.983 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.846 |   -1.914 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.914 |   -1.846 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.927 |   -1.834 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   2.145 |   -1.615 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   2.271 |   -1.490 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   2.393 |   -1.367 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.808 |   -0.952 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.945 |   -0.816 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   3.480 |   -0.280 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.662 |   -0.099 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.759 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   4.068 |    0.308 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   4.302 |    0.542 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   4.556 |    0.796 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   5.368 |    1.607 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.660 |    1.900 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.801 |    2.041 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.908 |    2.148 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   6.065 |    2.305 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   6.282 |    2.522 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.631 |    2.871 | 
     | \tx_core/tx_crc/crcpkt0 /U228                     | A ^ -> Y ^   | AND2X1   | 0.043 | 0.392 |   7.023 |    3.263 | 
     | \tx_core/tx_crc/crcpkt0 /U567                     | A ^ -> Y v   | INVX1    | 0.025 | 0.035 |   7.059 |    3.298 | 
     | \tx_core/tx_crc/crcpkt0 /U3367                    | C v -> Y ^   | OAI21X1  | 0.158 | 0.026 |   7.084 |    3.324 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7]         | D ^          | DFFPOSX1 | 0.158 | 0.000 |   7.084 |    3.324 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.760 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    3.811 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    3.960 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.010 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.203 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.272 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.309 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.364 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.092 | 0.004 |   0.608 |    4.368 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_rs/clk_gate_
crc_tx_d_reg /latch/CLK 
Endpoint:   \tx_core/tx_rs/clk_gate_crc_tx_d_reg /latch/D (^) checked with 
trailing edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q            (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.400
+ Time Given                   -3.688
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.538
- Arrival Time                  2.217
= Slack Time                   -3.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                             |              |        |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |        | 0.120 |       |   0.000 |   -3.756 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |   -3.705 | 
     | FECTS_clks_clk___L2_I0                      | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |   -3.556 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y v   | INVX8  | 0.299 | 0.092 |   0.291 |   -3.464 | 
     | FECTS_clks_clk___L4_I5                      | A v -> Y ^   | INVX8  | 0.279 | 0.288 |   0.579 |   -3.176 | 
     | \tx_core/tx_rs/cur_state_reg[0]             | CLK ^ -> Q ^ | DFFSR  | 0.028 | 0.178 |   0.757 |   -2.999 | 
     | U3606                                       | A ^ -> Y v   | INVX1  | 0.558 | 0.333 |   1.090 |   -2.666 | 
     | U1670                                       | A v -> Y v   | OR2X1  | 0.072 | 0.071 |   1.161 |   -2.594 | 
     | U3607                                       | A v -> Y ^   | INVX1  | 0.691 | 0.463 |   1.624 |   -2.131 | 
     | U3599                                       | B ^ -> Y ^   | AND2X1 | 0.419 | 0.266 |   1.890 |   -1.866 | 
     | U3538                                       | A ^ -> Y ^   | AND2X2 | 0.504 | 0.268 |   2.158 |   -1.598 | 
     | \tx_core/tx_rs/clk_gate_crc_tx_d_reg /latch | D ^          | LATCH  | 0.505 | 0.059 |   2.217 |   -1.538 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  v |       | 0.120 |       |   1.725 |    5.480 | 
     | FECTS_clks_clk___L1_I0                      | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    5.564 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    5.677 | 
     | FECTS_clks_clk___L3_I0                      | A v -> Y ^   | INVX8 | 0.377 | 0.152 |   2.073 |    5.829 | 
     | FECTS_clks_clk___L4_I3                      | A ^ -> Y v   | INVX8 | 0.248 | 0.234 |   2.308 |    6.063 | 
     | \tx_core/tx_rs/clk_gate_crc_tx_d_reg /U1    | A v -> Y ^   | INVX8 | 0.127 | 0.092 |   2.400 |    6.155 | 
     | \tx_core/tx_rs/clk_gate_crc_tx_d_reg /latch | CLK ^        | LATCH | 0.127 | 0.000 |   2.400 |    6.156 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.569
- Setup                         0.104
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.665
- Arrival Time                  7.399
= Slack Time                   -3.734
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -3.734 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -3.683 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -3.534 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.442 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.154 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -2.965 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -2.828 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -2.737 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -2.679 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -2.597 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.439 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.251 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.138 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.043 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -1.956 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -1.887 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -1.815 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -1.535 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.301 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.110 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -0.978 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -0.789 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -0.684 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -0.653 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -0.554 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.329 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |   -0.024 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |    0.104 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |    0.279 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.644 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    1.262 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.585 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.731 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.859 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    2.165 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.519 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    3.095 | 
     | \tx_core/tx_crc/crcpkt1 /U5094                    | A v -> Y ^   | AOI22X1 | 0.198 | 0.325 |   7.154 |    3.420 | 
     | \tx_core/tx_crc/crcpkt1 /U939                     | A ^ -> Y ^   | BUFX2   | 0.046 | 0.051 |   7.205 |    3.471 | 
     | \tx_core/tx_crc/crcpkt1 /U779                     | A ^ -> Y ^   | AND2X1  | 0.156 | 0.122 |   7.327 |    3.594 | 
     | \tx_core/tx_crc/crcpkt1 /U778                     | A ^ -> Y v   | INVX1   | 0.021 | 0.071 |   7.398 |    3.665 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12]       | D v          | DFFSR   | 0.021 | 0.000 |   7.399 |    3.665 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    3.733 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    3.784 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    3.933 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    3.983 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.157 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.209 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.249 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I2            | A v -> Y ^   | INVX8  | 0.073 | 0.042 |   0.557 |    4.291 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12]        | CLK ^        | DFFSR  | 0.078 | 0.012 |   0.569 |    4.303 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[2] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.558
- Setup                         0.103
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.655
- Arrival Time                  7.359
= Slack Time                   -3.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -3.705 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -3.654 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -3.505 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.413 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.125 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -2.936 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -2.799 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -2.708 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -2.650 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -2.568 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.410 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.222 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.109 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -2.014 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -1.927 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -1.858 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -1.786 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -1.506 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.272 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.081 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y v   | MUX2X1  | 0.058 | 0.109 |   2.732 |   -0.973 | 
     | \tx_core/axi_master /U2909                        | A v -> Y ^   | INVX1   | 0.357 | 0.253 |   2.985 |   -0.720 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A ^ -> Y v   | NOR2X1  | 0.092 | 0.132 |   3.117 |   -0.588 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A v -> Y ^   | NAND2X1 | 0.064 | 0.071 |   3.187 |   -0.517 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A ^ -> Y v   | INVX1   | 0.057 | 0.064 |   3.251 |   -0.453 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B v -> Y v   | AND2X2  | 0.287 | 0.165 |   3.416 |   -0.288 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A v -> Y ^   | INVX1   | 0.370 | 0.372 |   3.788 |    0.084 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A ^ -> Y v   | INVX1   | 0.073 | 0.139 |   3.927 |    0.223 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B v -> Y v   | AND2X2  | 0.252 | 0.143 |   4.071 |    0.366 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A v -> Y v   | BUFX2   | 0.640 | 0.275 |   4.345 |    0.641 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A v -> Y ^   | INVX2   | 0.826 | 0.812 |   5.157 |    1.453 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C ^ -> Y v   | NAND3X1 | 0.281 | 0.226 |   5.383 |    1.678 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A v -> Y v   | BUFX2   | 0.163 | 0.147 |   5.530 |    1.825 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B v -> Y v   | OR2X2   | 0.165 | 0.120 |   5.649 |    1.945 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A v -> Y ^   | INVX4   | 1.119 | 0.474 |   6.124 |    2.419 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A ^ -> Y ^   | BUFX4   | 0.662 | 0.211 |   6.334 |    2.630 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A ^ -> Y ^   | AND2X2  | 0.646 | 0.554 |   6.888 |    3.183 | 
     | \tx_core/tx_crc/crcpkt1 /U5074                    | A ^ -> Y v   | AOI22X1 | 0.169 | 0.242 |   7.130 |    3.426 | 
     | \tx_core/tx_crc/crcpkt1 /U933                     | A v -> Y v   | BUFX2   | 0.037 | 0.068 |   7.198 |    3.493 | 
     | \tx_core/tx_crc/crcpkt1 /U767                     | A v -> Y v   | AND2X1  | 0.070 | 0.060 |   7.258 |    3.553 | 
     | \tx_core/tx_crc/crcpkt1 /U766                     | A v -> Y ^   | INVX1   | 0.105 | 0.099 |   7.357 |    3.653 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[2]        | D ^          | DFFSR   | 0.105 | 0.002 |   7.359 |    3.655 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    3.705 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    3.756 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    3.904 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    3.954 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.128 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.180 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.220 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I1            | A v -> Y ^   | INVX8  | 0.054 | 0.036 |   0.551 |    4.255 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[2]         | CLK ^        | DFFSR  | 0.056 | 0.007 |   0.558 |    4.262 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[5] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.567
- Setup                         0.102
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.665
- Arrival Time                  7.352
= Slack Time                   -3.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -3.687 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -3.636 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -3.488 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.396 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.108 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -2.919 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -2.781 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -2.690 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -2.632 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -2.550 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.393 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.204 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.091 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -1.996 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -1.910 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -1.841 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -1.769 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -1.488 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.255 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.064 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -0.932 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -0.742 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -0.638 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -0.607 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -0.508 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.282 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |    0.022 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |    0.150 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |    0.325 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.690 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    1.309 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.631 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.777 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.905 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    2.211 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.566 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    3.142 | 
     | \tx_core/tx_crc/crcpkt1 /U5080                    | A v -> Y ^   | AOI22X1 | 0.204 | 0.330 |   7.159 |    3.472 | 
     | \tx_core/tx_crc/crcpkt1 /U935                     | A ^ -> Y ^   | BUFX2   | 0.044 | 0.046 |   7.205 |    3.518 | 
     | \tx_core/tx_crc/crcpkt1 /U771                     | A ^ -> Y ^   | AND2X1  | 0.119 | 0.098 |   7.303 |    3.615 | 
     | \tx_core/tx_crc/crcpkt1 /U770                     | A ^ -> Y v   | INVX1   | 0.009 | 0.050 |   7.352 |    3.665 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[5]        | D v          | DFFSR   | 0.009 | 0.000 |   7.352 |    3.665 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    3.687 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    3.738 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    3.886 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    3.937 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.111 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.163 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.202 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I2            | A v -> Y ^   | INVX8  | 0.073 | 0.042 |   0.557 |    4.244 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[5]         | CLK ^        | DFFSR  | 0.078 | 0.010 |   0.567 |    4.254 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[24] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[24] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.563
- Setup                         0.090
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.673
- Arrival Time                  7.360
= Slack Time                   -3.686
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.120 |       |   0.000 |   -3.686 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.097 | 0.051 |   0.051 |   -3.635 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.104 | 0.148 |   0.199 |   -3.487 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.299 | 0.092 |   0.291 |   -3.395 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.279 | 0.288 |   0.579 |   -3.107 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.189 |   0.768 |   -2.918 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.138 |   0.906 |   -2.780 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.997 |   -2.689 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   1.055 |   -2.632 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   1.137 |   -2.550 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   1.295 |   -2.392 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.189 |   1.483 |   -2.203 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   1.596 |   -2.091 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.691 |   -1.996 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.777 |   -1.909 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.846 |   -1.840 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.918 |   -1.768 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   2.199 |   -1.488 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   2.433 |   -1.254 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.623 |   -1.063 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.755 |   -0.931 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.945 |   -0.742 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   3.050 |   -0.637 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   3.081 |   -0.606 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   3.179 |   -0.507 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   3.405 |   -0.282 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.709 |    0.023 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.837 |    0.151 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.175 |   4.013 |    0.326 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   4.377 |    0.691 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.996 |    1.309 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   5.318 |    1.632 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   5.464 |    1.778 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   5.592 |    1.906 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.898 |    2.212 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   6.253 |    2.566 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.829 |    3.142 | 
     | \tx_core/tx_crc/crcpkt1 /U5118                    | A v -> Y ^   | AOI22X1 | 0.194 | 0.340 |   7.169 |    3.482 | 
     | \tx_core/tx_crc/crcpkt1 /U944                     | A ^ -> Y ^   | BUFX2   | 0.040 | 0.048 |   7.217 |    3.530 | 
     | \tx_core/tx_crc/crcpkt1 /U789                     | A ^ -> Y ^   | AND2X1  | 0.115 | 0.095 |   7.311 |    3.625 | 
     | \tx_core/tx_crc/crcpkt1 /U788                     | A ^ -> Y v   | INVX1   | 0.008 | 0.048 |   7.360 |    3.673 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[24]       | D v          | DFFSR   | 0.008 | 0.000 |   7.360 |    3.673 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    3.686 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    3.737 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    3.886 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    3.936 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.110 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.162 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.202 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I3            | A v -> Y ^   | INVX8  | 0.064 | 0.040 |   0.555 |    4.241 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[24]        | CLK ^        | DFFSR  | 0.066 | 0.008 |   0.563 |    4.249 | 
     +-----------------------------------------------------------------------------------------------------------------+ 

