
bssr-mcu-steeringwheel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a6c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00029be4  08006bf4  08006bf4  00007bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080307d8  080307d8  00032048  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080307d8  080307d8  000317d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080307e0  080307e0  00032048  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080307e0  080307e0  000317e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080307e4  080307e4  000317e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000048  20000000  080307e8  00032000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000823c  20000048  08030830  00032048  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20008284  08030830  00032284  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00032048  2**0
                  CONTENTS, READONLY
 12 .debug_info   000142d6  00000000  00000000  00032078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e87  00000000  00000000  0004634e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001228  00000000  00000000  000491d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e3d  00000000  00000000  0004a400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000253b3  00000000  00000000  0004b23d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000172df  00000000  00000000  000705f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3ef6  00000000  00000000  000878cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016b7c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b84  00000000  00000000  0016b808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0017038c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000048 	.word	0x20000048
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006bdc 	.word	0x08006bdc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000004c 	.word	0x2000004c
 80001c4:	08006bdc 	.word	0x08006bdc

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80004fa:	4b16      	ldr	r3, [pc, #88]	@ (8000554 <MX_DMA_Init+0x60>)
 80004fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80004fe:	4a15      	ldr	r2, [pc, #84]	@ (8000554 <MX_DMA_Init+0x60>)
 8000500:	f043 0302 	orr.w	r3, r3, #2
 8000504:	6493      	str	r3, [r2, #72]	@ 0x48
 8000506:	4b13      	ldr	r3, [pc, #76]	@ (8000554 <MX_DMA_Init+0x60>)
 8000508:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800050a:	f003 0302 	and.w	r3, r3, #2
 800050e:	607b      	str	r3, [r7, #4]
 8000510:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000512:	4b10      	ldr	r3, [pc, #64]	@ (8000554 <MX_DMA_Init+0x60>)
 8000514:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000516:	4a0f      	ldr	r2, [pc, #60]	@ (8000554 <MX_DMA_Init+0x60>)
 8000518:	f043 0301 	orr.w	r3, r3, #1
 800051c:	6493      	str	r3, [r2, #72]	@ 0x48
 800051e:	4b0d      	ldr	r3, [pc, #52]	@ (8000554 <MX_DMA_Init+0x60>)
 8000520:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000522:	f003 0301 	and.w	r3, r3, #1
 8000526:	603b      	str	r3, [r7, #0]
 8000528:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800052a:	2200      	movs	r2, #0
 800052c:	2100      	movs	r1, #0
 800052e:	200c      	movs	r0, #12
 8000530:	f001 fde5 	bl	80020fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000534:	200c      	movs	r0, #12
 8000536:	f001 fdfe 	bl	8002136 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 800053a:	2200      	movs	r2, #0
 800053c:	2100      	movs	r1, #0
 800053e:	2039      	movs	r0, #57	@ 0x39
 8000540:	f001 fddd 	bl	80020fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8000544:	2039      	movs	r0, #57	@ 0x39
 8000546:	f001 fdf6 	bl	8002136 <HAL_NVIC_EnableIRQ>

}
 800054a:	bf00      	nop
 800054c:	3708      	adds	r7, #8
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	40021000 	.word	0x40021000

08000558 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b08a      	sub	sp, #40	@ 0x28
 800055c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055e:	f107 0314 	add.w	r3, r7, #20
 8000562:	2200      	movs	r2, #0
 8000564:	601a      	str	r2, [r3, #0]
 8000566:	605a      	str	r2, [r3, #4]
 8000568:	609a      	str	r2, [r3, #8]
 800056a:	60da      	str	r2, [r3, #12]
 800056c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800056e:	4b57      	ldr	r3, [pc, #348]	@ (80006cc <MX_GPIO_Init+0x174>)
 8000570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000572:	4a56      	ldr	r2, [pc, #344]	@ (80006cc <MX_GPIO_Init+0x174>)
 8000574:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000578:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800057a:	4b54      	ldr	r3, [pc, #336]	@ (80006cc <MX_GPIO_Init+0x174>)
 800057c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800057e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000582:	613b      	str	r3, [r7, #16]
 8000584:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000586:	4b51      	ldr	r3, [pc, #324]	@ (80006cc <MX_GPIO_Init+0x174>)
 8000588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800058a:	4a50      	ldr	r2, [pc, #320]	@ (80006cc <MX_GPIO_Init+0x174>)
 800058c:	f043 0301 	orr.w	r3, r3, #1
 8000590:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000592:	4b4e      	ldr	r3, [pc, #312]	@ (80006cc <MX_GPIO_Init+0x174>)
 8000594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000596:	f003 0301 	and.w	r3, r3, #1
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059e:	4b4b      	ldr	r3, [pc, #300]	@ (80006cc <MX_GPIO_Init+0x174>)
 80005a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005a2:	4a4a      	ldr	r2, [pc, #296]	@ (80006cc <MX_GPIO_Init+0x174>)
 80005a4:	f043 0304 	orr.w	r3, r3, #4
 80005a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005aa:	4b48      	ldr	r3, [pc, #288]	@ (80006cc <MX_GPIO_Init+0x174>)
 80005ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ae:	f003 0304 	and.w	r3, r3, #4
 80005b2:	60bb      	str	r3, [r7, #8]
 80005b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005b6:	4b45      	ldr	r3, [pc, #276]	@ (80006cc <MX_GPIO_Init+0x174>)
 80005b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ba:	4a44      	ldr	r2, [pc, #272]	@ (80006cc <MX_GPIO_Init+0x174>)
 80005bc:	f043 0302 	orr.w	r3, r3, #2
 80005c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005c2:	4b42      	ldr	r3, [pc, #264]	@ (80006cc <MX_GPIO_Init+0x174>)
 80005c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c6:	f003 0302 	and.w	r3, r3, #2
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005ce:	4b3f      	ldr	r3, [pc, #252]	@ (80006cc <MX_GPIO_Init+0x174>)
 80005d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005d2:	4a3e      	ldr	r2, [pc, #248]	@ (80006cc <MX_GPIO_Init+0x174>)
 80005d4:	f043 0308 	orr.w	r3, r3, #8
 80005d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005da:	4b3c      	ldr	r3, [pc, #240]	@ (80006cc <MX_GPIO_Init+0x174>)
 80005dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005de:	f003 0308 	and.w	r3, r3, #8
 80005e2:	603b      	str	r3, [r7, #0]
 80005e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INPUT_IT_GPIO_Port, INPUT_IT_Pin, GPIO_PIN_RESET);
 80005e6:	2200      	movs	r2, #0
 80005e8:	2120      	movs	r1, #32
 80005ea:	4839      	ldr	r0, [pc, #228]	@ (80006d0 <MX_GPIO_Init+0x178>)
 80005ec:	f002 f9b6 	bl	800295c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, INPUT_B0_Pin|INPUT_B1_Pin|DISPLAY_EXTMODE_Pin, GPIO_PIN_SET);
 80005f0:	2201      	movs	r2, #1
 80005f2:	2186      	movs	r1, #134	@ 0x86
 80005f4:	4837      	ldr	r0, [pc, #220]	@ (80006d4 <MX_GPIO_Init+0x17c>)
 80005f6:	f002 f9b1 	bl	800295c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, INPUT_B2_Pin|INPUT_B3_Pin|DISPLAY_DISP_Pin, GPIO_PIN_RESET);
 80005fa:	2200      	movs	r2, #0
 80005fc:	f44f 6141 	mov.w	r1, #3088	@ 0xc10
 8000600:	4834      	ldr	r0, [pc, #208]	@ (80006d4 <MX_GPIO_Init+0x17c>)
 8000602:	f002 f9ab 	bl	800295c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000606:	2200      	movs	r2, #0
 8000608:	2104      	movs	r1, #4
 800060a:	4833      	ldr	r0, [pc, #204]	@ (80006d8 <MX_GPIO_Init+0x180>)
 800060c:	f002 f9a6 	bl	800295c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000610:	2310      	movs	r3, #16
 8000612:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000614:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000618:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061a:	2300      	movs	r3, #0
 800061c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	4619      	mov	r1, r3
 8000624:	482a      	ldr	r0, [pc, #168]	@ (80006d0 <MX_GPIO_Init+0x178>)
 8000626:	f001 ffd7 	bl	80025d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : INPUT_IT_Pin */
  GPIO_InitStruct.Pin = INPUT_IT_Pin;
 800062a:	2320      	movs	r3, #32
 800062c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800062e:	2301      	movs	r3, #1
 8000630:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000632:	2300      	movs	r3, #0
 8000634:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000636:	2300      	movs	r3, #0
 8000638:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(INPUT_IT_GPIO_Port, &GPIO_InitStruct);
 800063a:	f107 0314 	add.w	r3, r7, #20
 800063e:	4619      	mov	r1, r3
 8000640:	4823      	ldr	r0, [pc, #140]	@ (80006d0 <MX_GPIO_Init+0x178>)
 8000642:	f001 ffc9 	bl	80025d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : INPUT_STATE_Pin */
  GPIO_InitStruct.Pin = INPUT_STATE_Pin;
 8000646:	2301      	movs	r3, #1
 8000648:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800064a:	2300      	movs	r3, #0
 800064c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800064e:	2302      	movs	r3, #2
 8000650:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INPUT_STATE_GPIO_Port, &GPIO_InitStruct);
 8000652:	f107 0314 	add.w	r3, r7, #20
 8000656:	4619      	mov	r1, r3
 8000658:	481e      	ldr	r0, [pc, #120]	@ (80006d4 <MX_GPIO_Init+0x17c>)
 800065a:	f001 ffbd 	bl	80025d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : INPUT_B0_Pin INPUT_B1_Pin INPUT_B2_Pin INPUT_B3_Pin
                           DISPLAY_DISP_Pin */
  GPIO_InitStruct.Pin = INPUT_B0_Pin|INPUT_B1_Pin|INPUT_B2_Pin|INPUT_B3_Pin
 800065e:	f640 4316 	movw	r3, #3094	@ 0xc16
 8000662:	617b      	str	r3, [r7, #20]
                          |DISPLAY_DISP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000664:	2301      	movs	r3, #1
 8000666:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	2300      	movs	r3, #0
 800066a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800066c:	2300      	movs	r3, #0
 800066e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000670:	f107 0314 	add.w	r3, r7, #20
 8000674:	4619      	mov	r1, r3
 8000676:	4817      	ldr	r0, [pc, #92]	@ (80006d4 <MX_GPIO_Init+0x17c>)
 8000678:	f001 ffae 	bl	80025d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 800067c:	2304      	movs	r3, #4
 800067e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000680:	2301      	movs	r3, #1
 8000682:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000684:	2300      	movs	r3, #0
 8000686:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000688:	2303      	movs	r3, #3
 800068a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800068c:	f107 0314 	add.w	r3, r7, #20
 8000690:	4619      	mov	r1, r3
 8000692:	4811      	ldr	r0, [pc, #68]	@ (80006d8 <MX_GPIO_Init+0x180>)
 8000694:	f001 ffa0 	bl	80025d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISPLAY_EXTMODE_Pin */
  GPIO_InitStruct.Pin = DISPLAY_EXTMODE_Pin;
 8000698:	2380      	movs	r3, #128	@ 0x80
 800069a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069c:	2301      	movs	r3, #1
 800069e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006a0:	2301      	movs	r3, #1
 80006a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a4:	2300      	movs	r3, #0
 80006a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISPLAY_EXTMODE_GPIO_Port, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	4809      	ldr	r0, [pc, #36]	@ (80006d4 <MX_GPIO_Init+0x17c>)
 80006b0:	f001 ff92 	bl	80025d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80006b4:	2200      	movs	r2, #0
 80006b6:	2100      	movs	r1, #0
 80006b8:	200a      	movs	r0, #10
 80006ba:	f001 fd20 	bl	80020fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80006be:	200a      	movs	r0, #10
 80006c0:	f001 fd39 	bl	8002136 <HAL_NVIC_EnableIRQ>

}
 80006c4:	bf00      	nop
 80006c6:	3728      	adds	r7, #40	@ 0x28
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40021000 	.word	0x40021000
 80006d0:	48000800 	.word	0x48000800
 80006d4:	48000400 	.word	0x48000400
 80006d8:	48000c00 	.word	0x48000c00

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	HAL_GPIO_WritePin(DISPLAY_EXTMODE_GPIO_Port, DISPLAY_EXTMODE_Pin, GPIO_PIN_SET);
 80006e2:	2201      	movs	r2, #1
 80006e4:	2180      	movs	r1, #128	@ 0x80
 80006e6:	4858      	ldr	r0, [pc, #352]	@ (8000848 <main+0x16c>)
 80006e8:	f002 f938 	bl	800295c <HAL_GPIO_WritePin>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ec:	f001 fb94 	bl	8001e18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f0:	f000 f8cc 	bl	800088c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006f4:	f7ff ff30 	bl	8000558 <MX_GPIO_Init>
  MX_DMA_Init();
 80006f8:	f7ff fefc 	bl	80004f4 <MX_DMA_Init>
  MX_SPI1_Init();
 80006fc:	f000 fa08 	bl	8000b10 <MX_SPI1_Init>
  MX_SPI3_Init();
 8000700:	f000 fa40 	bl	8000b84 <MX_SPI3_Init>
  MX_TIM2_Init();
 8000704:	f000 fbcc 	bl	8000ea0 <MX_TIM2_Init>
  MX_TIM4_Init();
 8000708:	f000 fc8c 	bl	8001024 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 800070c:	f000 fdb8 	bl	8001280 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000710:	f000 fc22 	bl	8000f58 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

	// FAULT LIGHT PWM:
	TIM4->CCR1 = 5000;
 8000714:	4b4d      	ldr	r3, [pc, #308]	@ (800084c <main+0x170>)
 8000716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800071a:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800071c:	2100      	movs	r1, #0
 800071e:	484c      	ldr	r0, [pc, #304]	@ (8000850 <main+0x174>)
 8000720:	f004 febc 	bl	800549c <HAL_TIM_PWM_Start>

	// READ LIGHT PWM:
	TIM4->CCR3 = 5000;
 8000724:	4b49      	ldr	r3, [pc, #292]	@ (800084c <main+0x170>)
 8000726:	f241 3288 	movw	r2, #5000	@ 0x1388
 800072a:	63da      	str	r2, [r3, #60]	@ 0x3c
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800072c:	2108      	movs	r1, #8
 800072e:	4848      	ldr	r0, [pc, #288]	@ (8000850 <main+0x174>)
 8000730:	f004 feb4 	bl	800549c <HAL_TIM_PWM_Start>

	// LEFT IND:
	TIM3->CCR2 = 1000;
 8000734:	4b47      	ldr	r3, [pc, #284]	@ (8000854 <main+0x178>)
 8000736:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800073a:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800073c:	2104      	movs	r1, #4
 800073e:	4846      	ldr	r0, [pc, #280]	@ (8000858 <main+0x17c>)
 8000740:	f004 feac 	bl	800549c <HAL_TIM_PWM_Start>

	// RIGHT IND:
	TIM3->CCR3 = 1000;
 8000744:	4b43      	ldr	r3, [pc, #268]	@ (8000854 <main+0x178>)
 8000746:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800074a:	63da      	str	r2, [r3, #60]	@ 0x3c
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800074c:	2108      	movs	r1, #8
 800074e:	4842      	ldr	r0, [pc, #264]	@ (8000858 <main+0x17c>)
 8000750:	f004 fea4 	bl	800549c <HAL_TIM_PWM_Start>


	// SET UP THE DISPLAY
	ls032.spi_handle = &hspi3;
 8000754:	4b41      	ldr	r3, [pc, #260]	@ (800085c <main+0x180>)
 8000756:	4a42      	ldr	r2, [pc, #264]	@ (8000860 <main+0x184>)
 8000758:	601a      	str	r2, [r3, #0]
	ls032.cs_gpio_handle = SPI3_CS_GPIO_Port;
 800075a:	4b40      	ldr	r3, [pc, #256]	@ (800085c <main+0x180>)
 800075c:	4a41      	ldr	r2, [pc, #260]	@ (8000864 <main+0x188>)
 800075e:	605a      	str	r2, [r3, #4]
	ls032.cs_gpio_pin = SPI3_CS_Pin;
 8000760:	4b3e      	ldr	r3, [pc, #248]	@ (800085c <main+0x180>)
 8000762:	2204      	movs	r2, #4
 8000764:	811a      	strh	r2, [r3, #8]
	ls032.extcomin_tim_handle = &htim2;
 8000766:	4b3d      	ldr	r3, [pc, #244]	@ (800085c <main+0x180>)
 8000768:	4a3f      	ldr	r2, [pc, #252]	@ (8000868 <main+0x18c>)
 800076a:	60da      	str	r2, [r3, #12]
	ls032.extcomin_channel = TIM_CHANNEL_2;
 800076c:	4b3b      	ldr	r3, [pc, #236]	@ (800085c <main+0x180>)
 800076e:	2204      	movs	r2, #4
 8000770:	821a      	strh	r2, [r3, #16]
	ls032.extmode_gpio_handle = DISPLAY_EXTMODE_GPIO_Port;
 8000772:	4b3a      	ldr	r3, [pc, #232]	@ (800085c <main+0x180>)
 8000774:	4a34      	ldr	r2, [pc, #208]	@ (8000848 <main+0x16c>)
 8000776:	615a      	str	r2, [r3, #20]
	ls032.extmode_gpio_pin = DISPLAY_EXTMODE_Pin;
 8000778:	4b38      	ldr	r3, [pc, #224]	@ (800085c <main+0x180>)
 800077a:	2280      	movs	r2, #128	@ 0x80
 800077c:	831a      	strh	r2, [r3, #24]
	ls032.disp_gpio_handle = DISPLAY_DISP_GPIO_Port;
 800077e:	4b37      	ldr	r3, [pc, #220]	@ (800085c <main+0x180>)
 8000780:	4a31      	ldr	r2, [pc, #196]	@ (8000848 <main+0x16c>)
 8000782:	61da      	str	r2, [r3, #28]
	ls032.disp_gpio_pin = DISPLAY_DISP_Pin;
 8000784:	4b35      	ldr	r3, [pc, #212]	@ (800085c <main+0x180>)
 8000786:	2210      	movs	r2, #16
 8000788:	841a      	strh	r2, [r3, #32]
	ls032.vram = ls032_vram;
 800078a:	4b34      	ldr	r3, [pc, #208]	@ (800085c <main+0x180>)
 800078c:	4a37      	ldr	r2, [pc, #220]	@ (800086c <main+0x190>)
 800078e:	625a      	str	r2, [r3, #36]	@ 0x24
	ls032.vram_len = ls032_vram_len;
 8000790:	4b37      	ldr	r3, [pc, #220]	@ (8000870 <main+0x194>)
 8000792:	881a      	ldrh	r2, [r3, #0]
 8000794:	4b31      	ldr	r3, [pc, #196]	@ (800085c <main+0x180>)
 8000796:	851a      	strh	r2, [r3, #40]	@ 0x28

	// Assign register memory to references in LS032
	ls032.registers = ls032_registers;
 8000798:	4b30      	ldr	r3, [pc, #192]	@ (800085c <main+0x180>)
 800079a:	4a36      	ldr	r2, [pc, #216]	@ (8000874 <main+0x198>)
 800079c:	62da      	str	r2, [r3, #44]	@ 0x2c
	for (uint8_t i = 0; i < 32; i++)
 800079e:	2300      	movs	r3, #0
 80007a0:	71fb      	strb	r3, [r7, #7]
 80007a2:	e00e      	b.n	80007c2 <main+0xe6>
		ls032.registers[i].str = ls032_registers_text[i];
 80007a4:	79fa      	ldrb	r2, [r7, #7]
 80007a6:	4b2d      	ldr	r3, [pc, #180]	@ (800085c <main+0x180>)
 80007a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80007aa:	79fb      	ldrb	r3, [r7, #7]
 80007ac:	011b      	lsls	r3, r3, #4
 80007ae:	4419      	add	r1, r3
 80007b0:	4613      	mov	r3, r2
 80007b2:	021b      	lsls	r3, r3, #8
 80007b4:	1a9b      	subs	r3, r3, r2
 80007b6:	4a30      	ldr	r2, [pc, #192]	@ (8000878 <main+0x19c>)
 80007b8:	4413      	add	r3, r2
 80007ba:	60cb      	str	r3, [r1, #12]
	for (uint8_t i = 0; i < 32; i++)
 80007bc:	79fb      	ldrb	r3, [r7, #7]
 80007be:	3301      	adds	r3, #1
 80007c0:	71fb      	strb	r3, [r7, #7]
 80007c2:	79fb      	ldrb	r3, [r7, #7]
 80007c4:	2b1f      	cmp	r3, #31
 80007c6:	d9ed      	bls.n	80007a4 <main+0xc8>

	if (LS032_Init(&ls032)) {
 80007c8:	4824      	ldr	r0, [pc, #144]	@ (800085c <main+0x180>)
 80007ca:	f000 ffa5 	bl	8001718 <LS032_Init>
		// TODO: Error Handle
	}

	LS032_Clear(&ls032);
 80007ce:	4823      	ldr	r0, [pc, #140]	@ (800085c <main+0x180>)
 80007d0:	f001 f9b9 	bl	8001b46 <LS032_Clear>
	LS032_DrawLogo(&ls032);
 80007d4:	4821      	ldr	r0, [pc, #132]	@ (800085c <main+0x180>)
 80007d6:	f001 fa29 	bl	8001c2c <LS032_DrawLogo>
	LS032_UpdateManual(&ls032);
 80007da:	4820      	ldr	r0, [pc, #128]	@ (800085c <main+0x180>)
 80007dc:	f001 f966 	bl	8001aac <LS032_UpdateManual>

	// SET UP THE INPUTS LIBRARY
	inputs.sel_gpio_handles = input_sel_gpio_ports;
 80007e0:	4b26      	ldr	r3, [pc, #152]	@ (800087c <main+0x1a0>)
 80007e2:	4a27      	ldr	r2, [pc, #156]	@ (8000880 <main+0x1a4>)
 80007e4:	611a      	str	r2, [r3, #16]
	inputs.sel_gpio_pins = input_sel_gpio_pins;
 80007e6:	4b25      	ldr	r3, [pc, #148]	@ (800087c <main+0x1a0>)
 80007e8:	4a26      	ldr	r2, [pc, #152]	@ (8000884 <main+0x1a8>)
 80007ea:	615a      	str	r2, [r3, #20]
	inputs.it_gpio_handle = INPUT_IT_GPIO_Port;
 80007ec:	4b23      	ldr	r3, [pc, #140]	@ (800087c <main+0x1a0>)
 80007ee:	4a26      	ldr	r2, [pc, #152]	@ (8000888 <main+0x1ac>)
 80007f0:	609a      	str	r2, [r3, #8]
	inputs.it_gpio_pin = INPUT_IT_Pin;
 80007f2:	4b22      	ldr	r3, [pc, #136]	@ (800087c <main+0x1a0>)
 80007f4:	2220      	movs	r2, #32
 80007f6:	819a      	strh	r2, [r3, #12]
	inputs.state_gpio_handle = INPUT_STATE_GPIO_Port;
 80007f8:	4b20      	ldr	r3, [pc, #128]	@ (800087c <main+0x1a0>)
 80007fa:	4a13      	ldr	r2, [pc, #76]	@ (8000848 <main+0x16c>)
 80007fc:	601a      	str	r2, [r3, #0]
	inputs.state_gpio_pin = INPUT_STATE_Pin;
 80007fe:	4b1f      	ldr	r3, [pc, #124]	@ (800087c <main+0x1a0>)
 8000800:	2201      	movs	r2, #1
 8000802:	809a      	strh	r2, [r3, #4]
	inputs.states = 0xFFFF;
 8000804:	4b1d      	ldr	r3, [pc, #116]	@ (800087c <main+0x1a0>)
 8000806:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800080a:	831a      	strh	r2, [r3, #24]
	inputs.states_itmask = 0b0000111111111111;
 800080c:	4b1b      	ldr	r3, [pc, #108]	@ (800087c <main+0x1a0>)
 800080e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8000812:	835a      	strh	r2, [r3, #26]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  LS032_UpdateAsync(&ls032);
 8000814:	4811      	ldr	r0, [pc, #68]	@ (800085c <main+0x180>)
 8000816:	f001 f962 	bl	8001ade <LS032_UpdateAsync>

	  // Delay for screen refresh
	  HAL_Delay(30);
 800081a:	201e      	movs	r0, #30
 800081c:	f001 fb70 	bl	8001f00 <HAL_Delay>

	  // Handle inputs:
	  Inputs_CheckAll(&inputs);
 8000820:	4816      	ldr	r0, [pc, #88]	@ (800087c <main+0x1a0>)
 8000822:	f000 fe6b 	bl	80014fc <Inputs_CheckAll>
	  // Screen Brightness
	  if ((inputs.states >> 8) & 0b1) {
 8000826:	4b15      	ldr	r3, [pc, #84]	@ (800087c <main+0x1a0>)
 8000828:	8b1b      	ldrh	r3, [r3, #24]
 800082a:	0a1b      	lsrs	r3, r3, #8
 800082c:	b29b      	uxth	r3, r3
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	2b00      	cmp	r3, #0
 8000834:	d004      	beq.n	8000840 <main+0x164>
		  TIM4->CCR3 = SCREEN_BRIGHTNESS;
 8000836:	4b05      	ldr	r3, [pc, #20]	@ (800084c <main+0x170>)
 8000838:	f241 3288 	movw	r2, #5000	@ 0x1388
 800083c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800083e:	e7e9      	b.n	8000814 <main+0x138>
	  } else {
		  TIM4->CCR3 = 0;
 8000840:	4b02      	ldr	r3, [pc, #8]	@ (800084c <main+0x170>)
 8000842:	2200      	movs	r2, #0
 8000844:	63da      	str	r2, [r3, #60]	@ 0x3c
	  LS032_UpdateAsync(&ls032);
 8000846:	e7e5      	b.n	8000814 <main+0x138>
 8000848:	48000400 	.word	0x48000400
 800084c:	40000800 	.word	0x40000800
 8000850:	200081ac 	.word	0x200081ac
 8000854:	40000400 	.word	0x40000400
 8000858:	20008160 	.word	0x20008160
 800085c:	20000064 	.word	0x20000064
 8000860:	20008020 	.word	0x20008020
 8000864:	48000c00 	.word	0x48000c00
 8000868:	20008114 	.word	0x20008114
 800086c:	20000094 	.word	0x20000094
 8000870:	20000000 	.word	0x20000000
 8000874:	20005cb8 	.word	0x20005cb8
 8000878:	20005eb8 	.word	0x20005eb8
 800087c:	20007e98 	.word	0x20007e98
 8000880:	20000004 	.word	0x20000004
 8000884:	20000014 	.word	0x20000014
 8000888:	48000800 	.word	0x48000800

0800088c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b096      	sub	sp, #88	@ 0x58
 8000890:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000892:	f107 0314 	add.w	r3, r7, #20
 8000896:	2244      	movs	r2, #68	@ 0x44
 8000898:	2100      	movs	r1, #0
 800089a:	4618      	mov	r0, r3
 800089c:	f006 f963 	bl	8006b66 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a0:	463b      	mov	r3, r7
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
 80008a6:	605a      	str	r2, [r3, #4]
 80008a8:	609a      	str	r2, [r3, #8]
 80008aa:	60da      	str	r2, [r3, #12]
 80008ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008ae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80008b2:	f002 f891 	bl	80029d8 <HAL_PWREx_ControlVoltageScaling>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008bc:	f000 f922 	bl	8000b04 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008c0:	2301      	movs	r3, #1
 80008c2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ca:	2302      	movs	r3, #2
 80008cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008ce:	2303      	movs	r3, #3
 80008d0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008d2:	2301      	movs	r3, #1
 80008d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 8;
 80008d6:	2308      	movs	r3, #8
 80008d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008da:	2307      	movs	r3, #7
 80008dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008de:	2302      	movs	r3, #2
 80008e0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008e2:	2302      	movs	r3, #2
 80008e4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	4618      	mov	r0, r3
 80008ec:	f002 f8ca 	bl	8002a84 <HAL_RCC_OscConfig>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80008f6:	f000 f905 	bl	8000b04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008fa:	230f      	movs	r3, #15
 80008fc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008fe:	2303      	movs	r3, #3
 8000900:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000902:	2300      	movs	r3, #0
 8000904:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000906:	2300      	movs	r3, #0
 8000908:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800090a:	2300      	movs	r3, #0
 800090c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800090e:	463b      	mov	r3, r7
 8000910:	2103      	movs	r1, #3
 8000912:	4618      	mov	r0, r3
 8000914:	f002 fc92 	bl	800323c <HAL_RCC_ClockConfig>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800091e:	f000 f8f1 	bl	8000b04 <Error_Handler>
  }
}
 8000922:	bf00      	nop
 8000924:	3758      	adds	r7, #88	@ 0x58
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
	...

0800092c <Handle_SPI1_RX_START>:
		if ((in >> bit) & 0b1) str[bit] = '1';
		else str[bit] = '0';
	}
}

void Handle_SPI1_RX_START() {
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
	// Reset the buffer and start DMA
	memset(spi1_rx_buf, 0x00, 257);
 8000930:	f240 1201 	movw	r2, #257	@ 0x101
 8000934:	2100      	movs	r1, #0
 8000936:	4805      	ldr	r0, [pc, #20]	@ (800094c <Handle_SPI1_RX_START+0x20>)
 8000938:	f006 f915 	bl	8006b66 <memset>
	HAL_SPI_Receive_DMA(&hspi1, spi1_rx_buf, 257);
 800093c:	f240 1201 	movw	r2, #257	@ 0x101
 8000940:	4902      	ldr	r1, [pc, #8]	@ (800094c <Handle_SPI1_RX_START+0x20>)
 8000942:	4803      	ldr	r0, [pc, #12]	@ (8000950 <Handle_SPI1_RX_START+0x24>)
 8000944:	f003 feb8 	bl	80046b8 <HAL_SPI_Receive_DMA>
}
 8000948:	bf00      	nop
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20007eb8 	.word	0x20007eb8
 8000950:	20007fbc 	.word	0x20007fbc

08000954 <Handle_SPI1_RX_CPLT>:

void Handle_SPI1_RX_CPLT() {
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
	// Stop DMA and parse the packet
	HAL_SPI_DMAStop(&hspi1);
 800095a:	483f      	ldr	r0, [pc, #252]	@ (8000a58 <Handle_SPI1_RX_CPLT+0x104>)
 800095c:	f004 f952 	bl	8004c04 <HAL_SPI_DMAStop>

	if (spi1_rx_buf[0] & 0b10000000) {
 8000960:	4b3e      	ldr	r3, [pc, #248]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	b25b      	sxtb	r3, r3
 8000966:	2b00      	cmp	r3, #0
 8000968:	da55      	bge.n	8000a16 <Handle_SPI1_RX_CPLT+0xc2>
		// DISPLAY CMD
		uint8_t reg  = (spi1_rx_buf[0] & 0b01111100) >> 2;
 800096a:	4b3c      	ldr	r3, [pc, #240]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	109b      	asrs	r3, r3, #2
 8000970:	b2db      	uxtb	r3, r3
 8000972:	f003 031f 	and.w	r3, r3, #31
 8000976:	73fb      	strb	r3, [r7, #15]
		uint8_t prop = (spi1_rx_buf[0] & 0b00000011);
 8000978:	4b38      	ldr	r3, [pc, #224]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	f003 0303 	and.w	r3, r3, #3
 8000980:	73bb      	strb	r3, [r7, #14]
		switch (prop) {
 8000982:	7bbb      	ldrb	r3, [r7, #14]
 8000984:	2b03      	cmp	r3, #3
 8000986:	d860      	bhi.n	8000a4a <Handle_SPI1_RX_CPLT+0xf6>
 8000988:	a201      	add	r2, pc, #4	@ (adr r2, 8000990 <Handle_SPI1_RX_CPLT+0x3c>)
 800098a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800098e:	bf00      	nop
 8000990:	080009a1 	.word	0x080009a1
 8000994:	080009db 	.word	0x080009db
 8000998:	080009ef 	.word	0x080009ef
 800099c:	08000a03 	.word	0x08000a03
			case 0:
				uint16_t pos_x = (((uint16_t)spi1_rx_buf[1]) << 8) | ((uint16_t)spi1_rx_buf[2]);
 80009a0:	4b2e      	ldr	r3, [pc, #184]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 80009a2:	785b      	ldrb	r3, [r3, #1]
 80009a4:	b21b      	sxth	r3, r3
 80009a6:	021b      	lsls	r3, r3, #8
 80009a8:	b21a      	sxth	r2, r3
 80009aa:	4b2c      	ldr	r3, [pc, #176]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 80009ac:	789b      	ldrb	r3, [r3, #2]
 80009ae:	b21b      	sxth	r3, r3
 80009b0:	4313      	orrs	r3, r2
 80009b2:	b21b      	sxth	r3, r3
 80009b4:	813b      	strh	r3, [r7, #8]
				uint16_t pos_y = (((uint16_t)spi1_rx_buf[3]) << 8) | ((uint16_t)spi1_rx_buf[4]);
 80009b6:	4b29      	ldr	r3, [pc, #164]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 80009b8:	78db      	ldrb	r3, [r3, #3]
 80009ba:	b21b      	sxth	r3, r3
 80009bc:	021b      	lsls	r3, r3, #8
 80009be:	b21a      	sxth	r2, r3
 80009c0:	4b26      	ldr	r3, [pc, #152]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 80009c2:	791b      	ldrb	r3, [r3, #4]
 80009c4:	b21b      	sxth	r3, r3
 80009c6:	4313      	orrs	r3, r2
 80009c8:	b21b      	sxth	r3, r3
 80009ca:	80fb      	strh	r3, [r7, #6]
				LS032_TextReg_SetPos(&ls032, reg, pos_x, pos_y);
 80009cc:	88fb      	ldrh	r3, [r7, #6]
 80009ce:	893a      	ldrh	r2, [r7, #8]
 80009d0:	7bf9      	ldrb	r1, [r7, #15]
 80009d2:	4823      	ldr	r0, [pc, #140]	@ (8000a60 <Handle_SPI1_RX_CPLT+0x10c>)
 80009d4:	f000 ffc1 	bl	800195a <LS032_TextReg_SetPos>
				break;
 80009d8:	e03a      	b.n	8000a50 <Handle_SPI1_RX_CPLT+0xfc>
			case 1:
				uint8_t size = spi1_rx_buf[1];
 80009da:	4b20      	ldr	r3, [pc, #128]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 80009dc:	785b      	ldrb	r3, [r3, #1]
 80009de:	72fb      	strb	r3, [r7, #11]
				LS032_TextReg_SetSize(&ls032, reg, size);
 80009e0:	7afa      	ldrb	r2, [r7, #11]
 80009e2:	7bfb      	ldrb	r3, [r7, #15]
 80009e4:	4619      	mov	r1, r3
 80009e6:	481e      	ldr	r0, [pc, #120]	@ (8000a60 <Handle_SPI1_RX_CPLT+0x10c>)
 80009e8:	f000 ffec 	bl	80019c4 <LS032_TextReg_SetSize>
				break;
 80009ec:	e030      	b.n	8000a50 <Handle_SPI1_RX_CPLT+0xfc>
			case 2:
				uint8_t mode = spi1_rx_buf[1];
 80009ee:	4b1b      	ldr	r3, [pc, #108]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 80009f0:	785b      	ldrb	r3, [r3, #1]
 80009f2:	733b      	strb	r3, [r7, #12]
				LS032_TextReg_SetMode(&ls032, reg, mode);
 80009f4:	7b3a      	ldrb	r2, [r7, #12]
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
 80009f8:	4619      	mov	r1, r3
 80009fa:	4819      	ldr	r0, [pc, #100]	@ (8000a60 <Handle_SPI1_RX_CPLT+0x10c>)
 80009fc:	f001 f805 	bl	8001a0a <LS032_TextReg_SetMode>
				break;
 8000a00:	e026      	b.n	8000a50 <Handle_SPI1_RX_CPLT+0xfc>
			case 3:
				uint8_t len = spi1_rx_buf[1];
 8000a02:	4b16      	ldr	r3, [pc, #88]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 8000a04:	785b      	ldrb	r3, [r3, #1]
 8000a06:	737b      	strb	r3, [r7, #13]
				LS032_TextReg_SetString(&ls032, reg, len, (char*)(spi1_rx_buf + 2));
 8000a08:	4b16      	ldr	r3, [pc, #88]	@ (8000a64 <Handle_SPI1_RX_CPLT+0x110>)
 8000a0a:	7b7a      	ldrb	r2, [r7, #13]
 8000a0c:	7bf9      	ldrb	r1, [r7, #15]
 8000a0e:	4814      	ldr	r0, [pc, #80]	@ (8000a60 <Handle_SPI1_RX_CPLT+0x10c>)
 8000a10:	f001 f819 	bl	8001a46 <LS032_TextReg_SetString>
				break;
 8000a14:	e01c      	b.n	8000a50 <Handle_SPI1_RX_CPLT+0xfc>
			default:
				break;
		}
	} else if (spi1_rx_buf[0] == 0x00) {
 8000a16:	4b11      	ldr	r3, [pc, #68]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d103      	bne.n	8000a26 <Handle_SPI1_RX_CPLT+0xd2>
		// INPUT CMD
		spi1_tx_queued = 1;
 8000a1e:	4b12      	ldr	r3, [pc, #72]	@ (8000a68 <Handle_SPI1_RX_CPLT+0x114>)
 8000a20:	2201      	movs	r2, #1
 8000a22:	701a      	strb	r2, [r3, #0]
 8000a24:	e014      	b.n	8000a50 <Handle_SPI1_RX_CPLT+0xfc>
	} else if (spi1_rx_buf[0] == 0x01) {
 8000a26:	4b0d      	ldr	r3, [pc, #52]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d104      	bne.n	8000a38 <Handle_SPI1_RX_CPLT+0xe4>
		// FAULT LIGHT CTRL
		lights_flt_mode = spi1_rx_buf[1];
 8000a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 8000a30:	785a      	ldrb	r2, [r3, #1]
 8000a32:	4b0e      	ldr	r3, [pc, #56]	@ (8000a6c <Handle_SPI1_RX_CPLT+0x118>)
 8000a34:	701a      	strb	r2, [r3, #0]
 8000a36:	e00b      	b.n	8000a50 <Handle_SPI1_RX_CPLT+0xfc>
	} else if (spi1_rx_buf[0] == 0x02) {
 8000a38:	4b08      	ldr	r3, [pc, #32]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	2b02      	cmp	r3, #2
 8000a3e:	d106      	bne.n	8000a4e <Handle_SPI1_RX_CPLT+0xfa>
		// IND. LIGHT CTRL
		lights_ind_mode = spi1_rx_buf[1];
 8000a40:	4b06      	ldr	r3, [pc, #24]	@ (8000a5c <Handle_SPI1_RX_CPLT+0x108>)
 8000a42:	785a      	ldrb	r2, [r3, #1]
 8000a44:	4b0a      	ldr	r3, [pc, #40]	@ (8000a70 <Handle_SPI1_RX_CPLT+0x11c>)
 8000a46:	701a      	strb	r2, [r3, #0]
 8000a48:	e002      	b.n	8000a50 <Handle_SPI1_RX_CPLT+0xfc>
				break;
 8000a4a:	bf00      	nop
 8000a4c:	e000      	b.n	8000a50 <Handle_SPI1_RX_CPLT+0xfc>
	} else {
		// Invalid Command
		return;
 8000a4e:	bf00      	nop
	}
}
 8000a50:	3710      	adds	r7, #16
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	20007fbc 	.word	0x20007fbc
 8000a5c:	20007eb8 	.word	0x20007eb8
 8000a60:	20000064 	.word	0x20000064
 8000a64:	20007eba 	.word	0x20007eba
 8000a68:	20007eb4 	.word	0x20007eb4
 8000a6c:	20007fb9 	.word	0x20007fb9
 8000a70:	20007fba 	.word	0x20007fba

08000a74 <HAL_GPIO_EXTI_Callback>:

// ------------------------------------------------------------ OVERRIDE EXTERNAL INTERRUPTS -- //
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b084      	sub	sp, #16
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == SPI1_CS_Pin) {
 8000a7e:	88fb      	ldrh	r3, [r7, #6]
 8000a80:	2b10      	cmp	r3, #16
 8000a82:	d124      	bne.n	8000ace <HAL_GPIO_EXTI_Callback+0x5a>
	  if (HAL_GPIO_ReadPin(SPI1_CS_GPIO_Port, SPI1_CS_Pin)) {
 8000a84:	2110      	movs	r1, #16
 8000a86:	4814      	ldr	r0, [pc, #80]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x64>)
 8000a88:	f001 ff50 	bl	800292c <HAL_GPIO_ReadPin>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d002      	beq.n	8000a98 <HAL_GPIO_EXTI_Callback+0x24>
		  // SPI CS was just deasserted
		  Handle_SPI1_RX_CPLT();
 8000a92:	f7ff ff5f 	bl	8000954 <Handle_SPI1_RX_CPLT>
		  }
	  }
  } else {
      __NOP();
  }
}
 8000a96:	e01b      	b.n	8000ad0 <HAL_GPIO_EXTI_Callback+0x5c>
		  Handle_SPI1_RX_START();
 8000a98:	f7ff ff48 	bl	800092c <Handle_SPI1_RX_START>
		  if (spi1_tx_queued) {
 8000a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x68>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d015      	beq.n	8000ad0 <HAL_GPIO_EXTI_Callback+0x5c>
			  uint8_t tx_data[2] = {(inputs.states & 0xFF00) >> 8, inputs.states & 0x00FF};
 8000aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000aa6:	8b1b      	ldrh	r3, [r3, #24]
 8000aa8:	0a1b      	lsrs	r3, r3, #8
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	733b      	strb	r3, [r7, #12]
 8000ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000ab2:	8b1b      	ldrh	r3, [r3, #24]
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	737b      	strb	r3, [r7, #13]
			  HAL_SPI_Transmit_IT(&hspi1, tx_data, 2);
 8000ab8:	f107 030c 	add.w	r3, r7, #12
 8000abc:	2202      	movs	r2, #2
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4808      	ldr	r0, [pc, #32]	@ (8000ae4 <HAL_GPIO_EXTI_Callback+0x70>)
 8000ac2:	f003 fc83 	bl	80043cc <HAL_SPI_Transmit_IT>
			  spi1_tx_queued = 0;
 8000ac6:	4b05      	ldr	r3, [pc, #20]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x68>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	701a      	strb	r2, [r3, #0]
}
 8000acc:	e000      	b.n	8000ad0 <HAL_GPIO_EXTI_Callback+0x5c>
      __NOP();
 8000ace:	bf00      	nop
}
 8000ad0:	bf00      	nop
 8000ad2:	3710      	adds	r7, #16
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	48000800 	.word	0x48000800
 8000adc:	20007eb4 	.word	0x20007eb4
 8000ae0:	20007e98 	.word	0x20007e98
 8000ae4:	20007fbc 	.word	0x20007fbc

08000ae8 <HAL_SPI_TxCpltCallback>:

// ------------------------------------------------------------ OVERRIDE SPI DMA CALLBACKS -- //
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
//	ls032.spi_state = 0;
//	HAL_GPIO_WritePin(ls032.cs_gpio_handle, ls032.cs_gpio_pin, GPIO_PIN_RESET);
	LS032_TX_DMA_CPLT(&ls032);
 8000af0:	4803      	ldr	r0, [pc, #12]	@ (8000b00 <HAL_SPI_TxCpltCallback+0x18>)
 8000af2:	f000 ff1e 	bl	8001932 <LS032_TX_DMA_CPLT>
}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	20000064 	.word	0x20000064

08000b04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b08:	b672      	cpsid	i
}
 8000b0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b0c:	bf00      	nop
 8000b0e:	e7fd      	b.n	8000b0c <Error_Handler+0x8>

08000b10 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi3_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000b14:	4b19      	ldr	r3, [pc, #100]	@ (8000b7c <MX_SPI1_Init+0x6c>)
 8000b16:	4a1a      	ldr	r2, [pc, #104]	@ (8000b80 <MX_SPI1_Init+0x70>)
 8000b18:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8000b1a:	4b18      	ldr	r3, [pc, #96]	@ (8000b7c <MX_SPI1_Init+0x6c>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b20:	4b16      	ldr	r3, [pc, #88]	@ (8000b7c <MX_SPI1_Init+0x6c>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b26:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <MX_SPI1_Init+0x6c>)
 8000b28:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000b2c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b2e:	4b13      	ldr	r3, [pc, #76]	@ (8000b7c <MX_SPI1_Init+0x6c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b34:	4b11      	ldr	r3, [pc, #68]	@ (8000b7c <MX_SPI1_Init+0x6c>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b3a:	4b10      	ldr	r3, [pc, #64]	@ (8000b7c <MX_SPI1_Init+0x6c>)
 8000b3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b40:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	@ (8000b7c <MX_SPI1_Init+0x6c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b48:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <MX_SPI1_Init+0x6c>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b7c <MX_SPI1_Init+0x6c>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000b54:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <MX_SPI1_Init+0x6c>)
 8000b56:	2207      	movs	r2, #7
 8000b58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b5a:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <MX_SPI1_Init+0x6c>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000b60:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <MX_SPI1_Init+0x6c>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b66:	4805      	ldr	r0, [pc, #20]	@ (8000b7c <MX_SPI1_Init+0x6c>)
 8000b68:	f003 fa16 	bl	8003f98 <HAL_SPI_Init>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 8000b72:	f7ff ffc7 	bl	8000b04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	20007fbc 	.word	0x20007fbc
 8000b80:	40013000 	.word	0x40013000

08000b84 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bfc <MX_SPI3_Init+0x78>)
 8000b8c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000b90:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b94:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 8000b96:	4b18      	ldr	r3, [pc, #96]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000b98:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000b9c:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b9e:	4b16      	ldr	r3, [pc, #88]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000ba0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000ba4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ba6:	4b14      	ldr	r3, [pc, #80]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bac:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000bb2:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000bb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bb8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000bba:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000bbc:	2210      	movs	r2, #16
 8000bbe:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bc0:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000bd2:	4b09      	ldr	r3, [pc, #36]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000bd4:	2207      	movs	r2, #7
 8000bd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bd8:	4b07      	ldr	r3, [pc, #28]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bde:	4b06      	ldr	r3, [pc, #24]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000be0:	2208      	movs	r2, #8
 8000be2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000be4:	4804      	ldr	r0, [pc, #16]	@ (8000bf8 <MX_SPI3_Init+0x74>)
 8000be6:	f003 f9d7 	bl	8003f98 <HAL_SPI_Init>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_SPI3_Init+0x70>
  {
    Error_Handler();
 8000bf0:	f7ff ff88 	bl	8000b04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000bf4:	bf00      	nop
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	20008020 	.word	0x20008020
 8000bfc:	40003c00 	.word	0x40003c00

08000c00 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b08c      	sub	sp, #48	@ 0x30
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c08:	f107 031c 	add.w	r3, r7, #28
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	605a      	str	r2, [r3, #4]
 8000c12:	609a      	str	r2, [r3, #8]
 8000c14:	60da      	str	r2, [r3, #12]
 8000c16:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a58      	ldr	r2, [pc, #352]	@ (8000d80 <HAL_SPI_MspInit+0x180>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d153      	bne.n	8000cca <HAL_SPI_MspInit+0xca>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c22:	4b58      	ldr	r3, [pc, #352]	@ (8000d84 <HAL_SPI_MspInit+0x184>)
 8000c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c26:	4a57      	ldr	r2, [pc, #348]	@ (8000d84 <HAL_SPI_MspInit+0x184>)
 8000c28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c2e:	4b55      	ldr	r3, [pc, #340]	@ (8000d84 <HAL_SPI_MspInit+0x184>)
 8000c30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c36:	61bb      	str	r3, [r7, #24]
 8000c38:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3a:	4b52      	ldr	r3, [pc, #328]	@ (8000d84 <HAL_SPI_MspInit+0x184>)
 8000c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3e:	4a51      	ldr	r2, [pc, #324]	@ (8000d84 <HAL_SPI_MspInit+0x184>)
 8000c40:	f043 0301 	orr.w	r3, r3, #1
 8000c44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c46:	4b4f      	ldr	r3, [pc, #316]	@ (8000d84 <HAL_SPI_MspInit+0x184>)
 8000c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4a:	f003 0301 	and.w	r3, r3, #1
 8000c4e:	617b      	str	r3, [r7, #20]
 8000c50:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c52:	23e0      	movs	r3, #224	@ 0xe0
 8000c54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c56:	2302      	movs	r3, #2
 8000c58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c5e:	2303      	movs	r3, #3
 8000c60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c62:	2305      	movs	r3, #5
 8000c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c66:	f107 031c 	add.w	r3, r7, #28
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c70:	f001 fcb2 	bl	80025d8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000c74:	4b44      	ldr	r3, [pc, #272]	@ (8000d88 <HAL_SPI_MspInit+0x188>)
 8000c76:	4a45      	ldr	r2, [pc, #276]	@ (8000d8c <HAL_SPI_MspInit+0x18c>)
 8000c78:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8000c7a:	4b43      	ldr	r3, [pc, #268]	@ (8000d88 <HAL_SPI_MspInit+0x188>)
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c80:	4b41      	ldr	r3, [pc, #260]	@ (8000d88 <HAL_SPI_MspInit+0x188>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c86:	4b40      	ldr	r3, [pc, #256]	@ (8000d88 <HAL_SPI_MspInit+0x188>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c8c:	4b3e      	ldr	r3, [pc, #248]	@ (8000d88 <HAL_SPI_MspInit+0x188>)
 8000c8e:	2280      	movs	r2, #128	@ 0x80
 8000c90:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c92:	4b3d      	ldr	r3, [pc, #244]	@ (8000d88 <HAL_SPI_MspInit+0x188>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c98:	4b3b      	ldr	r3, [pc, #236]	@ (8000d88 <HAL_SPI_MspInit+0x188>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000c9e:	4b3a      	ldr	r3, [pc, #232]	@ (8000d88 <HAL_SPI_MspInit+0x188>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000ca4:	4b38      	ldr	r3, [pc, #224]	@ (8000d88 <HAL_SPI_MspInit+0x188>)
 8000ca6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000caa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000cac:	4836      	ldr	r0, [pc, #216]	@ (8000d88 <HAL_SPI_MspInit+0x188>)
 8000cae:	f001 fa5d 	bl	800216c <HAL_DMA_Init>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8000cb8:	f7ff ff24 	bl	8000b04 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4a32      	ldr	r2, [pc, #200]	@ (8000d88 <HAL_SPI_MspInit+0x188>)
 8000cc0:	659a      	str	r2, [r3, #88]	@ 0x58
 8000cc2:	4a31      	ldr	r2, [pc, #196]	@ (8000d88 <HAL_SPI_MspInit+0x188>)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000cc8:	e056      	b.n	8000d78 <HAL_SPI_MspInit+0x178>
  else if(spiHandle->Instance==SPI3)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a30      	ldr	r2, [pc, #192]	@ (8000d90 <HAL_SPI_MspInit+0x190>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	d151      	bne.n	8000d78 <HAL_SPI_MspInit+0x178>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000cd4:	4b2b      	ldr	r3, [pc, #172]	@ (8000d84 <HAL_SPI_MspInit+0x184>)
 8000cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cd8:	4a2a      	ldr	r2, [pc, #168]	@ (8000d84 <HAL_SPI_MspInit+0x184>)
 8000cda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000cde:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ce0:	4b28      	ldr	r3, [pc, #160]	@ (8000d84 <HAL_SPI_MspInit+0x184>)
 8000ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ce8:	613b      	str	r3, [r7, #16]
 8000cea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cec:	4b25      	ldr	r3, [pc, #148]	@ (8000d84 <HAL_SPI_MspInit+0x184>)
 8000cee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf0:	4a24      	ldr	r2, [pc, #144]	@ (8000d84 <HAL_SPI_MspInit+0x184>)
 8000cf2:	f043 0304 	orr.w	r3, r3, #4
 8000cf6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cf8:	4b22      	ldr	r3, [pc, #136]	@ (8000d84 <HAL_SPI_MspInit+0x184>)
 8000cfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cfc:	f003 0304 	and.w	r3, r3, #4
 8000d00:	60fb      	str	r3, [r7, #12]
 8000d02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000d04:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000d08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d12:	2303      	movs	r3, #3
 8000d14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d16:	2306      	movs	r3, #6
 8000d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d1a:	f107 031c 	add.w	r3, r7, #28
 8000d1e:	4619      	mov	r1, r3
 8000d20:	481c      	ldr	r0, [pc, #112]	@ (8000d94 <HAL_SPI_MspInit+0x194>)
 8000d22:	f001 fc59 	bl	80025d8 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA2_Channel2;
 8000d26:	4b1c      	ldr	r3, [pc, #112]	@ (8000d98 <HAL_SPI_MspInit+0x198>)
 8000d28:	4a1c      	ldr	r2, [pc, #112]	@ (8000d9c <HAL_SPI_MspInit+0x19c>)
 8000d2a:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_3;
 8000d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d98 <HAL_SPI_MspInit+0x198>)
 8000d2e:	2203      	movs	r2, #3
 8000d30:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d32:	4b19      	ldr	r3, [pc, #100]	@ (8000d98 <HAL_SPI_MspInit+0x198>)
 8000d34:	2210      	movs	r2, #16
 8000d36:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d38:	4b17      	ldr	r3, [pc, #92]	@ (8000d98 <HAL_SPI_MspInit+0x198>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d3e:	4b16      	ldr	r3, [pc, #88]	@ (8000d98 <HAL_SPI_MspInit+0x198>)
 8000d40:	2280      	movs	r2, #128	@ 0x80
 8000d42:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d44:	4b14      	ldr	r3, [pc, #80]	@ (8000d98 <HAL_SPI_MspInit+0x198>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d4a:	4b13      	ldr	r3, [pc, #76]	@ (8000d98 <HAL_SPI_MspInit+0x198>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8000d50:	4b11      	ldr	r3, [pc, #68]	@ (8000d98 <HAL_SPI_MspInit+0x198>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d56:	4b10      	ldr	r3, [pc, #64]	@ (8000d98 <HAL_SPI_MspInit+0x198>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000d5c:	480e      	ldr	r0, [pc, #56]	@ (8000d98 <HAL_SPI_MspInit+0x198>)
 8000d5e:	f001 fa05 	bl	800216c <HAL_DMA_Init>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <HAL_SPI_MspInit+0x16c>
      Error_Handler();
 8000d68:	f7ff fecc 	bl	8000b04 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d98 <HAL_SPI_MspInit+0x198>)
 8000d70:	655a      	str	r2, [r3, #84]	@ 0x54
 8000d72:	4a09      	ldr	r2, [pc, #36]	@ (8000d98 <HAL_SPI_MspInit+0x198>)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8000d78:	bf00      	nop
 8000d7a:	3730      	adds	r7, #48	@ 0x30
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40013000 	.word	0x40013000
 8000d84:	40021000 	.word	0x40021000
 8000d88:	20008084 	.word	0x20008084
 8000d8c:	4002001c 	.word	0x4002001c
 8000d90:	40003c00 	.word	0x40003c00
 8000d94:	48000800 	.word	0x48000800
 8000d98:	200080cc 	.word	0x200080cc
 8000d9c:	4002041c 	.word	0x4002041c

08000da0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000da6:	4b0f      	ldr	r3, [pc, #60]	@ (8000de4 <HAL_MspInit+0x44>)
 8000da8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000daa:	4a0e      	ldr	r2, [pc, #56]	@ (8000de4 <HAL_MspInit+0x44>)
 8000dac:	f043 0301 	orr.w	r3, r3, #1
 8000db0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000db2:	4b0c      	ldr	r3, [pc, #48]	@ (8000de4 <HAL_MspInit+0x44>)
 8000db4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dbe:	4b09      	ldr	r3, [pc, #36]	@ (8000de4 <HAL_MspInit+0x44>)
 8000dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dc2:	4a08      	ldr	r2, [pc, #32]	@ (8000de4 <HAL_MspInit+0x44>)
 8000dc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dca:	4b06      	ldr	r3, [pc, #24]	@ (8000de4 <HAL_MspInit+0x44>)
 8000dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dd2:	603b      	str	r3, [r7, #0]
 8000dd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	370c      	adds	r7, #12
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	40021000 	.word	0x40021000

08000de8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <NMI_Handler+0x4>

08000df0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df4:	bf00      	nop
 8000df6:	e7fd      	b.n	8000df4 <HardFault_Handler+0x4>

08000df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dfc:	bf00      	nop
 8000dfe:	e7fd      	b.n	8000dfc <MemManage_Handler+0x4>

08000e00 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e04:	bf00      	nop
 8000e06:	e7fd      	b.n	8000e04 <BusFault_Handler+0x4>

08000e08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e0c:	bf00      	nop
 8000e0e:	e7fd      	b.n	8000e0c <UsageFault_Handler+0x4>

08000e10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr

08000e1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e1e:	b480      	push	{r7}
 8000e20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e22:	bf00      	nop
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e30:	bf00      	nop
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr

08000e3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e3a:	b580      	push	{r7, lr}
 8000e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e3e:	f001 f83f 	bl	8001ec0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPI1_CS_Pin);
 8000e4a:	2010      	movs	r0, #16
 8000e4c:	f001 fd9e 	bl	800298c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000e58:	4802      	ldr	r0, [pc, #8]	@ (8000e64 <DMA1_Channel2_IRQHandler+0x10>)
 8000e5a:	f001 fadd 	bl	8002418 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20008084 	.word	0x20008084

08000e68 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8000e6c:	4802      	ldr	r0, [pc, #8]	@ (8000e78 <DMA2_Channel2_IRQHandler+0x10>)
 8000e6e:	f001 fad3 	bl	8002418 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	200080cc 	.word	0x200080cc

08000e7c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e80:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <SystemInit+0x20>)
 8000e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e86:	4a05      	ldr	r2, [pc, #20]	@ (8000e9c <SystemInit+0x20>)
 8000e88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	e000ed00 	.word	0xe000ed00

08000ea0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	@ 0x28
 8000ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ea6:	f107 031c 	add.w	r3, r7, #28
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000eb2:	463b      	mov	r3, r7
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]
 8000ec0:	615a      	str	r2, [r3, #20]
 8000ec2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ec4:	4b21      	ldr	r3, [pc, #132]	@ (8000f4c <MX_TIM2_Init+0xac>)
 8000ec6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000eca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48;
 8000ecc:	4b1f      	ldr	r3, [pc, #124]	@ (8000f4c <MX_TIM2_Init+0xac>)
 8000ece:	2230      	movs	r2, #48	@ 0x30
 8000ed0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f4c <MX_TIM2_Init+0xac>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 6399999;
 8000ed8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f4c <MX_TIM2_Init+0xac>)
 8000eda:	4a1d      	ldr	r2, [pc, #116]	@ (8000f50 <MX_TIM2_Init+0xb0>)
 8000edc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ede:	4b1b      	ldr	r3, [pc, #108]	@ (8000f4c <MX_TIM2_Init+0xac>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ee4:	4b19      	ldr	r3, [pc, #100]	@ (8000f4c <MX_TIM2_Init+0xac>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000eea:	4818      	ldr	r0, [pc, #96]	@ (8000f4c <MX_TIM2_Init+0xac>)
 8000eec:	f004 fa7f 	bl	80053ee <HAL_TIM_PWM_Init>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000ef6:	f7ff fe05 	bl	8000b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000efa:	2300      	movs	r3, #0
 8000efc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000efe:	2300      	movs	r3, #0
 8000f00:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f02:	f107 031c 	add.w	r3, r7, #28
 8000f06:	4619      	mov	r1, r3
 8000f08:	4810      	ldr	r0, [pc, #64]	@ (8000f4c <MX_TIM2_Init+0xac>)
 8000f0a:	f005 f883 	bl	8006014 <HAL_TIMEx_MasterConfigSynchronization>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000f14:	f7ff fdf6 	bl	8000b04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f18:	2360      	movs	r3, #96	@ 0x60
 8000f1a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 3200000;
 8000f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f54 <MX_TIM2_Init+0xb4>)
 8000f1e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f20:	2300      	movs	r3, #0
 8000f22:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f24:	2300      	movs	r3, #0
 8000f26:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f28:	463b      	mov	r3, r7
 8000f2a:	2204      	movs	r2, #4
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4807      	ldr	r0, [pc, #28]	@ (8000f4c <MX_TIM2_Init+0xac>)
 8000f30:	f004 fbba 	bl	80056a8 <HAL_TIM_PWM_ConfigChannel>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000f3a:	f7ff fde3 	bl	8000b04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f3e:	4803      	ldr	r0, [pc, #12]	@ (8000f4c <MX_TIM2_Init+0xac>)
 8000f40:	f000 f91c 	bl	800117c <HAL_TIM_MspPostInit>

}
 8000f44:	bf00      	nop
 8000f46:	3728      	adds	r7, #40	@ 0x28
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	20008114 	.word	0x20008114
 8000f50:	0061a7ff 	.word	0x0061a7ff
 8000f54:	0030d400 	.word	0x0030d400

08000f58 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08a      	sub	sp, #40	@ 0x28
 8000f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f5e:	f107 031c 	add.w	r3, r7, #28
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	605a      	str	r2, [r3, #4]
 8000f68:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f6a:	463b      	mov	r3, r7
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
 8000f70:	605a      	str	r2, [r3, #4]
 8000f72:	609a      	str	r2, [r3, #8]
 8000f74:	60da      	str	r2, [r3, #12]
 8000f76:	611a      	str	r2, [r3, #16]
 8000f78:	615a      	str	r2, [r3, #20]
 8000f7a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f7c:	4b27      	ldr	r3, [pc, #156]	@ (800101c <MX_TIM3_Init+0xc4>)
 8000f7e:	4a28      	ldr	r2, [pc, #160]	@ (8001020 <MX_TIM3_Init+0xc8>)
 8000f80:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000f82:	4b26      	ldr	r3, [pc, #152]	@ (800101c <MX_TIM3_Init+0xc4>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f88:	4b24      	ldr	r3, [pc, #144]	@ (800101c <MX_TIM3_Init+0xc4>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8000f8e:	4b23      	ldr	r3, [pc, #140]	@ (800101c <MX_TIM3_Init+0xc4>)
 8000f90:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000f94:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f96:	4b21      	ldr	r3, [pc, #132]	@ (800101c <MX_TIM3_Init+0xc4>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f9c:	4b1f      	ldr	r3, [pc, #124]	@ (800101c <MX_TIM3_Init+0xc4>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000fa2:	481e      	ldr	r0, [pc, #120]	@ (800101c <MX_TIM3_Init+0xc4>)
 8000fa4:	f004 fa23 	bl	80053ee <HAL_TIM_PWM_Init>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000fae:	f7ff fda9 	bl	8000b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000fba:	f107 031c 	add.w	r3, r7, #28
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4816      	ldr	r0, [pc, #88]	@ (800101c <MX_TIM3_Init+0xc4>)
 8000fc2:	f005 f827 	bl	8006014 <HAL_TIMEx_MasterConfigSynchronization>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000fcc:	f7ff fd9a 	bl	8000b04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fd0:	2360      	movs	r3, #96	@ 0x60
 8000fd2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 50;
 8000fd4:	2332      	movs	r3, #50	@ 0x32
 8000fd6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fe0:	463b      	mov	r3, r7
 8000fe2:	2204      	movs	r2, #4
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	480d      	ldr	r0, [pc, #52]	@ (800101c <MX_TIM3_Init+0xc4>)
 8000fe8:	f004 fb5e 	bl	80056a8 <HAL_TIM_PWM_ConfigChannel>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8000ff2:	f7ff fd87 	bl	8000b04 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ff6:	463b      	mov	r3, r7
 8000ff8:	2208      	movs	r2, #8
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4807      	ldr	r0, [pc, #28]	@ (800101c <MX_TIM3_Init+0xc4>)
 8000ffe:	f004 fb53 	bl	80056a8 <HAL_TIM_PWM_ConfigChannel>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001008:	f7ff fd7c 	bl	8000b04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800100c:	4803      	ldr	r0, [pc, #12]	@ (800101c <MX_TIM3_Init+0xc4>)
 800100e:	f000 f8b5 	bl	800117c <HAL_TIM_MspPostInit>

}
 8001012:	bf00      	nop
 8001014:	3728      	adds	r7, #40	@ 0x28
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20008160 	.word	0x20008160
 8001020:	40000400 	.word	0x40000400

08001024 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b08a      	sub	sp, #40	@ 0x28
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800102a:	f107 031c 	add.w	r3, r7, #28
 800102e:	2200      	movs	r2, #0
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	605a      	str	r2, [r3, #4]
 8001034:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001036:	463b      	mov	r3, r7
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
 8001042:	611a      	str	r2, [r3, #16]
 8001044:	615a      	str	r2, [r3, #20]
 8001046:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001048:	4b27      	ldr	r3, [pc, #156]	@ (80010e8 <MX_TIM4_Init+0xc4>)
 800104a:	4a28      	ldr	r2, [pc, #160]	@ (80010ec <MX_TIM4_Init+0xc8>)
 800104c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800104e:	4b26      	ldr	r3, [pc, #152]	@ (80010e8 <MX_TIM4_Init+0xc4>)
 8001050:	2200      	movs	r2, #0
 8001052:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001054:	4b24      	ldr	r3, [pc, #144]	@ (80010e8 <MX_TIM4_Init+0xc4>)
 8001056:	2200      	movs	r2, #0
 8001058:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 800105a:	4b23      	ldr	r3, [pc, #140]	@ (80010e8 <MX_TIM4_Init+0xc4>)
 800105c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001060:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001062:	4b21      	ldr	r3, [pc, #132]	@ (80010e8 <MX_TIM4_Init+0xc4>)
 8001064:	2200      	movs	r2, #0
 8001066:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001068:	4b1f      	ldr	r3, [pc, #124]	@ (80010e8 <MX_TIM4_Init+0xc4>)
 800106a:	2200      	movs	r2, #0
 800106c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800106e:	481e      	ldr	r0, [pc, #120]	@ (80010e8 <MX_TIM4_Init+0xc4>)
 8001070:	f004 f9bd 	bl	80053ee <HAL_TIM_PWM_Init>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 800107a:	f7ff fd43 	bl	8000b04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800107e:	2300      	movs	r3, #0
 8001080:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001082:	2300      	movs	r3, #0
 8001084:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001086:	f107 031c 	add.w	r3, r7, #28
 800108a:	4619      	mov	r1, r3
 800108c:	4816      	ldr	r0, [pc, #88]	@ (80010e8 <MX_TIM4_Init+0xc4>)
 800108e:	f004 ffc1 	bl	8006014 <HAL_TIMEx_MasterConfigSynchronization>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001098:	f7ff fd34 	bl	8000b04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800109c:	2360      	movs	r3, #96	@ 0x60
 800109e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010a4:	2300      	movs	r3, #0
 80010a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010a8:	2300      	movs	r3, #0
 80010aa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010ac:	463b      	mov	r3, r7
 80010ae:	2200      	movs	r2, #0
 80010b0:	4619      	mov	r1, r3
 80010b2:	480d      	ldr	r0, [pc, #52]	@ (80010e8 <MX_TIM4_Init+0xc4>)
 80010b4:	f004 faf8 	bl	80056a8 <HAL_TIM_PWM_ConfigChannel>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80010be:	f7ff fd21 	bl	8000b04 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010c2:	463b      	mov	r3, r7
 80010c4:	2208      	movs	r2, #8
 80010c6:	4619      	mov	r1, r3
 80010c8:	4807      	ldr	r0, [pc, #28]	@ (80010e8 <MX_TIM4_Init+0xc4>)
 80010ca:	f004 faed 	bl	80056a8 <HAL_TIM_PWM_ConfigChannel>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 80010d4:	f7ff fd16 	bl	8000b04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80010d8:	4803      	ldr	r0, [pc, #12]	@ (80010e8 <MX_TIM4_Init+0xc4>)
 80010da:	f000 f84f 	bl	800117c <HAL_TIM_MspPostInit>

}
 80010de:	bf00      	nop
 80010e0:	3728      	adds	r7, #40	@ 0x28
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	200081ac 	.word	0x200081ac
 80010ec:	40000800 	.word	0x40000800

080010f0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b087      	sub	sp, #28
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001100:	d10c      	bne.n	800111c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001102:	4b1b      	ldr	r3, [pc, #108]	@ (8001170 <HAL_TIM_PWM_MspInit+0x80>)
 8001104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001106:	4a1a      	ldr	r2, [pc, #104]	@ (8001170 <HAL_TIM_PWM_MspInit+0x80>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6593      	str	r3, [r2, #88]	@ 0x58
 800110e:	4b18      	ldr	r3, [pc, #96]	@ (8001170 <HAL_TIM_PWM_MspInit+0x80>)
 8001110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	617b      	str	r3, [r7, #20]
 8001118:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800111a:	e022      	b.n	8001162 <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM3)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a14      	ldr	r2, [pc, #80]	@ (8001174 <HAL_TIM_PWM_MspInit+0x84>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d10c      	bne.n	8001140 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001126:	4b12      	ldr	r3, [pc, #72]	@ (8001170 <HAL_TIM_PWM_MspInit+0x80>)
 8001128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800112a:	4a11      	ldr	r2, [pc, #68]	@ (8001170 <HAL_TIM_PWM_MspInit+0x80>)
 800112c:	f043 0302 	orr.w	r3, r3, #2
 8001130:	6593      	str	r3, [r2, #88]	@ 0x58
 8001132:	4b0f      	ldr	r3, [pc, #60]	@ (8001170 <HAL_TIM_PWM_MspInit+0x80>)
 8001134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	613b      	str	r3, [r7, #16]
 800113c:	693b      	ldr	r3, [r7, #16]
}
 800113e:	e010      	b.n	8001162 <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM4)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a0c      	ldr	r2, [pc, #48]	@ (8001178 <HAL_TIM_PWM_MspInit+0x88>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d10b      	bne.n	8001162 <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800114a:	4b09      	ldr	r3, [pc, #36]	@ (8001170 <HAL_TIM_PWM_MspInit+0x80>)
 800114c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800114e:	4a08      	ldr	r2, [pc, #32]	@ (8001170 <HAL_TIM_PWM_MspInit+0x80>)
 8001150:	f043 0304 	orr.w	r3, r3, #4
 8001154:	6593      	str	r3, [r2, #88]	@ 0x58
 8001156:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <HAL_TIM_PWM_MspInit+0x80>)
 8001158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800115a:	f003 0304 	and.w	r3, r3, #4
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	68fb      	ldr	r3, [r7, #12]
}
 8001162:	bf00      	nop
 8001164:	371c      	adds	r7, #28
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	40021000 	.word	0x40021000
 8001174:	40000400 	.word	0x40000400
 8001178:	40000800 	.word	0x40000800

0800117c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b08a      	sub	sp, #40	@ 0x28
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001184:	f107 0314 	add.w	r3, r7, #20
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	609a      	str	r2, [r3, #8]
 8001190:	60da      	str	r2, [r3, #12]
 8001192:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800119c:	d11c      	bne.n	80011d8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800119e:	4b33      	ldr	r3, [pc, #204]	@ (800126c <HAL_TIM_MspPostInit+0xf0>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a2:	4a32      	ldr	r2, [pc, #200]	@ (800126c <HAL_TIM_MspPostInit+0xf0>)
 80011a4:	f043 0302 	orr.w	r3, r3, #2
 80011a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011aa:	4b30      	ldr	r3, [pc, #192]	@ (800126c <HAL_TIM_MspPostInit+0xf0>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ae:	f003 0302 	and.w	r3, r3, #2
 80011b2:	613b      	str	r3, [r7, #16]
 80011b4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = DISPLAY_EXTCOMIN_Pin;
 80011b6:	2308      	movs	r3, #8
 80011b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ba:	2302      	movs	r3, #2
 80011bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c2:	2300      	movs	r3, #0
 80011c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80011c6:	2301      	movs	r3, #1
 80011c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DISPLAY_EXTCOMIN_GPIO_Port, &GPIO_InitStruct);
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	4619      	mov	r1, r3
 80011d0:	4827      	ldr	r0, [pc, #156]	@ (8001270 <HAL_TIM_MspPostInit+0xf4>)
 80011d2:	f001 fa01 	bl	80025d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80011d6:	e044      	b.n	8001262 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM3)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a25      	ldr	r2, [pc, #148]	@ (8001274 <HAL_TIM_MspPostInit+0xf8>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d11d      	bne.n	800121e <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e2:	4b22      	ldr	r3, [pc, #136]	@ (800126c <HAL_TIM_MspPostInit+0xf0>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e6:	4a21      	ldr	r2, [pc, #132]	@ (800126c <HAL_TIM_MspPostInit+0xf0>)
 80011e8:	f043 0304 	orr.w	r3, r3, #4
 80011ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ee:	4b1f      	ldr	r3, [pc, #124]	@ (800126c <HAL_TIM_MspPostInit+0xf0>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f2:	f003 0304 	and.w	r3, r3, #4
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RIGHT_IND_Pin|LEFT_IND_Pin;
 80011fa:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80011fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001200:	2302      	movs	r3, #2
 8001202:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001204:	2300      	movs	r3, #0
 8001206:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001208:	2300      	movs	r3, #0
 800120a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800120c:	2302      	movs	r3, #2
 800120e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	4619      	mov	r1, r3
 8001216:	4818      	ldr	r0, [pc, #96]	@ (8001278 <HAL_TIM_MspPostInit+0xfc>)
 8001218:	f001 f9de 	bl	80025d8 <HAL_GPIO_Init>
}
 800121c:	e021      	b.n	8001262 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM4)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a16      	ldr	r2, [pc, #88]	@ (800127c <HAL_TIM_MspPostInit+0x100>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d11c      	bne.n	8001262 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001228:	4b10      	ldr	r3, [pc, #64]	@ (800126c <HAL_TIM_MspPostInit+0xf0>)
 800122a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122c:	4a0f      	ldr	r2, [pc, #60]	@ (800126c <HAL_TIM_MspPostInit+0xf0>)
 800122e:	f043 0302 	orr.w	r3, r3, #2
 8001232:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001234:	4b0d      	ldr	r3, [pc, #52]	@ (800126c <HAL_TIM_MspPostInit+0xf0>)
 8001236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001238:	f003 0302 	and.w	r3, r3, #2
 800123c:	60bb      	str	r3, [r7, #8]
 800123e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = FAULTLIGHT_CTRL_Pin|READLIGHT_CTRL_Pin;
 8001240:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001244:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001246:	2302      	movs	r3, #2
 8001248:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124e:	2300      	movs	r3, #0
 8001250:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001252:	2302      	movs	r3, #2
 8001254:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001256:	f107 0314 	add.w	r3, r7, #20
 800125a:	4619      	mov	r1, r3
 800125c:	4804      	ldr	r0, [pc, #16]	@ (8001270 <HAL_TIM_MspPostInit+0xf4>)
 800125e:	f001 f9bb 	bl	80025d8 <HAL_GPIO_Init>
}
 8001262:	bf00      	nop
 8001264:	3728      	adds	r7, #40	@ 0x28
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40021000 	.word	0x40021000
 8001270:	48000400 	.word	0x48000400
 8001274:	40000400 	.word	0x40000400
 8001278:	48000800 	.word	0x48000800
 800127c:	40000800 	.word	0x40000800

08001280 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001284:	4b14      	ldr	r3, [pc, #80]	@ (80012d8 <MX_USART2_UART_Init+0x58>)
 8001286:	4a15      	ldr	r2, [pc, #84]	@ (80012dc <MX_USART2_UART_Init+0x5c>)
 8001288:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800128a:	4b13      	ldr	r3, [pc, #76]	@ (80012d8 <MX_USART2_UART_Init+0x58>)
 800128c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001290:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001292:	4b11      	ldr	r3, [pc, #68]	@ (80012d8 <MX_USART2_UART_Init+0x58>)
 8001294:	2200      	movs	r2, #0
 8001296:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001298:	4b0f      	ldr	r3, [pc, #60]	@ (80012d8 <MX_USART2_UART_Init+0x58>)
 800129a:	2200      	movs	r2, #0
 800129c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800129e:	4b0e      	ldr	r3, [pc, #56]	@ (80012d8 <MX_USART2_UART_Init+0x58>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012a4:	4b0c      	ldr	r3, [pc, #48]	@ (80012d8 <MX_USART2_UART_Init+0x58>)
 80012a6:	220c      	movs	r2, #12
 80012a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012aa:	4b0b      	ldr	r3, [pc, #44]	@ (80012d8 <MX_USART2_UART_Init+0x58>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012b0:	4b09      	ldr	r3, [pc, #36]	@ (80012d8 <MX_USART2_UART_Init+0x58>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012b6:	4b08      	ldr	r3, [pc, #32]	@ (80012d8 <MX_USART2_UART_Init+0x58>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012bc:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <MX_USART2_UART_Init+0x58>)
 80012be:	2200      	movs	r2, #0
 80012c0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012c2:	4805      	ldr	r0, [pc, #20]	@ (80012d8 <MX_USART2_UART_Init+0x58>)
 80012c4:	f004 ff2e 	bl	8006124 <HAL_UART_Init>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012ce:	f7ff fc19 	bl	8000b04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	200081f8 	.word	0x200081f8
 80012dc:	40004400 	.word	0x40004400

080012e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b0aa      	sub	sp, #168	@ 0xa8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
 80012f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012f8:	f107 0310 	add.w	r3, r7, #16
 80012fc:	2284      	movs	r2, #132	@ 0x84
 80012fe:	2100      	movs	r1, #0
 8001300:	4618      	mov	r0, r3
 8001302:	f005 fc30 	bl	8006b66 <memset>
  if(uartHandle->Instance==USART2)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a21      	ldr	r2, [pc, #132]	@ (8001390 <HAL_UART_MspInit+0xb0>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d13b      	bne.n	8001388 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001310:	2302      	movs	r3, #2
 8001312:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001314:	2300      	movs	r3, #0
 8001316:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001318:	f107 0310 	add.w	r3, r7, #16
 800131c:	4618      	mov	r0, r3
 800131e:	f002 f9af 	bl	8003680 <HAL_RCCEx_PeriphCLKConfig>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001328:	f7ff fbec 	bl	8000b04 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800132c:	4b19      	ldr	r3, [pc, #100]	@ (8001394 <HAL_UART_MspInit+0xb4>)
 800132e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001330:	4a18      	ldr	r2, [pc, #96]	@ (8001394 <HAL_UART_MspInit+0xb4>)
 8001332:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001336:	6593      	str	r3, [r2, #88]	@ 0x58
 8001338:	4b16      	ldr	r3, [pc, #88]	@ (8001394 <HAL_UART_MspInit+0xb4>)
 800133a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800133c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001340:	60fb      	str	r3, [r7, #12]
 8001342:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001344:	4b13      	ldr	r3, [pc, #76]	@ (8001394 <HAL_UART_MspInit+0xb4>)
 8001346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001348:	4a12      	ldr	r2, [pc, #72]	@ (8001394 <HAL_UART_MspInit+0xb4>)
 800134a:	f043 0301 	orr.w	r3, r3, #1
 800134e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001350:	4b10      	ldr	r3, [pc, #64]	@ (8001394 <HAL_UART_MspInit+0xb4>)
 8001352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	60bb      	str	r3, [r7, #8]
 800135a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800135c:	230c      	movs	r3, #12
 800135e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001362:	2302      	movs	r3, #2
 8001364:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	2300      	movs	r3, #0
 800136a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800136e:	2303      	movs	r3, #3
 8001370:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001374:	2307      	movs	r3, #7
 8001376:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800137e:	4619      	mov	r1, r3
 8001380:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001384:	f001 f928 	bl	80025d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001388:	bf00      	nop
 800138a:	37a8      	adds	r7, #168	@ 0xa8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40004400 	.word	0x40004400
 8001394:	40021000 	.word	0x40021000

08001398 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001398:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013d0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800139c:	f7ff fd6e 	bl	8000e7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013a0:	480c      	ldr	r0, [pc, #48]	@ (80013d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80013a2:	490d      	ldr	r1, [pc, #52]	@ (80013d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013a4:	4a0d      	ldr	r2, [pc, #52]	@ (80013dc <LoopForever+0xe>)
  movs r3, #0
 80013a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013a8:	e002      	b.n	80013b0 <LoopCopyDataInit>

080013aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ae:	3304      	adds	r3, #4

080013b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013b4:	d3f9      	bcc.n	80013aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013b6:	4a0a      	ldr	r2, [pc, #40]	@ (80013e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013b8:	4c0a      	ldr	r4, [pc, #40]	@ (80013e4 <LoopForever+0x16>)
  movs r3, #0
 80013ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013bc:	e001      	b.n	80013c2 <LoopFillZerobss>

080013be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013c0:	3204      	adds	r2, #4

080013c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013c4:	d3fb      	bcc.n	80013be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013c6:	f005 fbd7 	bl	8006b78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013ca:	f7ff f987 	bl	80006dc <main>

080013ce <LoopForever>:

LoopForever:
    b LoopForever
 80013ce:	e7fe      	b.n	80013ce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80013d0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80013d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013d8:	20000048 	.word	0x20000048
  ldr r2, =_sidata
 80013dc:	080307e8 	.word	0x080307e8
  ldr r2, =_sbss
 80013e0:	20000048 	.word	0x20000048
  ldr r4, =_ebss
 80013e4:	20008284 	.word	0x20008284

080013e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013e8:	e7fe      	b.n	80013e8 <ADC1_2_IRQHandler>

080013ea <Inputs_CheckInput>:
 *      Author: Lucas Di Sarra
 */

#include "../Inc/Inputs.h"

uint8_t Inputs_CheckInput(Inputs_HandleTypeDef *inputs, uint8_t input) {
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b084      	sub	sp, #16
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
 80013f2:	460b      	mov	r3, r1
 80013f4:	70fb      	strb	r3, [r7, #3]
	if (input >= NUM_INPUTS) return ERROR;
 80013f6:	78fb      	ldrb	r3, [r7, #3]
 80013f8:	2b0f      	cmp	r3, #15
 80013fa:	d901      	bls.n	8001400 <Inputs_CheckInput+0x16>
 80013fc:	2301      	movs	r3, #1
 80013fe:	e079      	b.n	80014f4 <Inputs_CheckInput+0x10a>

	HAL_GPIO_WritePin(inputs->sel_gpio_handles[3], inputs->sel_gpio_pins[3], input & 0b1000);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	691b      	ldr	r3, [r3, #16]
 8001404:	330c      	adds	r3, #12
 8001406:	6818      	ldr	r0, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	695b      	ldr	r3, [r3, #20]
 800140c:	3306      	adds	r3, #6
 800140e:	8819      	ldrh	r1, [r3, #0]
 8001410:	78fb      	ldrb	r3, [r7, #3]
 8001412:	f003 0308 	and.w	r3, r3, #8
 8001416:	b2db      	uxtb	r3, r3
 8001418:	461a      	mov	r2, r3
 800141a:	f001 fa9f 	bl	800295c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(inputs->sel_gpio_handles[2], inputs->sel_gpio_pins[2], input & 0b0100);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	691b      	ldr	r3, [r3, #16]
 8001422:	3308      	adds	r3, #8
 8001424:	6818      	ldr	r0, [r3, #0]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	695b      	ldr	r3, [r3, #20]
 800142a:	3304      	adds	r3, #4
 800142c:	8819      	ldrh	r1, [r3, #0]
 800142e:	78fb      	ldrb	r3, [r7, #3]
 8001430:	f003 0304 	and.w	r3, r3, #4
 8001434:	b2db      	uxtb	r3, r3
 8001436:	461a      	mov	r2, r3
 8001438:	f001 fa90 	bl	800295c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(inputs->sel_gpio_handles[1], inputs->sel_gpio_pins[1], input & 0b0010);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	691b      	ldr	r3, [r3, #16]
 8001440:	3304      	adds	r3, #4
 8001442:	6818      	ldr	r0, [r3, #0]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	695b      	ldr	r3, [r3, #20]
 8001448:	3302      	adds	r3, #2
 800144a:	8819      	ldrh	r1, [r3, #0]
 800144c:	78fb      	ldrb	r3, [r7, #3]
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	b2db      	uxtb	r3, r3
 8001454:	461a      	mov	r2, r3
 8001456:	f001 fa81 	bl	800295c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(inputs->sel_gpio_handles[0], inputs->sel_gpio_pins[0], input & 0b0001);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	691b      	ldr	r3, [r3, #16]
 800145e:	6818      	ldr	r0, [r3, #0]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	695b      	ldr	r3, [r3, #20]
 8001464:	8819      	ldrh	r1, [r3, #0]
 8001466:	78fb      	ldrb	r3, [r7, #3]
 8001468:	f003 0301 	and.w	r3, r3, #1
 800146c:	b2db      	uxtb	r3, r3
 800146e:	461a      	mov	r2, r3
 8001470:	f001 fa74 	bl	800295c <HAL_GPIO_WritePin>

	uint8_t old_state = inputs->states;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	8b1b      	ldrh	r3, [r3, #24]
 8001478:	73fb      	strb	r3, [r7, #15]

	// Write state changes
	if (HAL_GPIO_ReadPin(inputs->state_gpio_handle, inputs->state_gpio_pin))
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	889b      	ldrh	r3, [r3, #4]
 8001482:	4619      	mov	r1, r3
 8001484:	4610      	mov	r0, r2
 8001486:	f001 fa51 	bl	800292c <HAL_GPIO_ReadPin>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d00d      	beq.n	80014ac <Inputs_CheckInput+0xc2>
		inputs->states |= (0x0001 << (uint16_t)input);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	8b1b      	ldrh	r3, [r3, #24]
 8001494:	b21a      	sxth	r2, r3
 8001496:	78fb      	ldrb	r3, [r7, #3]
 8001498:	2101      	movs	r1, #1
 800149a:	fa01 f303 	lsl.w	r3, r1, r3
 800149e:	b21b      	sxth	r3, r3
 80014a0:	4313      	orrs	r3, r2
 80014a2:	b21b      	sxth	r3, r3
 80014a4:	b29a      	uxth	r2, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	831a      	strh	r2, [r3, #24]
 80014aa:	e00e      	b.n	80014ca <Inputs_CheckInput+0xe0>
	else
		inputs->states &= 0xFFFF ^ (0x0001 << (uint16_t)input);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	8b1b      	ldrh	r3, [r3, #24]
 80014b0:	b21a      	sxth	r2, r3
 80014b2:	78fb      	ldrb	r3, [r7, #3]
 80014b4:	2101      	movs	r1, #1
 80014b6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	43db      	mvns	r3, r3
 80014be:	b21b      	sxth	r3, r3
 80014c0:	4013      	ands	r3, r2
 80014c2:	b21b      	sxth	r3, r3
 80014c4:	b29a      	uxth	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	831a      	strh	r2, [r3, #24]

	// Check if the masked buttons have changed
	if ((old_state & inputs->states_itmask) != (inputs->states & inputs->states_itmask))
 80014ca:	7bfb      	ldrb	r3, [r7, #15]
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	8b52      	ldrh	r2, [r2, #26]
 80014d0:	4013      	ands	r3, r2
 80014d2:	687a      	ldr	r2, [r7, #4]
 80014d4:	8b11      	ldrh	r1, [r2, #24]
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	8b52      	ldrh	r2, [r2, #26]
 80014da:	400a      	ands	r2, r1
 80014dc:	b292      	uxth	r2, r2
 80014de:	4293      	cmp	r3, r2
 80014e0:	d007      	beq.n	80014f2 <Inputs_CheckInput+0x108>
		HAL_GPIO_WritePin(inputs->it_gpio_handle, inputs->it_gpio_pin, GPIO_PIN_SET);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6898      	ldr	r0, [r3, #8]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	899b      	ldrh	r3, [r3, #12]
 80014ea:	2201      	movs	r2, #1
 80014ec:	4619      	mov	r1, r3
 80014ee:	f001 fa35 	bl	800295c <HAL_GPIO_WritePin>

	return SUCCESS;
 80014f2:	2300      	movs	r3, #0
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3710      	adds	r7, #16
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <Inputs_CheckAll>:
	HAL_GPIO_WritePin(inputs->sel_gpio_handles[0], inputs->sel_gpio_pins[0], 0);

	return HAL_GPIO_ReadPin(inputs->state_gpio_handle, inputs->state_gpio_pin);
}

uint8_t Inputs_CheckAll(Inputs_HandleTypeDef *inputs) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
	inputs->states = 0xFFFF;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800150a:	831a      	strh	r2, [r3, #24]
	for (uint8_t i = 0; i < NUM_INPUTS; i++) {
 800150c:	2300      	movs	r3, #0
 800150e:	73fb      	strb	r3, [r7, #15]
 8001510:	e007      	b.n	8001522 <Inputs_CheckAll+0x26>
		Inputs_CheckInput(inputs, i);
 8001512:	7bfb      	ldrb	r3, [r7, #15]
 8001514:	4619      	mov	r1, r3
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff ff67 	bl	80013ea <Inputs_CheckInput>
	for (uint8_t i = 0; i < NUM_INPUTS; i++) {
 800151c:	7bfb      	ldrb	r3, [r7, #15]
 800151e:	3301      	adds	r3, #1
 8001520:	73fb      	strb	r3, [r7, #15]
 8001522:	7bfb      	ldrb	r3, [r7, #15]
 8001524:	2b0f      	cmp	r3, #15
 8001526:	d9f4      	bls.n	8001512 <Inputs_CheckAll+0x16>
	}

	return SUCCESS;
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	3710      	adds	r7, #16
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}

08001532 <delay_us>:
#include <Bitmaps.h>
#include <string.h>

// HELPER FUNCS
// ------------------------------------------------------------------------------------
void delay_us(uint32_t us) {
 8001532:	b480      	push	{r7}
 8001534:	b085      	sub	sp, #20
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
	// 64MHz clock. 1us = 64CLK
	for (uint32_t i = 0; i < us*64; i++) {
 800153a:	2300      	movs	r3, #0
 800153c:	60fb      	str	r3, [r7, #12]
 800153e:	e003      	b.n	8001548 <delay_us+0x16>
		asm("NOP");
 8001540:	bf00      	nop
	for (uint32_t i = 0; i < us*64; i++) {
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	3301      	adds	r3, #1
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	019b      	lsls	r3, r3, #6
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	429a      	cmp	r2, r3
 8001550:	d3f6      	bcc.n	8001540 <delay_us+0xe>
	}
}
 8001552:	bf00      	nop
 8001554:	bf00      	nop
 8001556:	3714      	adds	r7, #20
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <get_gate_addr>:

void get_gate_addr(uint16_t gate_addr, uint8_t *bytes) {
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	4603      	mov	r3, r0
 8001568:	6039      	str	r1, [r7, #0]
 800156a:	80fb      	strh	r3, [r7, #6]

	gate_addr = LS032_PIXEL_WIDTH - gate_addr;			// gate is 1 indexed (FLIPPED)
 800156c:	88fb      	ldrh	r3, [r7, #6]
 800156e:	f5c3 7306 	rsb	r3, r3, #536	@ 0x218
 8001572:	80fb      	strh	r3, [r7, #6]
	//gate_addr++;										// gate is 1 indexed (NORMAL)
	bytes[0] = 0b10000000; 	// Mode select (M0=H, M1=L, M2=L)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	2280      	movs	r2, #128	@ 0x80
 8001578:	701a      	strb	r2, [r3, #0]

	// This shoves 10 bits into B0 and B1, while flipping the endianness
	bytes[0] |= (gate_addr & 0b0000000000000001) << 1;
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	b25a      	sxtb	r2, r3
 8001580:	88fb      	ldrh	r3, [r7, #6]
 8001582:	b25b      	sxtb	r3, r3
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	b25b      	sxtb	r3, r3
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	b25b      	sxtb	r3, r3
 800158e:	4313      	orrs	r3, r2
 8001590:	b25b      	sxtb	r3, r3
 8001592:	b2da      	uxtb	r2, r3
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	701a      	strb	r2, [r3, #0]
	bytes[0] |= (gate_addr & 0b0000000000000010) >> 1;
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	b25a      	sxtb	r2, r3
 800159e:	88fb      	ldrh	r3, [r7, #6]
 80015a0:	105b      	asrs	r3, r3, #1
 80015a2:	b25b      	sxtb	r3, r3
 80015a4:	f003 0301 	and.w	r3, r3, #1
 80015a8:	b25b      	sxtb	r3, r3
 80015aa:	4313      	orrs	r3, r2
 80015ac:	b25b      	sxtb	r3, r3
 80015ae:	b2da      	uxtb	r2, r3
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	701a      	strb	r2, [r3, #0]
	bytes[1] |= (gate_addr & 0b0000000000000100) << 5;
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	3301      	adds	r3, #1
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	b25a      	sxtb	r2, r3
 80015bc:	88fb      	ldrh	r3, [r7, #6]
 80015be:	b25b      	sxtb	r3, r3
 80015c0:	015b      	lsls	r3, r3, #5
 80015c2:	b25b      	sxtb	r3, r3
 80015c4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80015c8:	b25b      	sxtb	r3, r3
 80015ca:	4313      	orrs	r3, r2
 80015cc:	b25a      	sxtb	r2, r3
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	3301      	adds	r3, #1
 80015d2:	b2d2      	uxtb	r2, r2
 80015d4:	701a      	strb	r2, [r3, #0]
	bytes[1] |= (gate_addr & 0b0000000000001000) << 3;
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	3301      	adds	r3, #1
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	b25a      	sxtb	r2, r3
 80015de:	88fb      	ldrh	r3, [r7, #6]
 80015e0:	b25b      	sxtb	r3, r3
 80015e2:	00db      	lsls	r3, r3, #3
 80015e4:	b25b      	sxtb	r3, r3
 80015e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015ea:	b25b      	sxtb	r3, r3
 80015ec:	4313      	orrs	r3, r2
 80015ee:	b25a      	sxtb	r2, r3
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	3301      	adds	r3, #1
 80015f4:	b2d2      	uxtb	r2, r2
 80015f6:	701a      	strb	r2, [r3, #0]
	bytes[1] |= (gate_addr & 0b0000000000010000) << 1;
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	3301      	adds	r3, #1
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	b25a      	sxtb	r2, r3
 8001600:	88fb      	ldrh	r3, [r7, #6]
 8001602:	b25b      	sxtb	r3, r3
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	b25b      	sxtb	r3, r3
 8001608:	f003 0320 	and.w	r3, r3, #32
 800160c:	b25b      	sxtb	r3, r3
 800160e:	4313      	orrs	r3, r2
 8001610:	b25a      	sxtb	r2, r3
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	3301      	adds	r3, #1
 8001616:	b2d2      	uxtb	r2, r2
 8001618:	701a      	strb	r2, [r3, #0]
	bytes[1] |= (gate_addr & 0b0000000000100000) >> 1;
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	3301      	adds	r3, #1
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	b25a      	sxtb	r2, r3
 8001622:	88fb      	ldrh	r3, [r7, #6]
 8001624:	105b      	asrs	r3, r3, #1
 8001626:	b25b      	sxtb	r3, r3
 8001628:	f003 0310 	and.w	r3, r3, #16
 800162c:	b25b      	sxtb	r3, r3
 800162e:	4313      	orrs	r3, r2
 8001630:	b25a      	sxtb	r2, r3
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	3301      	adds	r3, #1
 8001636:	b2d2      	uxtb	r2, r2
 8001638:	701a      	strb	r2, [r3, #0]
	bytes[1] |= (gate_addr & 0b0000000001000000) >> 3;
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	3301      	adds	r3, #1
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	b25a      	sxtb	r2, r3
 8001642:	88fb      	ldrh	r3, [r7, #6]
 8001644:	10db      	asrs	r3, r3, #3
 8001646:	b25b      	sxtb	r3, r3
 8001648:	f003 0308 	and.w	r3, r3, #8
 800164c:	b25b      	sxtb	r3, r3
 800164e:	4313      	orrs	r3, r2
 8001650:	b25a      	sxtb	r2, r3
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	3301      	adds	r3, #1
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	701a      	strb	r2, [r3, #0]
	bytes[1] |= (gate_addr & 0b0000000010000000) >> 5;
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	3301      	adds	r3, #1
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	b25a      	sxtb	r2, r3
 8001662:	88fb      	ldrh	r3, [r7, #6]
 8001664:	115b      	asrs	r3, r3, #5
 8001666:	b25b      	sxtb	r3, r3
 8001668:	f003 0304 	and.w	r3, r3, #4
 800166c:	b25b      	sxtb	r3, r3
 800166e:	4313      	orrs	r3, r2
 8001670:	b25a      	sxtb	r2, r3
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	3301      	adds	r3, #1
 8001676:	b2d2      	uxtb	r2, r2
 8001678:	701a      	strb	r2, [r3, #0]
	bytes[1] |= (gate_addr & 0b0000000100000000) >> 7;
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	3301      	adds	r3, #1
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	b25a      	sxtb	r2, r3
 8001682:	88fb      	ldrh	r3, [r7, #6]
 8001684:	11db      	asrs	r3, r3, #7
 8001686:	b25b      	sxtb	r3, r3
 8001688:	f003 0302 	and.w	r3, r3, #2
 800168c:	b25b      	sxtb	r3, r3
 800168e:	4313      	orrs	r3, r2
 8001690:	b25a      	sxtb	r2, r3
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	3301      	adds	r3, #1
 8001696:	b2d2      	uxtb	r2, r2
 8001698:	701a      	strb	r2, [r3, #0]
	bytes[1] |= (gate_addr & 0b0000001000000000) >> 9;
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	3301      	adds	r3, #1
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	b25a      	sxtb	r2, r3
 80016a2:	88fb      	ldrh	r3, [r7, #6]
 80016a4:	125b      	asrs	r3, r3, #9
 80016a6:	b25b      	sxtb	r3, r3
 80016a8:	f003 0301 	and.w	r3, r3, #1
 80016ac:	b25b      	sxtb	r3, r3
 80016ae:	4313      	orrs	r3, r2
 80016b0:	b25a      	sxtb	r2, r3
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	3301      	adds	r3, #1
 80016b6:	b2d2      	uxtb	r2, r2
 80016b8:	701a      	strb	r2, [r3, #0]
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <get_idx_from_pos>:

uint8_t get_idx_from_pos(uint16_t pos_x, uint16_t pos_y, uint16_t *vram_idx) {
 80016c6:	b480      	push	{r7}
 80016c8:	b083      	sub	sp, #12
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	4603      	mov	r3, r0
 80016ce:	603a      	str	r2, [r7, #0]
 80016d0:	80fb      	strh	r3, [r7, #6]
 80016d2:	460b      	mov	r3, r1
 80016d4:	80bb      	strh	r3, [r7, #4]
	if (pos_x >= LS032_PIXEL_WIDTH) return ERROR;
 80016d6:	88fb      	ldrh	r3, [r7, #6]
 80016d8:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 80016dc:	d301      	bcc.n	80016e2 <get_idx_from_pos+0x1c>
 80016de:	2301      	movs	r3, #1
 80016e0:	e014      	b.n	800170c <get_idx_from_pos+0x46>
	if (pos_y >= LS032_VRAM_HEIGHT - 2) return ERROR;
 80016e2:	88bb      	ldrh	r3, [r7, #4]
 80016e4:	2b29      	cmp	r3, #41	@ 0x29
 80016e6:	d901      	bls.n	80016ec <get_idx_from_pos+0x26>
 80016e8:	2301      	movs	r3, #1
 80016ea:	e00f      	b.n	800170c <get_idx_from_pos+0x46>

	*vram_idx = pos_x * 44 + pos_y + 2;
 80016ec:	88fb      	ldrh	r3, [r7, #6]
 80016ee:	461a      	mov	r2, r3
 80016f0:	0092      	lsls	r2, r2, #2
 80016f2:	441a      	add	r2, r3
 80016f4:	0052      	lsls	r2, r2, #1
 80016f6:	4413      	add	r3, r2
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	88bb      	ldrh	r3, [r7, #4]
 80016fe:	4413      	add	r3, r2
 8001700:	b29b      	uxth	r3, r3
 8001702:	3302      	adds	r3, #2
 8001704:	b29a      	uxth	r2, r3
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	801a      	strh	r2, [r3, #0]

	return SUCCESS;
 800170a:	2300      	movs	r3, #0
}
 800170c:	4618      	mov	r0, r3
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <LS032_Init>:

// FUNCTION IMPLEMENTEATIONS
// ------------------------------------------------------------------------------------

uint8_t LS032_Init(LS032_HandleTypeDef *ls032) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
	// EXTMODE pin should already be default high
	// Initialize vram
	memset(ls032->vram, 0x00, ls032->vram_len);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001728:	461a      	mov	r2, r3
 800172a:	2100      	movs	r1, #0
 800172c:	f005 fa1b 	bl	8006b66 <memset>
	for (uint16_t col = 0; col < LS032_PIXEL_WIDTH; col++) {
 8001730:	2300      	movs	r3, #0
 8001732:	81fb      	strh	r3, [r7, #14]
 8001734:	e00e      	b.n	8001754 <LS032_Init+0x3c>
		// Fill in addressing of every column as single array
		get_gate_addr(col, ls032->vram + col*LS032_VRAM_HEIGHT);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800173a:	89fa      	ldrh	r2, [r7, #14]
 800173c:	212c      	movs	r1, #44	@ 0x2c
 800173e:	fb01 f202 	mul.w	r2, r1, r2
 8001742:	441a      	add	r2, r3
 8001744:	89fb      	ldrh	r3, [r7, #14]
 8001746:	4611      	mov	r1, r2
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff ff09 	bl	8001560 <get_gate_addr>
	for (uint16_t col = 0; col < LS032_PIXEL_WIDTH; col++) {
 800174e:	89fb      	ldrh	r3, [r7, #14]
 8001750:	3301      	adds	r3, #1
 8001752:	81fb      	strh	r3, [r7, #14]
 8001754:	89fb      	ldrh	r3, [r7, #14]
 8001756:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800175a:	d3ec      	bcc.n	8001736 <LS032_Init+0x1e>
	}

	// Initialize register RAM
	for (uint8_t reg = 0; reg < LS032_NUMREGISTERS; reg++) {
 800175c:	2300      	movs	r3, #0
 800175e:	737b      	strb	r3, [r7, #13]
 8001760:	e030      	b.n	80017c4 <LS032_Init+0xac>
		ls032->registers[reg].pos_x = 0;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001766:	7b7b      	ldrb	r3, [r7, #13]
 8001768:	011b      	lsls	r3, r3, #4
 800176a:	4413      	add	r3, r2
 800176c:	2200      	movs	r2, #0
 800176e:	805a      	strh	r2, [r3, #2]
		ls032->registers[reg].pos_y = 0;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001774:	7b7b      	ldrb	r3, [r7, #13]
 8001776:	011b      	lsls	r3, r3, #4
 8001778:	4413      	add	r3, r2
 800177a:	2200      	movs	r2, #0
 800177c:	809a      	strh	r2, [r3, #4]
		ls032->registers[reg].size = 0;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001782:	7b7b      	ldrb	r3, [r7, #13]
 8001784:	011b      	lsls	r3, r3, #4
 8001786:	4413      	add	r3, r2
 8001788:	2200      	movs	r2, #0
 800178a:	719a      	strb	r2, [r3, #6]
		ls032->registers[reg].mode = 0;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001790:	7b7b      	ldrb	r3, [r7, #13]
 8001792:	011b      	lsls	r3, r3, #4
 8001794:	4413      	add	r3, r2
 8001796:	2200      	movs	r2, #0
 8001798:	71da      	strb	r2, [r3, #7]
		ls032->registers[reg].len = 0;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800179e:	7b7b      	ldrb	r3, [r7, #13]
 80017a0:	011b      	lsls	r3, r3, #4
 80017a2:	4413      	add	r3, r2
 80017a4:	2200      	movs	r2, #0
 80017a6:	721a      	strb	r2, [r3, #8]
		memset(ls032->registers[reg].str, 0x00, 0xFF);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017ac:	7b7b      	ldrb	r3, [r7, #13]
 80017ae:	011b      	lsls	r3, r3, #4
 80017b0:	4413      	add	r3, r2
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	22ff      	movs	r2, #255	@ 0xff
 80017b6:	2100      	movs	r1, #0
 80017b8:	4618      	mov	r0, r3
 80017ba:	f005 f9d4 	bl	8006b66 <memset>
	for (uint8_t reg = 0; reg < LS032_NUMREGISTERS; reg++) {
 80017be:	7b7b      	ldrb	r3, [r7, #13]
 80017c0:	3301      	adds	r3, #1
 80017c2:	737b      	strb	r3, [r7, #13]
 80017c4:	7b7b      	ldrb	r3, [r7, #13]
 80017c6:	2b1f      	cmp	r3, #31
 80017c8:	d9cb      	bls.n	8001762 <LS032_Init+0x4a>
	}

	// Flag SPI as Idle
	ls032->spi_state = 0;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2200      	movs	r2, #0
 80017ce:	729a      	strb	r2, [r3, #10]
	ls032->update_queued = 0;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	72da      	strb	r2, [r3, #11]

	delay_us(30);
 80017d6:	201e      	movs	r0, #30
 80017d8:	f7ff feab 	bl	8001532 <delay_us>
	// Need to clear twice for some reason
	LS032_Wipe(ls032);
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f000 f9a0 	bl	8001b22 <LS032_Wipe>
	LS032_Wipe(ls032);
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f000 f99d 	bl	8001b22 <LS032_Wipe>
	delay_us(30);
 80017e8:	201e      	movs	r0, #30
 80017ea:	f7ff fea2 	bl	8001532 <delay_us>
	HAL_GPIO_WritePin(ls032->disp_gpio_handle, ls032->disp_gpio_pin, GPIO_PIN_SET);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	69d8      	ldr	r0, [r3, #28]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	8c1b      	ldrh	r3, [r3, #32]
 80017f6:	2201      	movs	r2, #1
 80017f8:	4619      	mov	r1, r3
 80017fa:	f001 f8af 	bl	800295c <HAL_GPIO_WritePin>
	delay_us(30);
 80017fe:	201e      	movs	r0, #30
 8001800:	f7ff fe97 	bl	8001532 <delay_us>
	HAL_TIM_PWM_Start(ls032->extcomin_tim_handle, ls032->extcomin_channel);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	68da      	ldr	r2, [r3, #12]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	8a1b      	ldrh	r3, [r3, #16]
 800180c:	4619      	mov	r1, r3
 800180e:	4610      	mov	r0, r2
 8001810:	f003 fe44 	bl	800549c <HAL_TIM_PWM_Start>
	delay_us(30);
 8001814:	201e      	movs	r0, #30
 8001816:	f7ff fe8c 	bl	8001532 <delay_us>

	return SUCCESS;
 800181a:	2300      	movs	r3, #0
}
 800181c:	4618      	mov	r0, r3
 800181e:	3710      	adds	r7, #16
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}

08001824 <LS032_TX>:

uint8_t LS032_TX(LS032_HandleTypeDef *ls032, uint8_t *pData, uint16_t len) {
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	60f8      	str	r0, [r7, #12]
 800182c:	60b9      	str	r1, [r7, #8]
 800182e:	4613      	mov	r3, r2
 8001830:	80fb      	strh	r3, [r7, #6]
	if (ls032->spi_state != 0) return ERROR;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	7a9b      	ldrb	r3, [r3, #10]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <LS032_TX+0x1a>
 800183a:	2301      	movs	r3, #1
 800183c:	e034      	b.n	80018a8 <LS032_TX+0x84>

	// Clear update queue
	ls032->update_queued = 0;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2200      	movs	r2, #0
 8001842:	72da      	strb	r2, [r3, #11]

	uint8_t ret = 0;
 8001844:	2300      	movs	r3, #0
 8001846:	75fb      	strb	r3, [r7, #23]

	// Assert the CS high
	HAL_GPIO_WritePin(ls032->cs_gpio_handle, ls032->cs_gpio_pin, GPIO_PIN_SET);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	6858      	ldr	r0, [r3, #4]
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	891b      	ldrh	r3, [r3, #8]
 8001850:	2201      	movs	r2, #1
 8001852:	4619      	mov	r1, r3
 8001854:	f001 f882 	bl	800295c <HAL_GPIO_WritePin>
	delay_us(3);
 8001858:	2003      	movs	r0, #3
 800185a:	f7ff fe6a 	bl	8001532 <delay_us>
	ret = HAL_SPI_Transmit(ls032->spi_handle, pData, len, 100);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	6818      	ldr	r0, [r3, #0]
 8001862:	88fa      	ldrh	r2, [r7, #6]
 8001864:	2364      	movs	r3, #100	@ 0x64
 8001866:	68b9      	ldr	r1, [r7, #8]
 8001868:	f002 fc39 	bl	80040de <HAL_SPI_Transmit>
 800186c:	4603      	mov	r3, r0
 800186e:	75fb      	strb	r3, [r7, #23]
	delay_us(1);
 8001870:	2001      	movs	r0, #1
 8001872:	f7ff fe5e 	bl	8001532 <delay_us>
	if (ret) {
 8001876:	7dfb      	ldrb	r3, [r7, #23]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d00c      	beq.n	8001896 <LS032_TX+0x72>
		// Release the CS
		HAL_GPIO_WritePin(ls032->cs_gpio_handle, ls032->cs_gpio_pin, GPIO_PIN_RESET);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	6858      	ldr	r0, [r3, #4]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	891b      	ldrh	r3, [r3, #8]
 8001884:	2200      	movs	r2, #0
 8001886:	4619      	mov	r1, r3
 8001888:	f001 f868 	bl	800295c <HAL_GPIO_WritePin>
		ls032->spi_state = 0;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2200      	movs	r2, #0
 8001890:	729a      	strb	r2, [r3, #10]
		return ret;
 8001892:	7dfb      	ldrb	r3, [r7, #23]
 8001894:	e008      	b.n	80018a8 <LS032_TX+0x84>
	}

	// Release the CS
	HAL_GPIO_WritePin(ls032->cs_gpio_handle, ls032->cs_gpio_pin, GPIO_PIN_RESET);
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	6858      	ldr	r0, [r3, #4]
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	891b      	ldrh	r3, [r3, #8]
 800189e:	2200      	movs	r2, #0
 80018a0:	4619      	mov	r1, r3
 80018a2:	f001 f85b 	bl	800295c <HAL_GPIO_WritePin>

	return SUCCESS;
 80018a6:	2300      	movs	r3, #0
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3718      	adds	r7, #24
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <LS032_TX_DMA>:

uint8_t LS032_TX_DMA(LS032_HandleTypeDef *ls032, uint8_t *pData, uint16_t len) {
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	4613      	mov	r3, r2
 80018bc:	80fb      	strh	r3, [r7, #6]
	if (ls032->spi_state != 0) return ERROR;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	7a9b      	ldrb	r3, [r3, #10]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <LS032_TX_DMA+0x1a>
 80018c6:	2301      	movs	r3, #1
 80018c8:	e02f      	b.n	800192a <LS032_TX_DMA+0x7a>

	// Clear update queue
	ls032->update_queued = 0;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	2200      	movs	r2, #0
 80018ce:	72da      	strb	r2, [r3, #11]

	uint8_t ret = 0;
 80018d0:	2300      	movs	r3, #0
 80018d2:	75fb      	strb	r3, [r7, #23]

	// Assert the CS high
	HAL_GPIO_WritePin(ls032->cs_gpio_handle, ls032->cs_gpio_pin, GPIO_PIN_SET);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	6858      	ldr	r0, [r3, #4]
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	891b      	ldrh	r3, [r3, #8]
 80018dc:	2201      	movs	r2, #1
 80018de:	4619      	mov	r1, r3
 80018e0:	f001 f83c 	bl	800295c <HAL_GPIO_WritePin>
	delay_us(3);
 80018e4:	2003      	movs	r0, #3
 80018e6:	f7ff fe24 	bl	8001532 <delay_us>
	ret = HAL_SPI_Transmit_DMA(ls032->spi_handle, pData, len);
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	88fa      	ldrh	r2, [r7, #6]
 80018f0:	68b9      	ldr	r1, [r7, #8]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f002 fdf2 	bl	80044dc <HAL_SPI_Transmit_DMA>
 80018f8:	4603      	mov	r3, r0
 80018fa:	75fb      	strb	r3, [r7, #23]
	ls032->spi_state = 1; // Flag SPI as BUSY
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	2201      	movs	r2, #1
 8001900:	729a      	strb	r2, [r3, #10]
	delay_us(1);
 8001902:	2001      	movs	r0, #1
 8001904:	f7ff fe15 	bl	8001532 <delay_us>
	if (ret) {
 8001908:	7dfb      	ldrb	r3, [r7, #23]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d00c      	beq.n	8001928 <LS032_TX_DMA+0x78>
		// Release the CS
		HAL_GPIO_WritePin(ls032->cs_gpio_handle, ls032->cs_gpio_pin, GPIO_PIN_RESET);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	6858      	ldr	r0, [r3, #4]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	891b      	ldrh	r3, [r3, #8]
 8001916:	2200      	movs	r2, #0
 8001918:	4619      	mov	r1, r3
 800191a:	f001 f81f 	bl	800295c <HAL_GPIO_WritePin>
		ls032->spi_state = 0;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	2200      	movs	r2, #0
 8001922:	729a      	strb	r2, [r3, #10]
		return ret;
 8001924:	7dfb      	ldrb	r3, [r7, #23]
 8001926:	e000      	b.n	800192a <LS032_TX_DMA+0x7a>
	}

	return SUCCESS;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <LS032_TX_DMA_CPLT>:

uint8_t LS032_TX_DMA_CPLT(LS032_HandleTypeDef *ls032) {
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
	// Release the CS
	ls032->spi_state = 0;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	729a      	strb	r2, [r3, #10]
	HAL_GPIO_WritePin(ls032->cs_gpio_handle, ls032->cs_gpio_pin, GPIO_PIN_RESET);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6858      	ldr	r0, [r3, #4]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	891b      	ldrh	r3, [r3, #8]
 8001948:	2200      	movs	r2, #0
 800194a:	4619      	mov	r1, r3
 800194c:	f001 f806 	bl	800295c <HAL_GPIO_WritePin>

	return SUCCESS;
 8001950:	2300      	movs	r3, #0
}
 8001952:	4618      	mov	r0, r3
 8001954:	3708      	adds	r7, #8
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}

0800195a <LS032_TextReg_SetPos>:

uint8_t LS032_TextReg_SetPos(LS032_HandleTypeDef *ls032, uint8_t reg, uint16_t pos_x, uint16_t pos_y) {
 800195a:	b480      	push	{r7}
 800195c:	b085      	sub	sp, #20
 800195e:	af00      	add	r7, sp, #0
 8001960:	60f8      	str	r0, [r7, #12]
 8001962:	4608      	mov	r0, r1
 8001964:	4611      	mov	r1, r2
 8001966:	461a      	mov	r2, r3
 8001968:	4603      	mov	r3, r0
 800196a:	72fb      	strb	r3, [r7, #11]
 800196c:	460b      	mov	r3, r1
 800196e:	813b      	strh	r3, [r7, #8]
 8001970:	4613      	mov	r3, r2
 8001972:	80fb      	strh	r3, [r7, #6]
	if (reg >= LS032_NUMREGISTERS) 		return ERROR;
 8001974:	7afb      	ldrb	r3, [r7, #11]
 8001976:	2b1f      	cmp	r3, #31
 8001978:	d901      	bls.n	800197e <LS032_TextReg_SetPos+0x24>
 800197a:	2301      	movs	r3, #1
 800197c:	e01c      	b.n	80019b8 <LS032_TextReg_SetPos+0x5e>
	if (pos_x >= LS032_PIXEL_WIDTH) 	return ERROR;
 800197e:	893b      	ldrh	r3, [r7, #8]
 8001980:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8001984:	d301      	bcc.n	800198a <LS032_TextReg_SetPos+0x30>
 8001986:	2301      	movs	r3, #1
 8001988:	e016      	b.n	80019b8 <LS032_TextReg_SetPos+0x5e>
	if (pos_y >= LS032_VRAM_HEIGHT - 2)	return ERROR;
 800198a:	88fb      	ldrh	r3, [r7, #6]
 800198c:	2b29      	cmp	r3, #41	@ 0x29
 800198e:	d901      	bls.n	8001994 <LS032_TextReg_SetPos+0x3a>
 8001990:	2301      	movs	r3, #1
 8001992:	e011      	b.n	80019b8 <LS032_TextReg_SetPos+0x5e>

	ls032->registers[reg].pos_x = pos_x;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001998:	7afb      	ldrb	r3, [r7, #11]
 800199a:	011b      	lsls	r3, r3, #4
 800199c:	4413      	add	r3, r2
 800199e:	893a      	ldrh	r2, [r7, #8]
 80019a0:	805a      	strh	r2, [r3, #2]
	ls032->registers[reg].pos_y = pos_y;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019a6:	7afb      	ldrb	r3, [r7, #11]
 80019a8:	011b      	lsls	r3, r3, #4
 80019aa:	4413      	add	r3, r2
 80019ac:	88fa      	ldrh	r2, [r7, #6]
 80019ae:	809a      	strh	r2, [r3, #4]

	ls032->update_queued = 1;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2201      	movs	r2, #1
 80019b4:	72da      	strb	r2, [r3, #11]
	return SUCCESS;
 80019b6:	2300      	movs	r3, #0
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3714      	adds	r7, #20
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <LS032_TextReg_SetSize>:

uint8_t LS032_TextReg_SetSize(LS032_HandleTypeDef *ls032, uint8_t reg, uint8_t size) {
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	460b      	mov	r3, r1
 80019ce:	70fb      	strb	r3, [r7, #3]
 80019d0:	4613      	mov	r3, r2
 80019d2:	70bb      	strb	r3, [r7, #2]
	if (reg >= LS032_NUMREGISTERS) return ERROR;
 80019d4:	78fb      	ldrb	r3, [r7, #3]
 80019d6:	2b1f      	cmp	r3, #31
 80019d8:	d901      	bls.n	80019de <LS032_TextReg_SetSize+0x1a>
 80019da:	2301      	movs	r3, #1
 80019dc:	e00f      	b.n	80019fe <LS032_TextReg_SetSize+0x3a>
	if (size >= NUM_ALPHNUM_SIZES) return ERROR;
 80019de:	78bb      	ldrb	r3, [r7, #2]
 80019e0:	2b03      	cmp	r3, #3
 80019e2:	d901      	bls.n	80019e8 <LS032_TextReg_SetSize+0x24>
 80019e4:	2301      	movs	r3, #1
 80019e6:	e00a      	b.n	80019fe <LS032_TextReg_SetSize+0x3a>

	ls032->registers[reg].size = size;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019ec:	78fb      	ldrb	r3, [r7, #3]
 80019ee:	011b      	lsls	r3, r3, #4
 80019f0:	4413      	add	r3, r2
 80019f2:	78ba      	ldrb	r2, [r7, #2]
 80019f4:	719a      	strb	r2, [r3, #6]

	ls032->update_queued = 1;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2201      	movs	r2, #1
 80019fa:	72da      	strb	r2, [r3, #11]
	return SUCCESS;
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <LS032_TextReg_SetMode>:

uint8_t LS032_TextReg_SetMode(LS032_HandleTypeDef *ls032, uint8_t reg, uint8_t mode) {
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
 8001a12:	460b      	mov	r3, r1
 8001a14:	70fb      	strb	r3, [r7, #3]
 8001a16:	4613      	mov	r3, r2
 8001a18:	70bb      	strb	r3, [r7, #2]
	if (reg >= LS032_NUMREGISTERS) return ERROR;
 8001a1a:	78fb      	ldrb	r3, [r7, #3]
 8001a1c:	2b1f      	cmp	r3, #31
 8001a1e:	d901      	bls.n	8001a24 <LS032_TextReg_SetMode+0x1a>
 8001a20:	2301      	movs	r3, #1
 8001a22:	e00a      	b.n	8001a3a <LS032_TextReg_SetMode+0x30>

	ls032->registers[reg].mode = mode;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a28:	78fb      	ldrb	r3, [r7, #3]
 8001a2a:	011b      	lsls	r3, r3, #4
 8001a2c:	4413      	add	r3, r2
 8001a2e:	78ba      	ldrb	r2, [r7, #2]
 8001a30:	71da      	strb	r2, [r3, #7]

	ls032->update_queued = 1;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2201      	movs	r2, #1
 8001a36:	72da      	strb	r2, [r3, #11]
	return SUCCESS;
 8001a38:	2300      	movs	r3, #0
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr

08001a46 <LS032_TextReg_SetString>:

uint8_t LS032_TextReg_SetString(LS032_HandleTypeDef *ls032, uint8_t reg, uint8_t len, char* str) {
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b084      	sub	sp, #16
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	60f8      	str	r0, [r7, #12]
 8001a4e:	607b      	str	r3, [r7, #4]
 8001a50:	460b      	mov	r3, r1
 8001a52:	72fb      	strb	r3, [r7, #11]
 8001a54:	4613      	mov	r3, r2
 8001a56:	72bb      	strb	r3, [r7, #10]
	if (reg >= LS032_NUMREGISTERS) return ERROR;
 8001a58:	7afb      	ldrb	r3, [r7, #11]
 8001a5a:	2b1f      	cmp	r3, #31
 8001a5c:	d901      	bls.n	8001a62 <LS032_TextReg_SetString+0x1c>
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e020      	b.n	8001aa4 <LS032_TextReg_SetString+0x5e>

	ls032->registers[reg].len = len;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a66:	7afb      	ldrb	r3, [r7, #11]
 8001a68:	011b      	lsls	r3, r3, #4
 8001a6a:	4413      	add	r3, r2
 8001a6c:	7aba      	ldrb	r2, [r7, #10]
 8001a6e:	721a      	strb	r2, [r3, #8]
	memset(ls032->registers[reg].str, 0x00, 0xFF);	// Clear contents of string in case len doesnt match
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a74:	7afb      	ldrb	r3, [r7, #11]
 8001a76:	011b      	lsls	r3, r3, #4
 8001a78:	4413      	add	r3, r2
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	22ff      	movs	r2, #255	@ 0xff
 8001a7e:	2100      	movs	r1, #0
 8001a80:	4618      	mov	r0, r3
 8001a82:	f005 f870 	bl	8006b66 <memset>
	memcpy(ls032->registers[reg].str, str, len);	// copy str into register buffer
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a8a:	7afb      	ldrb	r3, [r7, #11]
 8001a8c:	011b      	lsls	r3, r3, #4
 8001a8e:	4413      	add	r3, r2
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	7aba      	ldrb	r2, [r7, #10]
 8001a94:	6879      	ldr	r1, [r7, #4]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f005 f892 	bl	8006bc0 <memcpy>

	ls032->update_queued = 1;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	72da      	strb	r2, [r3, #11]
	return SUCCESS;
 8001aa2:	2300      	movs	r3, #0
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3710      	adds	r7, #16
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <LS032_UpdateManual>:

// GENERAL DRAWING
// ------------------------------------------------------------------------------------------

uint8_t LS032_UpdateManual(LS032_HandleTypeDef *ls032) {
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
	if (LS032_DrawScene(ls032)) return ERROR;
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	f000 f89c 	bl	8001bf2 <LS032_DrawScene>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <LS032_UpdateManual+0x18>
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e008      	b.n	8001ad6 <LS032_UpdateManual+0x2a>
	return LS032_TX_DMA(ls032, ls032->vram, ls032->vram_len);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001acc:	461a      	mov	r2, r3
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f7ff feee 	bl	80018b0 <LS032_TX_DMA>
 8001ad4:	4603      	mov	r3, r0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <LS032_UpdateAsync>:

uint8_t LS032_UpdateAsync(LS032_HandleTypeDef *ls032) {
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
	if (ls032->update_queued == 0) return ERROR;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	7adb      	ldrb	r3, [r3, #11]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d101      	bne.n	8001af2 <LS032_UpdateAsync+0x14>
 8001aee:	2301      	movs	r3, #1
 8001af0:	e013      	b.n	8001b1a <LS032_UpdateAsync+0x3c>
	LS032_Clear(ls032);
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f000 f827 	bl	8001b46 <LS032_Clear>
	if (LS032_DrawScene(ls032)) return ERROR;
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f000 f87a 	bl	8001bf2 <LS032_DrawScene>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <LS032_UpdateAsync+0x2a>
 8001b04:	2301      	movs	r3, #1
 8001b06:	e008      	b.n	8001b1a <LS032_UpdateAsync+0x3c>
	return LS032_TX_DMA(ls032, ls032->vram, ls032->vram_len);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b10:	461a      	mov	r2, r3
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f7ff fecc 	bl	80018b0 <LS032_TX_DMA>
 8001b18:	4603      	mov	r3, r0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <LS032_Wipe>:

uint8_t LS032_Wipe(LS032_HandleTypeDef *ls032) {
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b084      	sub	sp, #16
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
	uint8_t clear_cmd[2] = {0x20, 0x00};
 8001b2a:	2320      	movs	r3, #32
 8001b2c:	81bb      	strh	r3, [r7, #12]
	return LS032_TX(ls032, clear_cmd, 2);
 8001b2e:	f107 030c 	add.w	r3, r7, #12
 8001b32:	2202      	movs	r2, #2
 8001b34:	4619      	mov	r1, r3
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f7ff fe74 	bl	8001824 <LS032_TX>
 8001b3c:	4603      	mov	r3, r0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3710      	adds	r7, #16
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <LS032_Clear>:

uint8_t LS032_Clear(LS032_HandleTypeDef *ls032) {
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b084      	sub	sp, #16
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
	for (uint16_t x = 0; x < LS032_PIXEL_WIDTH; x++) {
 8001b4e:	2300      	movs	r3, #0
 8001b50:	81fb      	strh	r3, [r7, #14]
 8001b52:	e00f      	b.n	8001b74 <LS032_Clear+0x2e>
		memset(ls032->vram + x*44 + 2, 0xFF, 42);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b58:	89fb      	ldrh	r3, [r7, #14]
 8001b5a:	212c      	movs	r1, #44	@ 0x2c
 8001b5c:	fb01 f303 	mul.w	r3, r1, r3
 8001b60:	3302      	adds	r3, #2
 8001b62:	4413      	add	r3, r2
 8001b64:	222a      	movs	r2, #42	@ 0x2a
 8001b66:	21ff      	movs	r1, #255	@ 0xff
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f004 fffc 	bl	8006b66 <memset>
	for (uint16_t x = 0; x < LS032_PIXEL_WIDTH; x++) {
 8001b6e:	89fb      	ldrh	r3, [r7, #14]
 8001b70:	3301      	adds	r3, #1
 8001b72:	81fb      	strh	r3, [r7, #14]
 8001b74:	89fb      	ldrh	r3, [r7, #14]
 8001b76:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8001b7a:	d3eb      	bcc.n	8001b54 <LS032_Clear+0xe>
	}

	return SUCCESS;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <LS032_DrawRegister>:
	}

	return SUCCESS;
}

uint8_t LS032_DrawRegister(LS032_HandleTypeDef *ls032, uint8_t reg) {
 8001b86:	b5b0      	push	{r4, r5, r7, lr}
 8001b88:	b084      	sub	sp, #16
 8001b8a:	af02      	add	r7, sp, #8
 8001b8c:	6078      	str	r0, [r7, #4]
 8001b8e:	460b      	mov	r3, r1
 8001b90:	70fb      	strb	r3, [r7, #3]
	if (reg >= LS032_NUMREGISTERS) return ERROR;
 8001b92:	78fb      	ldrb	r3, [r7, #3]
 8001b94:	2b1f      	cmp	r3, #31
 8001b96:	d901      	bls.n	8001b9c <LS032_DrawRegister+0x16>
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e026      	b.n	8001bea <LS032_DrawRegister+0x64>

	return LS032_DrawString(ls032,
			ls032->registers[reg].pos_x,
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ba0:	78fb      	ldrb	r3, [r7, #3]
 8001ba2:	011b      	lsls	r3, r3, #4
 8001ba4:	4413      	add	r3, r2
	return LS032_DrawString(ls032,
 8001ba6:	8858      	ldrh	r0, [r3, #2]
			ls032->registers[reg].pos_y,
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001bac:	78fb      	ldrb	r3, [r7, #3]
 8001bae:	011b      	lsls	r3, r3, #4
 8001bb0:	4413      	add	r3, r2
	return LS032_DrawString(ls032,
 8001bb2:	889c      	ldrh	r4, [r3, #4]
			ls032->registers[reg].size,
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001bb8:	78fb      	ldrb	r3, [r7, #3]
 8001bba:	011b      	lsls	r3, r3, #4
 8001bbc:	4413      	add	r3, r2
	return LS032_DrawString(ls032,
 8001bbe:	799d      	ldrb	r5, [r3, #6]
			ls032->registers[reg].len,
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001bc4:	78fb      	ldrb	r3, [r7, #3]
 8001bc6:	011b      	lsls	r3, r3, #4
 8001bc8:	4413      	add	r3, r2
	return LS032_DrawString(ls032,
 8001bca:	7a1b      	ldrb	r3, [r3, #8]
			ls032->registers[reg].str);
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001bd0:	78fa      	ldrb	r2, [r7, #3]
 8001bd2:	0112      	lsls	r2, r2, #4
 8001bd4:	440a      	add	r2, r1
	return LS032_DrawString(ls032,
 8001bd6:	68d2      	ldr	r2, [r2, #12]
 8001bd8:	9201      	str	r2, [sp, #4]
 8001bda:	9300      	str	r3, [sp, #0]
 8001bdc:	462b      	mov	r3, r5
 8001bde:	4622      	mov	r2, r4
 8001be0:	4601      	mov	r1, r0
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f000 f8d4 	bl	8001d90 <LS032_DrawString>
 8001be8:	4603      	mov	r3, r0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bdb0      	pop	{r4, r5, r7, pc}

08001bf2 <LS032_DrawScene>:

uint8_t LS032_DrawScene(LS032_HandleTypeDef *ls032) {
 8001bf2:	b580      	push	{r7, lr}
 8001bf4:	b084      	sub	sp, #16
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
	for (uint8_t reg = 0; reg < LS032_NUMREGISTERS; reg++) {
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	73fb      	strb	r3, [r7, #15]
 8001bfe:	e00c      	b.n	8001c1a <LS032_DrawScene+0x28>
		if (LS032_DrawRegister(ls032, reg))
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	4619      	mov	r1, r3
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	f7ff ffbe 	bl	8001b86 <LS032_DrawRegister>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <LS032_DrawScene+0x22>
			return ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e006      	b.n	8001c22 <LS032_DrawScene+0x30>
	for (uint8_t reg = 0; reg < LS032_NUMREGISTERS; reg++) {
 8001c14:	7bfb      	ldrb	r3, [r7, #15]
 8001c16:	3301      	adds	r3, #1
 8001c18:	73fb      	strb	r3, [r7, #15]
 8001c1a:	7bfb      	ldrb	r3, [r7, #15]
 8001c1c:	2b1f      	cmp	r3, #31
 8001c1e:	d9ef      	bls.n	8001c00 <LS032_DrawScene+0xe>
	}

	return SUCCESS;
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
	...

08001c2c <LS032_DrawLogo>:

// SPECIFIC DRAWING
// ------------------------------------------------------------------------------------------

uint8_t LS032_DrawLogo(LS032_HandleTypeDef *ls032) {
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
	LS032_Clear(ls032);
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f7ff ff86 	bl	8001b46 <LS032_Clear>
	uint16_t x_off = (LS032_PIXEL_WIDTH - 500) / 2;
 8001c3a:	2312      	movs	r3, #18
 8001c3c:	81bb      	strh	r3, [r7, #12]
	uint16_t y_off = (42 - 21) / 2;
 8001c3e:	230a      	movs	r3, #10
 8001c40:	817b      	strh	r3, [r7, #10]
	for (uint16_t x = 0; x < 500; x++) {
 8001c42:	2300      	movs	r3, #0
 8001c44:	81fb      	strh	r3, [r7, #14]
 8001c46:	e01c      	b.n	8001c82 <LS032_DrawLogo+0x56>
		memcpy(ls032->vram + (x+x_off)*44 + y_off + 2, BSSR_LOGO + x*21, 21);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c4c:	89f9      	ldrh	r1, [r7, #14]
 8001c4e:	89bb      	ldrh	r3, [r7, #12]
 8001c50:	440b      	add	r3, r1
 8001c52:	212c      	movs	r1, #44	@ 0x2c
 8001c54:	fb01 f303 	mul.w	r3, r1, r3
 8001c58:	4619      	mov	r1, r3
 8001c5a:	897b      	ldrh	r3, [r7, #10]
 8001c5c:	440b      	add	r3, r1
 8001c5e:	3302      	adds	r3, #2
 8001c60:	18d0      	adds	r0, r2, r3
 8001c62:	89fa      	ldrh	r2, [r7, #14]
 8001c64:	4613      	mov	r3, r2
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	4413      	add	r3, r2
 8001c6a:	00da      	lsls	r2, r3, #3
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	461a      	mov	r2, r3
 8001c70:	4b08      	ldr	r3, [pc, #32]	@ (8001c94 <LS032_DrawLogo+0x68>)
 8001c72:	4413      	add	r3, r2
 8001c74:	2215      	movs	r2, #21
 8001c76:	4619      	mov	r1, r3
 8001c78:	f004 ffa2 	bl	8006bc0 <memcpy>
	for (uint16_t x = 0; x < 500; x++) {
 8001c7c:	89fb      	ldrh	r3, [r7, #14]
 8001c7e:	3301      	adds	r3, #1
 8001c80:	81fb      	strh	r3, [r7, #14]
 8001c82:	89fb      	ldrh	r3, [r7, #14]
 8001c84:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001c88:	d3de      	bcc.n	8001c48 <LS032_DrawLogo+0x1c>
	}

	return SUCCESS;
 8001c8a:	2300      	movs	r3, #0
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3710      	adds	r7, #16
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	0802ded4 	.word	0x0802ded4

08001c98 <LS032_DrawChar>:

uint8_t LS032_DrawChar(LS032_HandleTypeDef *ls032, uint16_t pos_x, uint16_t pos_y, uint8_t size, char ch) {
 8001c98:	b590      	push	{r4, r7, lr}
 8001c9a:	b087      	sub	sp, #28
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	4608      	mov	r0, r1
 8001ca2:	4611      	mov	r1, r2
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	817b      	strh	r3, [r7, #10]
 8001caa:	460b      	mov	r3, r1
 8001cac:	813b      	strh	r3, [r7, #8]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	71fb      	strb	r3, [r7, #7]
	// Account for newline
	if (ch == '\n') {
 8001cb2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001cb6:	2b0a      	cmp	r3, #10
 8001cb8:	d101      	bne.n	8001cbe <LS032_DrawChar+0x26>
		// TODO: Move cursor to newline
		return SUCCESS;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	e05d      	b.n	8001d7a <LS032_DrawChar+0xe2>
	}

	uint16_t char_idx = ALPHNUM_SIZES_IDX[size][(uint8_t)ch];
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	4a30      	ldr	r2, [pc, #192]	@ (8001d84 <LS032_DrawChar+0xec>)
 8001cc2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001cc6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	4413      	add	r3, r2
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	827b      	strh	r3, [r7, #18]
	if (char_idx == 0)
 8001cd2:	8a7b      	ldrh	r3, [r7, #18]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d101      	bne.n	8001cdc <LS032_DrawChar+0x44>
		return ERROR;	// char is unable to be rendered
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e04e      	b.n	8001d7a <LS032_DrawChar+0xe2>

	uint8_t char_width = ALPHNUM_SIZES[size][char_idx];
 8001cdc:	79fb      	ldrb	r3, [r7, #7]
 8001cde:	4a2a      	ldr	r2, [pc, #168]	@ (8001d88 <LS032_DrawChar+0xf0>)
 8001ce0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001ce4:	8a7b      	ldrh	r3, [r7, #18]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	75fb      	strb	r3, [r7, #23]
	uint8_t char_height = ALPHNUM_HEIGHTS[size];
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	4a27      	ldr	r2, [pc, #156]	@ (8001d8c <LS032_DrawChar+0xf4>)
 8001cf0:	5cd3      	ldrb	r3, [r2, r3]
 8001cf2:	75bb      	strb	r3, [r7, #22]
	uint16_t vram_idx = 0;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	823b      	strh	r3, [r7, #16]
	get_idx_from_pos(pos_x, pos_y, &vram_idx);
 8001cf8:	f107 0210 	add.w	r2, r7, #16
 8001cfc:	8939      	ldrh	r1, [r7, #8]
 8001cfe:	897b      	ldrh	r3, [r7, #10]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff fce0 	bl	80016c6 <get_idx_from_pos>

	// Get distance to edge of screen on X
	if (LS032_PIXEL_WIDTH - pos_x < char_width)
 8001d06:	897b      	ldrh	r3, [r7, #10]
 8001d08:	f5c3 7206 	rsb	r2, r3, #536	@ 0x218
 8001d0c:	7dfb      	ldrb	r3, [r7, #23]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	da04      	bge.n	8001d1c <LS032_DrawChar+0x84>
		char_width = LS032_PIXEL_WIDTH - pos_x;
 8001d12:	897b      	ldrh	r3, [r7, #10]
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	f1c3 0318 	rsb	r3, r3, #24
 8001d1a:	75fb      	strb	r3, [r7, #23]

	// Get distance to edge of screen on Y
	if (LS032_PIXEL_HEIGHT - pos_y < char_height)
 8001d1c:	893b      	ldrh	r3, [r7, #8]
 8001d1e:	f5c3 72a8 	rsb	r2, r3, #336	@ 0x150
 8001d22:	7dbb      	ldrb	r3, [r7, #22]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	da04      	bge.n	8001d32 <LS032_DrawChar+0x9a>
		char_height = LS032_PIXEL_HEIGHT - pos_y;
 8001d28:	893b      	ldrh	r3, [r7, #8]
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	f1c3 0350 	rsb	r3, r3, #80	@ 0x50
 8001d30:	75bb      	strb	r3, [r7, #22]

	for (uint8_t col = 0; col < char_width; col++) {
 8001d32:	2300      	movs	r3, #0
 8001d34:	757b      	strb	r3, [r7, #21]
 8001d36:	e01b      	b.n	8001d70 <LS032_DrawChar+0xd8>
		memcpy(ls032->vram + vram_idx, ALPHNUM_SIZES[size] + char_idx + 1 + col*char_height, char_height);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d3c:	8a3a      	ldrh	r2, [r7, #16]
 8001d3e:	189c      	adds	r4, r3, r2
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	4a11      	ldr	r2, [pc, #68]	@ (8001d88 <LS032_DrawChar+0xf0>)
 8001d44:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d48:	8a7b      	ldrh	r3, [r7, #18]
 8001d4a:	7d79      	ldrb	r1, [r7, #21]
 8001d4c:	7db8      	ldrb	r0, [r7, #22]
 8001d4e:	fb00 f101 	mul.w	r1, r0, r1
 8001d52:	440b      	add	r3, r1
 8001d54:	3301      	adds	r3, #1
 8001d56:	4413      	add	r3, r2
 8001d58:	7dba      	ldrb	r2, [r7, #22]
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4620      	mov	r0, r4
 8001d5e:	f004 ff2f 	bl	8006bc0 <memcpy>
		vram_idx += LS032_VRAM_HEIGHT;
 8001d62:	8a3b      	ldrh	r3, [r7, #16]
 8001d64:	332c      	adds	r3, #44	@ 0x2c
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	823b      	strh	r3, [r7, #16]
	for (uint8_t col = 0; col < char_width; col++) {
 8001d6a:	7d7b      	ldrb	r3, [r7, #21]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	757b      	strb	r3, [r7, #21]
 8001d70:	7d7a      	ldrb	r2, [r7, #21]
 8001d72:	7dfb      	ldrb	r3, [r7, #23]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d3df      	bcc.n	8001d38 <LS032_DrawChar+0xa0>
	}
	return SUCCESS;
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	371c      	adds	r7, #28
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd90      	pop	{r4, r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000020 	.word	0x20000020
 8001d88:	20000030 	.word	0x20000030
 8001d8c:	0802ded0 	.word	0x0802ded0

08001d90 <LS032_DrawString>:

uint8_t LS032_DrawString(LS032_HandleTypeDef *ls032, uint16_t pos_x, uint16_t pos_y, uint8_t size, uint8_t len, char* str) {
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b088      	sub	sp, #32
 8001d94:	af02      	add	r7, sp, #8
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	4608      	mov	r0, r1
 8001d9a:	4611      	mov	r1, r2
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4603      	mov	r3, r0
 8001da0:	817b      	strh	r3, [r7, #10]
 8001da2:	460b      	mov	r3, r1
 8001da4:	813b      	strh	r3, [r7, #8]
 8001da6:	4613      	mov	r3, r2
 8001da8:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < len; i++) {
 8001daa:	2300      	movs	r3, #0
 8001dac:	75fb      	strb	r3, [r7, #23]
 8001dae:	e025      	b.n	8001dfc <LS032_DrawString+0x6c>
		LS032_DrawChar(ls032, pos_x, pos_y, size, str[i]);
 8001db0:	7dfb      	ldrb	r3, [r7, #23]
 8001db2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001db4:	4413      	add	r3, r2
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	79f8      	ldrb	r0, [r7, #7]
 8001dba:	893a      	ldrh	r2, [r7, #8]
 8001dbc:	8979      	ldrh	r1, [r7, #10]
 8001dbe:	9300      	str	r3, [sp, #0]
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	68f8      	ldr	r0, [r7, #12]
 8001dc4:	f7ff ff68 	bl	8001c98 <LS032_DrawChar>
		uint16_t char_idx = ALPHNUM_SIZES_IDX[size][(uint8_t)(str[i])];
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	4a11      	ldr	r2, [pc, #68]	@ (8001e10 <LS032_DrawString+0x80>)
 8001dcc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001dd0:	7dfb      	ldrb	r3, [r7, #23]
 8001dd2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001dd4:	440b      	add	r3, r1
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	4413      	add	r3, r2
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	82bb      	strh	r3, [r7, #20]
		pos_x += ALPHNUM_SIZES[size][char_idx];
 8001de0:	79fb      	ldrb	r3, [r7, #7]
 8001de2:	4a0c      	ldr	r2, [pc, #48]	@ (8001e14 <LS032_DrawString+0x84>)
 8001de4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001de8:	8abb      	ldrh	r3, [r7, #20]
 8001dea:	4413      	add	r3, r2
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	461a      	mov	r2, r3
 8001df0:	897b      	ldrh	r3, [r7, #10]
 8001df2:	4413      	add	r3, r2
 8001df4:	817b      	strh	r3, [r7, #10]
	for (uint8_t i = 0; i < len; i++) {
 8001df6:	7dfb      	ldrb	r3, [r7, #23]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	75fb      	strb	r3, [r7, #23]
 8001dfc:	7dfa      	ldrb	r2, [r7, #23]
 8001dfe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d3d4      	bcc.n	8001db0 <LS032_DrawString+0x20>
	}

	return SUCCESS;
 8001e06:	2300      	movs	r3, #0
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3718      	adds	r7, #24
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	20000020 	.word	0x20000020
 8001e14:	20000030 	.word	0x20000030

08001e18 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e22:	2003      	movs	r0, #3
 8001e24:	f000 f960 	bl	80020e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e28:	200f      	movs	r0, #15
 8001e2a:	f000 f80d 	bl	8001e48 <HAL_InitTick>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d002      	beq.n	8001e3a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	71fb      	strb	r3, [r7, #7]
 8001e38:	e001      	b.n	8001e3e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e3a:	f7fe ffb1 	bl	8000da0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e3e:	79fb      	ldrb	r3, [r7, #7]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3708      	adds	r7, #8
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}

08001e48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e50:	2300      	movs	r3, #0
 8001e52:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e54:	4b17      	ldr	r3, [pc, #92]	@ (8001eb4 <HAL_InitTick+0x6c>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d023      	beq.n	8001ea4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e5c:	4b16      	ldr	r3, [pc, #88]	@ (8001eb8 <HAL_InitTick+0x70>)
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	4b14      	ldr	r3, [pc, #80]	@ (8001eb4 <HAL_InitTick+0x6c>)
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	4619      	mov	r1, r3
 8001e66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e72:	4618      	mov	r0, r3
 8001e74:	f000 f96d 	bl	8002152 <HAL_SYSTICK_Config>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d10f      	bne.n	8001e9e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2b0f      	cmp	r3, #15
 8001e82:	d809      	bhi.n	8001e98 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e84:	2200      	movs	r2, #0
 8001e86:	6879      	ldr	r1, [r7, #4]
 8001e88:	f04f 30ff 	mov.w	r0, #4294967295
 8001e8c:	f000 f937 	bl	80020fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e90:	4a0a      	ldr	r2, [pc, #40]	@ (8001ebc <HAL_InitTick+0x74>)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6013      	str	r3, [r2, #0]
 8001e96:	e007      	b.n	8001ea8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	73fb      	strb	r3, [r7, #15]
 8001e9c:	e004      	b.n	8001ea8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	73fb      	strb	r3, [r7, #15]
 8001ea2:	e001      	b.n	8001ea8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3710      	adds	r7, #16
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	20000044 	.word	0x20000044
 8001eb8:	2000001c 	.word	0x2000001c
 8001ebc:	20000040 	.word	0x20000040

08001ec0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ec4:	4b06      	ldr	r3, [pc, #24]	@ (8001ee0 <HAL_IncTick+0x20>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4b06      	ldr	r3, [pc, #24]	@ (8001ee4 <HAL_IncTick+0x24>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4413      	add	r3, r2
 8001ed0:	4a04      	ldr	r2, [pc, #16]	@ (8001ee4 <HAL_IncTick+0x24>)
 8001ed2:	6013      	str	r3, [r2, #0]
}
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	20000044 	.word	0x20000044
 8001ee4:	20008280 	.word	0x20008280

08001ee8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  return uwTick;
 8001eec:	4b03      	ldr	r3, [pc, #12]	@ (8001efc <HAL_GetTick+0x14>)
 8001eee:	681b      	ldr	r3, [r3, #0]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	20008280 	.word	0x20008280

08001f00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f08:	f7ff ffee 	bl	8001ee8 <HAL_GetTick>
 8001f0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f18:	d005      	beq.n	8001f26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f44 <HAL_Delay+0x44>)
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	4413      	add	r3, r2
 8001f24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f26:	bf00      	nop
 8001f28:	f7ff ffde 	bl	8001ee8 <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	68fa      	ldr	r2, [r7, #12]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d8f7      	bhi.n	8001f28 <HAL_Delay+0x28>
  {
  }
}
 8001f38:	bf00      	nop
 8001f3a:	bf00      	nop
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20000044 	.word	0x20000044

08001f48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f58:	4b0c      	ldr	r3, [pc, #48]	@ (8001f8c <__NVIC_SetPriorityGrouping+0x44>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f5e:	68ba      	ldr	r2, [r7, #8]
 8001f60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f64:	4013      	ands	r3, r2
 8001f66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f7a:	4a04      	ldr	r2, [pc, #16]	@ (8001f8c <__NVIC_SetPriorityGrouping+0x44>)
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	60d3      	str	r3, [r2, #12]
}
 8001f80:	bf00      	nop
 8001f82:	3714      	adds	r7, #20
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f94:	4b04      	ldr	r3, [pc, #16]	@ (8001fa8 <__NVIC_GetPriorityGrouping+0x18>)
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	0a1b      	lsrs	r3, r3, #8
 8001f9a:	f003 0307 	and.w	r3, r3, #7
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr
 8001fa8:	e000ed00 	.word	0xe000ed00

08001fac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	db0b      	blt.n	8001fd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	f003 021f 	and.w	r2, r3, #31
 8001fc4:	4907      	ldr	r1, [pc, #28]	@ (8001fe4 <__NVIC_EnableIRQ+0x38>)
 8001fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fca:	095b      	lsrs	r3, r3, #5
 8001fcc:	2001      	movs	r0, #1
 8001fce:	fa00 f202 	lsl.w	r2, r0, r2
 8001fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	e000e100 	.word	0xe000e100

08001fe8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	6039      	str	r1, [r7, #0]
 8001ff2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	db0a      	blt.n	8002012 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	b2da      	uxtb	r2, r3
 8002000:	490c      	ldr	r1, [pc, #48]	@ (8002034 <__NVIC_SetPriority+0x4c>)
 8002002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002006:	0112      	lsls	r2, r2, #4
 8002008:	b2d2      	uxtb	r2, r2
 800200a:	440b      	add	r3, r1
 800200c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002010:	e00a      	b.n	8002028 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	b2da      	uxtb	r2, r3
 8002016:	4908      	ldr	r1, [pc, #32]	@ (8002038 <__NVIC_SetPriority+0x50>)
 8002018:	79fb      	ldrb	r3, [r7, #7]
 800201a:	f003 030f 	and.w	r3, r3, #15
 800201e:	3b04      	subs	r3, #4
 8002020:	0112      	lsls	r2, r2, #4
 8002022:	b2d2      	uxtb	r2, r2
 8002024:	440b      	add	r3, r1
 8002026:	761a      	strb	r2, [r3, #24]
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	e000e100 	.word	0xe000e100
 8002038:	e000ed00 	.word	0xe000ed00

0800203c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800203c:	b480      	push	{r7}
 800203e:	b089      	sub	sp, #36	@ 0x24
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	f1c3 0307 	rsb	r3, r3, #7
 8002056:	2b04      	cmp	r3, #4
 8002058:	bf28      	it	cs
 800205a:	2304      	movcs	r3, #4
 800205c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	3304      	adds	r3, #4
 8002062:	2b06      	cmp	r3, #6
 8002064:	d902      	bls.n	800206c <NVIC_EncodePriority+0x30>
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	3b03      	subs	r3, #3
 800206a:	e000      	b.n	800206e <NVIC_EncodePriority+0x32>
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002070:	f04f 32ff 	mov.w	r2, #4294967295
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	fa02 f303 	lsl.w	r3, r2, r3
 800207a:	43da      	mvns	r2, r3
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	401a      	ands	r2, r3
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002084:	f04f 31ff 	mov.w	r1, #4294967295
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	fa01 f303 	lsl.w	r3, r1, r3
 800208e:	43d9      	mvns	r1, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002094:	4313      	orrs	r3, r2
         );
}
 8002096:	4618      	mov	r0, r3
 8002098:	3724      	adds	r7, #36	@ 0x24
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
	...

080020a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	3b01      	subs	r3, #1
 80020b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020b4:	d301      	bcc.n	80020ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020b6:	2301      	movs	r3, #1
 80020b8:	e00f      	b.n	80020da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020ba:	4a0a      	ldr	r2, [pc, #40]	@ (80020e4 <SysTick_Config+0x40>)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	3b01      	subs	r3, #1
 80020c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020c2:	210f      	movs	r1, #15
 80020c4:	f04f 30ff 	mov.w	r0, #4294967295
 80020c8:	f7ff ff8e 	bl	8001fe8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020cc:	4b05      	ldr	r3, [pc, #20]	@ (80020e4 <SysTick_Config+0x40>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020d2:	4b04      	ldr	r3, [pc, #16]	@ (80020e4 <SysTick_Config+0x40>)
 80020d4:	2207      	movs	r2, #7
 80020d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	e000e010 	.word	0xe000e010

080020e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f7ff ff29 	bl	8001f48 <__NVIC_SetPriorityGrouping>
}
 80020f6:	bf00      	nop
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}

080020fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b086      	sub	sp, #24
 8002102:	af00      	add	r7, sp, #0
 8002104:	4603      	mov	r3, r0
 8002106:	60b9      	str	r1, [r7, #8]
 8002108:	607a      	str	r2, [r7, #4]
 800210a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800210c:	2300      	movs	r3, #0
 800210e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002110:	f7ff ff3e 	bl	8001f90 <__NVIC_GetPriorityGrouping>
 8002114:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	68b9      	ldr	r1, [r7, #8]
 800211a:	6978      	ldr	r0, [r7, #20]
 800211c:	f7ff ff8e 	bl	800203c <NVIC_EncodePriority>
 8002120:	4602      	mov	r2, r0
 8002122:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002126:	4611      	mov	r1, r2
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff ff5d 	bl	8001fe8 <__NVIC_SetPriority>
}
 800212e:	bf00      	nop
 8002130:	3718      	adds	r7, #24
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	b082      	sub	sp, #8
 800213a:	af00      	add	r7, sp, #0
 800213c:	4603      	mov	r3, r0
 800213e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002144:	4618      	mov	r0, r3
 8002146:	f7ff ff31 	bl	8001fac <__NVIC_EnableIRQ>
}
 800214a:	bf00      	nop
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b082      	sub	sp, #8
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f7ff ffa2 	bl	80020a4 <SysTick_Config>
 8002160:	4603      	mov	r3, r0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
	...

0800216c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e098      	b.n	80022b0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	461a      	mov	r2, r3
 8002184:	4b4d      	ldr	r3, [pc, #308]	@ (80022bc <HAL_DMA_Init+0x150>)
 8002186:	429a      	cmp	r2, r3
 8002188:	d80f      	bhi.n	80021aa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	461a      	mov	r2, r3
 8002190:	4b4b      	ldr	r3, [pc, #300]	@ (80022c0 <HAL_DMA_Init+0x154>)
 8002192:	4413      	add	r3, r2
 8002194:	4a4b      	ldr	r2, [pc, #300]	@ (80022c4 <HAL_DMA_Init+0x158>)
 8002196:	fba2 2303 	umull	r2, r3, r2, r3
 800219a:	091b      	lsrs	r3, r3, #4
 800219c:	009a      	lsls	r2, r3, #2
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4a48      	ldr	r2, [pc, #288]	@ (80022c8 <HAL_DMA_Init+0x15c>)
 80021a6:	641a      	str	r2, [r3, #64]	@ 0x40
 80021a8:	e00e      	b.n	80021c8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	461a      	mov	r2, r3
 80021b0:	4b46      	ldr	r3, [pc, #280]	@ (80022cc <HAL_DMA_Init+0x160>)
 80021b2:	4413      	add	r3, r2
 80021b4:	4a43      	ldr	r2, [pc, #268]	@ (80022c4 <HAL_DMA_Init+0x158>)
 80021b6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ba:	091b      	lsrs	r3, r3, #4
 80021bc:	009a      	lsls	r2, r3, #2
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a42      	ldr	r2, [pc, #264]	@ (80022d0 <HAL_DMA_Init+0x164>)
 80021c6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2202      	movs	r2, #2
 80021cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80021de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021e2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80021ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002204:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6a1b      	ldr	r3, [r3, #32]
 800220a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800220c:	68fa      	ldr	r2, [r7, #12]
 800220e:	4313      	orrs	r3, r2
 8002210:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002222:	d039      	beq.n	8002298 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002228:	4a27      	ldr	r2, [pc, #156]	@ (80022c8 <HAL_DMA_Init+0x15c>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d11a      	bne.n	8002264 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800222e:	4b29      	ldr	r3, [pc, #164]	@ (80022d4 <HAL_DMA_Init+0x168>)
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002236:	f003 031c 	and.w	r3, r3, #28
 800223a:	210f      	movs	r1, #15
 800223c:	fa01 f303 	lsl.w	r3, r1, r3
 8002240:	43db      	mvns	r3, r3
 8002242:	4924      	ldr	r1, [pc, #144]	@ (80022d4 <HAL_DMA_Init+0x168>)
 8002244:	4013      	ands	r3, r2
 8002246:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002248:	4b22      	ldr	r3, [pc, #136]	@ (80022d4 <HAL_DMA_Init+0x168>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6859      	ldr	r1, [r3, #4]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002254:	f003 031c 	and.w	r3, r3, #28
 8002258:	fa01 f303 	lsl.w	r3, r1, r3
 800225c:	491d      	ldr	r1, [pc, #116]	@ (80022d4 <HAL_DMA_Init+0x168>)
 800225e:	4313      	orrs	r3, r2
 8002260:	600b      	str	r3, [r1, #0]
 8002262:	e019      	b.n	8002298 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002264:	4b1c      	ldr	r3, [pc, #112]	@ (80022d8 <HAL_DMA_Init+0x16c>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226c:	f003 031c 	and.w	r3, r3, #28
 8002270:	210f      	movs	r1, #15
 8002272:	fa01 f303 	lsl.w	r3, r1, r3
 8002276:	43db      	mvns	r3, r3
 8002278:	4917      	ldr	r1, [pc, #92]	@ (80022d8 <HAL_DMA_Init+0x16c>)
 800227a:	4013      	ands	r3, r2
 800227c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800227e:	4b16      	ldr	r3, [pc, #88]	@ (80022d8 <HAL_DMA_Init+0x16c>)
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6859      	ldr	r1, [r3, #4]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228a:	f003 031c 	and.w	r3, r3, #28
 800228e:	fa01 f303 	lsl.w	r3, r1, r3
 8002292:	4911      	ldr	r1, [pc, #68]	@ (80022d8 <HAL_DMA_Init+0x16c>)
 8002294:	4313      	orrs	r3, r2
 8002296:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2201      	movs	r2, #1
 80022a2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80022ae:	2300      	movs	r3, #0
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3714      	adds	r7, #20
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	40020407 	.word	0x40020407
 80022c0:	bffdfff8 	.word	0xbffdfff8
 80022c4:	cccccccd 	.word	0xcccccccd
 80022c8:	40020000 	.word	0x40020000
 80022cc:	bffdfbf8 	.word	0xbffdfbf8
 80022d0:	40020400 	.word	0x40020400
 80022d4:	400200a8 	.word	0x400200a8
 80022d8:	400204a8 	.word	0x400204a8

080022dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b086      	sub	sp, #24
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	607a      	str	r2, [r7, #4]
 80022e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022ea:	2300      	movs	r3, #0
 80022ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d101      	bne.n	80022fc <HAL_DMA_Start_IT+0x20>
 80022f8:	2302      	movs	r3, #2
 80022fa:	e04b      	b.n	8002394 <HAL_DMA_Start_IT+0xb8>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800230a:	b2db      	uxtb	r3, r3
 800230c:	2b01      	cmp	r3, #1
 800230e:	d13a      	bne.n	8002386 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2202      	movs	r2, #2
 8002314:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2200      	movs	r2, #0
 800231c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f022 0201 	bic.w	r2, r2, #1
 800232c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	68b9      	ldr	r1, [r7, #8]
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	f000 f91e 	bl	8002576 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233e:	2b00      	cmp	r3, #0
 8002340:	d008      	beq.n	8002354 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f042 020e 	orr.w	r2, r2, #14
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	e00f      	b.n	8002374 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f022 0204 	bic.w	r2, r2, #4
 8002362:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f042 020a 	orr.w	r2, r2, #10
 8002372:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f042 0201 	orr.w	r2, r2, #1
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	e005      	b.n	8002392 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800238e:	2302      	movs	r3, #2
 8002390:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002392:	7dfb      	ldrb	r3, [r7, #23]
}
 8002394:	4618      	mov	r0, r3
 8002396:	3718      	adds	r7, #24
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800239c:	b480      	push	{r7}
 800239e:	b085      	sub	sp, #20
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023a4:	2300      	movs	r3, #0
 80023a6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d008      	beq.n	80023c6 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2204      	movs	r2, #4
 80023b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e022      	b.n	800240c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f022 020e 	bic.w	r2, r2, #14
 80023d4:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 0201 	bic.w	r2, r2, #1
 80023e4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ea:	f003 021c 	and.w	r2, r3, #28
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f2:	2101      	movs	r1, #1
 80023f4:	fa01 f202 	lsl.w	r2, r1, r2
 80023f8:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2201      	movs	r2, #1
 80023fe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800240a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800240c:	4618      	mov	r0, r3
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002434:	f003 031c 	and.w	r3, r3, #28
 8002438:	2204      	movs	r2, #4
 800243a:	409a      	lsls	r2, r3
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	4013      	ands	r3, r2
 8002440:	2b00      	cmp	r3, #0
 8002442:	d026      	beq.n	8002492 <HAL_DMA_IRQHandler+0x7a>
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	f003 0304 	and.w	r3, r3, #4
 800244a:	2b00      	cmp	r3, #0
 800244c:	d021      	beq.n	8002492 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0320 	and.w	r3, r3, #32
 8002458:	2b00      	cmp	r3, #0
 800245a:	d107      	bne.n	800246c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f022 0204 	bic.w	r2, r2, #4
 800246a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002470:	f003 021c 	and.w	r2, r3, #28
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002478:	2104      	movs	r1, #4
 800247a:	fa01 f202 	lsl.w	r2, r1, r2
 800247e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002484:	2b00      	cmp	r3, #0
 8002486:	d071      	beq.n	800256c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002490:	e06c      	b.n	800256c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002496:	f003 031c 	and.w	r3, r3, #28
 800249a:	2202      	movs	r2, #2
 800249c:	409a      	lsls	r2, r3
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	4013      	ands	r3, r2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d02e      	beq.n	8002504 <HAL_DMA_IRQHandler+0xec>
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	f003 0302 	and.w	r3, r3, #2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d029      	beq.n	8002504 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0320 	and.w	r3, r3, #32
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d10b      	bne.n	80024d6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 020a 	bic.w	r2, r2, #10
 80024cc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2201      	movs	r2, #1
 80024d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024da:	f003 021c 	and.w	r2, r3, #28
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e2:	2102      	movs	r1, #2
 80024e4:	fa01 f202 	lsl.w	r2, r1, r2
 80024e8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d038      	beq.n	800256c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002502:	e033      	b.n	800256c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002508:	f003 031c 	and.w	r3, r3, #28
 800250c:	2208      	movs	r2, #8
 800250e:	409a      	lsls	r2, r3
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	4013      	ands	r3, r2
 8002514:	2b00      	cmp	r3, #0
 8002516:	d02a      	beq.n	800256e <HAL_DMA_IRQHandler+0x156>
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	f003 0308 	and.w	r3, r3, #8
 800251e:	2b00      	cmp	r3, #0
 8002520:	d025      	beq.n	800256e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f022 020e 	bic.w	r2, r2, #14
 8002530:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002536:	f003 021c 	and.w	r2, r3, #28
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253e:	2101      	movs	r1, #1
 8002540:	fa01 f202 	lsl.w	r2, r1, r2
 8002544:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2201      	movs	r2, #1
 800254a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002560:	2b00      	cmp	r3, #0
 8002562:	d004      	beq.n	800256e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800256c:	bf00      	nop
 800256e:	bf00      	nop
}
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002576:	b480      	push	{r7}
 8002578:	b085      	sub	sp, #20
 800257a:	af00      	add	r7, sp, #0
 800257c:	60f8      	str	r0, [r7, #12]
 800257e:	60b9      	str	r1, [r7, #8]
 8002580:	607a      	str	r2, [r7, #4]
 8002582:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002588:	f003 021c 	and.w	r2, r3, #28
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002590:	2101      	movs	r1, #1
 8002592:	fa01 f202 	lsl.w	r2, r1, r2
 8002596:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	683a      	ldr	r2, [r7, #0]
 800259e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	2b10      	cmp	r3, #16
 80025a6:	d108      	bne.n	80025ba <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	687a      	ldr	r2, [r7, #4]
 80025ae:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68ba      	ldr	r2, [r7, #8]
 80025b6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80025b8:	e007      	b.n	80025ca <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68ba      	ldr	r2, [r7, #8]
 80025c0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	60da      	str	r2, [r3, #12]
}
 80025ca:	bf00      	nop
 80025cc:	3714      	adds	r7, #20
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
	...

080025d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025d8:	b480      	push	{r7}
 80025da:	b087      	sub	sp, #28
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025e2:	2300      	movs	r3, #0
 80025e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025e6:	e17f      	b.n	80028e8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	2101      	movs	r1, #1
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	fa01 f303 	lsl.w	r3, r1, r3
 80025f4:	4013      	ands	r3, r2
 80025f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	f000 8171 	beq.w	80028e2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f003 0303 	and.w	r3, r3, #3
 8002608:	2b01      	cmp	r3, #1
 800260a:	d005      	beq.n	8002618 <HAL_GPIO_Init+0x40>
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f003 0303 	and.w	r3, r3, #3
 8002614:	2b02      	cmp	r3, #2
 8002616:	d130      	bne.n	800267a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	2203      	movs	r2, #3
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	43db      	mvns	r3, r3
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	4013      	ands	r3, r2
 800262e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	68da      	ldr	r2, [r3, #12]
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	4313      	orrs	r3, r2
 8002640:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800264e:	2201      	movs	r2, #1
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	43db      	mvns	r3, r3
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	4013      	ands	r3, r2
 800265c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	091b      	lsrs	r3, r3, #4
 8002664:	f003 0201 	and.w	r2, r3, #1
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	693a      	ldr	r2, [r7, #16]
 8002670:	4313      	orrs	r3, r2
 8002672:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f003 0303 	and.w	r3, r3, #3
 8002682:	2b03      	cmp	r3, #3
 8002684:	d118      	bne.n	80026b8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800268a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800268c:	2201      	movs	r2, #1
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	fa02 f303 	lsl.w	r3, r2, r3
 8002694:	43db      	mvns	r3, r3
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	4013      	ands	r3, r2
 800269a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	08db      	lsrs	r3, r3, #3
 80026a2:	f003 0201 	and.w	r2, r3, #1
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	693a      	ldr	r2, [r7, #16]
 80026b6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f003 0303 	and.w	r3, r3, #3
 80026c0:	2b03      	cmp	r3, #3
 80026c2:	d017      	beq.n	80026f4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	2203      	movs	r2, #3
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	43db      	mvns	r3, r3
 80026d6:	693a      	ldr	r2, [r7, #16]
 80026d8:	4013      	ands	r3, r2
 80026da:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	689a      	ldr	r2, [r3, #8]
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	005b      	lsls	r3, r3, #1
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	693a      	ldr	r2, [r7, #16]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f003 0303 	and.w	r3, r3, #3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d123      	bne.n	8002748 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	08da      	lsrs	r2, r3, #3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	3208      	adds	r2, #8
 8002708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800270c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	f003 0307 	and.w	r3, r3, #7
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	220f      	movs	r2, #15
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	43db      	mvns	r3, r3
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	4013      	ands	r3, r2
 8002722:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	691a      	ldr	r2, [r3, #16]
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	f003 0307 	and.w	r3, r3, #7
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	693a      	ldr	r2, [r7, #16]
 8002736:	4313      	orrs	r3, r2
 8002738:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	08da      	lsrs	r2, r3, #3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	3208      	adds	r2, #8
 8002742:	6939      	ldr	r1, [r7, #16]
 8002744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	2203      	movs	r2, #3
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	43db      	mvns	r3, r3
 800275a:	693a      	ldr	r2, [r7, #16]
 800275c:	4013      	ands	r3, r2
 800275e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f003 0203 	and.w	r2, r3, #3
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	4313      	orrs	r3, r2
 8002774:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002784:	2b00      	cmp	r3, #0
 8002786:	f000 80ac 	beq.w	80028e2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800278a:	4b5f      	ldr	r3, [pc, #380]	@ (8002908 <HAL_GPIO_Init+0x330>)
 800278c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800278e:	4a5e      	ldr	r2, [pc, #376]	@ (8002908 <HAL_GPIO_Init+0x330>)
 8002790:	f043 0301 	orr.w	r3, r3, #1
 8002794:	6613      	str	r3, [r2, #96]	@ 0x60
 8002796:	4b5c      	ldr	r3, [pc, #368]	@ (8002908 <HAL_GPIO_Init+0x330>)
 8002798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	60bb      	str	r3, [r7, #8]
 80027a0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80027a2:	4a5a      	ldr	r2, [pc, #360]	@ (800290c <HAL_GPIO_Init+0x334>)
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	089b      	lsrs	r3, r3, #2
 80027a8:	3302      	adds	r3, #2
 80027aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	f003 0303 	and.w	r3, r3, #3
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	220f      	movs	r2, #15
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
 80027be:	43db      	mvns	r3, r3
 80027c0:	693a      	ldr	r2, [r7, #16]
 80027c2:	4013      	ands	r3, r2
 80027c4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80027cc:	d025      	beq.n	800281a <HAL_GPIO_Init+0x242>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a4f      	ldr	r2, [pc, #316]	@ (8002910 <HAL_GPIO_Init+0x338>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d01f      	beq.n	8002816 <HAL_GPIO_Init+0x23e>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a4e      	ldr	r2, [pc, #312]	@ (8002914 <HAL_GPIO_Init+0x33c>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d019      	beq.n	8002812 <HAL_GPIO_Init+0x23a>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a4d      	ldr	r2, [pc, #308]	@ (8002918 <HAL_GPIO_Init+0x340>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d013      	beq.n	800280e <HAL_GPIO_Init+0x236>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a4c      	ldr	r2, [pc, #304]	@ (800291c <HAL_GPIO_Init+0x344>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d00d      	beq.n	800280a <HAL_GPIO_Init+0x232>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a4b      	ldr	r2, [pc, #300]	@ (8002920 <HAL_GPIO_Init+0x348>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d007      	beq.n	8002806 <HAL_GPIO_Init+0x22e>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a4a      	ldr	r2, [pc, #296]	@ (8002924 <HAL_GPIO_Init+0x34c>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d101      	bne.n	8002802 <HAL_GPIO_Init+0x22a>
 80027fe:	2306      	movs	r3, #6
 8002800:	e00c      	b.n	800281c <HAL_GPIO_Init+0x244>
 8002802:	2307      	movs	r3, #7
 8002804:	e00a      	b.n	800281c <HAL_GPIO_Init+0x244>
 8002806:	2305      	movs	r3, #5
 8002808:	e008      	b.n	800281c <HAL_GPIO_Init+0x244>
 800280a:	2304      	movs	r3, #4
 800280c:	e006      	b.n	800281c <HAL_GPIO_Init+0x244>
 800280e:	2303      	movs	r3, #3
 8002810:	e004      	b.n	800281c <HAL_GPIO_Init+0x244>
 8002812:	2302      	movs	r3, #2
 8002814:	e002      	b.n	800281c <HAL_GPIO_Init+0x244>
 8002816:	2301      	movs	r3, #1
 8002818:	e000      	b.n	800281c <HAL_GPIO_Init+0x244>
 800281a:	2300      	movs	r3, #0
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	f002 0203 	and.w	r2, r2, #3
 8002822:	0092      	lsls	r2, r2, #2
 8002824:	4093      	lsls	r3, r2
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	4313      	orrs	r3, r2
 800282a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800282c:	4937      	ldr	r1, [pc, #220]	@ (800290c <HAL_GPIO_Init+0x334>)
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	089b      	lsrs	r3, r3, #2
 8002832:	3302      	adds	r3, #2
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800283a:	4b3b      	ldr	r3, [pc, #236]	@ (8002928 <HAL_GPIO_Init+0x350>)
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	43db      	mvns	r3, r3
 8002844:	693a      	ldr	r2, [r7, #16]
 8002846:	4013      	ands	r3, r2
 8002848:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d003      	beq.n	800285e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002856:	693a      	ldr	r2, [r7, #16]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	4313      	orrs	r3, r2
 800285c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800285e:	4a32      	ldr	r2, [pc, #200]	@ (8002928 <HAL_GPIO_Init+0x350>)
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002864:	4b30      	ldr	r3, [pc, #192]	@ (8002928 <HAL_GPIO_Init+0x350>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	43db      	mvns	r3, r3
 800286e:	693a      	ldr	r2, [r7, #16]
 8002870:	4013      	ands	r3, r2
 8002872:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d003      	beq.n	8002888 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	4313      	orrs	r3, r2
 8002886:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002888:	4a27      	ldr	r2, [pc, #156]	@ (8002928 <HAL_GPIO_Init+0x350>)
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800288e:	4b26      	ldr	r3, [pc, #152]	@ (8002928 <HAL_GPIO_Init+0x350>)
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	43db      	mvns	r3, r3
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	4013      	ands	r3, r2
 800289c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80028b2:	4a1d      	ldr	r2, [pc, #116]	@ (8002928 <HAL_GPIO_Init+0x350>)
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80028b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002928 <HAL_GPIO_Init+0x350>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	43db      	mvns	r3, r3
 80028c2:	693a      	ldr	r2, [r7, #16]
 80028c4:	4013      	ands	r3, r2
 80028c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d003      	beq.n	80028dc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80028d4:	693a      	ldr	r2, [r7, #16]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	4313      	orrs	r3, r2
 80028da:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80028dc:	4a12      	ldr	r2, [pc, #72]	@ (8002928 <HAL_GPIO_Init+0x350>)
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	3301      	adds	r3, #1
 80028e6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	fa22 f303 	lsr.w	r3, r2, r3
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	f47f ae78 	bne.w	80025e8 <HAL_GPIO_Init+0x10>
  }
}
 80028f8:	bf00      	nop
 80028fa:	bf00      	nop
 80028fc:	371c      	adds	r7, #28
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	40021000 	.word	0x40021000
 800290c:	40010000 	.word	0x40010000
 8002910:	48000400 	.word	0x48000400
 8002914:	48000800 	.word	0x48000800
 8002918:	48000c00 	.word	0x48000c00
 800291c:	48001000 	.word	0x48001000
 8002920:	48001400 	.word	0x48001400
 8002924:	48001800 	.word	0x48001800
 8002928:	40010400 	.word	0x40010400

0800292c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800292c:	b480      	push	{r7}
 800292e:	b085      	sub	sp, #20
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	460b      	mov	r3, r1
 8002936:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	691a      	ldr	r2, [r3, #16]
 800293c:	887b      	ldrh	r3, [r7, #2]
 800293e:	4013      	ands	r3, r2
 8002940:	2b00      	cmp	r3, #0
 8002942:	d002      	beq.n	800294a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002944:	2301      	movs	r3, #1
 8002946:	73fb      	strb	r3, [r7, #15]
 8002948:	e001      	b.n	800294e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800294a:	2300      	movs	r3, #0
 800294c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800294e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002950:	4618      	mov	r0, r3
 8002952:	3714      	adds	r7, #20
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	460b      	mov	r3, r1
 8002966:	807b      	strh	r3, [r7, #2]
 8002968:	4613      	mov	r3, r2
 800296a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800296c:	787b      	ldrb	r3, [r7, #1]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d003      	beq.n	800297a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002972:	887a      	ldrh	r2, [r7, #2]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002978:	e002      	b.n	8002980 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800297a:	887a      	ldrh	r2, [r7, #2]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	4603      	mov	r3, r0
 8002994:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002996:	4b08      	ldr	r3, [pc, #32]	@ (80029b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002998:	695a      	ldr	r2, [r3, #20]
 800299a:	88fb      	ldrh	r3, [r7, #6]
 800299c:	4013      	ands	r3, r2
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d006      	beq.n	80029b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80029a2:	4a05      	ldr	r2, [pc, #20]	@ (80029b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029a4:	88fb      	ldrh	r3, [r7, #6]
 80029a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80029a8:	88fb      	ldrh	r3, [r7, #6]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7fe f862 	bl	8000a74 <HAL_GPIO_EXTI_Callback>
  }
}
 80029b0:	bf00      	nop
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40010400 	.word	0x40010400

080029bc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80029c0:	4b04      	ldr	r3, [pc, #16]	@ (80029d4 <HAL_PWREx_GetVoltageRange+0x18>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	40007000 	.word	0x40007000

080029d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80029d8:	b480      	push	{r7}
 80029da:	b085      	sub	sp, #20
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029e6:	d130      	bne.n	8002a4a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80029e8:	4b23      	ldr	r3, [pc, #140]	@ (8002a78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80029f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029f4:	d038      	beq.n	8002a68 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80029f6:	4b20      	ldr	r3, [pc, #128]	@ (8002a78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80029fe:	4a1e      	ldr	r2, [pc, #120]	@ (8002a78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a00:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a04:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a06:	4b1d      	ldr	r3, [pc, #116]	@ (8002a7c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2232      	movs	r2, #50	@ 0x32
 8002a0c:	fb02 f303 	mul.w	r3, r2, r3
 8002a10:	4a1b      	ldr	r2, [pc, #108]	@ (8002a80 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002a12:	fba2 2303 	umull	r2, r3, r2, r3
 8002a16:	0c9b      	lsrs	r3, r3, #18
 8002a18:	3301      	adds	r3, #1
 8002a1a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a1c:	e002      	b.n	8002a24 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	3b01      	subs	r3, #1
 8002a22:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a24:	4b14      	ldr	r3, [pc, #80]	@ (8002a78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a26:	695b      	ldr	r3, [r3, #20]
 8002a28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a30:	d102      	bne.n	8002a38 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d1f2      	bne.n	8002a1e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a38:	4b0f      	ldr	r3, [pc, #60]	@ (8002a78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a3a:	695b      	ldr	r3, [r3, #20]
 8002a3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a44:	d110      	bne.n	8002a68 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e00f      	b.n	8002a6a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a56:	d007      	beq.n	8002a68 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a58:	4b07      	ldr	r3, [pc, #28]	@ (8002a78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a60:	4a05      	ldr	r2, [pc, #20]	@ (8002a78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a66:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3714      	adds	r7, #20
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	40007000 	.word	0x40007000
 8002a7c:	2000001c 	.word	0x2000001c
 8002a80:	431bde83 	.word	0x431bde83

08002a84 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b088      	sub	sp, #32
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d101      	bne.n	8002a96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e3ca      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a96:	4b97      	ldr	r3, [pc, #604]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f003 030c 	and.w	r3, r3, #12
 8002a9e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002aa0:	4b94      	ldr	r3, [pc, #592]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	f003 0303 	and.w	r3, r3, #3
 8002aa8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0310 	and.w	r3, r3, #16
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f000 80e4 	beq.w	8002c80 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ab8:	69bb      	ldr	r3, [r7, #24]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d007      	beq.n	8002ace <HAL_RCC_OscConfig+0x4a>
 8002abe:	69bb      	ldr	r3, [r7, #24]
 8002ac0:	2b0c      	cmp	r3, #12
 8002ac2:	f040 808b 	bne.w	8002bdc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	f040 8087 	bne.w	8002bdc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ace:	4b89      	ldr	r3, [pc, #548]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d005      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x62>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d101      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e3a2      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a1a      	ldr	r2, [r3, #32]
 8002aea:	4b82      	ldr	r3, [pc, #520]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0308 	and.w	r3, r3, #8
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d004      	beq.n	8002b00 <HAL_RCC_OscConfig+0x7c>
 8002af6:	4b7f      	ldr	r3, [pc, #508]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002afe:	e005      	b.n	8002b0c <HAL_RCC_OscConfig+0x88>
 8002b00:	4b7c      	ldr	r3, [pc, #496]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002b02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b06:	091b      	lsrs	r3, r3, #4
 8002b08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d223      	bcs.n	8002b58 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f000 fd53 	bl	80035c0 <RCC_SetFlashLatencyFromMSIRange>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e383      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b24:	4b73      	ldr	r3, [pc, #460]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a72      	ldr	r2, [pc, #456]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002b2a:	f043 0308 	orr.w	r3, r3, #8
 8002b2e:	6013      	str	r3, [r2, #0]
 8002b30:	4b70      	ldr	r3, [pc, #448]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	496d      	ldr	r1, [pc, #436]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b42:	4b6c      	ldr	r3, [pc, #432]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	69db      	ldr	r3, [r3, #28]
 8002b4e:	021b      	lsls	r3, r3, #8
 8002b50:	4968      	ldr	r1, [pc, #416]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	604b      	str	r3, [r1, #4]
 8002b56:	e025      	b.n	8002ba4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b58:	4b66      	ldr	r3, [pc, #408]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a65      	ldr	r2, [pc, #404]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002b5e:	f043 0308 	orr.w	r3, r3, #8
 8002b62:	6013      	str	r3, [r2, #0]
 8002b64:	4b63      	ldr	r3, [pc, #396]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	4960      	ldr	r1, [pc, #384]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b76:	4b5f      	ldr	r3, [pc, #380]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	021b      	lsls	r3, r3, #8
 8002b84:	495b      	ldr	r1, [pc, #364]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d109      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a1b      	ldr	r3, [r3, #32]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f000 fd13 	bl	80035c0 <RCC_SetFlashLatencyFromMSIRange>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d001      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e343      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ba4:	f000 fc4a 	bl	800343c <HAL_RCC_GetSysClockFreq>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	4b52      	ldr	r3, [pc, #328]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	091b      	lsrs	r3, r3, #4
 8002bb0:	f003 030f 	and.w	r3, r3, #15
 8002bb4:	4950      	ldr	r1, [pc, #320]	@ (8002cf8 <HAL_RCC_OscConfig+0x274>)
 8002bb6:	5ccb      	ldrb	r3, [r1, r3]
 8002bb8:	f003 031f 	and.w	r3, r3, #31
 8002bbc:	fa22 f303 	lsr.w	r3, r2, r3
 8002bc0:	4a4e      	ldr	r2, [pc, #312]	@ (8002cfc <HAL_RCC_OscConfig+0x278>)
 8002bc2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002bc4:	4b4e      	ldr	r3, [pc, #312]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff f93d 	bl	8001e48 <HAL_InitTick>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002bd2:	7bfb      	ldrb	r3, [r7, #15]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d052      	beq.n	8002c7e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002bd8:	7bfb      	ldrb	r3, [r7, #15]
 8002bda:	e327      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	699b      	ldr	r3, [r3, #24]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d032      	beq.n	8002c4a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002be4:	4b43      	ldr	r3, [pc, #268]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a42      	ldr	r2, [pc, #264]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002bea:	f043 0301 	orr.w	r3, r3, #1
 8002bee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002bf0:	f7ff f97a 	bl	8001ee8 <HAL_GetTick>
 8002bf4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002bf6:	e008      	b.n	8002c0a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bf8:	f7ff f976 	bl	8001ee8 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e310      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c0a:	4b3a      	ldr	r3, [pc, #232]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d0f0      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c16:	4b37      	ldr	r3, [pc, #220]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a36      	ldr	r2, [pc, #216]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002c1c:	f043 0308 	orr.w	r3, r3, #8
 8002c20:	6013      	str	r3, [r2, #0]
 8002c22:	4b34      	ldr	r3, [pc, #208]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	4931      	ldr	r1, [pc, #196]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002c30:	4313      	orrs	r3, r2
 8002c32:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c34:	4b2f      	ldr	r3, [pc, #188]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	69db      	ldr	r3, [r3, #28]
 8002c40:	021b      	lsls	r3, r3, #8
 8002c42:	492c      	ldr	r1, [pc, #176]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	604b      	str	r3, [r1, #4]
 8002c48:	e01a      	b.n	8002c80 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c4a:	4b2a      	ldr	r3, [pc, #168]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a29      	ldr	r2, [pc, #164]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002c50:	f023 0301 	bic.w	r3, r3, #1
 8002c54:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c56:	f7ff f947 	bl	8001ee8 <HAL_GetTick>
 8002c5a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c5c:	e008      	b.n	8002c70 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c5e:	f7ff f943 	bl	8001ee8 <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e2dd      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c70:	4b20      	ldr	r3, [pc, #128]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d1f0      	bne.n	8002c5e <HAL_RCC_OscConfig+0x1da>
 8002c7c:	e000      	b.n	8002c80 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c7e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0301 	and.w	r3, r3, #1
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d074      	beq.n	8002d76 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	2b08      	cmp	r3, #8
 8002c90:	d005      	beq.n	8002c9e <HAL_RCC_OscConfig+0x21a>
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	2b0c      	cmp	r3, #12
 8002c96:	d10e      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	2b03      	cmp	r3, #3
 8002c9c:	d10b      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c9e:	4b15      	ldr	r3, [pc, #84]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d064      	beq.n	8002d74 <HAL_RCC_OscConfig+0x2f0>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d160      	bne.n	8002d74 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e2ba      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cbe:	d106      	bne.n	8002cce <HAL_RCC_OscConfig+0x24a>
 8002cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a0b      	ldr	r2, [pc, #44]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002cc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cca:	6013      	str	r3, [r2, #0]
 8002ccc:	e026      	b.n	8002d1c <HAL_RCC_OscConfig+0x298>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002cd6:	d115      	bne.n	8002d04 <HAL_RCC_OscConfig+0x280>
 8002cd8:	4b06      	ldr	r3, [pc, #24]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a05      	ldr	r2, [pc, #20]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002cde:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ce2:	6013      	str	r3, [r2, #0]
 8002ce4:	4b03      	ldr	r3, [pc, #12]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a02      	ldr	r2, [pc, #8]	@ (8002cf4 <HAL_RCC_OscConfig+0x270>)
 8002cea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cee:	6013      	str	r3, [r2, #0]
 8002cf0:	e014      	b.n	8002d1c <HAL_RCC_OscConfig+0x298>
 8002cf2:	bf00      	nop
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	08006bf4 	.word	0x08006bf4
 8002cfc:	2000001c 	.word	0x2000001c
 8002d00:	20000040 	.word	0x20000040
 8002d04:	4ba0      	ldr	r3, [pc, #640]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a9f      	ldr	r2, [pc, #636]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002d0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d0e:	6013      	str	r3, [r2, #0]
 8002d10:	4b9d      	ldr	r3, [pc, #628]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a9c      	ldr	r2, [pc, #624]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002d16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d013      	beq.n	8002d4c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d24:	f7ff f8e0 	bl	8001ee8 <HAL_GetTick>
 8002d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d2a:	e008      	b.n	8002d3e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d2c:	f7ff f8dc 	bl	8001ee8 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	2b64      	cmp	r3, #100	@ 0x64
 8002d38:	d901      	bls.n	8002d3e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e276      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d3e:	4b92      	ldr	r3, [pc, #584]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d0f0      	beq.n	8002d2c <HAL_RCC_OscConfig+0x2a8>
 8002d4a:	e014      	b.n	8002d76 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d4c:	f7ff f8cc 	bl	8001ee8 <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d52:	e008      	b.n	8002d66 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d54:	f7ff f8c8 	bl	8001ee8 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	2b64      	cmp	r3, #100	@ 0x64
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e262      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d66:	4b88      	ldr	r3, [pc, #544]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1f0      	bne.n	8002d54 <HAL_RCC_OscConfig+0x2d0>
 8002d72:	e000      	b.n	8002d76 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d060      	beq.n	8002e44 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	2b04      	cmp	r3, #4
 8002d86:	d005      	beq.n	8002d94 <HAL_RCC_OscConfig+0x310>
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	2b0c      	cmp	r3, #12
 8002d8c:	d119      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d116      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d94:	4b7c      	ldr	r3, [pc, #496]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d005      	beq.n	8002dac <HAL_RCC_OscConfig+0x328>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e23f      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dac:	4b76      	ldr	r3, [pc, #472]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	691b      	ldr	r3, [r3, #16]
 8002db8:	061b      	lsls	r3, r3, #24
 8002dba:	4973      	ldr	r1, [pc, #460]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002dc0:	e040      	b.n	8002e44 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d023      	beq.n	8002e12 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dca:	4b6f      	ldr	r3, [pc, #444]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a6e      	ldr	r2, [pc, #440]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002dd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd6:	f7ff f887 	bl	8001ee8 <HAL_GetTick>
 8002dda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ddc:	e008      	b.n	8002df0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dde:	f7ff f883 	bl	8001ee8 <HAL_GetTick>
 8002de2:	4602      	mov	r2, r0
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	1ad3      	subs	r3, r2, r3
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d901      	bls.n	8002df0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002dec:	2303      	movs	r3, #3
 8002dee:	e21d      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002df0:	4b65      	ldr	r3, [pc, #404]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d0f0      	beq.n	8002dde <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dfc:	4b62      	ldr	r3, [pc, #392]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	061b      	lsls	r3, r3, #24
 8002e0a:	495f      	ldr	r1, [pc, #380]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	604b      	str	r3, [r1, #4]
 8002e10:	e018      	b.n	8002e44 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e12:	4b5d      	ldr	r3, [pc, #372]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a5c      	ldr	r2, [pc, #368]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002e18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e1e:	f7ff f863 	bl	8001ee8 <HAL_GetTick>
 8002e22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e24:	e008      	b.n	8002e38 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e26:	f7ff f85f 	bl	8001ee8 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d901      	bls.n	8002e38 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e34:	2303      	movs	r3, #3
 8002e36:	e1f9      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e38:	4b53      	ldr	r3, [pc, #332]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d1f0      	bne.n	8002e26 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0308 	and.w	r3, r3, #8
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d03c      	beq.n	8002eca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	695b      	ldr	r3, [r3, #20]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d01c      	beq.n	8002e92 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e58:	4b4b      	ldr	r3, [pc, #300]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002e5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e5e:	4a4a      	ldr	r2, [pc, #296]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002e60:	f043 0301 	orr.w	r3, r3, #1
 8002e64:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e68:	f7ff f83e 	bl	8001ee8 <HAL_GetTick>
 8002e6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e70:	f7ff f83a 	bl	8001ee8 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e1d4      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e82:	4b41      	ldr	r3, [pc, #260]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002e84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d0ef      	beq.n	8002e70 <HAL_RCC_OscConfig+0x3ec>
 8002e90:	e01b      	b.n	8002eca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e92:	4b3d      	ldr	r3, [pc, #244]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002e94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e98:	4a3b      	ldr	r2, [pc, #236]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002e9a:	f023 0301 	bic.w	r3, r3, #1
 8002e9e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ea2:	f7ff f821 	bl	8001ee8 <HAL_GetTick>
 8002ea6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ea8:	e008      	b.n	8002ebc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eaa:	f7ff f81d 	bl	8001ee8 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d901      	bls.n	8002ebc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e1b7      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ebc:	4b32      	ldr	r3, [pc, #200]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002ebe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ec2:	f003 0302 	and.w	r3, r3, #2
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1ef      	bne.n	8002eaa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0304 	and.w	r3, r3, #4
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f000 80a6 	beq.w	8003024 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002edc:	4b2a      	ldr	r3, [pc, #168]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d10d      	bne.n	8002f04 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ee8:	4b27      	ldr	r3, [pc, #156]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eec:	4a26      	ldr	r2, [pc, #152]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002eee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ef2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ef4:	4b24      	ldr	r3, [pc, #144]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002efc:	60bb      	str	r3, [r7, #8]
 8002efe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f00:	2301      	movs	r3, #1
 8002f02:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f04:	4b21      	ldr	r3, [pc, #132]	@ (8002f8c <HAL_RCC_OscConfig+0x508>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d118      	bne.n	8002f42 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f10:	4b1e      	ldr	r3, [pc, #120]	@ (8002f8c <HAL_RCC_OscConfig+0x508>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a1d      	ldr	r2, [pc, #116]	@ (8002f8c <HAL_RCC_OscConfig+0x508>)
 8002f16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f1c:	f7fe ffe4 	bl	8001ee8 <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f24:	f7fe ffe0 	bl	8001ee8 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e17a      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f36:	4b15      	ldr	r3, [pc, #84]	@ (8002f8c <HAL_RCC_OscConfig+0x508>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d0f0      	beq.n	8002f24 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d108      	bne.n	8002f5c <HAL_RCC_OscConfig+0x4d8>
 8002f4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f50:	4a0d      	ldr	r2, [pc, #52]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002f52:	f043 0301 	orr.w	r3, r3, #1
 8002f56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f5a:	e029      	b.n	8002fb0 <HAL_RCC_OscConfig+0x52c>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	2b05      	cmp	r3, #5
 8002f62:	d115      	bne.n	8002f90 <HAL_RCC_OscConfig+0x50c>
 8002f64:	4b08      	ldr	r3, [pc, #32]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f6a:	4a07      	ldr	r2, [pc, #28]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002f6c:	f043 0304 	orr.w	r3, r3, #4
 8002f70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f74:	4b04      	ldr	r3, [pc, #16]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f7a:	4a03      	ldr	r2, [pc, #12]	@ (8002f88 <HAL_RCC_OscConfig+0x504>)
 8002f7c:	f043 0301 	orr.w	r3, r3, #1
 8002f80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f84:	e014      	b.n	8002fb0 <HAL_RCC_OscConfig+0x52c>
 8002f86:	bf00      	nop
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	40007000 	.word	0x40007000
 8002f90:	4b9c      	ldr	r3, [pc, #624]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 8002f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f96:	4a9b      	ldr	r2, [pc, #620]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 8002f98:	f023 0301 	bic.w	r3, r3, #1
 8002f9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fa0:	4b98      	ldr	r3, [pc, #608]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 8002fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fa6:	4a97      	ldr	r2, [pc, #604]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 8002fa8:	f023 0304 	bic.w	r3, r3, #4
 8002fac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d016      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fb8:	f7fe ff96 	bl	8001ee8 <HAL_GetTick>
 8002fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fbe:	e00a      	b.n	8002fd6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fc0:	f7fe ff92 	bl	8001ee8 <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e12a      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fd6:	4b8b      	ldr	r3, [pc, #556]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 8002fd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d0ed      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x53c>
 8002fe4:	e015      	b.n	8003012 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe6:	f7fe ff7f 	bl	8001ee8 <HAL_GetTick>
 8002fea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fec:	e00a      	b.n	8003004 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fee:	f7fe ff7b 	bl	8001ee8 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d901      	bls.n	8003004 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e113      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003004:	4b7f      	ldr	r3, [pc, #508]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 8003006:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1ed      	bne.n	8002fee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003012:	7ffb      	ldrb	r3, [r7, #31]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d105      	bne.n	8003024 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003018:	4b7a      	ldr	r3, [pc, #488]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 800301a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800301c:	4a79      	ldr	r2, [pc, #484]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 800301e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003022:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003028:	2b00      	cmp	r3, #0
 800302a:	f000 80fe 	beq.w	800322a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003032:	2b02      	cmp	r3, #2
 8003034:	f040 80d0 	bne.w	80031d8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003038:	4b72      	ldr	r3, [pc, #456]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	f003 0203 	and.w	r2, r3, #3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003048:	429a      	cmp	r2, r3
 800304a:	d130      	bne.n	80030ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003056:	3b01      	subs	r3, #1
 8003058:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800305a:	429a      	cmp	r2, r3
 800305c:	d127      	bne.n	80030ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003068:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800306a:	429a      	cmp	r2, r3
 800306c:	d11f      	bne.n	80030ae <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003078:	2a07      	cmp	r2, #7
 800307a:	bf14      	ite	ne
 800307c:	2201      	movne	r2, #1
 800307e:	2200      	moveq	r2, #0
 8003080:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003082:	4293      	cmp	r3, r2
 8003084:	d113      	bne.n	80030ae <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003090:	085b      	lsrs	r3, r3, #1
 8003092:	3b01      	subs	r3, #1
 8003094:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003096:	429a      	cmp	r2, r3
 8003098:	d109      	bne.n	80030ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a4:	085b      	lsrs	r3, r3, #1
 80030a6:	3b01      	subs	r3, #1
 80030a8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d06e      	beq.n	800318c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	2b0c      	cmp	r3, #12
 80030b2:	d069      	beq.n	8003188 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80030b4:	4b53      	ldr	r3, [pc, #332]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d105      	bne.n	80030cc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80030c0:	4b50      	ldr	r3, [pc, #320]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d001      	beq.n	80030d0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e0ad      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80030d0:	4b4c      	ldr	r3, [pc, #304]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a4b      	ldr	r2, [pc, #300]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 80030d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030da:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80030dc:	f7fe ff04 	bl	8001ee8 <HAL_GetTick>
 80030e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030e2:	e008      	b.n	80030f6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030e4:	f7fe ff00 	bl	8001ee8 <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e09a      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030f6:	4b43      	ldr	r3, [pc, #268]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1f0      	bne.n	80030e4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003102:	4b40      	ldr	r3, [pc, #256]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 8003104:	68da      	ldr	r2, [r3, #12]
 8003106:	4b40      	ldr	r3, [pc, #256]	@ (8003208 <HAL_RCC_OscConfig+0x784>)
 8003108:	4013      	ands	r3, r2
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003112:	3a01      	subs	r2, #1
 8003114:	0112      	lsls	r2, r2, #4
 8003116:	4311      	orrs	r1, r2
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800311c:	0212      	lsls	r2, r2, #8
 800311e:	4311      	orrs	r1, r2
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003124:	0852      	lsrs	r2, r2, #1
 8003126:	3a01      	subs	r2, #1
 8003128:	0552      	lsls	r2, r2, #21
 800312a:	4311      	orrs	r1, r2
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003130:	0852      	lsrs	r2, r2, #1
 8003132:	3a01      	subs	r2, #1
 8003134:	0652      	lsls	r2, r2, #25
 8003136:	4311      	orrs	r1, r2
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800313c:	0912      	lsrs	r2, r2, #4
 800313e:	0452      	lsls	r2, r2, #17
 8003140:	430a      	orrs	r2, r1
 8003142:	4930      	ldr	r1, [pc, #192]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 8003144:	4313      	orrs	r3, r2
 8003146:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003148:	4b2e      	ldr	r3, [pc, #184]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a2d      	ldr	r2, [pc, #180]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 800314e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003152:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003154:	4b2b      	ldr	r3, [pc, #172]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	4a2a      	ldr	r2, [pc, #168]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 800315a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800315e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003160:	f7fe fec2 	bl	8001ee8 <HAL_GetTick>
 8003164:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003166:	e008      	b.n	800317a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003168:	f7fe febe 	bl	8001ee8 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	2b02      	cmp	r3, #2
 8003174:	d901      	bls.n	800317a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e058      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800317a:	4b22      	ldr	r3, [pc, #136]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d0f0      	beq.n	8003168 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003186:	e050      	b.n	800322a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e04f      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800318c:	4b1d      	ldr	r3, [pc, #116]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d148      	bne.n	800322a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003198:	4b1a      	ldr	r3, [pc, #104]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a19      	ldr	r2, [pc, #100]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 800319e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031a2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031a4:	4b17      	ldr	r3, [pc, #92]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	4a16      	ldr	r2, [pc, #88]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 80031aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031ae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80031b0:	f7fe fe9a 	bl	8001ee8 <HAL_GetTick>
 80031b4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031b6:	e008      	b.n	80031ca <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031b8:	f7fe fe96 	bl	8001ee8 <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d901      	bls.n	80031ca <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e030      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d0f0      	beq.n	80031b8 <HAL_RCC_OscConfig+0x734>
 80031d6:	e028      	b.n	800322a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	2b0c      	cmp	r3, #12
 80031dc:	d023      	beq.n	8003226 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031de:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a08      	ldr	r2, [pc, #32]	@ (8003204 <HAL_RCC_OscConfig+0x780>)
 80031e4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80031e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ea:	f7fe fe7d 	bl	8001ee8 <HAL_GetTick>
 80031ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031f0:	e00c      	b.n	800320c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f2:	f7fe fe79 	bl	8001ee8 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d905      	bls.n	800320c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e013      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
 8003204:	40021000 	.word	0x40021000
 8003208:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800320c:	4b09      	ldr	r3, [pc, #36]	@ (8003234 <HAL_RCC_OscConfig+0x7b0>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1ec      	bne.n	80031f2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003218:	4b06      	ldr	r3, [pc, #24]	@ (8003234 <HAL_RCC_OscConfig+0x7b0>)
 800321a:	68da      	ldr	r2, [r3, #12]
 800321c:	4905      	ldr	r1, [pc, #20]	@ (8003234 <HAL_RCC_OscConfig+0x7b0>)
 800321e:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <HAL_RCC_OscConfig+0x7b4>)
 8003220:	4013      	ands	r3, r2
 8003222:	60cb      	str	r3, [r1, #12]
 8003224:	e001      	b.n	800322a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e000      	b.n	800322c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800322a:	2300      	movs	r3, #0
}
 800322c:	4618      	mov	r0, r3
 800322e:	3720      	adds	r7, #32
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40021000 	.word	0x40021000
 8003238:	feeefffc 	.word	0xfeeefffc

0800323c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d101      	bne.n	8003250 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e0e7      	b.n	8003420 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003250:	4b75      	ldr	r3, [pc, #468]	@ (8003428 <HAL_RCC_ClockConfig+0x1ec>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	429a      	cmp	r2, r3
 800325c:	d910      	bls.n	8003280 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800325e:	4b72      	ldr	r3, [pc, #456]	@ (8003428 <HAL_RCC_ClockConfig+0x1ec>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f023 0207 	bic.w	r2, r3, #7
 8003266:	4970      	ldr	r1, [pc, #448]	@ (8003428 <HAL_RCC_ClockConfig+0x1ec>)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	4313      	orrs	r3, r2
 800326c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800326e:	4b6e      	ldr	r3, [pc, #440]	@ (8003428 <HAL_RCC_ClockConfig+0x1ec>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0307 	and.w	r3, r3, #7
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	429a      	cmp	r2, r3
 800327a:	d001      	beq.n	8003280 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e0cf      	b.n	8003420 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0302 	and.w	r3, r3, #2
 8003288:	2b00      	cmp	r3, #0
 800328a:	d010      	beq.n	80032ae <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	4b66      	ldr	r3, [pc, #408]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003298:	429a      	cmp	r2, r3
 800329a:	d908      	bls.n	80032ae <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800329c:	4b63      	ldr	r3, [pc, #396]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	4960      	ldr	r1, [pc, #384]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d04c      	beq.n	8003354 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	2b03      	cmp	r3, #3
 80032c0:	d107      	bne.n	80032d2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032c2:	4b5a      	ldr	r3, [pc, #360]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d121      	bne.n	8003312 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e0a6      	b.n	8003420 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	2b02      	cmp	r3, #2
 80032d8:	d107      	bne.n	80032ea <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032da:	4b54      	ldr	r3, [pc, #336]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d115      	bne.n	8003312 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e09a      	b.n	8003420 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d107      	bne.n	8003302 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032f2:	4b4e      	ldr	r3, [pc, #312]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d109      	bne.n	8003312 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e08e      	b.n	8003420 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003302:	4b4a      	ldr	r3, [pc, #296]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800330a:	2b00      	cmp	r3, #0
 800330c:	d101      	bne.n	8003312 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e086      	b.n	8003420 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003312:	4b46      	ldr	r3, [pc, #280]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f023 0203 	bic.w	r2, r3, #3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	4943      	ldr	r1, [pc, #268]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 8003320:	4313      	orrs	r3, r2
 8003322:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003324:	f7fe fde0 	bl	8001ee8 <HAL_GetTick>
 8003328:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800332a:	e00a      	b.n	8003342 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800332c:	f7fe fddc 	bl	8001ee8 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	f241 3288 	movw	r2, #5000	@ 0x1388
 800333a:	4293      	cmp	r3, r2
 800333c:	d901      	bls.n	8003342 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800333e:	2303      	movs	r3, #3
 8003340:	e06e      	b.n	8003420 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003342:	4b3a      	ldr	r3, [pc, #232]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f003 020c 	and.w	r2, r3, #12
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	429a      	cmp	r2, r3
 8003352:	d1eb      	bne.n	800332c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d010      	beq.n	8003382 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	4b31      	ldr	r3, [pc, #196]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800336c:	429a      	cmp	r2, r3
 800336e:	d208      	bcs.n	8003382 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003370:	4b2e      	ldr	r3, [pc, #184]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	492b      	ldr	r1, [pc, #172]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 800337e:	4313      	orrs	r3, r2
 8003380:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003382:	4b29      	ldr	r3, [pc, #164]	@ (8003428 <HAL_RCC_ClockConfig+0x1ec>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0307 	and.w	r3, r3, #7
 800338a:	683a      	ldr	r2, [r7, #0]
 800338c:	429a      	cmp	r2, r3
 800338e:	d210      	bcs.n	80033b2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003390:	4b25      	ldr	r3, [pc, #148]	@ (8003428 <HAL_RCC_ClockConfig+0x1ec>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f023 0207 	bic.w	r2, r3, #7
 8003398:	4923      	ldr	r1, [pc, #140]	@ (8003428 <HAL_RCC_ClockConfig+0x1ec>)
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	4313      	orrs	r3, r2
 800339e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033a0:	4b21      	ldr	r3, [pc, #132]	@ (8003428 <HAL_RCC_ClockConfig+0x1ec>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0307 	and.w	r3, r3, #7
 80033a8:	683a      	ldr	r2, [r7, #0]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d001      	beq.n	80033b2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e036      	b.n	8003420 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0304 	and.w	r3, r3, #4
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d008      	beq.n	80033d0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033be:	4b1b      	ldr	r3, [pc, #108]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	4918      	ldr	r1, [pc, #96]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 80033cc:	4313      	orrs	r3, r2
 80033ce:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0308 	and.w	r3, r3, #8
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d009      	beq.n	80033f0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033dc:	4b13      	ldr	r3, [pc, #76]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	00db      	lsls	r3, r3, #3
 80033ea:	4910      	ldr	r1, [pc, #64]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 80033ec:	4313      	orrs	r3, r2
 80033ee:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80033f0:	f000 f824 	bl	800343c <HAL_RCC_GetSysClockFreq>
 80033f4:	4602      	mov	r2, r0
 80033f6:	4b0d      	ldr	r3, [pc, #52]	@ (800342c <HAL_RCC_ClockConfig+0x1f0>)
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	091b      	lsrs	r3, r3, #4
 80033fc:	f003 030f 	and.w	r3, r3, #15
 8003400:	490b      	ldr	r1, [pc, #44]	@ (8003430 <HAL_RCC_ClockConfig+0x1f4>)
 8003402:	5ccb      	ldrb	r3, [r1, r3]
 8003404:	f003 031f 	and.w	r3, r3, #31
 8003408:	fa22 f303 	lsr.w	r3, r2, r3
 800340c:	4a09      	ldr	r2, [pc, #36]	@ (8003434 <HAL_RCC_ClockConfig+0x1f8>)
 800340e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003410:	4b09      	ldr	r3, [pc, #36]	@ (8003438 <HAL_RCC_ClockConfig+0x1fc>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4618      	mov	r0, r3
 8003416:	f7fe fd17 	bl	8001e48 <HAL_InitTick>
 800341a:	4603      	mov	r3, r0
 800341c:	72fb      	strb	r3, [r7, #11]

  return status;
 800341e:	7afb      	ldrb	r3, [r7, #11]
}
 8003420:	4618      	mov	r0, r3
 8003422:	3710      	adds	r7, #16
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	40022000 	.word	0x40022000
 800342c:	40021000 	.word	0x40021000
 8003430:	08006bf4 	.word	0x08006bf4
 8003434:	2000001c 	.word	0x2000001c
 8003438:	20000040 	.word	0x20000040

0800343c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800343c:	b480      	push	{r7}
 800343e:	b089      	sub	sp, #36	@ 0x24
 8003440:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003442:	2300      	movs	r3, #0
 8003444:	61fb      	str	r3, [r7, #28]
 8003446:	2300      	movs	r3, #0
 8003448:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800344a:	4b3e      	ldr	r3, [pc, #248]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x108>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f003 030c 	and.w	r3, r3, #12
 8003452:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003454:	4b3b      	ldr	r3, [pc, #236]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x108>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	f003 0303 	and.w	r3, r3, #3
 800345c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d005      	beq.n	8003470 <HAL_RCC_GetSysClockFreq+0x34>
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	2b0c      	cmp	r3, #12
 8003468:	d121      	bne.n	80034ae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d11e      	bne.n	80034ae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003470:	4b34      	ldr	r3, [pc, #208]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x108>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0308 	and.w	r3, r3, #8
 8003478:	2b00      	cmp	r3, #0
 800347a:	d107      	bne.n	800348c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800347c:	4b31      	ldr	r3, [pc, #196]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x108>)
 800347e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003482:	0a1b      	lsrs	r3, r3, #8
 8003484:	f003 030f 	and.w	r3, r3, #15
 8003488:	61fb      	str	r3, [r7, #28]
 800348a:	e005      	b.n	8003498 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800348c:	4b2d      	ldr	r3, [pc, #180]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x108>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	091b      	lsrs	r3, r3, #4
 8003492:	f003 030f 	and.w	r3, r3, #15
 8003496:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003498:	4a2b      	ldr	r2, [pc, #172]	@ (8003548 <HAL_RCC_GetSysClockFreq+0x10c>)
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034a0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10d      	bne.n	80034c4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034ac:	e00a      	b.n	80034c4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	2b04      	cmp	r3, #4
 80034b2:	d102      	bne.n	80034ba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80034b4:	4b25      	ldr	r3, [pc, #148]	@ (800354c <HAL_RCC_GetSysClockFreq+0x110>)
 80034b6:	61bb      	str	r3, [r7, #24]
 80034b8:	e004      	b.n	80034c4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	2b08      	cmp	r3, #8
 80034be:	d101      	bne.n	80034c4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80034c0:	4b22      	ldr	r3, [pc, #136]	@ (800354c <HAL_RCC_GetSysClockFreq+0x110>)
 80034c2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	2b0c      	cmp	r3, #12
 80034c8:	d134      	bne.n	8003534 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034ca:	4b1e      	ldr	r3, [pc, #120]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x108>)
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	f003 0303 	and.w	r3, r3, #3
 80034d2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d003      	beq.n	80034e2 <HAL_RCC_GetSysClockFreq+0xa6>
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	2b03      	cmp	r3, #3
 80034de:	d003      	beq.n	80034e8 <HAL_RCC_GetSysClockFreq+0xac>
 80034e0:	e005      	b.n	80034ee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80034e2:	4b1a      	ldr	r3, [pc, #104]	@ (800354c <HAL_RCC_GetSysClockFreq+0x110>)
 80034e4:	617b      	str	r3, [r7, #20]
      break;
 80034e6:	e005      	b.n	80034f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80034e8:	4b18      	ldr	r3, [pc, #96]	@ (800354c <HAL_RCC_GetSysClockFreq+0x110>)
 80034ea:	617b      	str	r3, [r7, #20]
      break;
 80034ec:	e002      	b.n	80034f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	617b      	str	r3, [r7, #20]
      break;
 80034f2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034f4:	4b13      	ldr	r3, [pc, #76]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x108>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	091b      	lsrs	r3, r3, #4
 80034fa:	f003 0307 	and.w	r3, r3, #7
 80034fe:	3301      	adds	r3, #1
 8003500:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003502:	4b10      	ldr	r3, [pc, #64]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x108>)
 8003504:	68db      	ldr	r3, [r3, #12]
 8003506:	0a1b      	lsrs	r3, r3, #8
 8003508:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800350c:	697a      	ldr	r2, [r7, #20]
 800350e:	fb03 f202 	mul.w	r2, r3, r2
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	fbb2 f3f3 	udiv	r3, r2, r3
 8003518:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800351a:	4b0a      	ldr	r3, [pc, #40]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x108>)
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	0e5b      	lsrs	r3, r3, #25
 8003520:	f003 0303 	and.w	r3, r3, #3
 8003524:	3301      	adds	r3, #1
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003532:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003534:	69bb      	ldr	r3, [r7, #24]
}
 8003536:	4618      	mov	r0, r3
 8003538:	3724      	adds	r7, #36	@ 0x24
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	40021000 	.word	0x40021000
 8003548:	08006c0c 	.word	0x08006c0c
 800354c:	00f42400 	.word	0x00f42400

08003550 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003554:	4b03      	ldr	r3, [pc, #12]	@ (8003564 <HAL_RCC_GetHCLKFreq+0x14>)
 8003556:	681b      	ldr	r3, [r3, #0]
}
 8003558:	4618      	mov	r0, r3
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	2000001c 	.word	0x2000001c

08003568 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800356c:	f7ff fff0 	bl	8003550 <HAL_RCC_GetHCLKFreq>
 8003570:	4602      	mov	r2, r0
 8003572:	4b06      	ldr	r3, [pc, #24]	@ (800358c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	0a1b      	lsrs	r3, r3, #8
 8003578:	f003 0307 	and.w	r3, r3, #7
 800357c:	4904      	ldr	r1, [pc, #16]	@ (8003590 <HAL_RCC_GetPCLK1Freq+0x28>)
 800357e:	5ccb      	ldrb	r3, [r1, r3]
 8003580:	f003 031f 	and.w	r3, r3, #31
 8003584:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003588:	4618      	mov	r0, r3
 800358a:	bd80      	pop	{r7, pc}
 800358c:	40021000 	.word	0x40021000
 8003590:	08006c04 	.word	0x08006c04

08003594 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003598:	f7ff ffda 	bl	8003550 <HAL_RCC_GetHCLKFreq>
 800359c:	4602      	mov	r2, r0
 800359e:	4b06      	ldr	r3, [pc, #24]	@ (80035b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	0adb      	lsrs	r3, r3, #11
 80035a4:	f003 0307 	and.w	r3, r3, #7
 80035a8:	4904      	ldr	r1, [pc, #16]	@ (80035bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80035aa:	5ccb      	ldrb	r3, [r1, r3]
 80035ac:	f003 031f 	and.w	r3, r3, #31
 80035b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	40021000 	.word	0x40021000
 80035bc:	08006c04 	.word	0x08006c04

080035c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80035c8:	2300      	movs	r3, #0
 80035ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80035cc:	4b2a      	ldr	r3, [pc, #168]	@ (8003678 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d003      	beq.n	80035e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80035d8:	f7ff f9f0 	bl	80029bc <HAL_PWREx_GetVoltageRange>
 80035dc:	6178      	str	r0, [r7, #20]
 80035de:	e014      	b.n	800360a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80035e0:	4b25      	ldr	r3, [pc, #148]	@ (8003678 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035e4:	4a24      	ldr	r2, [pc, #144]	@ (8003678 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80035ec:	4b22      	ldr	r3, [pc, #136]	@ (8003678 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035f4:	60fb      	str	r3, [r7, #12]
 80035f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80035f8:	f7ff f9e0 	bl	80029bc <HAL_PWREx_GetVoltageRange>
 80035fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80035fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003678 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003602:	4a1d      	ldr	r2, [pc, #116]	@ (8003678 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003604:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003608:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003610:	d10b      	bne.n	800362a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2b80      	cmp	r3, #128	@ 0x80
 8003616:	d919      	bls.n	800364c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2ba0      	cmp	r3, #160	@ 0xa0
 800361c:	d902      	bls.n	8003624 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800361e:	2302      	movs	r3, #2
 8003620:	613b      	str	r3, [r7, #16]
 8003622:	e013      	b.n	800364c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003624:	2301      	movs	r3, #1
 8003626:	613b      	str	r3, [r7, #16]
 8003628:	e010      	b.n	800364c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2b80      	cmp	r3, #128	@ 0x80
 800362e:	d902      	bls.n	8003636 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003630:	2303      	movs	r3, #3
 8003632:	613b      	str	r3, [r7, #16]
 8003634:	e00a      	b.n	800364c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2b80      	cmp	r3, #128	@ 0x80
 800363a:	d102      	bne.n	8003642 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800363c:	2302      	movs	r3, #2
 800363e:	613b      	str	r3, [r7, #16]
 8003640:	e004      	b.n	800364c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2b70      	cmp	r3, #112	@ 0x70
 8003646:	d101      	bne.n	800364c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003648:	2301      	movs	r3, #1
 800364a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800364c:	4b0b      	ldr	r3, [pc, #44]	@ (800367c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f023 0207 	bic.w	r2, r3, #7
 8003654:	4909      	ldr	r1, [pc, #36]	@ (800367c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	4313      	orrs	r3, r2
 800365a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800365c:	4b07      	ldr	r3, [pc, #28]	@ (800367c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0307 	and.w	r3, r3, #7
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	429a      	cmp	r2, r3
 8003668:	d001      	beq.n	800366e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e000      	b.n	8003670 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	3718      	adds	r7, #24
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	40021000 	.word	0x40021000
 800367c:	40022000 	.word	0x40022000

08003680 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003688:	2300      	movs	r3, #0
 800368a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800368c:	2300      	movs	r3, #0
 800368e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003698:	2b00      	cmp	r3, #0
 800369a:	d041      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036a0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80036a4:	d02a      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80036a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80036aa:	d824      	bhi.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036b0:	d008      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80036b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036b6:	d81e      	bhi.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d00a      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80036bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036c0:	d010      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80036c2:	e018      	b.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80036c4:	4b86      	ldr	r3, [pc, #536]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	4a85      	ldr	r2, [pc, #532]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036ce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036d0:	e015      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	3304      	adds	r3, #4
 80036d6:	2100      	movs	r1, #0
 80036d8:	4618      	mov	r0, r3
 80036da:	f000 fa8b 	bl	8003bf4 <RCCEx_PLLSAI1_Config>
 80036de:	4603      	mov	r3, r0
 80036e0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036e2:	e00c      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	3320      	adds	r3, #32
 80036e8:	2100      	movs	r1, #0
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 fb76 	bl	8003ddc <RCCEx_PLLSAI2_Config>
 80036f0:	4603      	mov	r3, r0
 80036f2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036f4:	e003      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	74fb      	strb	r3, [r7, #19]
      break;
 80036fa:	e000      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80036fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036fe:	7cfb      	ldrb	r3, [r7, #19]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d10b      	bne.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003704:	4b76      	ldr	r3, [pc, #472]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800370a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003712:	4973      	ldr	r1, [pc, #460]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003714:	4313      	orrs	r3, r2
 8003716:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800371a:	e001      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800371c:	7cfb      	ldrb	r3, [r7, #19]
 800371e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d041      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003730:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003734:	d02a      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003736:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800373a:	d824      	bhi.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800373c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003740:	d008      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003742:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003746:	d81e      	bhi.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003748:	2b00      	cmp	r3, #0
 800374a:	d00a      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800374c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003750:	d010      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003752:	e018      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003754:	4b62      	ldr	r3, [pc, #392]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	4a61      	ldr	r2, [pc, #388]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800375a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800375e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003760:	e015      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	3304      	adds	r3, #4
 8003766:	2100      	movs	r1, #0
 8003768:	4618      	mov	r0, r3
 800376a:	f000 fa43 	bl	8003bf4 <RCCEx_PLLSAI1_Config>
 800376e:	4603      	mov	r3, r0
 8003770:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003772:	e00c      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3320      	adds	r3, #32
 8003778:	2100      	movs	r1, #0
 800377a:	4618      	mov	r0, r3
 800377c:	f000 fb2e 	bl	8003ddc <RCCEx_PLLSAI2_Config>
 8003780:	4603      	mov	r3, r0
 8003782:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003784:	e003      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	74fb      	strb	r3, [r7, #19]
      break;
 800378a:	e000      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800378c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800378e:	7cfb      	ldrb	r3, [r7, #19]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d10b      	bne.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003794:	4b52      	ldr	r3, [pc, #328]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800379a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037a2:	494f      	ldr	r1, [pc, #316]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80037aa:	e001      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ac:	7cfb      	ldrb	r3, [r7, #19]
 80037ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	f000 80a0 	beq.w	80038fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037be:	2300      	movs	r3, #0
 80037c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80037c2:	4b47      	ldr	r3, [pc, #284]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d101      	bne.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80037ce:	2301      	movs	r3, #1
 80037d0:	e000      	b.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80037d2:	2300      	movs	r3, #0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00d      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037d8:	4b41      	ldr	r3, [pc, #260]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037dc:	4a40      	ldr	r2, [pc, #256]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80037e4:	4b3e      	ldr	r3, [pc, #248]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ec:	60bb      	str	r3, [r7, #8]
 80037ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037f0:	2301      	movs	r3, #1
 80037f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037f4:	4b3b      	ldr	r3, [pc, #236]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a3a      	ldr	r2, [pc, #232]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80037fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003800:	f7fe fb72 	bl	8001ee8 <HAL_GetTick>
 8003804:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003806:	e009      	b.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003808:	f7fe fb6e 	bl	8001ee8 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b02      	cmp	r3, #2
 8003814:	d902      	bls.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	74fb      	strb	r3, [r7, #19]
        break;
 800381a:	e005      	b.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800381c:	4b31      	ldr	r3, [pc, #196]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003824:	2b00      	cmp	r3, #0
 8003826:	d0ef      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003828:	7cfb      	ldrb	r3, [r7, #19]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d15c      	bne.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800382e:	4b2c      	ldr	r3, [pc, #176]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003830:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003834:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003838:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d01f      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003846:	697a      	ldr	r2, [r7, #20]
 8003848:	429a      	cmp	r2, r3
 800384a:	d019      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800384c:	4b24      	ldr	r3, [pc, #144]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800384e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003852:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003856:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003858:	4b21      	ldr	r3, [pc, #132]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800385a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800385e:	4a20      	ldr	r2, [pc, #128]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003860:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003864:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003868:	4b1d      	ldr	r3, [pc, #116]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800386a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800386e:	4a1c      	ldr	r2, [pc, #112]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003870:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003874:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003878:	4a19      	ldr	r2, [pc, #100]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	f003 0301 	and.w	r3, r3, #1
 8003886:	2b00      	cmp	r3, #0
 8003888:	d016      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800388a:	f7fe fb2d 	bl	8001ee8 <HAL_GetTick>
 800388e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003890:	e00b      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003892:	f7fe fb29 	bl	8001ee8 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d902      	bls.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	74fb      	strb	r3, [r7, #19]
            break;
 80038a8:	e006      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038aa:	4b0d      	ldr	r3, [pc, #52]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038b0:	f003 0302 	and.w	r3, r3, #2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d0ec      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80038b8:	7cfb      	ldrb	r3, [r7, #19]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d10c      	bne.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038be:	4b08      	ldr	r3, [pc, #32]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038ce:	4904      	ldr	r1, [pc, #16]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80038d6:	e009      	b.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80038d8:	7cfb      	ldrb	r3, [r7, #19]
 80038da:	74bb      	strb	r3, [r7, #18]
 80038dc:	e006      	b.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80038de:	bf00      	nop
 80038e0:	40021000 	.word	0x40021000
 80038e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038e8:	7cfb      	ldrb	r3, [r7, #19]
 80038ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038ec:	7c7b      	ldrb	r3, [r7, #17]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d105      	bne.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038f2:	4ba1      	ldr	r3, [pc, #644]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 80038f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038f6:	4aa0      	ldr	r2, [pc, #640]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 80038f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038fc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00a      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800390a:	4b9b      	ldr	r3, [pc, #620]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800390c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003910:	f023 0203 	bic.w	r2, r3, #3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003918:	4997      	ldr	r1, [pc, #604]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800391a:	4313      	orrs	r3, r2
 800391c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0302 	and.w	r3, r3, #2
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00a      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800392c:	4b92      	ldr	r3, [pc, #584]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800392e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003932:	f023 020c 	bic.w	r2, r3, #12
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800393a:	498f      	ldr	r1, [pc, #572]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800393c:	4313      	orrs	r3, r2
 800393e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0304 	and.w	r3, r3, #4
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00a      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800394e:	4b8a      	ldr	r3, [pc, #552]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003950:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003954:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395c:	4986      	ldr	r1, [pc, #536]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800395e:	4313      	orrs	r3, r2
 8003960:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0308 	and.w	r3, r3, #8
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00a      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003970:	4b81      	ldr	r3, [pc, #516]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003976:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800397e:	497e      	ldr	r1, [pc, #504]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003980:	4313      	orrs	r3, r2
 8003982:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0310 	and.w	r3, r3, #16
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00a      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003992:	4b79      	ldr	r3, [pc, #484]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003998:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039a0:	4975      	ldr	r1, [pc, #468]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 80039a2:	4313      	orrs	r3, r2
 80039a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0320 	and.w	r3, r3, #32
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00a      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039b4:	4b70      	ldr	r3, [pc, #448]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 80039b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039c2:	496d      	ldr	r1, [pc, #436]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00a      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039d6:	4b68      	ldr	r3, [pc, #416]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 80039d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039dc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e4:	4964      	ldr	r1, [pc, #400]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00a      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80039f8:	4b5f      	ldr	r3, [pc, #380]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 80039fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a06:	495c      	ldr	r1, [pc, #368]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00a      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a1a:	4b57      	ldr	r3, [pc, #348]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a20:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a28:	4953      	ldr	r1, [pc, #332]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00a      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a3c:	4b4e      	ldr	r3, [pc, #312]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a42:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a4a:	494b      	ldr	r1, [pc, #300]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00a      	beq.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a5e:	4b46      	ldr	r3, [pc, #280]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a64:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a6c:	4942      	ldr	r1, [pc, #264]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d028      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003a80:	4b3d      	ldr	r3, [pc, #244]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a86:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a8e:	493a      	ldr	r1, [pc, #232]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a9e:	d106      	bne.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003aa0:	4b35      	ldr	r3, [pc, #212]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	4a34      	ldr	r2, [pc, #208]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003aa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003aaa:	60d3      	str	r3, [r2, #12]
 8003aac:	e011      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ab2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ab6:	d10c      	bne.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	3304      	adds	r3, #4
 8003abc:	2101      	movs	r1, #1
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f000 f898 	bl	8003bf4 <RCCEx_PLLSAI1_Config>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ac8:	7cfb      	ldrb	r3, [r7, #19]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* set overall return value */
        status = ret;
 8003ace:	7cfb      	ldrb	r3, [r7, #19]
 8003ad0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d028      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ade:	4b26      	ldr	r3, [pc, #152]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aec:	4922      	ldr	r1, [pc, #136]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003af8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003afc:	d106      	bne.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003afe:	4b1e      	ldr	r3, [pc, #120]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	4a1d      	ldr	r2, [pc, #116]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003b04:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b08:	60d3      	str	r3, [r2, #12]
 8003b0a:	e011      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b14:	d10c      	bne.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	3304      	adds	r3, #4
 8003b1a:	2101      	movs	r1, #1
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f000 f869 	bl	8003bf4 <RCCEx_PLLSAI1_Config>
 8003b22:	4603      	mov	r3, r0
 8003b24:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b26:	7cfb      	ldrb	r3, [r7, #19]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d001      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003b2c:	7cfb      	ldrb	r3, [r7, #19]
 8003b2e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d031      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x520>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b42:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b4a:	490b      	ldr	r1, [pc, #44]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b5a:	d10f      	bne.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	3304      	adds	r3, #4
 8003b60:	2102      	movs	r1, #2
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 f846 	bl	8003bf4 <RCCEx_PLLSAI1_Config>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b6c:	7cfb      	ldrb	r3, [r7, #19]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d016      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x520>
      {
        /* set overall return value */
        status = ret;
 8003b72:	7cfb      	ldrb	r3, [r7, #19]
 8003b74:	74bb      	strb	r3, [r7, #18]
 8003b76:	e013      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8003b78:	40021000 	.word	0x40021000
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b84:	d10c      	bne.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x520>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	3320      	adds	r3, #32
 8003b8a:	2102      	movs	r1, #2
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f000 f925 	bl	8003ddc <RCCEx_PLLSAI2_Config>
 8003b92:	4603      	mov	r3, r0
 8003b94:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b96:	7cfb      	ldrb	r3, [r7, #19]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d001      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x520>
      {
        /* set overall return value */
        status = ret;
 8003b9c:	7cfb      	ldrb	r3, [r7, #19]
 8003b9e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d00a      	beq.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003bac:	4b10      	ldr	r3, [pc, #64]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x570>)
 8003bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bb2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bba:	490d      	ldr	r1, [pc, #52]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x570>)
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d00a      	beq.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x564>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003bce:	4b08      	ldr	r3, [pc, #32]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x570>)
 8003bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bd4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bdc:	4904      	ldr	r1, [pc, #16]	@ (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x570>)
 8003bde:	4313      	orrs	r3, r2
 8003be0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003be4:	7cbb      	ldrb	r3, [r7, #18]
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3718      	adds	r7, #24
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	40021000 	.word	0x40021000

08003bf4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c02:	4b75      	ldr	r3, [pc, #468]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f003 0303 	and.w	r3, r3, #3
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d018      	beq.n	8003c40 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003c0e:	4b72      	ldr	r3, [pc, #456]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	f003 0203 	and.w	r2, r3, #3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d10d      	bne.n	8003c3a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
       ||
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d009      	beq.n	8003c3a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003c26:	4b6c      	ldr	r3, [pc, #432]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	091b      	lsrs	r3, r3, #4
 8003c2c:	f003 0307 	and.w	r3, r3, #7
 8003c30:	1c5a      	adds	r2, r3, #1
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
       ||
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d047      	beq.n	8003cca <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	73fb      	strb	r3, [r7, #15]
 8003c3e:	e044      	b.n	8003cca <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2b03      	cmp	r3, #3
 8003c46:	d018      	beq.n	8003c7a <RCCEx_PLLSAI1_Config+0x86>
 8003c48:	2b03      	cmp	r3, #3
 8003c4a:	d825      	bhi.n	8003c98 <RCCEx_PLLSAI1_Config+0xa4>
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d002      	beq.n	8003c56 <RCCEx_PLLSAI1_Config+0x62>
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d009      	beq.n	8003c68 <RCCEx_PLLSAI1_Config+0x74>
 8003c54:	e020      	b.n	8003c98 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c56:	4b60      	ldr	r3, [pc, #384]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0302 	and.w	r3, r3, #2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d11d      	bne.n	8003c9e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c66:	e01a      	b.n	8003c9e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c68:	4b5b      	ldr	r3, [pc, #364]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d116      	bne.n	8003ca2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c78:	e013      	b.n	8003ca2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c7a:	4b57      	ldr	r3, [pc, #348]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10f      	bne.n	8003ca6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c86:	4b54      	ldr	r3, [pc, #336]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d109      	bne.n	8003ca6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c96:	e006      	b.n	8003ca6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c9c:	e004      	b.n	8003ca8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c9e:	bf00      	nop
 8003ca0:	e002      	b.n	8003ca8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ca2:	bf00      	nop
 8003ca4:	e000      	b.n	8003ca8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ca6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ca8:	7bfb      	ldrb	r3, [r7, #15]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10d      	bne.n	8003cca <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003cae:	4b4a      	ldr	r3, [pc, #296]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6819      	ldr	r1, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	011b      	lsls	r3, r3, #4
 8003cc2:	430b      	orrs	r3, r1
 8003cc4:	4944      	ldr	r1, [pc, #272]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003cca:	7bfb      	ldrb	r3, [r7, #15]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d17d      	bne.n	8003dcc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003cd0:	4b41      	ldr	r3, [pc, #260]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a40      	ldr	r2, [pc, #256]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cd6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003cda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cdc:	f7fe f904 	bl	8001ee8 <HAL_GetTick>
 8003ce0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ce2:	e009      	b.n	8003cf8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ce4:	f7fe f900 	bl	8001ee8 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	d902      	bls.n	8003cf8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	73fb      	strb	r3, [r7, #15]
        break;
 8003cf6:	e005      	b.n	8003d04 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003cf8:	4b37      	ldr	r3, [pc, #220]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1ef      	bne.n	8003ce4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003d04:	7bfb      	ldrb	r3, [r7, #15]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d160      	bne.n	8003dcc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d111      	bne.n	8003d34 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d10:	4b31      	ldr	r3, [pc, #196]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003d18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	6892      	ldr	r2, [r2, #8]
 8003d20:	0211      	lsls	r1, r2, #8
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	68d2      	ldr	r2, [r2, #12]
 8003d26:	0912      	lsrs	r2, r2, #4
 8003d28:	0452      	lsls	r2, r2, #17
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	492a      	ldr	r1, [pc, #168]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	610b      	str	r3, [r1, #16]
 8003d32:	e027      	b.n	8003d84 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d112      	bne.n	8003d60 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d3a:	4b27      	ldr	r3, [pc, #156]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003d42:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	6892      	ldr	r2, [r2, #8]
 8003d4a:	0211      	lsls	r1, r2, #8
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	6912      	ldr	r2, [r2, #16]
 8003d50:	0852      	lsrs	r2, r2, #1
 8003d52:	3a01      	subs	r2, #1
 8003d54:	0552      	lsls	r2, r2, #21
 8003d56:	430a      	orrs	r2, r1
 8003d58:	491f      	ldr	r1, [pc, #124]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	610b      	str	r3, [r1, #16]
 8003d5e:	e011      	b.n	8003d84 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d60:	4b1d      	ldr	r3, [pc, #116]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003d68:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	6892      	ldr	r2, [r2, #8]
 8003d70:	0211      	lsls	r1, r2, #8
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	6952      	ldr	r2, [r2, #20]
 8003d76:	0852      	lsrs	r2, r2, #1
 8003d78:	3a01      	subs	r2, #1
 8003d7a:	0652      	lsls	r2, r2, #25
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	4916      	ldr	r1, [pc, #88]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d80:	4313      	orrs	r3, r2
 8003d82:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003d84:	4b14      	ldr	r3, [pc, #80]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a13      	ldr	r2, [pc, #76]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d8a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003d8e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d90:	f7fe f8aa 	bl	8001ee8 <HAL_GetTick>
 8003d94:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d96:	e009      	b.n	8003dac <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d98:	f7fe f8a6 	bl	8001ee8 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d902      	bls.n	8003dac <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	73fb      	strb	r3, [r7, #15]
          break;
 8003daa:	e005      	b.n	8003db8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003dac:	4b0a      	ldr	r3, [pc, #40]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d0ef      	beq.n	8003d98 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003db8:	7bfb      	ldrb	r3, [r7, #15]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d106      	bne.n	8003dcc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003dbe:	4b06      	ldr	r3, [pc, #24]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dc0:	691a      	ldr	r2, [r3, #16]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	4904      	ldr	r1, [pc, #16]	@ (8003dd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3710      	adds	r7, #16
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	40021000 	.word	0x40021000

08003ddc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003de6:	2300      	movs	r3, #0
 8003de8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003dea:	4b6a      	ldr	r3, [pc, #424]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	f003 0303 	and.w	r3, r3, #3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d018      	beq.n	8003e28 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003df6:	4b67      	ldr	r3, [pc, #412]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	f003 0203 	and.w	r2, r3, #3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d10d      	bne.n	8003e22 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
       ||
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d009      	beq.n	8003e22 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003e0e:	4b61      	ldr	r3, [pc, #388]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	091b      	lsrs	r3, r3, #4
 8003e14:	f003 0307 	and.w	r3, r3, #7
 8003e18:	1c5a      	adds	r2, r3, #1
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
       ||
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d047      	beq.n	8003eb2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	73fb      	strb	r3, [r7, #15]
 8003e26:	e044      	b.n	8003eb2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	2b03      	cmp	r3, #3
 8003e2e:	d018      	beq.n	8003e62 <RCCEx_PLLSAI2_Config+0x86>
 8003e30:	2b03      	cmp	r3, #3
 8003e32:	d825      	bhi.n	8003e80 <RCCEx_PLLSAI2_Config+0xa4>
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d002      	beq.n	8003e3e <RCCEx_PLLSAI2_Config+0x62>
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d009      	beq.n	8003e50 <RCCEx_PLLSAI2_Config+0x74>
 8003e3c:	e020      	b.n	8003e80 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e3e:	4b55      	ldr	r3, [pc, #340]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d11d      	bne.n	8003e86 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e4e:	e01a      	b.n	8003e86 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e50:	4b50      	ldr	r3, [pc, #320]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d116      	bne.n	8003e8a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e60:	e013      	b.n	8003e8a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e62:	4b4c      	ldr	r3, [pc, #304]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d10f      	bne.n	8003e8e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e6e:	4b49      	ldr	r3, [pc, #292]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d109      	bne.n	8003e8e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e7e:	e006      	b.n	8003e8e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	73fb      	strb	r3, [r7, #15]
      break;
 8003e84:	e004      	b.n	8003e90 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e86:	bf00      	nop
 8003e88:	e002      	b.n	8003e90 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e8a:	bf00      	nop
 8003e8c:	e000      	b.n	8003e90 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e8e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e90:	7bfb      	ldrb	r3, [r7, #15]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10d      	bne.n	8003eb2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e96:	4b3f      	ldr	r3, [pc, #252]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6819      	ldr	r1, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	011b      	lsls	r3, r3, #4
 8003eaa:	430b      	orrs	r3, r1
 8003eac:	4939      	ldr	r1, [pc, #228]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003eb2:	7bfb      	ldrb	r3, [r7, #15]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d167      	bne.n	8003f88 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003eb8:	4b36      	ldr	r3, [pc, #216]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a35      	ldr	r2, [pc, #212]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ebe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ec2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ec4:	f7fe f810 	bl	8001ee8 <HAL_GetTick>
 8003ec8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003eca:	e009      	b.n	8003ee0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ecc:	f7fe f80c 	bl	8001ee8 <HAL_GetTick>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d902      	bls.n	8003ee0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	73fb      	strb	r3, [r7, #15]
        break;
 8003ede:	e005      	b.n	8003eec <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ee0:	4b2c      	ldr	r3, [pc, #176]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d1ef      	bne.n	8003ecc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003eec:	7bfb      	ldrb	r3, [r7, #15]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d14a      	bne.n	8003f88 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d111      	bne.n	8003f1c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ef8:	4b26      	ldr	r3, [pc, #152]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003efa:	695b      	ldr	r3, [r3, #20]
 8003efc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003f00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	6892      	ldr	r2, [r2, #8]
 8003f08:	0211      	lsls	r1, r2, #8
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	68d2      	ldr	r2, [r2, #12]
 8003f0e:	0912      	lsrs	r2, r2, #4
 8003f10:	0452      	lsls	r2, r2, #17
 8003f12:	430a      	orrs	r2, r1
 8003f14:	491f      	ldr	r1, [pc, #124]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f16:	4313      	orrs	r3, r2
 8003f18:	614b      	str	r3, [r1, #20]
 8003f1a:	e011      	b.n	8003f40 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f1c:	4b1d      	ldr	r3, [pc, #116]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f1e:	695b      	ldr	r3, [r3, #20]
 8003f20:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003f24:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	6892      	ldr	r2, [r2, #8]
 8003f2c:	0211      	lsls	r1, r2, #8
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	6912      	ldr	r2, [r2, #16]
 8003f32:	0852      	lsrs	r2, r2, #1
 8003f34:	3a01      	subs	r2, #1
 8003f36:	0652      	lsls	r2, r2, #25
 8003f38:	430a      	orrs	r2, r1
 8003f3a:	4916      	ldr	r1, [pc, #88]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003f40:	4b14      	ldr	r3, [pc, #80]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a13      	ldr	r2, [pc, #76]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f4a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f4c:	f7fd ffcc 	bl	8001ee8 <HAL_GetTick>
 8003f50:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f52:	e009      	b.n	8003f68 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f54:	f7fd ffc8 	bl	8001ee8 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d902      	bls.n	8003f68 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	73fb      	strb	r3, [r7, #15]
          break;
 8003f66:	e005      	b.n	8003f74 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f68:	4b0a      	ldr	r3, [pc, #40]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d0ef      	beq.n	8003f54 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003f74:	7bfb      	ldrb	r3, [r7, #15]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d106      	bne.n	8003f88 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003f7a:	4b06      	ldr	r3, [pc, #24]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f7c:	695a      	ldr	r2, [r3, #20]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	4904      	ldr	r1, [pc, #16]	@ (8003f94 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3710      	adds	r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	40021000 	.word	0x40021000

08003f98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e095      	b.n	80040d6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d108      	bne.n	8003fc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fba:	d009      	beq.n	8003fd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	61da      	str	r2, [r3, #28]
 8003fc2:	e005      	b.n	8003fd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d106      	bne.n	8003ff0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f7fc fe08 	bl	8000c00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004006:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004010:	d902      	bls.n	8004018 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004012:	2300      	movs	r3, #0
 8004014:	60fb      	str	r3, [r7, #12]
 8004016:	e002      	b.n	800401e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004018:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800401c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004026:	d007      	beq.n	8004038 <HAL_SPI_Init+0xa0>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004030:	d002      	beq.n	8004038 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004048:	431a      	orrs	r2, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	691b      	ldr	r3, [r3, #16]
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	695b      	ldr	r3, [r3, #20]
 8004058:	f003 0301 	and.w	r3, r3, #1
 800405c:	431a      	orrs	r2, r3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004066:	431a      	orrs	r2, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004070:	431a      	orrs	r2, r3
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800407a:	ea42 0103 	orr.w	r1, r2, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004082:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	430a      	orrs	r2, r1
 800408c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	0c1b      	lsrs	r3, r3, #16
 8004094:	f003 0204 	and.w	r2, r3, #4
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409c:	f003 0310 	and.w	r3, r3, #16
 80040a0:	431a      	orrs	r2, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040a6:	f003 0308 	and.w	r3, r3, #8
 80040aa:	431a      	orrs	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80040b4:	ea42 0103 	orr.w	r1, r2, r3
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	430a      	orrs	r2, r1
 80040c4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3710      	adds	r7, #16
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040de:	b580      	push	{r7, lr}
 80040e0:	b088      	sub	sp, #32
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	60f8      	str	r0, [r7, #12]
 80040e6:	60b9      	str	r1, [r7, #8]
 80040e8:	603b      	str	r3, [r7, #0]
 80040ea:	4613      	mov	r3, r2
 80040ec:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040ee:	f7fd fefb 	bl	8001ee8 <HAL_GetTick>
 80040f2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80040f4:	88fb      	ldrh	r3, [r7, #6]
 80040f6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2b01      	cmp	r3, #1
 8004102:	d001      	beq.n	8004108 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004104:	2302      	movs	r3, #2
 8004106:	e15c      	b.n	80043c2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d002      	beq.n	8004114 <HAL_SPI_Transmit+0x36>
 800410e:	88fb      	ldrh	r3, [r7, #6]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d101      	bne.n	8004118 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e154      	b.n	80043c2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800411e:	2b01      	cmp	r3, #1
 8004120:	d101      	bne.n	8004126 <HAL_SPI_Transmit+0x48>
 8004122:	2302      	movs	r3, #2
 8004124:	e14d      	b.n	80043c2 <HAL_SPI_Transmit+0x2e4>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2203      	movs	r2, #3
 8004132:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	68ba      	ldr	r2, [r7, #8]
 8004140:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	88fa      	ldrh	r2, [r7, #6]
 8004146:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	88fa      	ldrh	r2, [r7, #6]
 800414c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2200      	movs	r2, #0
 8004152:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2200      	movs	r2, #0
 8004158:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004178:	d10f      	bne.n	800419a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004188:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004198:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041a4:	2b40      	cmp	r3, #64	@ 0x40
 80041a6:	d007      	beq.n	80041b8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80041c0:	d952      	bls.n	8004268 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d002      	beq.n	80041d0 <HAL_SPI_Transmit+0xf2>
 80041ca:	8b7b      	ldrh	r3, [r7, #26]
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d145      	bne.n	800425c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d4:	881a      	ldrh	r2, [r3, #0]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e0:	1c9a      	adds	r2, r3, #2
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	3b01      	subs	r3, #1
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80041f4:	e032      	b.n	800425c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f003 0302 	and.w	r3, r3, #2
 8004200:	2b02      	cmp	r3, #2
 8004202:	d112      	bne.n	800422a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004208:	881a      	ldrh	r2, [r3, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004214:	1c9a      	adds	r2, r3, #2
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800421e:	b29b      	uxth	r3, r3
 8004220:	3b01      	subs	r3, #1
 8004222:	b29a      	uxth	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004228:	e018      	b.n	800425c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800422a:	f7fd fe5d 	bl	8001ee8 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	683a      	ldr	r2, [r7, #0]
 8004236:	429a      	cmp	r2, r3
 8004238:	d803      	bhi.n	8004242 <HAL_SPI_Transmit+0x164>
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004240:	d102      	bne.n	8004248 <HAL_SPI_Transmit+0x16a>
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d109      	bne.n	800425c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e0b2      	b.n	80043c2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004260:	b29b      	uxth	r3, r3
 8004262:	2b00      	cmp	r3, #0
 8004264:	d1c7      	bne.n	80041f6 <HAL_SPI_Transmit+0x118>
 8004266:	e083      	b.n	8004370 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d002      	beq.n	8004276 <HAL_SPI_Transmit+0x198>
 8004270:	8b7b      	ldrh	r3, [r7, #26]
 8004272:	2b01      	cmp	r3, #1
 8004274:	d177      	bne.n	8004366 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800427a:	b29b      	uxth	r3, r3
 800427c:	2b01      	cmp	r3, #1
 800427e:	d912      	bls.n	80042a6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004284:	881a      	ldrh	r2, [r3, #0]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004290:	1c9a      	adds	r2, r3, #2
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800429a:	b29b      	uxth	r3, r3
 800429c:	3b02      	subs	r3, #2
 800429e:	b29a      	uxth	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042a4:	e05f      	b.n	8004366 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	330c      	adds	r3, #12
 80042b0:	7812      	ldrb	r2, [r2, #0]
 80042b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042b8:	1c5a      	adds	r2, r3, #1
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	3b01      	subs	r3, #1
 80042c6:	b29a      	uxth	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80042cc:	e04b      	b.n	8004366 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f003 0302 	and.w	r3, r3, #2
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d12b      	bne.n	8004334 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d912      	bls.n	800430c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ea:	881a      	ldrh	r2, [r3, #0]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042f6:	1c9a      	adds	r2, r3, #2
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004300:	b29b      	uxth	r3, r3
 8004302:	3b02      	subs	r3, #2
 8004304:	b29a      	uxth	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800430a:	e02c      	b.n	8004366 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	330c      	adds	r3, #12
 8004316:	7812      	ldrb	r2, [r2, #0]
 8004318:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800431e:	1c5a      	adds	r2, r3, #1
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004328:	b29b      	uxth	r3, r3
 800432a:	3b01      	subs	r3, #1
 800432c:	b29a      	uxth	r2, r3
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004332:	e018      	b.n	8004366 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004334:	f7fd fdd8 	bl	8001ee8 <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	683a      	ldr	r2, [r7, #0]
 8004340:	429a      	cmp	r2, r3
 8004342:	d803      	bhi.n	800434c <HAL_SPI_Transmit+0x26e>
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	f1b3 3fff 	cmp.w	r3, #4294967295
 800434a:	d102      	bne.n	8004352 <HAL_SPI_Transmit+0x274>
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d109      	bne.n	8004366 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2201      	movs	r2, #1
 8004356:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e02d      	b.n	80043c2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800436a:	b29b      	uxth	r3, r3
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1ae      	bne.n	80042ce <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004370:	69fa      	ldr	r2, [r7, #28]
 8004372:	6839      	ldr	r1, [r7, #0]
 8004374:	68f8      	ldr	r0, [r7, #12]
 8004376:	f000 ffb5 	bl	80052e4 <SPI_EndRxTxTransaction>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d002      	beq.n	8004386 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2220      	movs	r2, #32
 8004384:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d10a      	bne.n	80043a4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800438e:	2300      	movs	r3, #0
 8004390:	617b      	str	r3, [r7, #20]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	617b      	str	r3, [r7, #20]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	617b      	str	r3, [r7, #20]
 80043a2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d001      	beq.n	80043c0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e000      	b.n	80043c2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80043c0:	2300      	movs	r3, #0
  }
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3720      	adds	r7, #32
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
	...

080043cc <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b085      	sub	sp, #20
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	4613      	mov	r3, r2
 80043d8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d002      	beq.n	80043e6 <HAL_SPI_Transmit_IT+0x1a>
 80043e0:	88fb      	ldrh	r3, [r7, #6]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d101      	bne.n	80043ea <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e06d      	b.n	80044c6 <HAL_SPI_Transmit_IT+0xfa>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d001      	beq.n	80043fa <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 80043f6:	2302      	movs	r3, #2
 80043f8:	e065      	b.n	80044c6 <HAL_SPI_Transmit_IT+0xfa>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004400:	2b01      	cmp	r3, #1
 8004402:	d101      	bne.n	8004408 <HAL_SPI_Transmit_IT+0x3c>
 8004404:	2302      	movs	r3, #2
 8004406:	e05e      	b.n	80044c6 <HAL_SPI_Transmit_IT+0xfa>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2203      	movs	r2, #3
 8004414:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	88fa      	ldrh	r2, [r7, #6]
 8004428:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	88fa      	ldrh	r2, [r7, #6]
 800442e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004454:	d903      	bls.n	800445e <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	4a1e      	ldr	r2, [pc, #120]	@ (80044d4 <HAL_SPI_Transmit_IT+0x108>)
 800445a:	651a      	str	r2, [r3, #80]	@ 0x50
 800445c:	e002      	b.n	8004464 <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	4a1d      	ldr	r2, [pc, #116]	@ (80044d8 <HAL_SPI_Transmit_IT+0x10c>)
 8004462:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800446c:	d10f      	bne.n	800448e <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800447c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800448c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004498:	2b40      	cmp	r3, #64	@ 0x40
 800449a:	d007      	beq.n	80044ac <HAL_SPI_Transmit_IT+0xe0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044aa:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	685a      	ldr	r2, [r3, #4]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 80044c2:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3714      	adds	r7, #20
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	08004fb3 	.word	0x08004fb3
 80044d8:	08004f6d 	.word	0x08004f6d

080044dc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	4613      	mov	r3, r2
 80044e8:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d001      	beq.n	80044fa <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80044f6:	2302      	movs	r3, #2
 80044f8:	e0d4      	b.n	80046a4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d002      	beq.n	8004506 <HAL_SPI_Transmit_DMA+0x2a>
 8004500:	88fb      	ldrh	r3, [r7, #6]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e0cc      	b.n	80046a4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004510:	2b01      	cmp	r3, #1
 8004512:	d101      	bne.n	8004518 <HAL_SPI_Transmit_DMA+0x3c>
 8004514:	2302      	movs	r3, #2
 8004516:	e0c5      	b.n	80046a4 <HAL_SPI_Transmit_DMA+0x1c8>
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2203      	movs	r2, #3
 8004524:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2200      	movs	r2, #0
 800452c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	68ba      	ldr	r2, [r7, #8]
 8004532:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	88fa      	ldrh	r2, [r7, #6]
 8004538:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	88fa      	ldrh	r2, [r7, #6]
 800453e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2200      	movs	r2, #0
 800454a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2200      	movs	r2, #0
 8004550:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2200      	movs	r2, #0
 8004556:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2200      	movs	r2, #0
 800455e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800456a:	d10f      	bne.n	800458c <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800457a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800458a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004590:	4a46      	ldr	r2, [pc, #280]	@ (80046ac <HAL_SPI_Transmit_DMA+0x1d0>)
 8004592:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004598:	4a45      	ldr	r2, [pc, #276]	@ (80046b0 <HAL_SPI_Transmit_DMA+0x1d4>)
 800459a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045a0:	4a44      	ldr	r2, [pc, #272]	@ (80046b4 <HAL_SPI_Transmit_DMA+0x1d8>)
 80045a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045a8:	2200      	movs	r2, #0
 80045aa:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	685a      	ldr	r2, [r3, #4]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80045ba:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80045c4:	d82d      	bhi.n	8004622 <HAL_SPI_Transmit_DMA+0x146>
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ca:	699b      	ldr	r3, [r3, #24]
 80045cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045d0:	d127      	bne.n	8004622 <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	f003 0301 	and.w	r3, r3, #1
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10f      	bne.n	8004600 <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	685a      	ldr	r2, [r3, #4]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80045ee:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	085b      	lsrs	r3, r3, #1
 80045f8:	b29a      	uxth	r2, r3
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045fe:	e010      	b.n	8004622 <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	685a      	ldr	r2, [r3, #4]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800460e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004614:	b29b      	uxth	r3, r3
 8004616:	085b      	lsrs	r3, r3, #1
 8004618:	b29b      	uxth	r3, r3
 800461a:	3301      	adds	r3, #1
 800461c:	b29a      	uxth	r2, r3
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800462a:	4619      	mov	r1, r3
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	330c      	adds	r3, #12
 8004632:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004638:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800463a:	f7fd fe4f 	bl	80022dc <HAL_DMA_Start_IT>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00b      	beq.n	800465c <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004648:	f043 0210 	orr.w	r2, r3, #16
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e023      	b.n	80046a4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004666:	2b40      	cmp	r3, #64	@ 0x40
 8004668:	d007      	beq.n	800467a <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004678:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	685a      	ldr	r2, [r3, #4]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f042 0220 	orr.w	r2, r2, #32
 8004690:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	685a      	ldr	r2, [r3, #4]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f042 0202 	orr.w	r2, r2, #2
 80046a0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3710      	adds	r7, #16
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	08004ed9 	.word	0x08004ed9
 80046b0:	08004cfb 	.word	0x08004cfb
 80046b4:	08004f2d 	.word	0x08004f2d

080046b8 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	60b9      	str	r1, [r7, #8]
 80046c2:	4613      	mov	r3, r2
 80046c4:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d001      	beq.n	80046d6 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 80046d2:	2302      	movs	r3, #2
 80046d4:	e105      	b.n	80048e2 <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d110      	bne.n	8004700 <HAL_SPI_Receive_DMA+0x48>
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046e6:	d10b      	bne.n	8004700 <HAL_SPI_Receive_DMA+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2204      	movs	r2, #4
 80046ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80046f0:	88fb      	ldrh	r3, [r7, #6]
 80046f2:	68ba      	ldr	r2, [r7, #8]
 80046f4:	68b9      	ldr	r1, [r7, #8]
 80046f6:	68f8      	ldr	r0, [r7, #12]
 80046f8:	f000 f8fe 	bl	80048f8 <HAL_SPI_TransmitReceive_DMA>
 80046fc:	4603      	mov	r3, r0
 80046fe:	e0f0      	b.n	80048e2 <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d002      	beq.n	800470c <HAL_SPI_Receive_DMA+0x54>
 8004706:	88fb      	ldrh	r3, [r7, #6]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d101      	bne.n	8004710 <HAL_SPI_Receive_DMA+0x58>
  {
    return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e0e8      	b.n	80048e2 <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004716:	2b01      	cmp	r3, #1
 8004718:	d101      	bne.n	800471e <HAL_SPI_Receive_DMA+0x66>
 800471a:	2302      	movs	r3, #2
 800471c:	e0e1      	b.n	80048e2 <HAL_SPI_Receive_DMA+0x22a>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2201      	movs	r2, #1
 8004722:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2204      	movs	r2, #4
 800472a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	68ba      	ldr	r2, [r7, #8]
 8004738:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	88fa      	ldrh	r2, [r7, #6]
 800473e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	88fa      	ldrh	r2, [r7, #6]
 8004746:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2200      	movs	r2, #0
 800474e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800476a:	d10f      	bne.n	800478c <HAL_SPI_Receive_DMA+0xd4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800477a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800478a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	685a      	ldr	r2, [r3, #4]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800479a:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	68db      	ldr	r3, [r3, #12]
 80047a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80047a4:	d908      	bls.n	80047b8 <HAL_SPI_Receive_DMA+0x100>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	685a      	ldr	r2, [r3, #4]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80047b4:	605a      	str	r2, [r3, #4]
 80047b6:	e042      	b.n	800483e <HAL_SPI_Receive_DMA+0x186>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	685a      	ldr	r2, [r3, #4]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80047c6:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047d2:	d134      	bne.n	800483e <HAL_SPI_Receive_DMA+0x186>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80047e2:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	f003 0301 	and.w	r3, r3, #1
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d111      	bne.n	8004818 <HAL_SPI_Receive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	685a      	ldr	r2, [r3, #4]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004802:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800480a:	b29b      	uxth	r3, r3
 800480c:	085b      	lsrs	r3, r3, #1
 800480e:	b29a      	uxth	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004816:	e012      	b.n	800483e <HAL_SPI_Receive_DMA+0x186>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	685a      	ldr	r2, [r3, #4]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004826:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800482e:	b29b      	uxth	r3, r3
 8004830:	085b      	lsrs	r3, r3, #1
 8004832:	b29b      	uxth	r3, r3
 8004834:	3301      	adds	r3, #1
 8004836:	b29a      	uxth	r2, r3
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004842:	4a2a      	ldr	r2, [pc, #168]	@ (80048ec <HAL_SPI_Receive_DMA+0x234>)
 8004844:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800484a:	4a29      	ldr	r2, [pc, #164]	@ (80048f0 <HAL_SPI_Receive_DMA+0x238>)
 800484c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004852:	4a28      	ldr	r2, [pc, #160]	@ (80048f4 <HAL_SPI_Receive_DMA+0x23c>)
 8004854:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800485a:	2200      	movs	r2, #0
 800485c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	330c      	adds	r3, #12
 8004868:	4619      	mov	r1, r3
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486e:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004876:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004878:	f7fd fd30 	bl	80022dc <HAL_DMA_Start_IT>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00b      	beq.n	800489a <HAL_SPI_Receive_DMA+0x1e2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004886:	f043 0210 	orr.w	r2, r3, #16
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e023      	b.n	80048e2 <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048a4:	2b40      	cmp	r3, #64	@ 0x40
 80048a6:	d007      	beq.n	80048b8 <HAL_SPI_Receive_DMA+0x200>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048b6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	685a      	ldr	r2, [r3, #4]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0220 	orr.w	r2, r2, #32
 80048ce:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	685a      	ldr	r2, [r3, #4]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f042 0201 	orr.w	r2, r2, #1
 80048de:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80048e0:	2300      	movs	r3, #0
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3710      	adds	r7, #16
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop
 80048ec:	08004ef5 	.word	0x08004ef5
 80048f0:	08004da1 	.word	0x08004da1
 80048f4:	08004f2d 	.word	0x08004f2d

080048f8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b086      	sub	sp, #24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
 8004904:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800490c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004914:	7dfb      	ldrb	r3, [r7, #23]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d00c      	beq.n	8004934 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004920:	d106      	bne.n	8004930 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d102      	bne.n	8004930 <HAL_SPI_TransmitReceive_DMA+0x38>
 800492a:	7dfb      	ldrb	r3, [r7, #23]
 800492c:	2b04      	cmp	r3, #4
 800492e:	d001      	beq.n	8004934 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004930:	2302      	movs	r3, #2
 8004932:	e158      	b.n	8004be6 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d005      	beq.n	8004946 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d002      	beq.n	8004946 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8004940:	887b      	ldrh	r3, [r7, #2]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e14d      	b.n	8004be6 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004950:	2b01      	cmp	r3, #1
 8004952:	d101      	bne.n	8004958 <HAL_SPI_TransmitReceive_DMA+0x60>
 8004954:	2302      	movs	r3, #2
 8004956:	e146      	b.n	8004be6 <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004966:	b2db      	uxtb	r3, r3
 8004968:	2b04      	cmp	r3, #4
 800496a:	d003      	beq.n	8004974 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2205      	movs	r2, #5
 8004970:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	68ba      	ldr	r2, [r7, #8]
 800497e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	887a      	ldrh	r2, [r7, #2]
 8004984:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	887a      	ldrh	r2, [r7, #2]
 800498a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	887a      	ldrh	r2, [r7, #2]
 8004996:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	887a      	ldrh	r2, [r7, #2]
 800499e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2200      	movs	r2, #0
 80049ac:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 80049bc:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80049c6:	d908      	bls.n	80049da <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	685a      	ldr	r2, [r3, #4]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80049d6:	605a      	str	r2, [r3, #4]
 80049d8:	e06f      	b.n	8004aba <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	685a      	ldr	r2, [r3, #4]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80049e8:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ee:	699b      	ldr	r3, [r3, #24]
 80049f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049f4:	d126      	bne.n	8004a44 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80049fa:	f003 0301 	and.w	r3, r3, #1
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d10f      	bne.n	8004a22 <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	685a      	ldr	r2, [r3, #4]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004a10:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	085b      	lsrs	r3, r3, #1
 8004a1a:	b29a      	uxth	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a20:	e010      	b.n	8004a44 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	685a      	ldr	r2, [r3, #4]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a30:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	085b      	lsrs	r3, r3, #1
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a48:	699b      	ldr	r3, [r3, #24]
 8004a4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a4e:	d134      	bne.n	8004aba <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	685a      	ldr	r2, [r3, #4]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004a5e:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	f003 0301 	and.w	r3, r3, #1
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d111      	bne.n	8004a94 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a7e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	085b      	lsrs	r3, r3, #1
 8004a8a:	b29a      	uxth	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004a92:	e012      	b.n	8004aba <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	685a      	ldr	r2, [r3, #4]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004aa2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	085b      	lsrs	r3, r3, #1
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b04      	cmp	r3, #4
 8004ac4:	d108      	bne.n	8004ad8 <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aca:	4a49      	ldr	r2, [pc, #292]	@ (8004bf0 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 8004acc:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ad2:	4a48      	ldr	r2, [pc, #288]	@ (8004bf4 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 8004ad4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004ad6:	e007      	b.n	8004ae8 <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004adc:	4a46      	ldr	r2, [pc, #280]	@ (8004bf8 <HAL_SPI_TransmitReceive_DMA+0x300>)
 8004ade:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ae4:	4a45      	ldr	r2, [pc, #276]	@ (8004bfc <HAL_SPI_TransmitReceive_DMA+0x304>)
 8004ae6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aec:	4a44      	ldr	r2, [pc, #272]	@ (8004c00 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8004aee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004af4:	2200      	movs	r2, #0
 8004af6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	330c      	adds	r3, #12
 8004b02:	4619      	mov	r1, r3
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b08:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b10:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004b12:	f7fd fbe3 	bl	80022dc <HAL_DMA_Start_IT>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d00b      	beq.n	8004b34 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b20:	f043 0210 	orr.w	r2, r3, #16
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e058      	b.n	8004be6 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	685a      	ldr	r2, [r3, #4]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f042 0201 	orr.w	r2, r2, #1
 8004b42:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b48:	2200      	movs	r2, #0
 8004b4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b50:	2200      	movs	r2, #0
 8004b52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b58:	2200      	movs	r2, #0
 8004b5a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b60:	2200      	movs	r2, #0
 8004b62:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	330c      	adds	r3, #12
 8004b74:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b7a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004b7c:	f7fd fbae 	bl	80022dc <HAL_DMA_Start_IT>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00b      	beq.n	8004b9e <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b8a:	f043 0210 	orr.w	r2, r3, #16
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e023      	b.n	8004be6 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ba8:	2b40      	cmp	r3, #64	@ 0x40
 8004baa:	d007      	beq.n	8004bbc <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bba:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f042 0220 	orr.w	r2, r2, #32
 8004bd2:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f042 0202 	orr.w	r2, r2, #2
 8004be2:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3718      	adds	r7, #24
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	08004ef5 	.word	0x08004ef5
 8004bf4:	08004da1 	.word	0x08004da1
 8004bf8:	08004f11 	.word	0x08004f11
 8004bfc:	08004e49 	.word	0x08004e49
 8004c00:	08004f2d 	.word	0x08004f2d

08004c04 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	73fb      	strb	r3, [r7, #15]
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or
     HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00f      	beq.n	8004c38 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f7fd fbbd 	bl	800239c <HAL_DMA_Abort>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d007      	beq.n	8004c38 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c2c:	f043 0210 	orr.w	r2, r3, #16
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	661a      	str	r2, [r3, #96]	@ 0x60
      errorcode = HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d00f      	beq.n	8004c60 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c44:	4618      	mov	r0, r3
 8004c46:	f7fd fba9 	bl	800239c <HAL_DMA_Abort>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d007      	beq.n	8004c60 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c54:	f043 0210 	orr.w	r2, r3, #16
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	661a      	str	r2, [r3, #96]	@ 0x60
      errorcode = HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	685a      	ldr	r2, [r3, #4]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f022 0203 	bic.w	r2, r2, #3
 8004c6e:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  return errorcode;
 8004c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3710      	adds	r7, #16
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}

08004c82 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004c82:	b480      	push	{r7}
 8004c84:	b083      	sub	sp, #12
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004c8a:	bf00      	nop
 8004c8c:	370c      	adds	r7, #12
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr

08004c96 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004c96:	b480      	push	{r7}
 8004c98:	b083      	sub	sp, #12
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8004c9e:	bf00      	nop
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr

08004caa <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004caa:	b480      	push	{r7}
 8004cac:	b083      	sub	sp, #12
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004cb2:	bf00      	nop
 8004cb4:	370c      	adds	r7, #12
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr

08004cbe <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004cbe:	b480      	push	{r7}
 8004cc0:	b083      	sub	sp, #12
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004cc6:	bf00      	nop
 8004cc8:	370c      	adds	r7, #12
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr

08004cd2 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004cd2:	b480      	push	{r7}
 8004cd4:	b083      	sub	sp, #12
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004cda:	bf00      	nop
 8004cdc:	370c      	adds	r7, #12
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr

08004ce6 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	b083      	sub	sp, #12
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004cee:	bf00      	nop
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr

08004cfa <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b086      	sub	sp, #24
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d06:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d08:	f7fd f8ee 	bl	8001ee8 <HAL_GetTick>
 8004d0c:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0320 	and.w	r3, r3, #32
 8004d18:	2b20      	cmp	r3, #32
 8004d1a:	d03b      	beq.n	8004d94 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	685a      	ldr	r2, [r3, #4]
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f022 0220 	bic.w	r2, r2, #32
 8004d2a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	685a      	ldr	r2, [r3, #4]
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f022 0202 	bic.w	r2, r2, #2
 8004d3a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	2164      	movs	r1, #100	@ 0x64
 8004d40:	6978      	ldr	r0, [r7, #20]
 8004d42:	f000 facf 	bl	80052e4 <SPI_EndRxTxTransaction>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d005      	beq.n	8004d58 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d50:	f043 0220 	orr.w	r2, r3, #32
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d10a      	bne.n	8004d76 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d60:	2300      	movs	r3, #0
 8004d62:	60fb      	str	r3, [r7, #12]
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	60fb      	str	r3, [r7, #12]
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	60fb      	str	r3, [r7, #12]
 8004d74:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d003      	beq.n	8004d94 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004d8c:	6978      	ldr	r0, [r7, #20]
 8004d8e:	f7ff ffaa 	bl	8004ce6 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004d92:	e002      	b.n	8004d9a <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004d94:	6978      	ldr	r0, [r7, #20]
 8004d96:	f7fb fea7 	bl	8000ae8 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d9a:	3718      	adds	r7, #24
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dac:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dae:	f7fd f89b 	bl	8001ee8 <HAL_GetTick>
 8004db2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0320 	and.w	r3, r3, #32
 8004dbe:	2b20      	cmp	r3, #32
 8004dc0:	d03c      	beq.n	8004e3c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	685a      	ldr	r2, [r3, #4]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f022 0220 	bic.w	r2, r2, #32
 8004dd0:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d10d      	bne.n	8004df6 <SPI_DMAReceiveCplt+0x56>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004de2:	d108      	bne.n	8004df6 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	685a      	ldr	r2, [r3, #4]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f022 0203 	bic.w	r2, r2, #3
 8004df2:	605a      	str	r2, [r3, #4]
 8004df4:	e007      	b.n	8004e06 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	685a      	ldr	r2, [r3, #4]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 0201 	bic.w	r2, r2, #1
 8004e04:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004e06:	68ba      	ldr	r2, [r7, #8]
 8004e08:	2164      	movs	r1, #100	@ 0x64
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f000 fa12 	bl	8005234 <SPI_EndRxTransaction>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d002      	beq.n	8004e1c <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2220      	movs	r2, #32
 8004e1a:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d003      	beq.n	8004e3c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004e34:	68f8      	ldr	r0, [r7, #12]
 8004e36:	f7ff ff56 	bl	8004ce6 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004e3a:	e002      	b.n	8004e42 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004e3c:	68f8      	ldr	r0, [r7, #12]
 8004e3e:	f7ff ff20 	bl	8004c82 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004e42:	3710      	adds	r7, #16
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e54:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e56:	f7fd f847 	bl	8001ee8 <HAL_GetTick>
 8004e5a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0320 	and.w	r3, r3, #32
 8004e66:	2b20      	cmp	r3, #32
 8004e68:	d030      	beq.n	8004ecc <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	685a      	ldr	r2, [r3, #4]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f022 0220 	bic.w	r2, r2, #32
 8004e78:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004e7a:	68ba      	ldr	r2, [r7, #8]
 8004e7c:	2164      	movs	r1, #100	@ 0x64
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	f000 fa30 	bl	80052e4 <SPI_EndRxTxTransaction>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d005      	beq.n	8004e96 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e8e:	f043 0220 	orr.w	r2, r3, #32
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f022 0203 	bic.w	r2, r2, #3
 8004ea4:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d003      	beq.n	8004ecc <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004ec4:	68f8      	ldr	r0, [r7, #12]
 8004ec6:	f7ff ff0e 	bl	8004ce6 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004eca:	e002      	b.n	8004ed2 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004ecc:	68f8      	ldr	r0, [r7, #12]
 8004ece:	f7ff fee2 	bl	8004c96 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ed2:	3710      	adds	r7, #16
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee4:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f7ff fedf 	bl	8004caa <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004eec:	bf00      	nop
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f00:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004f02:	68f8      	ldr	r0, [r7, #12]
 8004f04:	f7ff fedb 	bl	8004cbe <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004f08:	bf00      	nop
 8004f0a:	3710      	adds	r7, #16
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f1c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	f7ff fed7 	bl	8004cd2 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004f24:	bf00      	nop
 8004f26:	3710      	adds	r7, #16
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f38:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	685a      	ldr	r2, [r3, #4]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f022 0203 	bic.w	r2, r2, #3
 8004f48:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f4e:	f043 0210 	orr.w	r2, r3, #16
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2201      	movs	r2, #1
 8004f5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004f5e:	68f8      	ldr	r0, [r7, #12]
 8004f60:	f7ff fec1 	bl	8004ce6 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004f64:	bf00      	nop
 8004f66:	3710      	adds	r7, #16
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b082      	sub	sp, #8
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	330c      	adds	r3, #12
 8004f7e:	7812      	ldrb	r2, [r2, #0]
 8004f80:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f86:	1c5a      	adds	r2, r3, #1
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f90:	b29b      	uxth	r3, r3
 8004f92:	3b01      	subs	r3, #1
 8004f94:	b29a      	uxth	r2, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d102      	bne.n	8004faa <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f000 f9e3 	bl	8005370 <SPI_CloseTx_ISR>
  }
}
 8004faa:	bf00      	nop
 8004fac:	3708      	adds	r7, #8
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}

08004fb2 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004fb2:	b580      	push	{r7, lr}
 8004fb4:	b082      	sub	sp, #8
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fbe:	881a      	ldrh	r2, [r3, #0]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fca:	1c9a      	adds	r2, r3, #2
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	b29a      	uxth	r2, r3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d102      	bne.n	8004fee <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f000 f9c1 	bl	8005370 <SPI_CloseTx_ISR>
  }
}
 8004fee:	bf00      	nop
 8004ff0:	3708      	adds	r7, #8
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
	...

08004ff8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b088      	sub	sp, #32
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	603b      	str	r3, [r7, #0]
 8005004:	4613      	mov	r3, r2
 8005006:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005008:	f7fc ff6e 	bl	8001ee8 <HAL_GetTick>
 800500c:	4602      	mov	r2, r0
 800500e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005010:	1a9b      	subs	r3, r3, r2
 8005012:	683a      	ldr	r2, [r7, #0]
 8005014:	4413      	add	r3, r2
 8005016:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005018:	f7fc ff66 	bl	8001ee8 <HAL_GetTick>
 800501c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800501e:	4b39      	ldr	r3, [pc, #228]	@ (8005104 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	015b      	lsls	r3, r3, #5
 8005024:	0d1b      	lsrs	r3, r3, #20
 8005026:	69fa      	ldr	r2, [r7, #28]
 8005028:	fb02 f303 	mul.w	r3, r2, r3
 800502c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800502e:	e054      	b.n	80050da <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005036:	d050      	beq.n	80050da <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005038:	f7fc ff56 	bl	8001ee8 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	69fa      	ldr	r2, [r7, #28]
 8005044:	429a      	cmp	r2, r3
 8005046:	d902      	bls.n	800504e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005048:	69fb      	ldr	r3, [r7, #28]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d13d      	bne.n	80050ca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	685a      	ldr	r2, [r3, #4]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800505c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005066:	d111      	bne.n	800508c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005070:	d004      	beq.n	800507c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800507a:	d107      	bne.n	800508c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800508a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005090:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005094:	d10f      	bne.n	80050b6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050a4:	601a      	str	r2, [r3, #0]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2201      	movs	r2, #1
 80050ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80050c6:	2303      	movs	r3, #3
 80050c8:	e017      	b.n	80050fa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d101      	bne.n	80050d4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80050d0:	2300      	movs	r3, #0
 80050d2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	3b01      	subs	r3, #1
 80050d8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	689a      	ldr	r2, [r3, #8]
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	4013      	ands	r3, r2
 80050e4:	68ba      	ldr	r2, [r7, #8]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	bf0c      	ite	eq
 80050ea:	2301      	moveq	r3, #1
 80050ec:	2300      	movne	r3, #0
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	461a      	mov	r2, r3
 80050f2:	79fb      	ldrb	r3, [r7, #7]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d19b      	bne.n	8005030 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80050f8:	2300      	movs	r3, #0
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3720      	adds	r7, #32
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	2000001c 	.word	0x2000001c

08005108 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b08a      	sub	sp, #40	@ 0x28
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
 8005114:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005116:	2300      	movs	r3, #0
 8005118:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800511a:	f7fc fee5 	bl	8001ee8 <HAL_GetTick>
 800511e:	4602      	mov	r2, r0
 8005120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005122:	1a9b      	subs	r3, r3, r2
 8005124:	683a      	ldr	r2, [r7, #0]
 8005126:	4413      	add	r3, r2
 8005128:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800512a:	f7fc fedd 	bl	8001ee8 <HAL_GetTick>
 800512e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	330c      	adds	r3, #12
 8005136:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005138:	4b3d      	ldr	r3, [pc, #244]	@ (8005230 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	4613      	mov	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	4413      	add	r3, r2
 8005142:	00da      	lsls	r2, r3, #3
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	0d1b      	lsrs	r3, r3, #20
 8005148:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800514a:	fb02 f303 	mul.w	r3, r2, r3
 800514e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005150:	e060      	b.n	8005214 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005158:	d107      	bne.n	800516a <SPI_WaitFifoStateUntilTimeout+0x62>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d104      	bne.n	800516a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	781b      	ldrb	r3, [r3, #0]
 8005164:	b2db      	uxtb	r3, r3
 8005166:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005168:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005170:	d050      	beq.n	8005214 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005172:	f7fc feb9 	bl	8001ee8 <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	6a3b      	ldr	r3, [r7, #32]
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800517e:	429a      	cmp	r2, r3
 8005180:	d902      	bls.n	8005188 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005184:	2b00      	cmp	r3, #0
 8005186:	d13d      	bne.n	8005204 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005196:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051a0:	d111      	bne.n	80051c6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051aa:	d004      	beq.n	80051b6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051b4:	d107      	bne.n	80051c6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051c4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051ce:	d10f      	bne.n	80051f0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051de:	601a      	str	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051ee:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e010      	b.n	8005226 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005204:	69bb      	ldr	r3, [r7, #24]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d101      	bne.n	800520e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800520a:	2300      	movs	r3, #0
 800520c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	3b01      	subs	r3, #1
 8005212:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	689a      	ldr	r2, [r3, #8]
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	4013      	ands	r3, r2
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	429a      	cmp	r2, r3
 8005222:	d196      	bne.n	8005152 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005224:	2300      	movs	r3, #0
}
 8005226:	4618      	mov	r0, r3
 8005228:	3728      	adds	r7, #40	@ 0x28
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	2000001c 	.word	0x2000001c

08005234 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b086      	sub	sp, #24
 8005238:	af02      	add	r7, sp, #8
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	60b9      	str	r1, [r7, #8]
 800523e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005248:	d111      	bne.n	800526e <SPI_EndRxTransaction+0x3a>
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005252:	d004      	beq.n	800525e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800525c:	d107      	bne.n	800526e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800526c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	9300      	str	r3, [sp, #0]
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	2200      	movs	r2, #0
 8005276:	2180      	movs	r1, #128	@ 0x80
 8005278:	68f8      	ldr	r0, [r7, #12]
 800527a:	f7ff febd 	bl	8004ff8 <SPI_WaitFlagStateUntilTimeout>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d007      	beq.n	8005294 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005288:	f043 0220 	orr.w	r2, r3, #32
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	e023      	b.n	80052dc <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800529c:	d11d      	bne.n	80052da <SPI_EndRxTransaction+0xa6>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052a6:	d004      	beq.n	80052b2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052b0:	d113      	bne.n	80052da <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	9300      	str	r3, [sp, #0]
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80052be:	68f8      	ldr	r0, [r7, #12]
 80052c0:	f7ff ff22 	bl	8005108 <SPI_WaitFifoStateUntilTimeout>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d007      	beq.n	80052da <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052ce:	f043 0220 	orr.w	r2, r3, #32
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e000      	b.n	80052dc <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80052da:	2300      	movs	r3, #0
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3710      	adds	r7, #16
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b086      	sub	sp, #24
 80052e8:	af02      	add	r7, sp, #8
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	9300      	str	r3, [sp, #0]
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80052fc:	68f8      	ldr	r0, [r7, #12]
 80052fe:	f7ff ff03 	bl	8005108 <SPI_WaitFifoStateUntilTimeout>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d007      	beq.n	8005318 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800530c:	f043 0220 	orr.w	r2, r3, #32
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005314:	2303      	movs	r3, #3
 8005316:	e027      	b.n	8005368 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	9300      	str	r3, [sp, #0]
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	2200      	movs	r2, #0
 8005320:	2180      	movs	r1, #128	@ 0x80
 8005322:	68f8      	ldr	r0, [r7, #12]
 8005324:	f7ff fe68 	bl	8004ff8 <SPI_WaitFlagStateUntilTimeout>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d007      	beq.n	800533e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005332:	f043 0220 	orr.w	r2, r3, #32
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	e014      	b.n	8005368 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	9300      	str	r3, [sp, #0]
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	2200      	movs	r2, #0
 8005346:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800534a:	68f8      	ldr	r0, [r7, #12]
 800534c:	f7ff fedc 	bl	8005108 <SPI_WaitFifoStateUntilTimeout>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	d007      	beq.n	8005366 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800535a:	f043 0220 	orr.w	r2, r3, #32
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e000      	b.n	8005368 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005378:	f7fc fdb6 	bl	8001ee8 <HAL_GetTick>
 800537c:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	685a      	ldr	r2, [r3, #4]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800538c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	2164      	movs	r1, #100	@ 0x64
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f7ff ffa6 	bl	80052e4 <SPI_EndRxTxTransaction>
 8005398:	4603      	mov	r3, r0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d005      	beq.n	80053aa <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053a2:	f043 0220 	orr.w	r2, r3, #32
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d10a      	bne.n	80053c8 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053b2:	2300      	movs	r3, #0
 80053b4:	60bb      	str	r3, [r7, #8]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	60bb      	str	r3, [r7, #8]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	60bb      	str	r3, [r7, #8]
 80053c6:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d003      	beq.n	80053e0 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f7ff fc84 	bl	8004ce6 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80053de:	e002      	b.n	80053e6 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f7fb fb81 	bl	8000ae8 <HAL_SPI_TxCpltCallback>
}
 80053e6:	bf00      	nop
 80053e8:	3710      	adds	r7, #16
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}

080053ee <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053ee:	b580      	push	{r7, lr}
 80053f0:	b082      	sub	sp, #8
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d101      	bne.n	8005400 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e049      	b.n	8005494 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005406:	b2db      	uxtb	r3, r3
 8005408:	2b00      	cmp	r3, #0
 800540a:	d106      	bne.n	800541a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f7fb fe6b 	bl	80010f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2202      	movs	r2, #2
 800541e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	3304      	adds	r3, #4
 800542a:	4619      	mov	r1, r3
 800542c:	4610      	mov	r0, r2
 800542e:	f000 fa4f 	bl	80058d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2201      	movs	r2, #1
 8005436:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2201      	movs	r2, #1
 800543e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2201      	movs	r2, #1
 8005446:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2201      	movs	r2, #1
 800544e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2201      	movs	r2, #1
 8005456:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2201      	movs	r2, #1
 800545e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2201      	movs	r2, #1
 8005466:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2201      	movs	r2, #1
 800546e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2201      	movs	r2, #1
 8005476:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2201      	movs	r2, #1
 800547e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2201      	movs	r2, #1
 8005486:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3708      	adds	r7, #8
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b084      	sub	sp, #16
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d109      	bne.n	80054c0 <HAL_TIM_PWM_Start+0x24>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	bf14      	ite	ne
 80054b8:	2301      	movne	r3, #1
 80054ba:	2300      	moveq	r3, #0
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	e03c      	b.n	800553a <HAL_TIM_PWM_Start+0x9e>
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	2b04      	cmp	r3, #4
 80054c4:	d109      	bne.n	80054da <HAL_TIM_PWM_Start+0x3e>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	bf14      	ite	ne
 80054d2:	2301      	movne	r3, #1
 80054d4:	2300      	moveq	r3, #0
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	e02f      	b.n	800553a <HAL_TIM_PWM_Start+0x9e>
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	2b08      	cmp	r3, #8
 80054de:	d109      	bne.n	80054f4 <HAL_TIM_PWM_Start+0x58>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	bf14      	ite	ne
 80054ec:	2301      	movne	r3, #1
 80054ee:	2300      	moveq	r3, #0
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	e022      	b.n	800553a <HAL_TIM_PWM_Start+0x9e>
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	2b0c      	cmp	r3, #12
 80054f8:	d109      	bne.n	800550e <HAL_TIM_PWM_Start+0x72>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005500:	b2db      	uxtb	r3, r3
 8005502:	2b01      	cmp	r3, #1
 8005504:	bf14      	ite	ne
 8005506:	2301      	movne	r3, #1
 8005508:	2300      	moveq	r3, #0
 800550a:	b2db      	uxtb	r3, r3
 800550c:	e015      	b.n	800553a <HAL_TIM_PWM_Start+0x9e>
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	2b10      	cmp	r3, #16
 8005512:	d109      	bne.n	8005528 <HAL_TIM_PWM_Start+0x8c>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800551a:	b2db      	uxtb	r3, r3
 800551c:	2b01      	cmp	r3, #1
 800551e:	bf14      	ite	ne
 8005520:	2301      	movne	r3, #1
 8005522:	2300      	moveq	r3, #0
 8005524:	b2db      	uxtb	r3, r3
 8005526:	e008      	b.n	800553a <HAL_TIM_PWM_Start+0x9e>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800552e:	b2db      	uxtb	r3, r3
 8005530:	2b01      	cmp	r3, #1
 8005532:	bf14      	ite	ne
 8005534:	2301      	movne	r3, #1
 8005536:	2300      	moveq	r3, #0
 8005538:	b2db      	uxtb	r3, r3
 800553a:	2b00      	cmp	r3, #0
 800553c:	d001      	beq.n	8005542 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e09c      	b.n	800567c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d104      	bne.n	8005552 <HAL_TIM_PWM_Start+0xb6>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2202      	movs	r2, #2
 800554c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005550:	e023      	b.n	800559a <HAL_TIM_PWM_Start+0xfe>
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	2b04      	cmp	r3, #4
 8005556:	d104      	bne.n	8005562 <HAL_TIM_PWM_Start+0xc6>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2202      	movs	r2, #2
 800555c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005560:	e01b      	b.n	800559a <HAL_TIM_PWM_Start+0xfe>
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	2b08      	cmp	r3, #8
 8005566:	d104      	bne.n	8005572 <HAL_TIM_PWM_Start+0xd6>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2202      	movs	r2, #2
 800556c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005570:	e013      	b.n	800559a <HAL_TIM_PWM_Start+0xfe>
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	2b0c      	cmp	r3, #12
 8005576:	d104      	bne.n	8005582 <HAL_TIM_PWM_Start+0xe6>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2202      	movs	r2, #2
 800557c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005580:	e00b      	b.n	800559a <HAL_TIM_PWM_Start+0xfe>
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	2b10      	cmp	r3, #16
 8005586:	d104      	bne.n	8005592 <HAL_TIM_PWM_Start+0xf6>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2202      	movs	r2, #2
 800558c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005590:	e003      	b.n	800559a <HAL_TIM_PWM_Start+0xfe>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2202      	movs	r2, #2
 8005596:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	2201      	movs	r2, #1
 80055a0:	6839      	ldr	r1, [r7, #0]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f000 fd10 	bl	8005fc8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a35      	ldr	r2, [pc, #212]	@ (8005684 <HAL_TIM_PWM_Start+0x1e8>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d013      	beq.n	80055da <HAL_TIM_PWM_Start+0x13e>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a34      	ldr	r2, [pc, #208]	@ (8005688 <HAL_TIM_PWM_Start+0x1ec>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d00e      	beq.n	80055da <HAL_TIM_PWM_Start+0x13e>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a32      	ldr	r2, [pc, #200]	@ (800568c <HAL_TIM_PWM_Start+0x1f0>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d009      	beq.n	80055da <HAL_TIM_PWM_Start+0x13e>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a31      	ldr	r2, [pc, #196]	@ (8005690 <HAL_TIM_PWM_Start+0x1f4>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d004      	beq.n	80055da <HAL_TIM_PWM_Start+0x13e>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a2f      	ldr	r2, [pc, #188]	@ (8005694 <HAL_TIM_PWM_Start+0x1f8>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d101      	bne.n	80055de <HAL_TIM_PWM_Start+0x142>
 80055da:	2301      	movs	r3, #1
 80055dc:	e000      	b.n	80055e0 <HAL_TIM_PWM_Start+0x144>
 80055de:	2300      	movs	r3, #0
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d007      	beq.n	80055f4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80055f2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a22      	ldr	r2, [pc, #136]	@ (8005684 <HAL_TIM_PWM_Start+0x1e8>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d01d      	beq.n	800563a <HAL_TIM_PWM_Start+0x19e>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005606:	d018      	beq.n	800563a <HAL_TIM_PWM_Start+0x19e>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a22      	ldr	r2, [pc, #136]	@ (8005698 <HAL_TIM_PWM_Start+0x1fc>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d013      	beq.n	800563a <HAL_TIM_PWM_Start+0x19e>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a21      	ldr	r2, [pc, #132]	@ (800569c <HAL_TIM_PWM_Start+0x200>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d00e      	beq.n	800563a <HAL_TIM_PWM_Start+0x19e>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a1f      	ldr	r2, [pc, #124]	@ (80056a0 <HAL_TIM_PWM_Start+0x204>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d009      	beq.n	800563a <HAL_TIM_PWM_Start+0x19e>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a17      	ldr	r2, [pc, #92]	@ (8005688 <HAL_TIM_PWM_Start+0x1ec>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d004      	beq.n	800563a <HAL_TIM_PWM_Start+0x19e>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a15      	ldr	r2, [pc, #84]	@ (800568c <HAL_TIM_PWM_Start+0x1f0>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d115      	bne.n	8005666 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	689a      	ldr	r2, [r3, #8]
 8005640:	4b18      	ldr	r3, [pc, #96]	@ (80056a4 <HAL_TIM_PWM_Start+0x208>)
 8005642:	4013      	ands	r3, r2
 8005644:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2b06      	cmp	r3, #6
 800564a:	d015      	beq.n	8005678 <HAL_TIM_PWM_Start+0x1dc>
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005652:	d011      	beq.n	8005678 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f042 0201 	orr.w	r2, r2, #1
 8005662:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005664:	e008      	b.n	8005678 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f042 0201 	orr.w	r2, r2, #1
 8005674:	601a      	str	r2, [r3, #0]
 8005676:	e000      	b.n	800567a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005678:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3710      	adds	r7, #16
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}
 8005684:	40012c00 	.word	0x40012c00
 8005688:	40013400 	.word	0x40013400
 800568c:	40014000 	.word	0x40014000
 8005690:	40014400 	.word	0x40014400
 8005694:	40014800 	.word	0x40014800
 8005698:	40000400 	.word	0x40000400
 800569c:	40000800 	.word	0x40000800
 80056a0:	40000c00 	.word	0x40000c00
 80056a4:	00010007 	.word	0x00010007

080056a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b086      	sub	sp, #24
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056b4:	2300      	movs	r3, #0
 80056b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d101      	bne.n	80056c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80056c2:	2302      	movs	r3, #2
 80056c4:	e0ff      	b.n	80058c6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2201      	movs	r2, #1
 80056ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2b14      	cmp	r3, #20
 80056d2:	f200 80f0 	bhi.w	80058b6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80056d6:	a201      	add	r2, pc, #4	@ (adr r2, 80056dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80056d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056dc:	08005731 	.word	0x08005731
 80056e0:	080058b7 	.word	0x080058b7
 80056e4:	080058b7 	.word	0x080058b7
 80056e8:	080058b7 	.word	0x080058b7
 80056ec:	08005771 	.word	0x08005771
 80056f0:	080058b7 	.word	0x080058b7
 80056f4:	080058b7 	.word	0x080058b7
 80056f8:	080058b7 	.word	0x080058b7
 80056fc:	080057b3 	.word	0x080057b3
 8005700:	080058b7 	.word	0x080058b7
 8005704:	080058b7 	.word	0x080058b7
 8005708:	080058b7 	.word	0x080058b7
 800570c:	080057f3 	.word	0x080057f3
 8005710:	080058b7 	.word	0x080058b7
 8005714:	080058b7 	.word	0x080058b7
 8005718:	080058b7 	.word	0x080058b7
 800571c:	08005835 	.word	0x08005835
 8005720:	080058b7 	.word	0x080058b7
 8005724:	080058b7 	.word	0x080058b7
 8005728:	080058b7 	.word	0x080058b7
 800572c:	08005875 	.word	0x08005875
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68b9      	ldr	r1, [r7, #8]
 8005736:	4618      	mov	r0, r3
 8005738:	f000 f970 	bl	8005a1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	699a      	ldr	r2, [r3, #24]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f042 0208 	orr.w	r2, r2, #8
 800574a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	699a      	ldr	r2, [r3, #24]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f022 0204 	bic.w	r2, r2, #4
 800575a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	6999      	ldr	r1, [r3, #24]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	691a      	ldr	r2, [r3, #16]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	430a      	orrs	r2, r1
 800576c:	619a      	str	r2, [r3, #24]
      break;
 800576e:	e0a5      	b.n	80058bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68b9      	ldr	r1, [r7, #8]
 8005776:	4618      	mov	r0, r3
 8005778:	f000 f9e0 	bl	8005b3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	699a      	ldr	r2, [r3, #24]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800578a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	699a      	ldr	r2, [r3, #24]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800579a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	6999      	ldr	r1, [r3, #24]
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	691b      	ldr	r3, [r3, #16]
 80057a6:	021a      	lsls	r2, r3, #8
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	430a      	orrs	r2, r1
 80057ae:	619a      	str	r2, [r3, #24]
      break;
 80057b0:	e084      	b.n	80058bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68b9      	ldr	r1, [r7, #8]
 80057b8:	4618      	mov	r0, r3
 80057ba:	f000 fa49 	bl	8005c50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	69da      	ldr	r2, [r3, #28]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f042 0208 	orr.w	r2, r2, #8
 80057cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	69da      	ldr	r2, [r3, #28]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f022 0204 	bic.w	r2, r2, #4
 80057dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	69d9      	ldr	r1, [r3, #28]
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	691a      	ldr	r2, [r3, #16]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	430a      	orrs	r2, r1
 80057ee:	61da      	str	r2, [r3, #28]
      break;
 80057f0:	e064      	b.n	80058bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	68b9      	ldr	r1, [r7, #8]
 80057f8:	4618      	mov	r0, r3
 80057fa:	f000 fab1 	bl	8005d60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	69da      	ldr	r2, [r3, #28]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800580c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	69da      	ldr	r2, [r3, #28]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800581c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	69d9      	ldr	r1, [r3, #28]
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	691b      	ldr	r3, [r3, #16]
 8005828:	021a      	lsls	r2, r3, #8
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	430a      	orrs	r2, r1
 8005830:	61da      	str	r2, [r3, #28]
      break;
 8005832:	e043      	b.n	80058bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	68b9      	ldr	r1, [r7, #8]
 800583a:	4618      	mov	r0, r3
 800583c:	f000 fafa 	bl	8005e34 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f042 0208 	orr.w	r2, r2, #8
 800584e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f022 0204 	bic.w	r2, r2, #4
 800585e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	691a      	ldr	r2, [r3, #16]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	430a      	orrs	r2, r1
 8005870:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005872:	e023      	b.n	80058bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68b9      	ldr	r1, [r7, #8]
 800587a:	4618      	mov	r0, r3
 800587c:	f000 fb3e 	bl	8005efc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800588e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800589e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	021a      	lsls	r2, r3, #8
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	430a      	orrs	r2, r1
 80058b2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80058b4:	e002      	b.n	80058bc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	75fb      	strb	r3, [r7, #23]
      break;
 80058ba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3718      	adds	r7, #24
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop

080058d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b085      	sub	sp, #20
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4a46      	ldr	r2, [pc, #280]	@ (80059fc <TIM_Base_SetConfig+0x12c>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d013      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058ee:	d00f      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a43      	ldr	r2, [pc, #268]	@ (8005a00 <TIM_Base_SetConfig+0x130>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d00b      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a42      	ldr	r2, [pc, #264]	@ (8005a04 <TIM_Base_SetConfig+0x134>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d007      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a41      	ldr	r2, [pc, #260]	@ (8005a08 <TIM_Base_SetConfig+0x138>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d003      	beq.n	8005910 <TIM_Base_SetConfig+0x40>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a40      	ldr	r2, [pc, #256]	@ (8005a0c <TIM_Base_SetConfig+0x13c>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d108      	bne.n	8005922 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005916:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	4313      	orrs	r3, r2
 8005920:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a35      	ldr	r2, [pc, #212]	@ (80059fc <TIM_Base_SetConfig+0x12c>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d01f      	beq.n	800596a <TIM_Base_SetConfig+0x9a>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005930:	d01b      	beq.n	800596a <TIM_Base_SetConfig+0x9a>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a32      	ldr	r2, [pc, #200]	@ (8005a00 <TIM_Base_SetConfig+0x130>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d017      	beq.n	800596a <TIM_Base_SetConfig+0x9a>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a31      	ldr	r2, [pc, #196]	@ (8005a04 <TIM_Base_SetConfig+0x134>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d013      	beq.n	800596a <TIM_Base_SetConfig+0x9a>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a30      	ldr	r2, [pc, #192]	@ (8005a08 <TIM_Base_SetConfig+0x138>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d00f      	beq.n	800596a <TIM_Base_SetConfig+0x9a>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a2f      	ldr	r2, [pc, #188]	@ (8005a0c <TIM_Base_SetConfig+0x13c>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d00b      	beq.n	800596a <TIM_Base_SetConfig+0x9a>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a2e      	ldr	r2, [pc, #184]	@ (8005a10 <TIM_Base_SetConfig+0x140>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d007      	beq.n	800596a <TIM_Base_SetConfig+0x9a>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a2d      	ldr	r2, [pc, #180]	@ (8005a14 <TIM_Base_SetConfig+0x144>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d003      	beq.n	800596a <TIM_Base_SetConfig+0x9a>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a2c      	ldr	r2, [pc, #176]	@ (8005a18 <TIM_Base_SetConfig+0x148>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d108      	bne.n	800597c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005970:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	68fa      	ldr	r2, [r7, #12]
 8005978:	4313      	orrs	r3, r2
 800597a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	695b      	ldr	r3, [r3, #20]
 8005986:	4313      	orrs	r3, r2
 8005988:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	689a      	ldr	r2, [r3, #8]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4a16      	ldr	r2, [pc, #88]	@ (80059fc <TIM_Base_SetConfig+0x12c>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d00f      	beq.n	80059c8 <TIM_Base_SetConfig+0xf8>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	4a18      	ldr	r2, [pc, #96]	@ (8005a0c <TIM_Base_SetConfig+0x13c>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d00b      	beq.n	80059c8 <TIM_Base_SetConfig+0xf8>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4a17      	ldr	r2, [pc, #92]	@ (8005a10 <TIM_Base_SetConfig+0x140>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d007      	beq.n	80059c8 <TIM_Base_SetConfig+0xf8>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a16      	ldr	r2, [pc, #88]	@ (8005a14 <TIM_Base_SetConfig+0x144>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d003      	beq.n	80059c8 <TIM_Base_SetConfig+0xf8>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a15      	ldr	r2, [pc, #84]	@ (8005a18 <TIM_Base_SetConfig+0x148>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d103      	bne.n	80059d0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	691a      	ldr	r2, [r3, #16]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	691b      	ldr	r3, [r3, #16]
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d105      	bne.n	80059ee <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	f023 0201 	bic.w	r2, r3, #1
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	611a      	str	r2, [r3, #16]
  }
}
 80059ee:	bf00      	nop
 80059f0:	3714      	adds	r7, #20
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	40012c00 	.word	0x40012c00
 8005a00:	40000400 	.word	0x40000400
 8005a04:	40000800 	.word	0x40000800
 8005a08:	40000c00 	.word	0x40000c00
 8005a0c:	40013400 	.word	0x40013400
 8005a10:	40014000 	.word	0x40014000
 8005a14:	40014400 	.word	0x40014400
 8005a18:	40014800 	.word	0x40014800

08005a1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b087      	sub	sp, #28
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a1b      	ldr	r3, [r3, #32]
 8005a30:	f023 0201 	bic.w	r2, r3, #1
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f023 0303 	bic.w	r3, r3, #3
 8005a56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	f023 0302 	bic.w	r3, r3, #2
 8005a68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	697a      	ldr	r2, [r7, #20]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a2c      	ldr	r2, [pc, #176]	@ (8005b28 <TIM_OC1_SetConfig+0x10c>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d00f      	beq.n	8005a9c <TIM_OC1_SetConfig+0x80>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4a2b      	ldr	r2, [pc, #172]	@ (8005b2c <TIM_OC1_SetConfig+0x110>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d00b      	beq.n	8005a9c <TIM_OC1_SetConfig+0x80>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4a2a      	ldr	r2, [pc, #168]	@ (8005b30 <TIM_OC1_SetConfig+0x114>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d007      	beq.n	8005a9c <TIM_OC1_SetConfig+0x80>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a29      	ldr	r2, [pc, #164]	@ (8005b34 <TIM_OC1_SetConfig+0x118>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d003      	beq.n	8005a9c <TIM_OC1_SetConfig+0x80>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a28      	ldr	r2, [pc, #160]	@ (8005b38 <TIM_OC1_SetConfig+0x11c>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d10c      	bne.n	8005ab6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	f023 0308 	bic.w	r3, r3, #8
 8005aa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	697a      	ldr	r2, [r7, #20]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	f023 0304 	bic.w	r3, r3, #4
 8005ab4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a1b      	ldr	r2, [pc, #108]	@ (8005b28 <TIM_OC1_SetConfig+0x10c>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d00f      	beq.n	8005ade <TIM_OC1_SetConfig+0xc2>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a1a      	ldr	r2, [pc, #104]	@ (8005b2c <TIM_OC1_SetConfig+0x110>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d00b      	beq.n	8005ade <TIM_OC1_SetConfig+0xc2>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a19      	ldr	r2, [pc, #100]	@ (8005b30 <TIM_OC1_SetConfig+0x114>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d007      	beq.n	8005ade <TIM_OC1_SetConfig+0xc2>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a18      	ldr	r2, [pc, #96]	@ (8005b34 <TIM_OC1_SetConfig+0x118>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d003      	beq.n	8005ade <TIM_OC1_SetConfig+0xc2>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a17      	ldr	r2, [pc, #92]	@ (8005b38 <TIM_OC1_SetConfig+0x11c>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d111      	bne.n	8005b02 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ae4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005aec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	695b      	ldr	r3, [r3, #20]
 8005af2:	693a      	ldr	r2, [r7, #16]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	693a      	ldr	r2, [r7, #16]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	693a      	ldr	r2, [r7, #16]
 8005b06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	68fa      	ldr	r2, [r7, #12]
 8005b0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	685a      	ldr	r2, [r3, #4]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	697a      	ldr	r2, [r7, #20]
 8005b1a:	621a      	str	r2, [r3, #32]
}
 8005b1c:	bf00      	nop
 8005b1e:	371c      	adds	r7, #28
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr
 8005b28:	40012c00 	.word	0x40012c00
 8005b2c:	40013400 	.word	0x40013400
 8005b30:	40014000 	.word	0x40014000
 8005b34:	40014400 	.word	0x40014400
 8005b38:	40014800 	.word	0x40014800

08005b3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b087      	sub	sp, #28
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a1b      	ldr	r3, [r3, #32]
 8005b4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a1b      	ldr	r3, [r3, #32]
 8005b50:	f023 0210 	bic.w	r2, r3, #16
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	699b      	ldr	r3, [r3, #24]
 8005b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	021b      	lsls	r3, r3, #8
 8005b7e:	68fa      	ldr	r2, [r7, #12]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	f023 0320 	bic.w	r3, r3, #32
 8005b8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	011b      	lsls	r3, r3, #4
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a28      	ldr	r2, [pc, #160]	@ (8005c3c <TIM_OC2_SetConfig+0x100>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d003      	beq.n	8005ba8 <TIM_OC2_SetConfig+0x6c>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a27      	ldr	r2, [pc, #156]	@ (8005c40 <TIM_OC2_SetConfig+0x104>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d10d      	bne.n	8005bc4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	011b      	lsls	r3, r3, #4
 8005bb6:	697a      	ldr	r2, [r7, #20]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bc2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	4a1d      	ldr	r2, [pc, #116]	@ (8005c3c <TIM_OC2_SetConfig+0x100>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d00f      	beq.n	8005bec <TIM_OC2_SetConfig+0xb0>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	4a1c      	ldr	r2, [pc, #112]	@ (8005c40 <TIM_OC2_SetConfig+0x104>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d00b      	beq.n	8005bec <TIM_OC2_SetConfig+0xb0>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4a1b      	ldr	r2, [pc, #108]	@ (8005c44 <TIM_OC2_SetConfig+0x108>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d007      	beq.n	8005bec <TIM_OC2_SetConfig+0xb0>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	4a1a      	ldr	r2, [pc, #104]	@ (8005c48 <TIM_OC2_SetConfig+0x10c>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d003      	beq.n	8005bec <TIM_OC2_SetConfig+0xb0>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a19      	ldr	r2, [pc, #100]	@ (8005c4c <TIM_OC2_SetConfig+0x110>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d113      	bne.n	8005c14 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005bf2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005bfa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	695b      	ldr	r3, [r3, #20]
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	699b      	ldr	r3, [r3, #24]
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	693a      	ldr	r2, [r7, #16]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	693a      	ldr	r2, [r7, #16]
 8005c18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	685a      	ldr	r2, [r3, #4]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	621a      	str	r2, [r3, #32]
}
 8005c2e:	bf00      	nop
 8005c30:	371c      	adds	r7, #28
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr
 8005c3a:	bf00      	nop
 8005c3c:	40012c00 	.word	0x40012c00
 8005c40:	40013400 	.word	0x40013400
 8005c44:	40014000 	.word	0x40014000
 8005c48:	40014400 	.word	0x40014400
 8005c4c:	40014800 	.word	0x40014800

08005c50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b087      	sub	sp, #28
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a1b      	ldr	r3, [r3, #32]
 8005c64:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	69db      	ldr	r3, [r3, #28]
 8005c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f023 0303 	bic.w	r3, r3, #3
 8005c8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	021b      	lsls	r3, r3, #8
 8005ca4:	697a      	ldr	r2, [r7, #20]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a27      	ldr	r2, [pc, #156]	@ (8005d4c <TIM_OC3_SetConfig+0xfc>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d003      	beq.n	8005cba <TIM_OC3_SetConfig+0x6a>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a26      	ldr	r2, [pc, #152]	@ (8005d50 <TIM_OC3_SetConfig+0x100>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d10d      	bne.n	8005cd6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005cc0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	021b      	lsls	r3, r3, #8
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005cd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a1c      	ldr	r2, [pc, #112]	@ (8005d4c <TIM_OC3_SetConfig+0xfc>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d00f      	beq.n	8005cfe <TIM_OC3_SetConfig+0xae>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a1b      	ldr	r2, [pc, #108]	@ (8005d50 <TIM_OC3_SetConfig+0x100>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d00b      	beq.n	8005cfe <TIM_OC3_SetConfig+0xae>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a1a      	ldr	r2, [pc, #104]	@ (8005d54 <TIM_OC3_SetConfig+0x104>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d007      	beq.n	8005cfe <TIM_OC3_SetConfig+0xae>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a19      	ldr	r2, [pc, #100]	@ (8005d58 <TIM_OC3_SetConfig+0x108>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d003      	beq.n	8005cfe <TIM_OC3_SetConfig+0xae>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a18      	ldr	r2, [pc, #96]	@ (8005d5c <TIM_OC3_SetConfig+0x10c>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d113      	bne.n	8005d26 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	695b      	ldr	r3, [r3, #20]
 8005d12:	011b      	lsls	r3, r3, #4
 8005d14:	693a      	ldr	r2, [r7, #16]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	699b      	ldr	r3, [r3, #24]
 8005d1e:	011b      	lsls	r3, r3, #4
 8005d20:	693a      	ldr	r2, [r7, #16]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	693a      	ldr	r2, [r7, #16]
 8005d2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	68fa      	ldr	r2, [r7, #12]
 8005d30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	685a      	ldr	r2, [r3, #4]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	621a      	str	r2, [r3, #32]
}
 8005d40:	bf00      	nop
 8005d42:	371c      	adds	r7, #28
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr
 8005d4c:	40012c00 	.word	0x40012c00
 8005d50:	40013400 	.word	0x40013400
 8005d54:	40014000 	.word	0x40014000
 8005d58:	40014400 	.word	0x40014400
 8005d5c:	40014800 	.word	0x40014800

08005d60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b087      	sub	sp, #28
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
 8005d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a1b      	ldr	r3, [r3, #32]
 8005d6e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6a1b      	ldr	r3, [r3, #32]
 8005d74:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	69db      	ldr	r3, [r3, #28]
 8005d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	021b      	lsls	r3, r3, #8
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005dae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	031b      	lsls	r3, r3, #12
 8005db6:	693a      	ldr	r2, [r7, #16]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a18      	ldr	r2, [pc, #96]	@ (8005e20 <TIM_OC4_SetConfig+0xc0>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d00f      	beq.n	8005de4 <TIM_OC4_SetConfig+0x84>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a17      	ldr	r2, [pc, #92]	@ (8005e24 <TIM_OC4_SetConfig+0xc4>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d00b      	beq.n	8005de4 <TIM_OC4_SetConfig+0x84>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4a16      	ldr	r2, [pc, #88]	@ (8005e28 <TIM_OC4_SetConfig+0xc8>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d007      	beq.n	8005de4 <TIM_OC4_SetConfig+0x84>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a15      	ldr	r2, [pc, #84]	@ (8005e2c <TIM_OC4_SetConfig+0xcc>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d003      	beq.n	8005de4 <TIM_OC4_SetConfig+0x84>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a14      	ldr	r2, [pc, #80]	@ (8005e30 <TIM_OC4_SetConfig+0xd0>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d109      	bne.n	8005df8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005dea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	695b      	ldr	r3, [r3, #20]
 8005df0:	019b      	lsls	r3, r3, #6
 8005df2:	697a      	ldr	r2, [r7, #20]
 8005df4:	4313      	orrs	r3, r2
 8005df6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	697a      	ldr	r2, [r7, #20]
 8005dfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	685a      	ldr	r2, [r3, #4]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	693a      	ldr	r2, [r7, #16]
 8005e10:	621a      	str	r2, [r3, #32]
}
 8005e12:	bf00      	nop
 8005e14:	371c      	adds	r7, #28
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop
 8005e20:	40012c00 	.word	0x40012c00
 8005e24:	40013400 	.word	0x40013400
 8005e28:	40014000 	.word	0x40014000
 8005e2c:	40014400 	.word	0x40014400
 8005e30:	40014800 	.word	0x40014800

08005e34 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b087      	sub	sp, #28
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a1b      	ldr	r3, [r3, #32]
 8005e42:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6a1b      	ldr	r3, [r3, #32]
 8005e48:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	68fa      	ldr	r2, [r7, #12]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005e78:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	041b      	lsls	r3, r3, #16
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4a17      	ldr	r2, [pc, #92]	@ (8005ee8 <TIM_OC5_SetConfig+0xb4>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d00f      	beq.n	8005eae <TIM_OC5_SetConfig+0x7a>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a16      	ldr	r2, [pc, #88]	@ (8005eec <TIM_OC5_SetConfig+0xb8>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d00b      	beq.n	8005eae <TIM_OC5_SetConfig+0x7a>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a15      	ldr	r2, [pc, #84]	@ (8005ef0 <TIM_OC5_SetConfig+0xbc>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d007      	beq.n	8005eae <TIM_OC5_SetConfig+0x7a>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a14      	ldr	r2, [pc, #80]	@ (8005ef4 <TIM_OC5_SetConfig+0xc0>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d003      	beq.n	8005eae <TIM_OC5_SetConfig+0x7a>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a13      	ldr	r2, [pc, #76]	@ (8005ef8 <TIM_OC5_SetConfig+0xc4>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d109      	bne.n	8005ec2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005eb4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	021b      	lsls	r3, r3, #8
 8005ebc:	697a      	ldr	r2, [r7, #20]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	697a      	ldr	r2, [r7, #20]
 8005ec6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	685a      	ldr	r2, [r3, #4]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	693a      	ldr	r2, [r7, #16]
 8005eda:	621a      	str	r2, [r3, #32]
}
 8005edc:	bf00      	nop
 8005ede:	371c      	adds	r7, #28
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr
 8005ee8:	40012c00 	.word	0x40012c00
 8005eec:	40013400 	.word	0x40013400
 8005ef0:	40014000 	.word	0x40014000
 8005ef4:	40014400 	.word	0x40014400
 8005ef8:	40014800 	.word	0x40014800

08005efc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b087      	sub	sp, #28
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a1b      	ldr	r3, [r3, #32]
 8005f0a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6a1b      	ldr	r3, [r3, #32]
 8005f10:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	021b      	lsls	r3, r3, #8
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005f42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	051b      	lsls	r3, r3, #20
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	4a18      	ldr	r2, [pc, #96]	@ (8005fb4 <TIM_OC6_SetConfig+0xb8>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d00f      	beq.n	8005f78 <TIM_OC6_SetConfig+0x7c>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	4a17      	ldr	r2, [pc, #92]	@ (8005fb8 <TIM_OC6_SetConfig+0xbc>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d00b      	beq.n	8005f78 <TIM_OC6_SetConfig+0x7c>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a16      	ldr	r2, [pc, #88]	@ (8005fbc <TIM_OC6_SetConfig+0xc0>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d007      	beq.n	8005f78 <TIM_OC6_SetConfig+0x7c>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a15      	ldr	r2, [pc, #84]	@ (8005fc0 <TIM_OC6_SetConfig+0xc4>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d003      	beq.n	8005f78 <TIM_OC6_SetConfig+0x7c>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a14      	ldr	r2, [pc, #80]	@ (8005fc4 <TIM_OC6_SetConfig+0xc8>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d109      	bne.n	8005f8c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f7e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	695b      	ldr	r3, [r3, #20]
 8005f84:	029b      	lsls	r3, r3, #10
 8005f86:	697a      	ldr	r2, [r7, #20]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	697a      	ldr	r2, [r7, #20]
 8005f90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	68fa      	ldr	r2, [r7, #12]
 8005f96:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	685a      	ldr	r2, [r3, #4]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	693a      	ldr	r2, [r7, #16]
 8005fa4:	621a      	str	r2, [r3, #32]
}
 8005fa6:	bf00      	nop
 8005fa8:	371c      	adds	r7, #28
 8005faa:	46bd      	mov	sp, r7
 8005fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb0:	4770      	bx	lr
 8005fb2:	bf00      	nop
 8005fb4:	40012c00 	.word	0x40012c00
 8005fb8:	40013400 	.word	0x40013400
 8005fbc:	40014000 	.word	0x40014000
 8005fc0:	40014400 	.word	0x40014400
 8005fc4:	40014800 	.word	0x40014800

08005fc8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b087      	sub	sp, #28
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	f003 031f 	and.w	r3, r3, #31
 8005fda:	2201      	movs	r2, #1
 8005fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6a1a      	ldr	r2, [r3, #32]
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	43db      	mvns	r3, r3
 8005fea:	401a      	ands	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6a1a      	ldr	r2, [r3, #32]
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	f003 031f 	and.w	r3, r3, #31
 8005ffa:	6879      	ldr	r1, [r7, #4]
 8005ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8006000:	431a      	orrs	r2, r3
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	621a      	str	r2, [r3, #32]
}
 8006006:	bf00      	nop
 8006008:	371c      	adds	r7, #28
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr
	...

08006014 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006014:	b480      	push	{r7}
 8006016:	b085      	sub	sp, #20
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006024:	2b01      	cmp	r3, #1
 8006026:	d101      	bne.n	800602c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006028:	2302      	movs	r3, #2
 800602a:	e068      	b.n	80060fe <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2202      	movs	r2, #2
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a2e      	ldr	r2, [pc, #184]	@ (800610c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d004      	beq.n	8006060 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a2d      	ldr	r2, [pc, #180]	@ (8006110 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d108      	bne.n	8006072 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006066:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	4313      	orrs	r3, r2
 8006070:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006078:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	4313      	orrs	r3, r2
 8006082:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68fa      	ldr	r2, [r7, #12]
 800608a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a1e      	ldr	r2, [pc, #120]	@ (800610c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d01d      	beq.n	80060d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800609e:	d018      	beq.n	80060d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a1b      	ldr	r2, [pc, #108]	@ (8006114 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d013      	beq.n	80060d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a1a      	ldr	r2, [pc, #104]	@ (8006118 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d00e      	beq.n	80060d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a18      	ldr	r2, [pc, #96]	@ (800611c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d009      	beq.n	80060d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a13      	ldr	r2, [pc, #76]	@ (8006110 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d004      	beq.n	80060d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a14      	ldr	r2, [pc, #80]	@ (8006120 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d10c      	bne.n	80060ec <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	68ba      	ldr	r2, [r7, #8]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	68ba      	ldr	r2, [r7, #8]
 80060ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80060fc:	2300      	movs	r3, #0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3714      	adds	r7, #20
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop
 800610c:	40012c00 	.word	0x40012c00
 8006110:	40013400 	.word	0x40013400
 8006114:	40000400 	.word	0x40000400
 8006118:	40000800 	.word	0x40000800
 800611c:	40000c00 	.word	0x40000c00
 8006120:	40014000 	.word	0x40014000

08006124 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b082      	sub	sp, #8
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d101      	bne.n	8006136 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e040      	b.n	80061b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800613a:	2b00      	cmp	r3, #0
 800613c:	d106      	bne.n	800614c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f7fb f8ca 	bl	80012e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2224      	movs	r2, #36	@ 0x24
 8006150:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f022 0201 	bic.w	r2, r2, #1
 8006160:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006166:	2b00      	cmp	r3, #0
 8006168:	d002      	beq.n	8006170 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 fae0 	bl	8006730 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 f825 	bl	80061c0 <UART_SetConfig>
 8006176:	4603      	mov	r3, r0
 8006178:	2b01      	cmp	r3, #1
 800617a:	d101      	bne.n	8006180 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e01b      	b.n	80061b8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	685a      	ldr	r2, [r3, #4]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800618e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	689a      	ldr	r2, [r3, #8]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800619e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f042 0201 	orr.w	r2, r2, #1
 80061ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f000 fb5f 	bl	8006874 <UART_CheckIdleState>
 80061b6:	4603      	mov	r3, r0
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3708      	adds	r7, #8
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061c4:	b08a      	sub	sp, #40	@ 0x28
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80061ca:	2300      	movs	r3, #0
 80061cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	689a      	ldr	r2, [r3, #8]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	431a      	orrs	r2, r3
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	431a      	orrs	r2, r3
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	69db      	ldr	r3, [r3, #28]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	4ba4      	ldr	r3, [pc, #656]	@ (8006480 <UART_SetConfig+0x2c0>)
 80061f0:	4013      	ands	r3, r2
 80061f2:	68fa      	ldr	r2, [r7, #12]
 80061f4:	6812      	ldr	r2, [r2, #0]
 80061f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80061f8:	430b      	orrs	r3, r1
 80061fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	68da      	ldr	r2, [r3, #12]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	430a      	orrs	r2, r1
 8006210:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	699b      	ldr	r3, [r3, #24]
 8006216:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a99      	ldr	r2, [pc, #612]	@ (8006484 <UART_SetConfig+0x2c4>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d004      	beq.n	800622c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	6a1b      	ldr	r3, [r3, #32]
 8006226:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006228:	4313      	orrs	r3, r2
 800622a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800623c:	430a      	orrs	r2, r1
 800623e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a90      	ldr	r2, [pc, #576]	@ (8006488 <UART_SetConfig+0x2c8>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d126      	bne.n	8006298 <UART_SetConfig+0xd8>
 800624a:	4b90      	ldr	r3, [pc, #576]	@ (800648c <UART_SetConfig+0x2cc>)
 800624c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006250:	f003 0303 	and.w	r3, r3, #3
 8006254:	2b03      	cmp	r3, #3
 8006256:	d81b      	bhi.n	8006290 <UART_SetConfig+0xd0>
 8006258:	a201      	add	r2, pc, #4	@ (adr r2, 8006260 <UART_SetConfig+0xa0>)
 800625a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800625e:	bf00      	nop
 8006260:	08006271 	.word	0x08006271
 8006264:	08006281 	.word	0x08006281
 8006268:	08006279 	.word	0x08006279
 800626c:	08006289 	.word	0x08006289
 8006270:	2301      	movs	r3, #1
 8006272:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006276:	e116      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006278:	2302      	movs	r3, #2
 800627a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800627e:	e112      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006280:	2304      	movs	r3, #4
 8006282:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006286:	e10e      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006288:	2308      	movs	r3, #8
 800628a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800628e:	e10a      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006290:	2310      	movs	r3, #16
 8006292:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006296:	e106      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a7c      	ldr	r2, [pc, #496]	@ (8006490 <UART_SetConfig+0x2d0>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d138      	bne.n	8006314 <UART_SetConfig+0x154>
 80062a2:	4b7a      	ldr	r3, [pc, #488]	@ (800648c <UART_SetConfig+0x2cc>)
 80062a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062a8:	f003 030c 	and.w	r3, r3, #12
 80062ac:	2b0c      	cmp	r3, #12
 80062ae:	d82d      	bhi.n	800630c <UART_SetConfig+0x14c>
 80062b0:	a201      	add	r2, pc, #4	@ (adr r2, 80062b8 <UART_SetConfig+0xf8>)
 80062b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b6:	bf00      	nop
 80062b8:	080062ed 	.word	0x080062ed
 80062bc:	0800630d 	.word	0x0800630d
 80062c0:	0800630d 	.word	0x0800630d
 80062c4:	0800630d 	.word	0x0800630d
 80062c8:	080062fd 	.word	0x080062fd
 80062cc:	0800630d 	.word	0x0800630d
 80062d0:	0800630d 	.word	0x0800630d
 80062d4:	0800630d 	.word	0x0800630d
 80062d8:	080062f5 	.word	0x080062f5
 80062dc:	0800630d 	.word	0x0800630d
 80062e0:	0800630d 	.word	0x0800630d
 80062e4:	0800630d 	.word	0x0800630d
 80062e8:	08006305 	.word	0x08006305
 80062ec:	2300      	movs	r3, #0
 80062ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062f2:	e0d8      	b.n	80064a6 <UART_SetConfig+0x2e6>
 80062f4:	2302      	movs	r3, #2
 80062f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062fa:	e0d4      	b.n	80064a6 <UART_SetConfig+0x2e6>
 80062fc:	2304      	movs	r3, #4
 80062fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006302:	e0d0      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006304:	2308      	movs	r3, #8
 8006306:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800630a:	e0cc      	b.n	80064a6 <UART_SetConfig+0x2e6>
 800630c:	2310      	movs	r3, #16
 800630e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006312:	e0c8      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a5e      	ldr	r2, [pc, #376]	@ (8006494 <UART_SetConfig+0x2d4>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d125      	bne.n	800636a <UART_SetConfig+0x1aa>
 800631e:	4b5b      	ldr	r3, [pc, #364]	@ (800648c <UART_SetConfig+0x2cc>)
 8006320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006324:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006328:	2b30      	cmp	r3, #48	@ 0x30
 800632a:	d016      	beq.n	800635a <UART_SetConfig+0x19a>
 800632c:	2b30      	cmp	r3, #48	@ 0x30
 800632e:	d818      	bhi.n	8006362 <UART_SetConfig+0x1a2>
 8006330:	2b20      	cmp	r3, #32
 8006332:	d00a      	beq.n	800634a <UART_SetConfig+0x18a>
 8006334:	2b20      	cmp	r3, #32
 8006336:	d814      	bhi.n	8006362 <UART_SetConfig+0x1a2>
 8006338:	2b00      	cmp	r3, #0
 800633a:	d002      	beq.n	8006342 <UART_SetConfig+0x182>
 800633c:	2b10      	cmp	r3, #16
 800633e:	d008      	beq.n	8006352 <UART_SetConfig+0x192>
 8006340:	e00f      	b.n	8006362 <UART_SetConfig+0x1a2>
 8006342:	2300      	movs	r3, #0
 8006344:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006348:	e0ad      	b.n	80064a6 <UART_SetConfig+0x2e6>
 800634a:	2302      	movs	r3, #2
 800634c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006350:	e0a9      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006352:	2304      	movs	r3, #4
 8006354:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006358:	e0a5      	b.n	80064a6 <UART_SetConfig+0x2e6>
 800635a:	2308      	movs	r3, #8
 800635c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006360:	e0a1      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006362:	2310      	movs	r3, #16
 8006364:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006368:	e09d      	b.n	80064a6 <UART_SetConfig+0x2e6>
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a4a      	ldr	r2, [pc, #296]	@ (8006498 <UART_SetConfig+0x2d8>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d125      	bne.n	80063c0 <UART_SetConfig+0x200>
 8006374:	4b45      	ldr	r3, [pc, #276]	@ (800648c <UART_SetConfig+0x2cc>)
 8006376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800637a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800637e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006380:	d016      	beq.n	80063b0 <UART_SetConfig+0x1f0>
 8006382:	2bc0      	cmp	r3, #192	@ 0xc0
 8006384:	d818      	bhi.n	80063b8 <UART_SetConfig+0x1f8>
 8006386:	2b80      	cmp	r3, #128	@ 0x80
 8006388:	d00a      	beq.n	80063a0 <UART_SetConfig+0x1e0>
 800638a:	2b80      	cmp	r3, #128	@ 0x80
 800638c:	d814      	bhi.n	80063b8 <UART_SetConfig+0x1f8>
 800638e:	2b00      	cmp	r3, #0
 8006390:	d002      	beq.n	8006398 <UART_SetConfig+0x1d8>
 8006392:	2b40      	cmp	r3, #64	@ 0x40
 8006394:	d008      	beq.n	80063a8 <UART_SetConfig+0x1e8>
 8006396:	e00f      	b.n	80063b8 <UART_SetConfig+0x1f8>
 8006398:	2300      	movs	r3, #0
 800639a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800639e:	e082      	b.n	80064a6 <UART_SetConfig+0x2e6>
 80063a0:	2302      	movs	r3, #2
 80063a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063a6:	e07e      	b.n	80064a6 <UART_SetConfig+0x2e6>
 80063a8:	2304      	movs	r3, #4
 80063aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063ae:	e07a      	b.n	80064a6 <UART_SetConfig+0x2e6>
 80063b0:	2308      	movs	r3, #8
 80063b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063b6:	e076      	b.n	80064a6 <UART_SetConfig+0x2e6>
 80063b8:	2310      	movs	r3, #16
 80063ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063be:	e072      	b.n	80064a6 <UART_SetConfig+0x2e6>
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a35      	ldr	r2, [pc, #212]	@ (800649c <UART_SetConfig+0x2dc>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d12a      	bne.n	8006420 <UART_SetConfig+0x260>
 80063ca:	4b30      	ldr	r3, [pc, #192]	@ (800648c <UART_SetConfig+0x2cc>)
 80063cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063d8:	d01a      	beq.n	8006410 <UART_SetConfig+0x250>
 80063da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063de:	d81b      	bhi.n	8006418 <UART_SetConfig+0x258>
 80063e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063e4:	d00c      	beq.n	8006400 <UART_SetConfig+0x240>
 80063e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063ea:	d815      	bhi.n	8006418 <UART_SetConfig+0x258>
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d003      	beq.n	80063f8 <UART_SetConfig+0x238>
 80063f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063f4:	d008      	beq.n	8006408 <UART_SetConfig+0x248>
 80063f6:	e00f      	b.n	8006418 <UART_SetConfig+0x258>
 80063f8:	2300      	movs	r3, #0
 80063fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063fe:	e052      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006400:	2302      	movs	r3, #2
 8006402:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006406:	e04e      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006408:	2304      	movs	r3, #4
 800640a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800640e:	e04a      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006410:	2308      	movs	r3, #8
 8006412:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006416:	e046      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006418:	2310      	movs	r3, #16
 800641a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800641e:	e042      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a17      	ldr	r2, [pc, #92]	@ (8006484 <UART_SetConfig+0x2c4>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d13a      	bne.n	80064a0 <UART_SetConfig+0x2e0>
 800642a:	4b18      	ldr	r3, [pc, #96]	@ (800648c <UART_SetConfig+0x2cc>)
 800642c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006430:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006434:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006438:	d01a      	beq.n	8006470 <UART_SetConfig+0x2b0>
 800643a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800643e:	d81b      	bhi.n	8006478 <UART_SetConfig+0x2b8>
 8006440:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006444:	d00c      	beq.n	8006460 <UART_SetConfig+0x2a0>
 8006446:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800644a:	d815      	bhi.n	8006478 <UART_SetConfig+0x2b8>
 800644c:	2b00      	cmp	r3, #0
 800644e:	d003      	beq.n	8006458 <UART_SetConfig+0x298>
 8006450:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006454:	d008      	beq.n	8006468 <UART_SetConfig+0x2a8>
 8006456:	e00f      	b.n	8006478 <UART_SetConfig+0x2b8>
 8006458:	2300      	movs	r3, #0
 800645a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800645e:	e022      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006460:	2302      	movs	r3, #2
 8006462:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006466:	e01e      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006468:	2304      	movs	r3, #4
 800646a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800646e:	e01a      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006470:	2308      	movs	r3, #8
 8006472:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006476:	e016      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006478:	2310      	movs	r3, #16
 800647a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800647e:	e012      	b.n	80064a6 <UART_SetConfig+0x2e6>
 8006480:	efff69f3 	.word	0xefff69f3
 8006484:	40008000 	.word	0x40008000
 8006488:	40013800 	.word	0x40013800
 800648c:	40021000 	.word	0x40021000
 8006490:	40004400 	.word	0x40004400
 8006494:	40004800 	.word	0x40004800
 8006498:	40004c00 	.word	0x40004c00
 800649c:	40005000 	.word	0x40005000
 80064a0:	2310      	movs	r3, #16
 80064a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a9f      	ldr	r2, [pc, #636]	@ (8006728 <UART_SetConfig+0x568>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d17a      	bne.n	80065a6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80064b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80064b4:	2b08      	cmp	r3, #8
 80064b6:	d824      	bhi.n	8006502 <UART_SetConfig+0x342>
 80064b8:	a201      	add	r2, pc, #4	@ (adr r2, 80064c0 <UART_SetConfig+0x300>)
 80064ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064be:	bf00      	nop
 80064c0:	080064e5 	.word	0x080064e5
 80064c4:	08006503 	.word	0x08006503
 80064c8:	080064ed 	.word	0x080064ed
 80064cc:	08006503 	.word	0x08006503
 80064d0:	080064f3 	.word	0x080064f3
 80064d4:	08006503 	.word	0x08006503
 80064d8:	08006503 	.word	0x08006503
 80064dc:	08006503 	.word	0x08006503
 80064e0:	080064fb 	.word	0x080064fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064e4:	f7fd f840 	bl	8003568 <HAL_RCC_GetPCLK1Freq>
 80064e8:	61f8      	str	r0, [r7, #28]
        break;
 80064ea:	e010      	b.n	800650e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064ec:	4b8f      	ldr	r3, [pc, #572]	@ (800672c <UART_SetConfig+0x56c>)
 80064ee:	61fb      	str	r3, [r7, #28]
        break;
 80064f0:	e00d      	b.n	800650e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064f2:	f7fc ffa3 	bl	800343c <HAL_RCC_GetSysClockFreq>
 80064f6:	61f8      	str	r0, [r7, #28]
        break;
 80064f8:	e009      	b.n	800650e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064fe:	61fb      	str	r3, [r7, #28]
        break;
 8006500:	e005      	b.n	800650e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006502:	2300      	movs	r3, #0
 8006504:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800650c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800650e:	69fb      	ldr	r3, [r7, #28]
 8006510:	2b00      	cmp	r3, #0
 8006512:	f000 80fb 	beq.w	800670c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	685a      	ldr	r2, [r3, #4]
 800651a:	4613      	mov	r3, r2
 800651c:	005b      	lsls	r3, r3, #1
 800651e:	4413      	add	r3, r2
 8006520:	69fa      	ldr	r2, [r7, #28]
 8006522:	429a      	cmp	r2, r3
 8006524:	d305      	bcc.n	8006532 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800652c:	69fa      	ldr	r2, [r7, #28]
 800652e:	429a      	cmp	r2, r3
 8006530:	d903      	bls.n	800653a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006538:	e0e8      	b.n	800670c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800653a:	69fb      	ldr	r3, [r7, #28]
 800653c:	2200      	movs	r2, #0
 800653e:	461c      	mov	r4, r3
 8006540:	4615      	mov	r5, r2
 8006542:	f04f 0200 	mov.w	r2, #0
 8006546:	f04f 0300 	mov.w	r3, #0
 800654a:	022b      	lsls	r3, r5, #8
 800654c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006550:	0222      	lsls	r2, r4, #8
 8006552:	68f9      	ldr	r1, [r7, #12]
 8006554:	6849      	ldr	r1, [r1, #4]
 8006556:	0849      	lsrs	r1, r1, #1
 8006558:	2000      	movs	r0, #0
 800655a:	4688      	mov	r8, r1
 800655c:	4681      	mov	r9, r0
 800655e:	eb12 0a08 	adds.w	sl, r2, r8
 8006562:	eb43 0b09 	adc.w	fp, r3, r9
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	2200      	movs	r2, #0
 800656c:	603b      	str	r3, [r7, #0]
 800656e:	607a      	str	r2, [r7, #4]
 8006570:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006574:	4650      	mov	r0, sl
 8006576:	4659      	mov	r1, fp
 8006578:	f7f9 fe26 	bl	80001c8 <__aeabi_uldivmod>
 800657c:	4602      	mov	r2, r0
 800657e:	460b      	mov	r3, r1
 8006580:	4613      	mov	r3, r2
 8006582:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800658a:	d308      	bcc.n	800659e <UART_SetConfig+0x3de>
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006592:	d204      	bcs.n	800659e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	69ba      	ldr	r2, [r7, #24]
 800659a:	60da      	str	r2, [r3, #12]
 800659c:	e0b6      	b.n	800670c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80065a4:	e0b2      	b.n	800670c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	69db      	ldr	r3, [r3, #28]
 80065aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065ae:	d15e      	bne.n	800666e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80065b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80065b4:	2b08      	cmp	r3, #8
 80065b6:	d828      	bhi.n	800660a <UART_SetConfig+0x44a>
 80065b8:	a201      	add	r2, pc, #4	@ (adr r2, 80065c0 <UART_SetConfig+0x400>)
 80065ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065be:	bf00      	nop
 80065c0:	080065e5 	.word	0x080065e5
 80065c4:	080065ed 	.word	0x080065ed
 80065c8:	080065f5 	.word	0x080065f5
 80065cc:	0800660b 	.word	0x0800660b
 80065d0:	080065fb 	.word	0x080065fb
 80065d4:	0800660b 	.word	0x0800660b
 80065d8:	0800660b 	.word	0x0800660b
 80065dc:	0800660b 	.word	0x0800660b
 80065e0:	08006603 	.word	0x08006603
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065e4:	f7fc ffc0 	bl	8003568 <HAL_RCC_GetPCLK1Freq>
 80065e8:	61f8      	str	r0, [r7, #28]
        break;
 80065ea:	e014      	b.n	8006616 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065ec:	f7fc ffd2 	bl	8003594 <HAL_RCC_GetPCLK2Freq>
 80065f0:	61f8      	str	r0, [r7, #28]
        break;
 80065f2:	e010      	b.n	8006616 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065f4:	4b4d      	ldr	r3, [pc, #308]	@ (800672c <UART_SetConfig+0x56c>)
 80065f6:	61fb      	str	r3, [r7, #28]
        break;
 80065f8:	e00d      	b.n	8006616 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065fa:	f7fc ff1f 	bl	800343c <HAL_RCC_GetSysClockFreq>
 80065fe:	61f8      	str	r0, [r7, #28]
        break;
 8006600:	e009      	b.n	8006616 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006602:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006606:	61fb      	str	r3, [r7, #28]
        break;
 8006608:	e005      	b.n	8006616 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800660a:	2300      	movs	r3, #0
 800660c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006614:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006616:	69fb      	ldr	r3, [r7, #28]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d077      	beq.n	800670c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800661c:	69fb      	ldr	r3, [r7, #28]
 800661e:	005a      	lsls	r2, r3, #1
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	085b      	lsrs	r3, r3, #1
 8006626:	441a      	add	r2, r3
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006630:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	2b0f      	cmp	r3, #15
 8006636:	d916      	bls.n	8006666 <UART_SetConfig+0x4a6>
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800663e:	d212      	bcs.n	8006666 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006640:	69bb      	ldr	r3, [r7, #24]
 8006642:	b29b      	uxth	r3, r3
 8006644:	f023 030f 	bic.w	r3, r3, #15
 8006648:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	085b      	lsrs	r3, r3, #1
 800664e:	b29b      	uxth	r3, r3
 8006650:	f003 0307 	and.w	r3, r3, #7
 8006654:	b29a      	uxth	r2, r3
 8006656:	8afb      	ldrh	r3, [r7, #22]
 8006658:	4313      	orrs	r3, r2
 800665a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	8afa      	ldrh	r2, [r7, #22]
 8006662:	60da      	str	r2, [r3, #12]
 8006664:	e052      	b.n	800670c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800666c:	e04e      	b.n	800670c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800666e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006672:	2b08      	cmp	r3, #8
 8006674:	d827      	bhi.n	80066c6 <UART_SetConfig+0x506>
 8006676:	a201      	add	r2, pc, #4	@ (adr r2, 800667c <UART_SetConfig+0x4bc>)
 8006678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800667c:	080066a1 	.word	0x080066a1
 8006680:	080066a9 	.word	0x080066a9
 8006684:	080066b1 	.word	0x080066b1
 8006688:	080066c7 	.word	0x080066c7
 800668c:	080066b7 	.word	0x080066b7
 8006690:	080066c7 	.word	0x080066c7
 8006694:	080066c7 	.word	0x080066c7
 8006698:	080066c7 	.word	0x080066c7
 800669c:	080066bf 	.word	0x080066bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066a0:	f7fc ff62 	bl	8003568 <HAL_RCC_GetPCLK1Freq>
 80066a4:	61f8      	str	r0, [r7, #28]
        break;
 80066a6:	e014      	b.n	80066d2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066a8:	f7fc ff74 	bl	8003594 <HAL_RCC_GetPCLK2Freq>
 80066ac:	61f8      	str	r0, [r7, #28]
        break;
 80066ae:	e010      	b.n	80066d2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80066b0:	4b1e      	ldr	r3, [pc, #120]	@ (800672c <UART_SetConfig+0x56c>)
 80066b2:	61fb      	str	r3, [r7, #28]
        break;
 80066b4:	e00d      	b.n	80066d2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066b6:	f7fc fec1 	bl	800343c <HAL_RCC_GetSysClockFreq>
 80066ba:	61f8      	str	r0, [r7, #28]
        break;
 80066bc:	e009      	b.n	80066d2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066c2:	61fb      	str	r3, [r7, #28]
        break;
 80066c4:	e005      	b.n	80066d2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80066c6:	2300      	movs	r3, #0
 80066c8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80066d0:	bf00      	nop
    }

    if (pclk != 0U)
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d019      	beq.n	800670c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	085a      	lsrs	r2, r3, #1
 80066de:	69fb      	ldr	r3, [r7, #28]
 80066e0:	441a      	add	r2, r3
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80066ea:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066ec:	69bb      	ldr	r3, [r7, #24]
 80066ee:	2b0f      	cmp	r3, #15
 80066f0:	d909      	bls.n	8006706 <UART_SetConfig+0x546>
 80066f2:	69bb      	ldr	r3, [r7, #24]
 80066f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066f8:	d205      	bcs.n	8006706 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	b29a      	uxth	r2, r3
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	60da      	str	r2, [r3, #12]
 8006704:	e002      	b.n	800670c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006718:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800671c:	4618      	mov	r0, r3
 800671e:	3728      	adds	r7, #40	@ 0x28
 8006720:	46bd      	mov	sp, r7
 8006722:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006726:	bf00      	nop
 8006728:	40008000 	.word	0x40008000
 800672c:	00f42400 	.word	0x00f42400

08006730 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800673c:	f003 0308 	and.w	r3, r3, #8
 8006740:	2b00      	cmp	r3, #0
 8006742:	d00a      	beq.n	800675a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	430a      	orrs	r2, r1
 8006758:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800675e:	f003 0301 	and.w	r3, r3, #1
 8006762:	2b00      	cmp	r3, #0
 8006764:	d00a      	beq.n	800677c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	430a      	orrs	r2, r1
 800677a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006780:	f003 0302 	and.w	r3, r3, #2
 8006784:	2b00      	cmp	r3, #0
 8006786:	d00a      	beq.n	800679e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	430a      	orrs	r2, r1
 800679c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a2:	f003 0304 	and.w	r3, r3, #4
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d00a      	beq.n	80067c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	430a      	orrs	r2, r1
 80067be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c4:	f003 0310 	and.w	r3, r3, #16
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d00a      	beq.n	80067e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	430a      	orrs	r2, r1
 80067e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e6:	f003 0320 	and.w	r3, r3, #32
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d00a      	beq.n	8006804 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	430a      	orrs	r2, r1
 8006802:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006808:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800680c:	2b00      	cmp	r3, #0
 800680e:	d01a      	beq.n	8006846 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	430a      	orrs	r2, r1
 8006824:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800682a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800682e:	d10a      	bne.n	8006846 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	430a      	orrs	r2, r1
 8006844:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800684a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00a      	beq.n	8006868 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	430a      	orrs	r2, r1
 8006866:	605a      	str	r2, [r3, #4]
  }
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b098      	sub	sp, #96	@ 0x60
 8006878:	af02      	add	r7, sp, #8
 800687a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006884:	f7fb fb30 	bl	8001ee8 <HAL_GetTick>
 8006888:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f003 0308 	and.w	r3, r3, #8
 8006894:	2b08      	cmp	r3, #8
 8006896:	d12e      	bne.n	80068f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006898:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800689c:	9300      	str	r3, [sp, #0]
 800689e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80068a0:	2200      	movs	r2, #0
 80068a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f000 f88c 	bl	80069c4 <UART_WaitOnFlagUntilTimeout>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d021      	beq.n	80068f6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ba:	e853 3f00 	ldrex	r3, [r3]
 80068be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80068c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	461a      	mov	r2, r3
 80068ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80068d2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80068d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80068d8:	e841 2300 	strex	r3, r2, [r1]
 80068dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80068de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d1e6      	bne.n	80068b2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2220      	movs	r2, #32
 80068e8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068f2:	2303      	movs	r3, #3
 80068f4:	e062      	b.n	80069bc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f003 0304 	and.w	r3, r3, #4
 8006900:	2b04      	cmp	r3, #4
 8006902:	d149      	bne.n	8006998 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006904:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800690c:	2200      	movs	r2, #0
 800690e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 f856 	bl	80069c4 <UART_WaitOnFlagUntilTimeout>
 8006918:	4603      	mov	r3, r0
 800691a:	2b00      	cmp	r3, #0
 800691c:	d03c      	beq.n	8006998 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006926:	e853 3f00 	ldrex	r3, [r3]
 800692a:	623b      	str	r3, [r7, #32]
   return(result);
 800692c:	6a3b      	ldr	r3, [r7, #32]
 800692e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006932:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	461a      	mov	r2, r3
 800693a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800693c:	633b      	str	r3, [r7, #48]	@ 0x30
 800693e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006940:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006942:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006944:	e841 2300 	strex	r3, r2, [r1]
 8006948:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800694a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800694c:	2b00      	cmp	r3, #0
 800694e:	d1e6      	bne.n	800691e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	3308      	adds	r3, #8
 8006956:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	e853 3f00 	ldrex	r3, [r3]
 800695e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f023 0301 	bic.w	r3, r3, #1
 8006966:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	3308      	adds	r3, #8
 800696e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006970:	61fa      	str	r2, [r7, #28]
 8006972:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006974:	69b9      	ldr	r1, [r7, #24]
 8006976:	69fa      	ldr	r2, [r7, #28]
 8006978:	e841 2300 	strex	r3, r2, [r1]
 800697c:	617b      	str	r3, [r7, #20]
   return(result);
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1e5      	bne.n	8006950 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2220      	movs	r2, #32
 8006988:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006994:	2303      	movs	r3, #3
 8006996:	e011      	b.n	80069bc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2220      	movs	r2, #32
 800699c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2220      	movs	r2, #32
 80069a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80069ba:	2300      	movs	r3, #0
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3758      	adds	r7, #88	@ 0x58
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}

080069c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	60b9      	str	r1, [r7, #8]
 80069ce:	603b      	str	r3, [r7, #0]
 80069d0:	4613      	mov	r3, r2
 80069d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069d4:	e04f      	b.n	8006a76 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069d6:	69bb      	ldr	r3, [r7, #24]
 80069d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069dc:	d04b      	beq.n	8006a76 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069de:	f7fb fa83 	bl	8001ee8 <HAL_GetTick>
 80069e2:	4602      	mov	r2, r0
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	1ad3      	subs	r3, r2, r3
 80069e8:	69ba      	ldr	r2, [r7, #24]
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d302      	bcc.n	80069f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d101      	bne.n	80069f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80069f4:	2303      	movs	r3, #3
 80069f6:	e04e      	b.n	8006a96 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 0304 	and.w	r3, r3, #4
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d037      	beq.n	8006a76 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	2b80      	cmp	r3, #128	@ 0x80
 8006a0a:	d034      	beq.n	8006a76 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	2b40      	cmp	r3, #64	@ 0x40
 8006a10:	d031      	beq.n	8006a76 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	69db      	ldr	r3, [r3, #28]
 8006a18:	f003 0308 	and.w	r3, r3, #8
 8006a1c:	2b08      	cmp	r3, #8
 8006a1e:	d110      	bne.n	8006a42 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	2208      	movs	r2, #8
 8006a26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a28:	68f8      	ldr	r0, [r7, #12]
 8006a2a:	f000 f838 	bl	8006a9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2208      	movs	r2, #8
 8006a32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e029      	b.n	8006a96 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	69db      	ldr	r3, [r3, #28]
 8006a48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a50:	d111      	bne.n	8006a76 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006a5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a5c:	68f8      	ldr	r0, [r7, #12]
 8006a5e:	f000 f81e 	bl	8006a9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2220      	movs	r2, #32
 8006a66:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006a72:	2303      	movs	r3, #3
 8006a74:	e00f      	b.n	8006a96 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	69da      	ldr	r2, [r3, #28]
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	4013      	ands	r3, r2
 8006a80:	68ba      	ldr	r2, [r7, #8]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	bf0c      	ite	eq
 8006a86:	2301      	moveq	r3, #1
 8006a88:	2300      	movne	r3, #0
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	461a      	mov	r2, r3
 8006a8e:	79fb      	ldrb	r3, [r7, #7]
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d0a0      	beq.n	80069d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3710      	adds	r7, #16
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}

08006a9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a9e:	b480      	push	{r7}
 8006aa0:	b095      	sub	sp, #84	@ 0x54
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aae:	e853 3f00 	ldrex	r3, [r3]
 8006ab2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ac4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ac6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006aca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006acc:	e841 2300 	strex	r3, r2, [r1]
 8006ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d1e6      	bne.n	8006aa6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	3308      	adds	r3, #8
 8006ade:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae0:	6a3b      	ldr	r3, [r7, #32]
 8006ae2:	e853 3f00 	ldrex	r3, [r3]
 8006ae6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ae8:	69fb      	ldr	r3, [r7, #28]
 8006aea:	f023 0301 	bic.w	r3, r3, #1
 8006aee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	3308      	adds	r3, #8
 8006af6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006af8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006afa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006afe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b00:	e841 2300 	strex	r3, r2, [r1]
 8006b04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d1e5      	bne.n	8006ad8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d118      	bne.n	8006b46 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	e853 3f00 	ldrex	r3, [r3]
 8006b20:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	f023 0310 	bic.w	r3, r3, #16
 8006b28:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	461a      	mov	r2, r3
 8006b30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b32:	61bb      	str	r3, [r7, #24]
 8006b34:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b36:	6979      	ldr	r1, [r7, #20]
 8006b38:	69ba      	ldr	r2, [r7, #24]
 8006b3a:	e841 2300 	strex	r3, r2, [r1]
 8006b3e:	613b      	str	r3, [r7, #16]
   return(result);
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d1e6      	bne.n	8006b14 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2220      	movs	r2, #32
 8006b4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2200      	movs	r2, #0
 8006b52:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006b5a:	bf00      	nop
 8006b5c:	3754      	adds	r7, #84	@ 0x54
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b64:	4770      	bx	lr

08006b66 <memset>:
 8006b66:	4402      	add	r2, r0
 8006b68:	4603      	mov	r3, r0
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d100      	bne.n	8006b70 <memset+0xa>
 8006b6e:	4770      	bx	lr
 8006b70:	f803 1b01 	strb.w	r1, [r3], #1
 8006b74:	e7f9      	b.n	8006b6a <memset+0x4>
	...

08006b78 <__libc_init_array>:
 8006b78:	b570      	push	{r4, r5, r6, lr}
 8006b7a:	4d0d      	ldr	r5, [pc, #52]	@ (8006bb0 <__libc_init_array+0x38>)
 8006b7c:	4c0d      	ldr	r4, [pc, #52]	@ (8006bb4 <__libc_init_array+0x3c>)
 8006b7e:	1b64      	subs	r4, r4, r5
 8006b80:	10a4      	asrs	r4, r4, #2
 8006b82:	2600      	movs	r6, #0
 8006b84:	42a6      	cmp	r6, r4
 8006b86:	d109      	bne.n	8006b9c <__libc_init_array+0x24>
 8006b88:	4d0b      	ldr	r5, [pc, #44]	@ (8006bb8 <__libc_init_array+0x40>)
 8006b8a:	4c0c      	ldr	r4, [pc, #48]	@ (8006bbc <__libc_init_array+0x44>)
 8006b8c:	f000 f826 	bl	8006bdc <_init>
 8006b90:	1b64      	subs	r4, r4, r5
 8006b92:	10a4      	asrs	r4, r4, #2
 8006b94:	2600      	movs	r6, #0
 8006b96:	42a6      	cmp	r6, r4
 8006b98:	d105      	bne.n	8006ba6 <__libc_init_array+0x2e>
 8006b9a:	bd70      	pop	{r4, r5, r6, pc}
 8006b9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ba0:	4798      	blx	r3
 8006ba2:	3601      	adds	r6, #1
 8006ba4:	e7ee      	b.n	8006b84 <__libc_init_array+0xc>
 8006ba6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006baa:	4798      	blx	r3
 8006bac:	3601      	adds	r6, #1
 8006bae:	e7f2      	b.n	8006b96 <__libc_init_array+0x1e>
 8006bb0:	080307e0 	.word	0x080307e0
 8006bb4:	080307e0 	.word	0x080307e0
 8006bb8:	080307e0 	.word	0x080307e0
 8006bbc:	080307e4 	.word	0x080307e4

08006bc0 <memcpy>:
 8006bc0:	440a      	add	r2, r1
 8006bc2:	4291      	cmp	r1, r2
 8006bc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006bc8:	d100      	bne.n	8006bcc <memcpy+0xc>
 8006bca:	4770      	bx	lr
 8006bcc:	b510      	push	{r4, lr}
 8006bce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bd6:	4291      	cmp	r1, r2
 8006bd8:	d1f9      	bne.n	8006bce <memcpy+0xe>
 8006bda:	bd10      	pop	{r4, pc}

08006bdc <_init>:
 8006bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bde:	bf00      	nop
 8006be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006be2:	bc08      	pop	{r3}
 8006be4:	469e      	mov	lr, r3
 8006be6:	4770      	bx	lr

08006be8 <_fini>:
 8006be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bea:	bf00      	nop
 8006bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bee:	bc08      	pop	{r3}
 8006bf0:	469e      	mov	lr, r3
 8006bf2:	4770      	bx	lr
