eth_phy_10g: eth_phy_10g, 
eth_xcvr_phy_wrapper__parameterized0__xdcDup__2: eth_xcvr_phy_wrapper__parameterized0__xdcDup__2__GC0, eth_phy_10g, 
eth_xcvr_phy_wrapper__parameterized0: eth_xcvr_phy_wrapper__parameterized0__GC0, eth_phy_10g, 
eth_xcvr_phy_wrapper__parameterized0__xdcDup__3: eth_xcvr_phy_wrapper__parameterized0__xdcDup__3__GC0, eth_phy_10g, 
eth_xcvr_phy_wrapper: eth_xcvr_phy_wrapper__GC0, eth_phy_10g, 
eth_xcvr_phy_wrapper__parameterized0__xdcDup__5: eth_xcvr_phy_wrapper__parameterized0__xdcDup__5__GC0, eth_phy_10g, 
eth_xcvr_phy_wrapper__parameterized0__xdcDup__1: eth_xcvr_phy_wrapper__parameterized0__xdcDup__1__GC0, eth_phy_10g, 
fpga: fpga__GC0, eth_xcvr_phy_quad_wrapper, eth_xcvr_phy_quad_wrapper__xdcDup__1, 
eth_xcvr_phy_quad_wrapper: eth_xcvr_phy_wrapper__parameterized0, eth_xcvr_phy_wrapper__parameterized0__xdcDup__5, eth_xcvr_phy_wrapper__parameterized0__xdcDup__4, eth_xcvr_phy_wrapper, 
eth_xcvr_phy_wrapper__xdcDup__1: eth_xcvr_phy_wrapper__xdcDup__1__GC0, eth_phy_10g, 
eth_xcvr_phy_wrapper__parameterized0__xdcDup__4: eth_xcvr_phy_wrapper__parameterized0__xdcDup__4__GC0, eth_phy_10g, 
eth_xcvr_phy_quad_wrapper__xdcDup__1: eth_xcvr_phy_wrapper__parameterized0__xdcDup__3, eth_xcvr_phy_wrapper__parameterized0__xdcDup__2, eth_xcvr_phy_wrapper__parameterized0__xdcDup__1, eth_xcvr_phy_wrapper__xdcDup__1, 
