Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jun  8 13:56:45 2021
| Host         : DESKTOP-5RDIS3H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: kb/ps2_rx_unit/n_reg_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: kb/ps2_rx_unit/n_reg_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: kb/ps2_rx_unit/n_reg_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: kb/ps2_rx_unit/n_reg_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: kb/ps2_rx_unit/state_reg_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: ktp/note_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: ktp/note_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: ktp/note_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: ktp/note_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: ktp/note_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: ktp/note_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pianodc/LED_BCD_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pianodc/LED_BCD_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pianodc/LED_BCD_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pianodc/LED_BCD_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pianodc/LED_BCD_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pianodc/refresh_counter_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pianodc/refresh_counter_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pianodc/refresh_counter_reg[19]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.643        0.000                      0                   76        0.152        0.000                      0                   76        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.643        0.000                      0                   76        0.152        0.000                      0                   76        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 pianosc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pianosc/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 2.123ns (39.735%)  route 3.220ns (60.265%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.613     5.215    pianosc/CLK
    SLICE_X9Y122         FDRE                                         r  pianosc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  pianosc/count_reg[2]/Q
                         net (fo=8, routed)           0.919     6.590    pianosc/count_reg[2]
    SLICE_X8Y122         LUT4 (Prop_lut4_I3_O)        0.146     6.736 f  pianosc/audio_i_3/O
                         net (fo=5, routed)           0.798     7.535    pianosc/audio_i_3_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.328     7.863 r  pianosc/count[4]_i_10/O
                         net (fo=8, routed)           0.879     8.741    pianosc/count[4]_i_10_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  pianosc/count[4]_i_4/O
                         net (fo=1, routed)           0.615     9.480    pianosc/count[4]_i_4_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.987 r  pianosc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    pianosc/count_reg[4]_i_1_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  pianosc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.110    pianosc/count_reg[8]_i_1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  pianosc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    pianosc/count_reg[12]_i_1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.558 r  pianosc/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.558    pianosc/count_reg[16]_i_1_n_6
    SLICE_X9Y126         FDRE                                         r  pianosc/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.493    14.915    pianosc/CLK
    SLICE_X9Y126         FDRE                                         r  pianosc/count_reg[17]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X9Y126         FDRE (Setup_fdre_C_D)        0.062    15.201    pianosc/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 pianosc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pianosc/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 2.028ns (38.644%)  route 3.220ns (61.356%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.613     5.215    pianosc/CLK
    SLICE_X9Y122         FDRE                                         r  pianosc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  pianosc/count_reg[2]/Q
                         net (fo=8, routed)           0.919     6.590    pianosc/count_reg[2]
    SLICE_X8Y122         LUT4 (Prop_lut4_I3_O)        0.146     6.736 f  pianosc/audio_i_3/O
                         net (fo=5, routed)           0.798     7.535    pianosc/audio_i_3_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.328     7.863 r  pianosc/count[4]_i_10/O
                         net (fo=8, routed)           0.879     8.741    pianosc/count[4]_i_10_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  pianosc/count[4]_i_4/O
                         net (fo=1, routed)           0.615     9.480    pianosc/count[4]_i_4_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.987 r  pianosc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    pianosc/count_reg[4]_i_1_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  pianosc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.110    pianosc/count_reg[8]_i_1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  pianosc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    pianosc/count_reg[12]_i_1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.463 r  pianosc/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.463    pianosc/count_reg[16]_i_1_n_5
    SLICE_X9Y126         FDRE                                         r  pianosc/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.493    14.915    pianosc/CLK
    SLICE_X9Y126         FDRE                                         r  pianosc/count_reg[18]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X9Y126         FDRE (Setup_fdre_C_D)        0.062    15.201    pianosc/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 pianosc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pianosc/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 2.012ns (38.456%)  route 3.220ns (61.544%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.613     5.215    pianosc/CLK
    SLICE_X9Y122         FDRE                                         r  pianosc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  pianosc/count_reg[2]/Q
                         net (fo=8, routed)           0.919     6.590    pianosc/count_reg[2]
    SLICE_X8Y122         LUT4 (Prop_lut4_I3_O)        0.146     6.736 f  pianosc/audio_i_3/O
                         net (fo=5, routed)           0.798     7.535    pianosc/audio_i_3_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.328     7.863 r  pianosc/count[4]_i_10/O
                         net (fo=8, routed)           0.879     8.741    pianosc/count[4]_i_10_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  pianosc/count[4]_i_4/O
                         net (fo=1, routed)           0.615     9.480    pianosc/count[4]_i_4_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.987 r  pianosc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    pianosc/count_reg[4]_i_1_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  pianosc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.110    pianosc/count_reg[8]_i_1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  pianosc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    pianosc/count_reg[12]_i_1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.447 r  pianosc/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.447    pianosc/count_reg[16]_i_1_n_7
    SLICE_X9Y126         FDRE                                         r  pianosc/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.493    14.915    pianosc/CLK
    SLICE_X9Y126         FDRE                                         r  pianosc/count_reg[16]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X9Y126         FDRE (Setup_fdre_C_D)        0.062    15.201    pianosc/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 pianosc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pianosc/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 2.009ns (38.421%)  route 3.220ns (61.579%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.613     5.215    pianosc/CLK
    SLICE_X9Y122         FDRE                                         r  pianosc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  pianosc/count_reg[2]/Q
                         net (fo=8, routed)           0.919     6.590    pianosc/count_reg[2]
    SLICE_X8Y122         LUT4 (Prop_lut4_I3_O)        0.146     6.736 f  pianosc/audio_i_3/O
                         net (fo=5, routed)           0.798     7.535    pianosc/audio_i_3_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.328     7.863 r  pianosc/count[4]_i_10/O
                         net (fo=8, routed)           0.879     8.741    pianosc/count[4]_i_10_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  pianosc/count[4]_i_4/O
                         net (fo=1, routed)           0.615     9.480    pianosc/count[4]_i_4_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.987 r  pianosc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    pianosc/count_reg[4]_i_1_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  pianosc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.110    pianosc/count_reg[8]_i_1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.444 r  pianosc/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.444    pianosc/count_reg[12]_i_1_n_6
    SLICE_X9Y125         FDRE                                         r  pianosc/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.491    14.913    pianosc/CLK
    SLICE_X9Y125         FDRE                                         r  pianosc/count_reg[13]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X9Y125         FDRE (Setup_fdre_C_D)        0.062    15.199    pianosc/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 pianosc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pianosc/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 1.988ns (38.173%)  route 3.220ns (61.827%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.613     5.215    pianosc/CLK
    SLICE_X9Y122         FDRE                                         r  pianosc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  pianosc/count_reg[2]/Q
                         net (fo=8, routed)           0.919     6.590    pianosc/count_reg[2]
    SLICE_X8Y122         LUT4 (Prop_lut4_I3_O)        0.146     6.736 f  pianosc/audio_i_3/O
                         net (fo=5, routed)           0.798     7.535    pianosc/audio_i_3_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.328     7.863 r  pianosc/count[4]_i_10/O
                         net (fo=8, routed)           0.879     8.741    pianosc/count[4]_i_10_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  pianosc/count[4]_i_4/O
                         net (fo=1, routed)           0.615     9.480    pianosc/count[4]_i_4_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.987 r  pianosc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    pianosc/count_reg[4]_i_1_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  pianosc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.110    pianosc/count_reg[8]_i_1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.423 r  pianosc/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.423    pianosc/count_reg[12]_i_1_n_4
    SLICE_X9Y125         FDRE                                         r  pianosc/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.491    14.913    pianosc/CLK
    SLICE_X9Y125         FDRE                                         r  pianosc/count_reg[15]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X9Y125         FDRE (Setup_fdre_C_D)        0.062    15.199    pianosc/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 pianosc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pianosc/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.914ns (37.281%)  route 3.220ns (62.719%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.613     5.215    pianosc/CLK
    SLICE_X9Y122         FDRE                                         r  pianosc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  pianosc/count_reg[2]/Q
                         net (fo=8, routed)           0.919     6.590    pianosc/count_reg[2]
    SLICE_X8Y122         LUT4 (Prop_lut4_I3_O)        0.146     6.736 f  pianosc/audio_i_3/O
                         net (fo=5, routed)           0.798     7.535    pianosc/audio_i_3_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.328     7.863 r  pianosc/count[4]_i_10/O
                         net (fo=8, routed)           0.879     8.741    pianosc/count[4]_i_10_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  pianosc/count[4]_i_4/O
                         net (fo=1, routed)           0.615     9.480    pianosc/count[4]_i_4_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.987 r  pianosc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    pianosc/count_reg[4]_i_1_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  pianosc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.110    pianosc/count_reg[8]_i_1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.349 r  pianosc/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.349    pianosc/count_reg[12]_i_1_n_5
    SLICE_X9Y125         FDRE                                         r  pianosc/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.491    14.913    pianosc/CLK
    SLICE_X9Y125         FDRE                                         r  pianosc/count_reg[14]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X9Y125         FDRE (Setup_fdre_C_D)        0.062    15.199    pianosc/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 pianosc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pianosc/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.898ns (37.085%)  route 3.220ns (62.915%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.613     5.215    pianosc/CLK
    SLICE_X9Y122         FDRE                                         r  pianosc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  pianosc/count_reg[2]/Q
                         net (fo=8, routed)           0.919     6.590    pianosc/count_reg[2]
    SLICE_X8Y122         LUT4 (Prop_lut4_I3_O)        0.146     6.736 f  pianosc/audio_i_3/O
                         net (fo=5, routed)           0.798     7.535    pianosc/audio_i_3_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.328     7.863 r  pianosc/count[4]_i_10/O
                         net (fo=8, routed)           0.879     8.741    pianosc/count[4]_i_10_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  pianosc/count[4]_i_4/O
                         net (fo=1, routed)           0.615     9.480    pianosc/count[4]_i_4_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.987 r  pianosc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    pianosc/count_reg[4]_i_1_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  pianosc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.110    pianosc/count_reg[8]_i_1_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.333 r  pianosc/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.333    pianosc/count_reg[12]_i_1_n_7
    SLICE_X9Y125         FDRE                                         r  pianosc/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.491    14.913    pianosc/CLK
    SLICE_X9Y125         FDRE                                         r  pianosc/count_reg[12]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X9Y125         FDRE (Setup_fdre_C_D)        0.062    15.199    pianosc/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 pianosc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pianosc/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 1.895ns (37.114%)  route 3.211ns (62.886%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.613     5.215    pianosc/CLK
    SLICE_X9Y122         FDRE                                         r  pianosc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  pianosc/count_reg[2]/Q
                         net (fo=8, routed)           0.919     6.590    pianosc/count_reg[2]
    SLICE_X8Y122         LUT4 (Prop_lut4_I3_O)        0.146     6.736 f  pianosc/audio_i_3/O
                         net (fo=5, routed)           0.798     7.535    pianosc/audio_i_3_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.328     7.863 r  pianosc/count[4]_i_10/O
                         net (fo=8, routed)           0.879     8.741    pianosc/count[4]_i_10_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  pianosc/count[4]_i_4/O
                         net (fo=1, routed)           0.615     9.480    pianosc/count[4]_i_4_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.987 r  pianosc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    pianosc/count_reg[4]_i_1_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.321 r  pianosc/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.321    pianosc/count_reg[8]_i_1_n_6
    SLICE_X9Y124         FDRE                                         r  pianosc/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.491    14.913    pianosc/CLK
    SLICE_X9Y124         FDRE                                         r  pianosc/count_reg[9]/C
                         clock pessimism              0.277    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.062    15.217    pianosc/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 pianosc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pianosc/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.874ns (36.854%)  route 3.211ns (63.146%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.613     5.215    pianosc/CLK
    SLICE_X9Y122         FDRE                                         r  pianosc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  pianosc/count_reg[2]/Q
                         net (fo=8, routed)           0.919     6.590    pianosc/count_reg[2]
    SLICE_X8Y122         LUT4 (Prop_lut4_I3_O)        0.146     6.736 f  pianosc/audio_i_3/O
                         net (fo=5, routed)           0.798     7.535    pianosc/audio_i_3_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.328     7.863 r  pianosc/count[4]_i_10/O
                         net (fo=8, routed)           0.879     8.741    pianosc/count[4]_i_10_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  pianosc/count[4]_i_4/O
                         net (fo=1, routed)           0.615     9.480    pianosc/count[4]_i_4_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.987 r  pianosc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    pianosc/count_reg[4]_i_1_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.300 r  pianosc/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.300    pianosc/count_reg[8]_i_1_n_4
    SLICE_X9Y124         FDRE                                         r  pianosc/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.491    14.913    pianosc/CLK
    SLICE_X9Y124         FDRE                                         r  pianosc/count_reg[11]/C
                         clock pessimism              0.277    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.062    15.217    pianosc/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 pianosc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pianosc/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.800ns (35.922%)  route 3.211ns (64.078%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.613     5.215    pianosc/CLK
    SLICE_X9Y122         FDRE                                         r  pianosc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  pianosc/count_reg[2]/Q
                         net (fo=8, routed)           0.919     6.590    pianosc/count_reg[2]
    SLICE_X8Y122         LUT4 (Prop_lut4_I3_O)        0.146     6.736 f  pianosc/audio_i_3/O
                         net (fo=5, routed)           0.798     7.535    pianosc/audio_i_3_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.328     7.863 r  pianosc/count[4]_i_10/O
                         net (fo=8, routed)           0.879     8.741    pianosc/count[4]_i_10_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  pianosc/count[4]_i_4/O
                         net (fo=1, routed)           0.615     9.480    pianosc/count[4]_i_4_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.987 r  pianosc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    pianosc/count_reg[4]_i_1_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.226 r  pianosc/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.226    pianosc/count_reg[8]_i_1_n_5
    SLICE_X9Y124         FDRE                                         r  pianosc/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.491    14.913    pianosc/CLK
    SLICE_X9Y124         FDRE                                         r  pianosc/count_reg[10]/C
                         clock pessimism              0.277    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.062    15.217    pianosc/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  4.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 kb/ps2_rx_unit/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/ps2_rx_unit/state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.557     1.476    kb/ps2_rx_unit/CLK
    SLICE_X15Y123        FDCE                                         r  kb/ps2_rx_unit/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  kb/ps2_rx_unit/n_reg_reg[1]/Q
                         net (fo=5, routed)           0.099     1.717    kb/ps2_rx_unit/n_reg_reg[1]
    SLICE_X14Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.762 r  kb/ps2_rx_unit/state_reg_i_1/O
                         net (fo=1, routed)           0.000     1.762    kb/ps2_rx_unit/state_reg_i_1_n_0
    SLICE_X14Y123        FDCE                                         r  kb/ps2_rx_unit/state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.825     1.990    kb/ps2_rx_unit/CLK
    SLICE_X14Y123        FDCE                                         r  kb/ps2_rx_unit/state_reg_reg/C
                         clock pessimism             -0.500     1.489    
    SLICE_X14Y123        FDCE (Hold_fdce_C_D)         0.120     1.609    kb/ps2_rx_unit/state_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 kb/ps2_rx_unit/d_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/ps2_rx_unit/d_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.559     1.478    kb/ps2_rx_unit/CLK
    SLICE_X14Y121        FDCE                                         r  kb/ps2_rx_unit/d_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y121        FDCE (Prop_fdce_C_Q)         0.164     1.642 r  kb/ps2_rx_unit/d_reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.698    kb/ps2_rx_unit/d_reg_reg_n_0_[10]
    SLICE_X14Y121        FDCE                                         r  kb/ps2_rx_unit/d_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.828     1.993    kb/ps2_rx_unit/CLK
    SLICE_X14Y121        FDCE                                         r  kb/ps2_rx_unit/d_reg_reg[9]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X14Y121        FDCE (Hold_fdce_C_D)         0.060     1.538    kb/ps2_rx_unit/d_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 kb/ps2_rx_unit/filter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/ps2_rx_unit/f_val_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.556     1.475    kb/ps2_rx_unit/CLK
    SLICE_X15Y124        FDCE                                         r  kb/ps2_rx_unit/filter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y124        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kb/ps2_rx_unit/filter_reg_reg[0]/Q
                         net (fo=3, routed)           0.109     1.726    kb/ps2_rx_unit/filter_reg_reg_n_0_[0]
    SLICE_X14Y124        LUT5 (Prop_lut5_I3_O)        0.045     1.771 r  kb/ps2_rx_unit/f_val_reg_i_1/O
                         net (fo=1, routed)           0.000     1.771    kb/ps2_rx_unit/f_val_reg_i_1_n_0
    SLICE_X14Y124        FDCE                                         r  kb/ps2_rx_unit/f_val_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.824     1.989    kb/ps2_rx_unit/CLK
    SLICE_X14Y124        FDCE                                         r  kb/ps2_rx_unit/f_val_reg_reg/C
                         clock pessimism             -0.500     1.488    
    SLICE_X14Y124        FDCE (Hold_fdce_C_D)         0.120     1.608    kb/ps2_rx_unit/f_val_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 kb/ps2_rx_unit/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/ps2_rx_unit/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.557     1.476    kb/ps2_rx_unit/CLK
    SLICE_X14Y123        FDCE                                         r  kb/ps2_rx_unit/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDCE (Prop_fdce_C_Q)         0.164     1.640 r  kb/ps2_rx_unit/state_reg_reg/Q
                         net (fo=7, routed)           0.117     1.757    kb/ps2_rx_unit/state_reg
    SLICE_X15Y123        LUT4 (Prop_lut4_I3_O)        0.048     1.805 r  kb/ps2_rx_unit/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    kb/ps2_rx_unit/n_next[2]
    SLICE_X15Y123        FDCE                                         r  kb/ps2_rx_unit/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.825     1.990    kb/ps2_rx_unit/CLK
    SLICE_X15Y123        FDCE                                         r  kb/ps2_rx_unit/n_reg_reg[2]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X15Y123        FDCE (Hold_fdce_C_D)         0.107     1.596    kb/ps2_rx_unit/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 kb/ps2_rx_unit/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/ps2_rx_unit/n_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.557     1.476    kb/ps2_rx_unit/CLK
    SLICE_X14Y123        FDCE                                         r  kb/ps2_rx_unit/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDCE (Prop_fdce_C_Q)         0.164     1.640 r  kb/ps2_rx_unit/state_reg_reg/Q
                         net (fo=7, routed)           0.118     1.758    kb/ps2_rx_unit/state_reg
    SLICE_X15Y123        LUT2 (Prop_lut2_I0_O)        0.045     1.803 r  kb/ps2_rx_unit/n_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    kb/ps2_rx_unit/n_reg[0]_i_1_n_0
    SLICE_X15Y123        FDCE                                         r  kb/ps2_rx_unit/n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.825     1.990    kb/ps2_rx_unit/CLK
    SLICE_X15Y123        FDCE                                         r  kb/ps2_rx_unit/n_reg_reg[0]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X15Y123        FDCE (Hold_fdce_C_D)         0.092     1.581    kb/ps2_rx_unit/n_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 kb/ps2_rx_unit/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/ps2_rx_unit/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.557     1.476    kb/ps2_rx_unit/CLK
    SLICE_X14Y123        FDCE                                         r  kb/ps2_rx_unit/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDCE (Prop_fdce_C_Q)         0.164     1.640 f  kb/ps2_rx_unit/state_reg_reg/Q
                         net (fo=7, routed)           0.117     1.757    kb/ps2_rx_unit/state_reg
    SLICE_X15Y123        LUT3 (Prop_lut3_I0_O)        0.045     1.802 r  kb/ps2_rx_unit/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    kb/ps2_rx_unit/n_next[1]
    SLICE_X15Y123        FDCE                                         r  kb/ps2_rx_unit/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.825     1.990    kb/ps2_rx_unit/CLK
    SLICE_X15Y123        FDCE                                         r  kb/ps2_rx_unit/n_reg_reg[1]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X15Y123        FDCE (Hold_fdce_C_D)         0.091     1.580    kb/ps2_rx_unit/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 kb/ps2_rx_unit/d_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/ps2_rx_unit/d_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.999%)  route 0.166ns (54.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.559     1.478    kb/ps2_rx_unit/CLK
    SLICE_X13Y121        FDCE                                         r  kb/ps2_rx_unit/d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  kb/ps2_rx_unit/d_reg_reg[2]/Q
                         net (fo=13, routed)          0.166     1.785    kb/ps2_rx_unit/Q[1]
    SLICE_X14Y121        FDCE                                         r  kb/ps2_rx_unit/d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.828     1.993    kb/ps2_rx_unit/CLK
    SLICE_X14Y121        FDCE                                         r  kb/ps2_rx_unit/d_reg_reg[1]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X14Y121        FDCE (Hold_fdce_C_D)         0.052     1.544    kb/ps2_rx_unit/d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pianodc/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pianodc/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.557     1.476    pianodc/CLK
    SLICE_X13Y126        FDRE                                         r  pianodc/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pianodc/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.726    pianodc/refresh_counter_reg_n_0_[11]
    SLICE_X13Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  pianodc/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    pianodc/refresh_counter_reg[8]_i_1_n_4
    SLICE_X13Y126        FDRE                                         r  pianodc/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.825     1.990    pianodc/CLK
    SLICE_X13Y126        FDRE                                         r  pianodc/refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X13Y126        FDRE (Hold_fdre_C_D)         0.105     1.581    pianodc/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pianodc/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pianodc/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.559     1.478    pianodc/CLK
    SLICE_X13Y127        FDRE                                         r  pianodc/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pianodc/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.728    pianodc/refresh_counter_reg_n_0_[15]
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  pianodc/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    pianodc/refresh_counter_reg[12]_i_1_n_4
    SLICE_X13Y127        FDRE                                         r  pianodc/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.827     1.992    pianodc/CLK
    SLICE_X13Y127        FDRE                                         r  pianodc/refresh_counter_reg[15]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.105     1.583    pianodc/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pianodc/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pianodc/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.556     1.475    pianodc/CLK
    SLICE_X13Y124        FDRE                                         r  pianodc/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pianodc/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.725    pianodc/refresh_counter_reg_n_0_[3]
    SLICE_X13Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  pianodc/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    pianodc/refresh_counter_reg[0]_i_1_n_4
    SLICE_X13Y124        FDRE                                         r  pianodc/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.824     1.989    pianodc/CLK
    SLICE_X13Y124        FDRE                                         r  pianodc/refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X13Y124        FDRE (Hold_fdre_C_D)         0.105     1.580    pianodc/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y121   kb/ps2_rx_unit/d_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y121   kb/ps2_rx_unit/d_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y121   kb/ps2_rx_unit/d_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y121   kb/ps2_rx_unit/d_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y121   kb/ps2_rx_unit/d_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y121   kb/ps2_rx_unit/d_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y121   kb/ps2_rx_unit/d_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y121   kb/ps2_rx_unit/d_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y121   kb/ps2_rx_unit/d_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y135    pianosc/audio_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y124   kb/ps2_rx_unit/filter_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y124   pianodc/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y124   pianodc/refresh_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y124   pianodc/refresh_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y124   pianodc/refresh_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y125   pianodc/refresh_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y125   pianodc/refresh_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y125   pianodc/refresh_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y125   pianodc/refresh_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y123   kb/ps2_rx_unit/filter_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y123   kb/ps2_rx_unit/filter_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y123   kb/ps2_rx_unit/filter_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y123   kb/ps2_rx_unit/filter_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y123   kb/ps2_rx_unit/n_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y123   kb/ps2_rx_unit/n_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y123   kb/ps2_rx_unit/n_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y123   kb/ps2_rx_unit/n_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y123   kb/ps2_rx_unit/state_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y126   pianodc/refresh_counter_reg[10]/C



