Saisanthosh Balakrishnan , Ravi Rajwar , Mike Upton , Konrad Lai, The Impact of Performance Asymmetry in Emerging Multicore Architectures, Proceedings of the 32nd annual international symposium on Computer Architecture, p.506-517, June 04-08, 2005[doi>10.1109/ISCA.2005.51]
}}OpenMP Architecture Review Board. 2005. OpenMP application program interface.
}}Borkar, S. Y. 2005. Platform 2015: Intel processor and platform evolution for the next decade. Intel White Paper.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, ACM SIGARCH Computer Architecture News, v.28 n.2, p.83-94, May 2000[doi>10.1145/342001.339657]
T. D. Burd , R. W. Brodersen, Energy efficient CMOS microprocessor design, Proceedings of the 28th Hawaii International Conference on System Sciences, p.288, January 04-07, 1995
Francisco J. Cazorla , Alex Ramirez , Mateo Valero , Enrique Fernandez, Dynamically Controlled Resource Allocation in SMT Processors, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.171-182, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.17]
Qiong Cai , José González , Ryan Rakvic , Grigorios Magklis , Pedro Chaparro , Antonio González, Meeting points: using thread criticality to adapt multicore hardware to parallel regions, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454149]
T. J. Chaney , C. E. Molnar, Anomalous Behavior of Synchronizer and Arbiter Circuits, IEEE Transactions on Computers, v.22 n.4, p.421-422, April 1973[doi>10.1109/T-C.1973.223730]
P. Chaparro , J. Gonzalez , G. Magklis , Cai Qiong , A. Gonzalez, Understanding the Thermal Implications of Multi-Core Architectures, IEEE Transactions on Parallel and Distributed Systems, v.18 n.8, p.1055-1065, August 2007[doi>10.1109/TPDS.2007.1092]
Tiberiu Chelcea , Steven M. Nowick, Robust interfaces for mixed-timing systems with application to latency-insensitive protocols, Proceedings of the 38th annual Design Automation Conference, p.21-26, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378256]
Ali El-Moursy , David H. Albonesi, Front-End Policies for Improved Issue Efficiency in SMT Processors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.31, February 08-12, 2003
}}Fischer, S. 2007. Technical overview of the 45nm next generation Intel core microarchitecture (Penryn). EMEA Academic Forum.
}}Fischer, T., Desai, J., Doyle, B., Naffziger, A., and Patella, B. 2006. A 90-nm variable frequency clock system for a power-managed Itanium architecture processor. J. Solid-State Circuits, 41.
}}Gochman, S., Ronen, R., Anati, I., Berkovits, A., Kurts, T., Naveh, A., Saeed, A., Sperber, Z., and Valentine, R. 2003. The Intel Pentium m processor: Microarchitecture and performance. Intel Tech. J. 7, 2.
}}Hazucha, P., Karnik, T., Bloechel, B. A., Parsons, C., Finan, D., and Borkar, S. 2005. Area-efficient linear regulator with ultra-fast load regulation. J. Solid-State Circuits, 40.
}}Homayoun, H., Li, K. F., and Rafatirad, S. 2005. Thread scheduling based on low-quality instruction prediction for simultaneous multithreaded processors. In Proceedings of the 3rd International NEWCAS Conference. IEEE, Los Alamitos, CA.
}}Hu, C. 1994. Low-voltage cmos device scaling. In Proceedings of International Solid-State Circuits Conference. IEEE, Los Alamitos, CA.
}}Intel Corporation. 2005. Computer intensive, highly parallel application and uses. Intel Tech. J., 9, 2.
}}Intel Corporation. 2006. Intel's tera-scale research prepares for tens, hundreds of cores.
Anoop Iyer , Diana Marculescu, Power and performance evaluation of globally asynchronous locally synchronous processors, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002[doi>10.1145/545214.545233]
Rohit Jain , Christopher J. Hughes , Sarita V. Adve, Soft Real- Time Scheduling on Simultaneous Multithreaded Processors, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.134, December 03-05, 2002
Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]
Rakesh Kumar , Keith I. Farkas , Norman P. Jouppi , Parthasarathy Ranganathan , Dean M. Tullsen, Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.81, December 03-05, 2003
Rakesh Kumar , Dean M. Tullsen , Parthasarathy Ranganathan , Norman P. Jouppi , Keith I. Farkas, Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance, Proceedings of the 31st annual international symposium on Computer architecture, p.64, June 19-23, 2004, München, Germany
Jian Li , Jose F. Martinez , Michael C. Huang, The Thrifty Barrier: Energy-Aware Synchronization in Shared-Memory Multiprocessors, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.14, February 14-18, 2004[doi>10.1109/HPCA.2004.10018]
Chun Liu , Anand Sivasubramaniam , Mahmut Kandemir , Mary Jane Irwin, Exploiting Barriers to Optimize Power Consumption of CMPs, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers, p.5.1, April 04-08, 2005[doi>10.1109/IPDPS.2005.211]
Jacob R. Lorch , Alan Jay Smith, Improving dynamic voltage scaling algorithms withPACE, Proceedings of the 2001 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.50-61, June 2001, Cambridge, Massachusetts, USA[doi>10.1145/378420.378429]
Grigorios Magklis , Pedro Chaparro , José González , Antonio González, Independent front-end and back-end dynamic voltage scaling for a GALS microarchitecture, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165586]
Grigorios Magklis , Jose Gonzalez , Antonio Gonzalez, Frontend Frequency-Voltage Adaptation for Optimal Energy-Delay^2, Proceedings of the IEEE International Conference on Computer Design, p.250-255, October 11-13, 2004
Pedro Marcuello , Antonio González , Jordi Tubella, Speculative multithreaded processors, Proceedings of the 12th international conference on Supercomputing, p.77-84, July 1998, Melbourne, Australia[doi>10.1145/277830.277850]
}}Olsson, T., Nilsson, P., Meincke, T., Hemam, A., and Torkelson, M. 2000. A digitally controlled low-power clock multiplier for globally asynchronous locally synchronous designs. In Proceedings of the International Symposium on Computer Architecture. IEEE, Los Alamitos, CA.
Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, ACM SIGPLAN Notices, v.31 n.9, p.2-11, Sept. 1996[doi>10.1145/248209.237140]
Behnam Robatmili , Nasser Yazdani , Somayeh Sardashti , Mehrdad Nourani, Thread-Sensitive Instruction Issue for SMT Processors, IEEE Computer Architecture Letters, v.3 n.1, p.5-5, January 2004[doi>10.1109/L-CA.2004.9]
}}Semeraro, G., Albonesi, D., Magklis, G., Scott, M., Drosho, S., and Dwarkadas, S. 2004. Hiding synchronization delays in a gals processor microarchitecture. In Proceedings of the 10th International Symposium on Asynchronous Circuits and Systems. IEEE, Los Alamitos, CA.
}}Tuck, J., Liu, W., and Torrellas, J. 2007. CAP: Criticality analysis for power-efficient speculative multi-threading. In Proceedings of the International Conference on Computer Design. IEEE, Los Alamitos, CA.
Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, ACM SIGARCH Computer Architecture News, v.24 n.2, p.191-202, May 1996[doi>10.1145/232974.232993]
}}Uhlig, R., Fishtein, R., Gershon, O., Hirsh, I., and Wang, H. 1999. Softsdv: A pre-silicon software development environment for the ia-64 architecture. Intel Tech. J. 3, 4.
Qiang Wu , Philo Juang , Margaret Martonosi , Douglas W. Clark, Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.178-189, February 12-16, 2005[doi>10.1109/HPCA.2005.43]
Weirong Zhu , Juan Del Cuvillo , Guang R. Gao, Performance characteristics of OpenMP language constructs on a many-core-on-a-chip architecture, Proceedings of the 2005 and 2006 international conference on OpenMP shared memory parallel programming, June 01-04, 2005, Eugene, OR, USA
