<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.3 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml telescope.twx telescope.ncd -o telescope.twr telescope.pcf

</twCmdLine><twDesign>telescope.ncd</twDesign><twDesignPath>telescope.ncd</twDesignPath><twPCF>telescope.pcf</twPCF><twPcfPath>telescope.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg676"><twDevName>xc7k160t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.07 2012-10-12</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1668</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>366</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.776</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/ddr_16_1/ddrQ_0 (SLICE_X81Y86.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.612</twSlack><twSrc BELType="FF">qh1/ddr_16_1/make_path[0].slowInstance.iddr_x</twSrc><twDest BELType="FF">qh1/ddr_16_1/ddrQ_0</twDest><twTotPathDel>2.180</twTotPathDel><twClkSkew dest = "0.574" src = "0.747">0.173</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>qh1/ddr_16_1/make_path[0].slowInstance.iddr_x</twSrc><twDest BELType='FF'>qh1/ddr_16_1/ddrQ_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y52.CLKB</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y52.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>qh1/n0060&lt;1&gt;</twComp><twBEL>qh1/ddr_16_1/make_path[0].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y86.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>qh1/ddr_16_1/pddrQ&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>qh1/ddr_16_1/ddrQ_6</twComp><twBEL>qh1/ddr_16_1/ddrQ_0</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.723</twRouteDel><twTotDel>2.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_3 (SLICE_X69Y86.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.769</twSlack><twSrc BELType="FF">qh1/ddr_16_1/make_path[1].slowInstance.iddr_x</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_3</twDest><twTotPathDel>2.076</twTotPathDel><twClkSkew dest = "0.625" src = "0.745">0.120</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>qh1/ddr_16_1/make_path[1].slowInstance.iddr_x</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y94.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>qh1/n0060&lt;3&gt;</twComp><twBEL>qh1/ddr_16_1/make_path[1].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y86.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>qh1/n0060&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_3</twBEL></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>1.626</twRouteDel><twTotDel>2.076</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_1 (SLICE_X69Y86.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.789</twSlack><twSrc BELType="FF">qh1/ddr_16_1/make_path[0].slowInstance.iddr_x</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_1</twDest><twTotPathDel>2.054</twTotPathDel><twClkSkew dest = "0.625" src = "0.747">0.122</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>qh1/ddr_16_1/make_path[0].slowInstance.iddr_x</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y52.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>qh1/n0060&lt;1&gt;</twComp><twBEL>qh1/ddr_16_1/make_path[0].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.592</twDelInfo><twComp>qh1/n0060&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_1</twBEL></twPathDel><twLogDel>0.462</twLogDel><twRouteDel>1.592</twRouteDel><twTotDel>2.054</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X3Y34.ADDRARDADDR12), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="FF">qh1/waverSlow/ctWrCirc_8</twSrc><twDest BELType="RAM">qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.135</twTotPathDel><twClkSkew dest = "0.412" src = "0.339">-0.073</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>qh1/waverSlow/ctWrCirc_8</twSrc><twDest BELType='RAM'>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X59Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>qh1/waverSlow/ctWrCirc&lt;9&gt;</twComp><twBEL>qh1/waverSlow/ctWrCirc_8</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y34.ADDRARDADDR12</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.218</twDelInfo><twComp>qh1/waverSlow/ctWrCirc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y34.RDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>-61.5</twPctLog><twPctRoute>161.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X3Y34.ADDRBWRADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="FF">qh1/waverSlow/ctRdCirc_2</twSrc><twDest BELType="RAM">qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.135</twTotPathDel><twClkSkew dest = "0.409" src = "0.340">-0.069</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>qh1/waverSlow/ctRdCirc_2</twSrc><twDest BELType='RAM'>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X58Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>qh1/waverSlow/ctRdCirc&lt;3&gt;</twComp><twBEL>qh1/waverSlow/ctRdCirc_2</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y34.ADDRBWRADDR6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>qh1/waverSlow/ctRdCirc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y34.WRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>0.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>-48.1</twPctLog><twPctRoute>148.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X3Y34.ADDRBWRADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="FF">qh1/waverSlow/ctRdCirc_3</twSrc><twDest BELType="RAM">qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.135</twTotPathDel><twClkSkew dest = "0.409" src = "0.340">-0.069</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>qh1/waverSlow/ctRdCirc_3</twSrc><twDest BELType='RAM'>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X58Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>qh1/waverSlow/ctRdCirc&lt;3&gt;</twComp><twBEL>qh1/waverSlow/ctRdCirc_3</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y34.ADDRBWRADDR7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>qh1/waverSlow/ctRdCirc&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y34.WRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>0.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>-48.1</twPctLog><twPctRoute>148.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Tbrper_I(Fmax)" slack="8.149" period="10.000" constraintValue="10.000" deviceLimit="1.851" freqLimit="540.249" physResource="qh1/ddr_16_1/bufferR/I" logResource="qh1/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y4.I" clockNet="qh1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="20" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y16.CLKARDCLKL" clockNet="qh1/adcClk"/><twPinLimit anchorID="21" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X3Y16.CLKARDCLKU" clockNet="qh1/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1668</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>367</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.889</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_7 (SLICE_X92Y118.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.083</twSlack><twSrc BELType="FF">q2/ddr_16_1/make_path[3].slowInstance.iddr_x</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_7</twDest><twTotPathDel>1.702</twTotPathDel><twClkSkew dest = "0.565" src = "0.745">0.180</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q2/ddr_16_1/make_path[3].slowInstance.iddr_x</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X1Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y106.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>q2/n0060&lt;7&gt;</twComp><twBEL>q2/ddr_16_1/make_path[3].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y118.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>q2/n0060&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y118.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.042</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q2/n0060&lt;7&gt;_rt</twBEL><twBEL>q2/waverSlow/dataDecim_7</twBEL></twPathDel><twLogDel>0.393</twLogDel><twRouteDel>1.309</twRouteDel><twTotDel>1.702</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_3 (SLICE_X92Y118.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.166</twSlack><twSrc BELType="FF">q2/ddr_16_1/make_path[1].slowInstance.iddr_x</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_3</twDest><twTotPathDel>1.620</twTotPathDel><twClkSkew dest = "0.565" src = "0.744">0.179</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q2/ddr_16_1/make_path[1].slowInstance.iddr_x</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y108.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>q2/n0060&lt;3&gt;</twComp><twBEL>q2/ddr_16_1/make_path[1].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y118.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>q2/n0060&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y118.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q2/waverSlow/dataDecim_3</twBEL></twPathDel><twLogDel>0.432</twLogDel><twRouteDel>1.188</twRouteDel><twTotDel>1.620</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_1 (SLICE_X92Y118.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.214</twSlack><twSrc BELType="FF">q2/ddr_16_1/make_path[0].slowInstance.iddr_x</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_1</twDest><twTotPathDel>1.569</twTotPathDel><twClkSkew dest = "0.565" src = "0.747">0.182</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q2/ddr_16_1/make_path[0].slowInstance.iddr_x</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>q2/n0060&lt;1&gt;</twComp><twBEL>q2/ddr_16_1/make_path[0].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y118.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>q2/n0060&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y118.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q2/waverSlow/dataDecim_1</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>1.127</twRouteDel><twTotDel>1.569</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X6Y47.ADDRBWRADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.048</twSlack><twSrc BELType="FF">q2/waverSlow/ctRdCirc_4</twSrc><twDest BELType="RAM">q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.116</twTotPathDel><twClkSkew dest = "0.366" src = "0.298">-0.068</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>q2/waverSlow/ctRdCirc_4</twSrc><twDest BELType='RAM'>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X97Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>q2/waverSlow/ctRdCirc&lt;7&gt;</twComp><twBEL>q2/waverSlow/ctRdCirc_4</twBEL></twPathDel><twPathDel><twSite>RAMB18_X6Y47.ADDRBWRADDR8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.199</twDelInfo><twComp>q2/waverSlow/ctRdCirc&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X6Y47.CLKBWRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.199</twRouteDel><twTotDel>0.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>-71.6</twPctLog><twPctRoute>171.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X6Y47.ADDRARDADDR4), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">q2/waverSlow/ctWrCirc_0</twSrc><twDest BELType="RAM">q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.121</twTotPathDel><twClkSkew dest = "0.364" src = "0.297">-0.067</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>q2/waverSlow/ctWrCirc_0</twSrc><twDest BELType='RAM'>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X99Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;3&gt;</twComp><twBEL>q2/waverSlow/ctWrCirc_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X6Y47.ADDRARDADDR4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.204</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X6Y47.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>0.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>-68.6</twPctLog><twPctRoute>168.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X6Y22.ADDRARDADDRL10), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="FF">q2/waverSlow/adWrFifo_7</twSrc><twDest BELType="RAM">q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.130</twTotPathDel><twClkSkew dest = "0.368" src = "0.302">-0.066</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>q2/waverSlow/adWrFifo_7</twSrc><twDest BELType='RAM'>q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X96Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>q2/waverSlow/adWrFifo&lt;7&gt;</twComp><twBEL>q2/waverSlow/adWrFifo_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y22.ADDRARDADDRL10</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.213</twDelInfo><twComp>q2/waverSlow/adWrFifo&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X6Y22.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.213</twRouteDel><twTotDel>0.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>-63.8</twPctLog><twPctRoute>163.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbrper_I(Fmax)" slack="8.149" period="10.000" constraintValue="10.000" deviceLimit="1.851" freqLimit="540.249" physResource="q2/ddr_16_1/bufferR/I" logResource="q2/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y11.I" clockNet="q2/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X6Y47.CLKARDCLK" clockNet="q2/adcClk"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X6Y47.CLKBWRCLK" clockNet="q2/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1668</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>366</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.686</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_9 (SLICE_X84Y113.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.657</twSlack><twSrc BELType="FF">q3/ddr_16_1/make_path[4].slowInstance.iddr_x</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_9</twDest><twTotPathDel>2.138</twTotPathDel><twClkSkew dest = "0.574" src = "0.744">0.170</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q3/ddr_16_1/make_path[4].slowInstance.iddr_x</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y142.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>q3/ddrOut_i&lt;9&gt;</twComp><twBEL>q3/ddr_16_1/make_path[4].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y113.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>q3/ddrOut_i&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y113.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q3/waverSlow/dataDecim_9</twBEL></twPathDel><twLogDel>0.462</twLogDel><twRouteDel>1.676</twRouteDel><twTotDel>2.138</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_5 (SLICE_X82Y112.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.733</twSlack><twSrc BELType="FF">q3/ddr_16_1/make_path[2].slowInstance.iddr_x</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_5</twDest><twTotPathDel>2.065</twTotPathDel><twClkSkew dest = "0.574" src = "0.741">0.167</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q3/ddr_16_1/make_path[2].slowInstance.iddr_x</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y136.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>q3/ddrOut_i&lt;5&gt;</twComp><twBEL>q3/ddr_16_1/make_path[2].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y112.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>q3/ddrOut_i&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y112.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;7&gt;</twComp><twBEL>q3/waverSlow/dataDecim_5</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>1.623</twRouteDel><twTotDel>2.065</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_7 (SLICE_X82Y112.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.755</twSlack><twSrc BELType="FF">q3/ddr_16_1/make_path[3].slowInstance.iddr_x</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_7</twDest><twTotPathDel>2.039</twTotPathDel><twClkSkew dest = "0.574" src = "0.745">0.171</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q3/ddr_16_1/make_path[3].slowInstance.iddr_x</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y144.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>q3/ddrOut_i&lt;7&gt;</twComp><twBEL>q3/ddr_16_1/make_path[3].slowInstance.iddr_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y112.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>q3/ddrOut_i&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y112.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;7&gt;</twComp><twBEL>q3/waverSlow/dataDecim_7</twBEL></twPathDel><twLogDel>0.432</twLogDel><twRouteDel>1.607</twRouteDel><twTotDel>2.039</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X5Y45.DIADI6), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.032</twSlack><twSrc BELType="FF">q3/ddr_16_1/ddrQ_6</twSrc><twDest BELType="RAM">q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.132</twTotPathDel><twClkSkew dest = "0.661" src = "0.561">-0.100</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>q3/ddr_16_1/ddrQ_6</twSrc><twDest BELType='RAM'>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X92Y122.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>q3/ddr_16_1/ddrQ_6</twComp><twBEL>q3/ddr_16_1/ddrQ_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y45.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.453</twDelInfo><twComp>q3/ddr_16_1/ddrQ_6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X5Y45.CLKARDCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.453</twRouteDel><twTotDel>0.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>-243.2</twPctLog><twPctRoute>343.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X5Y45.DIADI4), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.056</twSlack><twSrc BELType="FF">q3/ddr_16_1/ddrQ_4</twSrc><twDest BELType="RAM">q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.133</twTotPathDel><twClkSkew dest = "0.372" src = "0.295">-0.077</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>q3/ddr_16_1/ddrQ_4</twSrc><twDest BELType='RAM'>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X92Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>q3/ddr_16_1/ddrQ_6</twComp><twBEL>q3/ddr_16_1/ddrQ_4</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y45.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.311</twDelInfo><twComp>q3/ddr_16_1/ddrQ_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X5Y45.CLKARDCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.178</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>0.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>-133.8</twPctLog><twPctRoute>233.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X5Y45.ADDRBWRADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="FF">q3/waverSlow/ctRdCirc_3</twSrc><twDest BELType="RAM">q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.137</twTotPathDel><twClkSkew dest = "0.375" src = "0.308">-0.067</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>q3/waverSlow/ctRdCirc_3</twSrc><twDest BELType='RAM'>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X86Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>q3/waverSlow/ctRdCirc&lt;3&gt;</twComp><twBEL>q3/waverSlow/ctRdCirc_3</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y45.ADDRBWRADDR7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.202</twDelInfo><twComp>q3/waverSlow/ctRdCirc&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X5Y45.CLKBWRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>-47.4</twPctLog><twPctRoute>147.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tbrper_I(Fmax)" slack="8.149" period="10.000" constraintValue="10.000" deviceLimit="1.851" freqLimit="540.249" physResource="q3/ddr_16_1/bufferR/I" logResource="q3/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y10.I" clockNet="q3/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X5Y20.CLKARDCLKL" clockNet="q3/adcClk"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X5Y20.CLKARDCLKU" clockNet="q3/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;</twConstName><twItemCnt>1309</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>356</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.r_lmk/mw/shiftReg_28 (SLICE_X40Y120.A1), 4 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.829</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/mw/mwCs_FSM_FFd1</twSrc><twDest BELType="FF">make_tel_a.r_lmk/mw/shiftReg_28</twDest><twTotPathDel>3.036</twTotPathDel><twClkSkew dest = "0.550" src = "0.650">0.100</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.r_lmk/mw/mwCs_FSM_FFd1</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_28</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y139.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twComp><twBEL>make_tel_a.r_lmk/mw/mwCs_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y140.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.r_lmk/mw/scaler/compte&lt;0&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y120.A1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.978</twDelInfo><twComp>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y120.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;29&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT211</twBEL><twBEL>make_tel_a.r_lmk/mw/shiftReg_28</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>2.755</twRouteDel><twTotDel>3.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.020</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twSrc><twDest BELType="FF">make_tel_a.r_lmk/mw/shiftReg_28</twDest><twTotPathDel>2.845</twTotPathDel><twClkSkew dest = "0.550" src = "0.650">0.100</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_28</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twComp><twBEL>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y140.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.r_lmk/mw/scaler/compte&lt;0&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y120.A1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.978</twDelInfo><twComp>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y120.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;29&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT211</twBEL><twBEL>make_tel_a.r_lmk/mw/shiftReg_28</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>2.564</twRouteDel><twTotDel>2.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.108</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/mw/mwCs_FSM_FFd2</twSrc><twDest BELType="FF">make_tel_a.r_lmk/mw/shiftReg_28</twDest><twTotPathDel>2.757</twTotPathDel><twClkSkew dest = "0.550" src = "0.650">0.100</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.r_lmk/mw/mwCs_FSM_FFd2</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_28</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y139.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twComp><twBEL>make_tel_a.r_lmk/mw/mwCs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y140.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.r_lmk/mw/scaler/compte&lt;0&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y120.A1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.978</twDelInfo><twComp>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y120.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;29&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT211</twBEL><twBEL>make_tel_a.r_lmk/mw/shiftReg_28</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>2.419</twRouteDel><twTotDel>2.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.r_lmk/mw/shiftReg_25 (SLICE_X43Y119.C3), 4 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.834</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/mw/mwCs_FSM_FFd1</twSrc><twDest BELType="FF">make_tel_a.r_lmk/mw/shiftReg_25</twDest><twTotPathDel>3.031</twTotPathDel><twClkSkew dest = "0.550" src = "0.650">0.100</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.r_lmk/mw/mwCs_FSM_FFd1</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_25</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y139.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twComp><twBEL>make_tel_a.r_lmk/mw/mwCs_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y140.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.r_lmk/mw/scaler/compte&lt;0&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y119.C3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y119.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;25&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT181</twBEL><twBEL>make_tel_a.r_lmk/mw/shiftReg_25</twBEL></twPathDel><twLogDel>0.311</twLogDel><twRouteDel>2.720</twRouteDel><twTotDel>3.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.025</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twSrc><twDest BELType="FF">make_tel_a.r_lmk/mw/shiftReg_25</twDest><twTotPathDel>2.840</twTotPathDel><twClkSkew dest = "0.550" src = "0.650">0.100</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_25</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twComp><twBEL>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y140.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.r_lmk/mw/scaler/compte&lt;0&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y119.C3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y119.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;25&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT181</twBEL><twBEL>make_tel_a.r_lmk/mw/shiftReg_25</twBEL></twPathDel><twLogDel>0.311</twLogDel><twRouteDel>2.529</twRouteDel><twTotDel>2.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.113</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/mw/mwCs_FSM_FFd2</twSrc><twDest BELType="FF">make_tel_a.r_lmk/mw/shiftReg_25</twDest><twTotPathDel>2.752</twTotPathDel><twClkSkew dest = "0.550" src = "0.650">0.100</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.r_lmk/mw/mwCs_FSM_FFd2</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_25</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y139.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twComp><twBEL>make_tel_a.r_lmk/mw/mwCs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y140.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.r_lmk/mw/scaler/compte&lt;0&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y119.C3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y119.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;25&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT181</twBEL><twBEL>make_tel_a.r_lmk/mw/shiftReg_25</twBEL></twPathDel><twLogDel>0.368</twLogDel><twRouteDel>2.384</twRouteDel><twTotDel>2.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.r_lmk/mw/shiftReg_26 (SLICE_X42Y119.A2), 4 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.855</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/mw/mwCs_FSM_FFd1</twSrc><twDest BELType="FF">make_tel_a.r_lmk/mw/shiftReg_26</twDest><twTotPathDel>3.010</twTotPathDel><twClkSkew dest = "0.550" src = "0.650">0.100</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.r_lmk/mw/mwCs_FSM_FFd1</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_26</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y139.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twComp><twBEL>make_tel_a.r_lmk/mw/mwCs_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y140.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.r_lmk/mw/scaler/compte&lt;0&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y119.A2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y119.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;27&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT191</twBEL><twBEL>make_tel_a.r_lmk/mw/shiftReg_26</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>2.729</twRouteDel><twTotDel>3.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.046</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twSrc><twDest BELType="FF">make_tel_a.r_lmk/mw/shiftReg_26</twDest><twTotPathDel>2.819</twTotPathDel><twClkSkew dest = "0.550" src = "0.650">0.100</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_26</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twComp><twBEL>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y140.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.r_lmk/mw/scaler/compte&lt;0&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y119.A2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y119.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;27&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT191</twBEL><twBEL>make_tel_a.r_lmk/mw/shiftReg_26</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>2.538</twRouteDel><twTotDel>2.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.134</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/mw/mwCs_FSM_FFd2</twSrc><twDest BELType="FF">make_tel_a.r_lmk/mw/shiftReg_26</twDest><twTotPathDel>2.731</twTotPathDel><twClkSkew dest = "0.550" src = "0.650">0.100</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.r_lmk/mw/mwCs_FSM_FFd2</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_26</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y139.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd3</twComp><twBEL>make_tel_a.r_lmk/mw/mwCs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y140.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>make_tel_a.r_lmk/mw/mwCs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.r_lmk/mw/scaler/compte&lt;0&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y119.A2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y119.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;27&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT191</twBEL><twBEL>make_tel_a.r_lmk/mw/shiftReg_26</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>2.393</twRouteDel><twTotDel>2.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.r_lmk/mw/shiftReg_26 (SLICE_X42Y119.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.086</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/mw/shiftReg_25</twSrc><twDest BELType="FF">make_tel_a.r_lmk/mw/shiftReg_26</twDest><twTotPathDel>0.097</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_25</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X43Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;25&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/shiftReg_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y119.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.056</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y119.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;27&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/Mmux_shiftReg[31]_dataIn[31]_mux_1_OUT191</twBEL><twBEL>make_tel_a.r_lmk/mw/shiftReg_26</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.056</twRouteDel><twTotDel>0.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.r_lmk/mw/ctbits/carry (SLICE_X20Y139.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.104</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/mw/ctbits/compte_3</twSrc><twDest BELType="FF">make_tel_a.r_lmk/mw/ctbits/carry</twDest><twTotPathDel>0.115</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make_tel_a.r_lmk/mw/ctbits/compte_3</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/mw/ctbits/carry</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y139.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>make_tel_a.r_lmk/mw/ctbits/compte&lt;4&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/ctbits/compte_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y139.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.074</twDelInfo><twComp>make_tel_a.r_lmk/mw/ctbits/compte&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y139.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>make_tel_a.r_lmk/mw/ctbits/carry</twComp><twBEL>make_tel_a.r_lmk/mw/ctbits/GND_655_o_GND_655_o_equal_6_o1</twBEL><twBEL>make_tel_a.r_lmk/mw/ctbits/carry</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.074</twRouteDel><twTotDel>0.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.r_lmk/ct_mots/carry (SLICE_X18Y140.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/ct_mots/compte_2</twSrc><twDest BELType="FF">make_tel_a.r_lmk/ct_mots/carry</twDest><twTotPathDel>0.131</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>make_tel_a.r_lmk/ct_mots/compte_2</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/ct_mots/carry</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y140.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>make_tel_a.r_lmk/ct_mots/compte&lt;3&gt;</twComp><twBEL>make_tel_a.r_lmk/ct_mots/compte_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y140.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.090</twDelInfo><twComp>make_tel_a.r_lmk/ct_mots/compte&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y140.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>make_tel_a.r_lmk/ct_mots/carry</twComp><twBEL>make_tel_a.r_lmk/ct_mots/GND_657_o_GND_657_o_equal_6_o1</twBEL><twBEL>make_tel_a.r_lmk/ct_mots/carry</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.090</twRouteDel><twTotDel>0.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="81"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="82" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" locationPin="MMCME2_ADV_X0Y1.CLKIN1" clockNet="clk25MHz"/><twPinLimit anchorID="83" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" locationPin="MMCME2_ADV_X0Y1.CLKIN1" clockNet="clk25MHz"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="38.592" period="40.000" constraintValue="40.000" deviceLimit="1.408" freqLimit="710.227" physResource="clk_25_buf/I0" logResource="clk_25_buf/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="clk_25M_local"/></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.225</twMinPer></twConstHead><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from
 NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
 divided by 8.00 to 5 nS  
</twPinLimitBanner><twPinLimit anchorID="87" type="MAXPERIOD" name="Tdlycper_REFCLK" slack="0.264" period="5.000" constraintValue="5.000" deviceLimit="5.264" freqLimit="189.970" physResource="fLink/idel_ctrl_MapLib_replicate1/REFCLK" logResource="fLink/idel_ctrl_MapLib_replicate1/REFCLK" locationPin="IDELAYCTRL_X0Y1.REFCLK" clockNet="fLink/clk200MHz"/><twPinLimit anchorID="88" type="MAXPERIOD" name="Tdlycper_REFCLK" slack="0.264" period="5.000" constraintValue="5.000" deviceLimit="5.264" freqLimit="189.970" physResource="fLink/idel_ctrl_MapLib_replicate5/REFCLK" logResource="fLink/idel_ctrl_MapLib_replicate5/REFCLK" locationPin="IDELAYCTRL_X1Y0.REFCLK" clockNet="fLink/clk200MHz"/><twPinLimit anchorID="89" type="MAXPERIOD" name="Tdlycper_REFCLK" slack="0.264" period="5.000" constraintValue="5.000" deviceLimit="5.264" freqLimit="189.970" physResource="fLink/idel_ctrl_MapLib_replicate6/REFCLK" logResource="fLink/idel_ctrl_MapLib_replicate6/REFCLK" locationPin="IDELAYCTRL_X1Y1.REFCLK" clockNet="fLink/clk200MHz"/></twPinLimitRpt></twConst><twConst anchorID="90" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   </twConstName><twItemCnt>5275</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>739</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.564</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.deser_L/deser_inst/CONTA_0 (SLICE_X4Y68.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.218</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/DESER_GEN.deser_L/deser_inst/CONTA_0</twDest><twTotPathDel>6.419</twTotPathDel><twClkSkew dest = "3.115" src = "3.319">0.204</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.035" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/DESER_GEN.deser_L/deser_inst/CONTA_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">5.948</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y68.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>fLink/DESER_GEN.deser_L/deser_inst/CONTA&lt;4&gt;</twComp><twBEL>fLink/DESER_GEN.deser_L/deser_inst/CONTA_0</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>5.948</twRouteDel><twTotDel>6.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.deser_L/deser_inst/CONTA_2 (SLICE_X4Y68.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.218</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/DESER_GEN.deser_L/deser_inst/CONTA_2</twDest><twTotPathDel>6.419</twTotPathDel><twClkSkew dest = "3.115" src = "3.319">0.204</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.035" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/DESER_GEN.deser_L/deser_inst/CONTA_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">5.948</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y68.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>fLink/DESER_GEN.deser_L/deser_inst/CONTA&lt;4&gt;</twComp><twBEL>fLink/DESER_GEN.deser_L/deser_inst/CONTA_2</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>5.948</twRouteDel><twTotDel>6.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.deser_L/deser_inst/CONTA_1 (SLICE_X4Y68.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.218</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/DESER_GEN.deser_L/deser_inst/CONTA_1</twDest><twTotPathDel>6.419</twTotPathDel><twClkSkew dest = "3.115" src = "3.319">0.204</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.035" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/DESER_GEN.deser_L/deser_inst/CONTA_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">5.948</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y68.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>fLink/DESER_GEN.deser_L/deser_inst/CONTA&lt;4&gt;</twComp><twBEL>fLink/DESER_GEN.deser_L/deser_inst/CONTA_1</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>5.948</twRouteDel><twTotDel>6.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from
 NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2 (OLOGIC_X0Y74.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">fLink/MSB_0</twSrc><twDest BELType="FF">fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew dest = "1.744" src = "1.435">-0.309</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.035" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLink/MSB_0</twSrc><twDest BELType='FF'>fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>fLink/MSB&lt;3&gt;</twComp><twBEL>fLink/MSB_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.382</twDelInfo><twComp>fLink/MSB&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X0Y74.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2</twComp><twBEL>fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2</twBEL></twPathDel><twLogDel>0.097</twLogDel><twRouteDel>0.382</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.deser_L/deser_inst/cp2_0 (SLICE_X8Y58.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/DESER_GEN.deser_L/deser_inst/cp2_0</twDest><twTotPathDel>0.471</twTotPathDel><twClkSkew dest = "1.694" src = "1.399">-0.295</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.035" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/DESER_GEN.deser_L/deser_inst/cp2_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.A6</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>fLink/DESER_GEN.deser_L/deser_inst/cp2&lt;1&gt;</twComp><twBEL>fLink/DESER_GEN.deser_L/deser_inst/cp2_0_rstpot</twBEL><twBEL>fLink/DESER_GEN.deser_L/deser_inst/cp2_0</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.412</twRouteDel><twTotDel>0.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.deser_L/deser_inst/state_FSM_FFd1 (SLICE_X7Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.022</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/DESER_GEN.deser_L/deser_inst/state_FSM_FFd1</twDest><twTotPathDel>0.499</twTotPathDel><twClkSkew dest = "1.717" src = "1.399">-0.318</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.035" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.159</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/DESER_GEN.deser_L/deser_inst/state_FSM_FFd1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y67.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.069</twDelInfo><twComp>fLink/DESER_GEN.deser_L/deser_inst/state_FSM_FFd2</twComp><twBEL>fLink/DESER_GEN.deser_L/deser_inst/state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.187</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="103"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from
 NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  
</twPinLimitBanner><twPinLimit anchorID="104" type="MINPERIOD" name="Tidelayper_C" slack="18.000" period="20.000" constraintValue="20.000" deviceLimit="2.000" freqLimit="500.000" physResource="fLink/DESER_GEN.deser_H/deser_inst/AISER8b/SIN_delay/C" logResource="fLink/DESER_GEN.deser_H/deser_inst/AISER8b/SIN_delay/C" locationPin="IDELAY_X0Y52.C" clockNet="fLink/clk50MHz"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tidelayper_C" slack="18.000" period="20.000" constraintValue="20.000" deviceLimit="2.000" freqLimit="500.000" physResource="fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C" logResource="fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C" locationPin="IDELAY_X0Y92.C" clockNet="fLink/clk50MHz"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tidelayper_C" slack="18.000" period="20.000" constraintValue="20.000" deviceLimit="2.000" freqLimit="500.000" physResource="fLink/DESER_GEN.deser_L/deser_inst/AISER8b/SIN_delay/C" logResource="fLink/DESER_GEN.deser_L/deser_inst/AISER8b/SIN_delay/C" locationPin="IDELAY_X0Y84.C" clockNet="fLink/clk50MHz"/></twPinLimitRpt></twConst><twConst anchorID="107" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   </twConstName><twItemCnt>798</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>696</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.216</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X12Y57.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.784</twSlack><twSrc BELType="FF">reset_1</twSrc><twDest BELType="FF">fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twTotPathDel>3.158</twTotPathDel><twClkSkew dest = "1.322" src = "1.282">-0.040</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.031" fPhaseErr="0.058" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.098</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset_1</twSrc><twDest BELType='FF'>fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X11Y108.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>reset</twComp><twBEL>reset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y81.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>reset_1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y81.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>fLink/reset_eff2</twComp><twBEL>fLink/reset_eff21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>fLink/reset_eff2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twLogDel>0.516</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/sync_50 (SLICE_X41Y75.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.787</twSlack><twSrc BELType="FF">reset</twSrc><twDest BELType="FF">fLink/sync_50</twDest><twTotPathDel>3.092</twTotPathDel><twClkSkew dest = "1.259" src = "1.282">0.023</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.031" fPhaseErr="0.058" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.098</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset</twSrc><twDest BELType='FF'>fLink/sync_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X11Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>1073</twFanCnt><twDelInfo twEdge="twRising">2.176</twDelInfo><twComp>reset</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>fLink/sync_50</twComp><twBEL>fLink/_n0098_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>fLink/_n0098_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>fLink/sync_50</twComp><twBEL>fLink/sync_50</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (SLICE_X13Y64.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.838</twSlack><twSrc BELType="FF">reset_1</twSrc><twDest BELType="FF">fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twDest><twTotPathDel>3.100</twTotPathDel><twClkSkew dest = "1.318" src = "1.282">-0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.031" fPhaseErr="0.058" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.098</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset_1</twSrc><twDest BELType='FF'>fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X11Y108.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>reset</twComp><twBEL>reset_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y81.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>reset_1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y81.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>fLink/reset_eff2</twComp><twBEL>fLink/reset_eff21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>fLink/reset_eff2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twBEL></twPathDel><twLogDel>0.507</twLogDel><twRouteDel>2.593</twRouteDel><twTotDel>3.100</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from
 NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1 (SLICE_X2Y84.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.074</twSlack><twSrc BELType="FF">fLink/octet_ser_VM_3</twSrc><twDest BELType="RAM">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1</twDest><twTotPathDel>0.086</twTotPathDel><twClkSkew dest = "0.073" src = "0.061">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLink/octet_ser_VM_3</twSrc><twDest BELType='RAM'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X1Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>fLink/octet_ser_VM&lt;5&gt;</twComp><twBEL>fLink/octet_ser_VM_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>fLink/octet_ser_VM&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.115</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1</twBEL></twPathDel><twLogDel>-0.015</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>-17.4</twPctLog><twPctRoute>117.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X2Y84.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.087</twSlack><twSrc BELType="FF">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twSrc><twDest BELType="RAM">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twDest><twTotPathDel>0.120</twTotPathDel><twClkSkew dest = "0.386" src = "0.353">-0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twSrc><twDest BELType='RAM'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.225</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA</twBEL></twPathDel><twLogDel>-0.107</twLogDel><twRouteDel>0.227</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>-89.2</twPctLog><twPctRoute>189.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1 (SLICE_X2Y84.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.087</twSlack><twSrc BELType="FF">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twSrc><twDest BELType="RAM">fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1</twDest><twTotPathDel>0.120</twTotPathDel><twClkSkew dest = "0.386" src = "0.353">-0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twSrc><twDest BELType='RAM'>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.225</twDelInfo><twComp>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1</twBEL></twPathDel><twLogDel>-0.107</twLogDel><twRouteDel>0.227</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>-89.2</twPctLog><twPctRoute>189.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="120"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from
 NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  
</twPinLimitBanner><twPinLimit anchorID="121" type="MINLOWPULSE" name="Tmpw" slack="8.464" period="10.000" constraintValue="5.000" deviceLimit="0.768" physResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;/CLK" logResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK" locationPin="SLICE_X2Y84.CLK" clockNet="fLink/clk100MHz"/><twPinLimit anchorID="122" type="MINHIGHPULSE" name="Tmpw" slack="8.464" period="10.000" constraintValue="5.000" deviceLimit="0.768" physResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;/CLK" logResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK" locationPin="SLICE_X2Y84.CLK" clockNet="fLink/clk100MHz"/><twPinLimit anchorID="123" type="MINLOWPULSE" name="Tmpw" slack="8.464" period="10.000" constraintValue="5.000" deviceLimit="0.768" physResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;/CLK" logResource="fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK" locationPin="SLICE_X2Y84.CLK" clockNet="fLink/clk100MHz"/></twPinLimitRpt></twConst><twConst anchorID="124" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.408</twMinPer></twConstHead><twPinLimitRpt anchorID="125"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from
 NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
 divided by 16.00 to 2.500 nS  
</twPinLimitBanner><twPinLimit anchorID="126" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="1.092" period="2.500" constraintValue="2.500" deviceLimit="1.408" freqLimit="710.227" physResource="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF"/><twPinLimit anchorID="127" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="1.429" period="2.500" constraintValue="2.500" deviceLimit="1.071" freqLimit="933.707" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2" locationPin="MMCME2_ADV_X0Y1.CLKOUT2" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF"/><twPinLimit anchorID="128" type="MINPERIOD" name="Tisper_CLK" slack="1.430" period="2.500" constraintValue="2.500" deviceLimit="1.070" freqLimit="934.579" physResource="fLink/DESER_GEN.deser_L/deser_inst/AISER8b/ISERDES_NODELAY_master/CLK" logResource="fLink/DESER_GEN.deser_L/deser_inst/AISER8b/ISERDES_NODELAY_master/CLK" locationPin="ILOGIC_X0Y84.CLK" clockNet="fLink/clk400MHz"/></twPinLimitRpt></twConst><twConst anchorID="129" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 nS  HIGH 20 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.408</twMinPer></twConstHead><twPinLimitRpt anchorID="130"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF&quot; derived from
 NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 
</twPinLimitBanner><twPinLimit anchorID="131" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="38.592" period="40.000" constraintValue="40.000" deviceLimit="1.408" freqLimit="710.227" physResource="fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF"/><twPinLimit anchorID="132" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="38.929" period="40.000" constraintValue="40.000" deviceLimit="1.071" freqLimit="933.707" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT" locationPin="MMCME2_ADV_X0Y1.CLKFBOUT" clockNet="fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF"/><twPinLimit anchorID="133" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="173.360" period="40.000" constraintValue="40.000" deviceLimit="213.360" freqLimit="4.687" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT" locationPin="MMCME2_ADV_X0Y1.CLKFBOUT" clockNet="fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF"/></twPinLimitRpt></twConst><twConst anchorID="134" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_local&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>923248</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24268</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.736</twMinPer></twConstHead><twPathRptBanner iPaths="2170" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.scBloc_a/picItfBloc/busData_8 (SLICE_X75Y92.BX), 2170 paths
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.264</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_a.scBloc_a/picItfBloc/busData_8</twDest><twTotPathDel>8.747</twTotPathDel><twClkSkew dest = "1.163" src = "1.117">-0.046</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.scBloc_a/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_a.scBloc_a/picItfBloc/busData_8</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X37Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y149.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>make_tel_a.scBloc_a/usb/usbGetRdy</twComp><twBEL>make_tel_a.scBloc_a/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_a.scBloc_a/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/decodSegLate</twComp><twBEL>ql1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>ql1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/decodSegLate</twComp><twBEL>ql1/waverFast/Mmux_segAdRd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y65.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>ql1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>ql1/waverFast/segsOut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;8&gt;12</twComp><twBEL>slowCtBusRd&lt;8&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>slowCtBusRd&lt;8&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;8&gt;12</twComp><twBEL>slowCtBusRd&lt;8&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>slowCtBusRd&lt;8&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>q3/waverSlow/lecteur/_n0306_inv</twComp><twBEL>slowCtBusRd&lt;8&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>slowCtBusRd&lt;8&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.scBloc_a/usb/readData&lt;9&gt;</twComp><twBEL>slowCtBusRd&lt;8&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>slowCtBusRd&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/busData&lt;9&gt;</twComp><twBEL>make_tel_a.scBloc_a/picItfBloc/busData_8</twBEL></twPathDel><twLogDel>0.764</twLogDel><twRouteDel>7.983</twRouteDel><twTotDel>8.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.283</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_a.scBloc_a/picItfBloc/busData_8</twDest><twTotPathDel>8.728</twTotPathDel><twClkSkew dest = "1.163" src = "1.117">-0.046</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.scBloc_a/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_a.scBloc_a/picItfBloc/busData_8</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X37Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y149.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>make_tel_a.scBloc_a/usb/usbGetRdy</twComp><twBEL>make_tel_a.scBloc_a/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_a.scBloc_a/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/decodSegLate</twComp><twBEL>ql1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>ql1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;4&gt;</twComp><twBEL>ql1/waverFast/Mmux_segAdRd51</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y65.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>ql1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>ql1/waverFast/segsOut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;8&gt;12</twComp><twBEL>slowCtBusRd&lt;8&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>slowCtBusRd&lt;8&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;8&gt;12</twComp><twBEL>slowCtBusRd&lt;8&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>slowCtBusRd&lt;8&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>q3/waverSlow/lecteur/_n0306_inv</twComp><twBEL>slowCtBusRd&lt;8&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>slowCtBusRd&lt;8&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.scBloc_a/usb/readData&lt;9&gt;</twComp><twBEL>slowCtBusRd&lt;8&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>slowCtBusRd&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/busData&lt;9&gt;</twComp><twBEL>make_tel_a.scBloc_a/picItfBloc/busData_8</twBEL></twPathDel><twLogDel>0.764</twLogDel><twRouteDel>7.964</twRouteDel><twTotDel>8.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.310</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_a.scBloc_a/picItfBloc/busData_8</twDest><twTotPathDel>8.701</twTotPathDel><twClkSkew dest = "1.163" src = "1.117">-0.046</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.scBloc_a/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_a.scBloc_a/picItfBloc/busData_8</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X37Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y149.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>make_tel_a.scBloc_a/usb/usbGetRdy</twComp><twBEL>make_tel_a.scBloc_a/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_a.scBloc_a/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/decodSegLate</twComp><twBEL>ql1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>ql1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;4&gt;</twComp><twBEL>ql1/waverFast/Mmux_segAdRd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y65.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y65.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>ql1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>ql1/waverFast/segsOut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;8&gt;12</twComp><twBEL>slowCtBusRd&lt;8&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>slowCtBusRd&lt;8&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;8&gt;12</twComp><twBEL>slowCtBusRd&lt;8&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>slowCtBusRd&lt;8&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>q3/waverSlow/lecteur/_n0306_inv</twComp><twBEL>slowCtBusRd&lt;8&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>slowCtBusRd&lt;8&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.scBloc_a/usb/readData&lt;9&gt;</twComp><twBEL>slowCtBusRd&lt;8&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>slowCtBusRd&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/busData&lt;9&gt;</twComp><twBEL>make_tel_a.scBloc_a/picItfBloc/busData_8</twBEL></twPathDel><twLogDel>0.764</twLogDel><twRouteDel>7.937</twRouteDel><twTotDel>8.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2168" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.scBloc_a/usb/readData_7 (SLICE_X74Y94.CX), 2168 paths
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.300</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_a.scBloc_a/usb/readData_7</twDest><twTotPathDel>8.712</twTotPathDel><twClkSkew dest = "1.164" src = "1.117">-0.047</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.scBloc_a/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_a.scBloc_a/usb/readData_7</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X37Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y149.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>make_tel_a.scBloc_a/usb/usbGetRdy</twComp><twBEL>make_tel_a.scBloc_a/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_a.scBloc_a/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/decodSegLate</twComp><twBEL>ql1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>ql1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/decodSegLate</twComp><twBEL>ql1/waverFast/Mmux_segAdRd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>ql1/waverFast/segsOut&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i2/waverFast/saveEnable_0</twComp><twBEL>slowCtBusRd&lt;7&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y64.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>slowCtBusRd&lt;7&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i2/waverFast/saveEnable_0</twComp><twBEL>slowCtBusRd&lt;7&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>slowCtBusRd&lt;7&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;7&gt;14</twComp><twBEL>slowCtBusRd&lt;7&gt;17</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>slowCtBusRd&lt;7&gt;17</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/busData&lt;9&gt;</twComp><twBEL>slowCtBusRd&lt;7&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y94.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slowCtBusRd&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make_tel_a.scBloc_a/usb/readData&lt;7&gt;</twComp><twBEL>make_tel_a.scBloc_a/usb/readData_7</twBEL></twPathDel><twLogDel>0.630</twLogDel><twRouteDel>8.082</twRouteDel><twTotDel>8.712</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.2</twPctLog><twPctRoute>92.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.348</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_a.scBloc_a/usb/readData_7</twDest><twTotPathDel>8.664</twTotPathDel><twClkSkew dest = "1.164" src = "1.117">-0.047</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.scBloc_a/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_a.scBloc_a/usb/readData_7</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X37Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y149.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>make_tel_a.scBloc_a/usb/usbGetRdy</twComp><twBEL>make_tel_a.scBloc_a/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_a.scBloc_a/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/decodSegLate</twComp><twBEL>ql1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>ql1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;4&gt;</twComp><twBEL>ql1/waverFast/Mmux_segAdRd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>ql1/waverFast/segsOut&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i2/waverFast/saveEnable_0</twComp><twBEL>slowCtBusRd&lt;7&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y64.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>slowCtBusRd&lt;7&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i2/waverFast/saveEnable_0</twComp><twBEL>slowCtBusRd&lt;7&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>slowCtBusRd&lt;7&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;7&gt;14</twComp><twBEL>slowCtBusRd&lt;7&gt;17</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>slowCtBusRd&lt;7&gt;17</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/busData&lt;9&gt;</twComp><twBEL>slowCtBusRd&lt;7&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y94.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slowCtBusRd&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make_tel_a.scBloc_a/usb/readData&lt;7&gt;</twComp><twBEL>make_tel_a.scBloc_a/usb/readData_7</twBEL></twPathDel><twLogDel>0.630</twLogDel><twRouteDel>8.034</twRouteDel><twTotDel>8.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.431</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_a.scBloc_a/usb/readData_7</twDest><twTotPathDel>8.581</twTotPathDel><twClkSkew dest = "1.164" src = "1.117">-0.047</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.scBloc_a/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_a.scBloc_a/usb/readData_7</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X37Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y149.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>make_tel_a.scBloc_a/usb/usbGetRdy</twComp><twBEL>make_tel_a.scBloc_a/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_a.scBloc_a/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/decodSegLate</twComp><twBEL>ql1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>ql1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;3&gt;</twComp><twBEL>ql1/waverFast/Mmux_segAdRd41</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>ql1/waverFast/segsOut&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i2/waverFast/saveEnable_0</twComp><twBEL>slowCtBusRd&lt;7&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y64.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>slowCtBusRd&lt;7&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i2/waverFast/saveEnable_0</twComp><twBEL>slowCtBusRd&lt;7&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>slowCtBusRd&lt;7&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;7&gt;14</twComp><twBEL>slowCtBusRd&lt;7&gt;17</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>slowCtBusRd&lt;7&gt;17</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/busData&lt;9&gt;</twComp><twBEL>slowCtBusRd&lt;7&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y94.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slowCtBusRd&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make_tel_a.scBloc_a/usb/readData&lt;7&gt;</twComp><twBEL>make_tel_a.scBloc_a/usb/readData_7</twBEL></twPathDel><twLogDel>0.630</twLogDel><twRouteDel>7.951</twRouteDel><twTotDel>8.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>7.3</twPctLog><twPctRoute>92.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2130" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.scBloc_a/usb/readData_10 (SLICE_X75Y91.BX), 2130 paths
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.368</twSlack><twSrc BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">make_tel_a.scBloc_a/usb/readData_10</twDest><twTotPathDel>8.222</twTotPathDel><twClkSkew dest = "0.992" src = "1.367">0.375</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>make_tel_a.scBloc_a/usb/readData_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X6Y8.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y8.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.919</twDelInfo><twComp>i2/waverFast/fifoOut&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;10&gt;5</twComp><twBEL>slowCtBusRd&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>slowCtBusRd&lt;10&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N890</twComp><twBEL>slowCtBusRd&lt;10&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>slowCtBusRd&lt;10&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N890</twComp><twBEL>slowCtBusRd&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>slowCtBusRd&lt;10&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;10&gt;12</twComp><twBEL>slowCtBusRd&lt;10&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>slowCtBusRd&lt;10&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;10&gt;12</twComp><twBEL>slowCtBusRd&lt;10&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>slowCtBusRd&lt;10&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/busData&lt;12&gt;</twComp><twBEL>slowCtBusRd&lt;10&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y91.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>slowCtBusRd&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make_tel_a.scBloc_a/usb/readData&lt;9&gt;</twComp><twBEL>make_tel_a.scBloc_a/usb/readData_10</twBEL></twPathDel><twLogDel>2.089</twLogDel><twRouteDel>6.133</twRouteDel><twTotDel>8.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.368</twSlack><twSrc BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">make_tel_a.scBloc_a/usb/readData_10</twDest><twTotPathDel>8.222</twTotPathDel><twClkSkew dest = "0.992" src = "1.367">0.375</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>make_tel_a.scBloc_a/usb/readData_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X6Y8.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y8.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.919</twDelInfo><twComp>i2/waverFast/fifoOut&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;10&gt;5</twComp><twBEL>slowCtBusRd&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>slowCtBusRd&lt;10&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N890</twComp><twBEL>slowCtBusRd&lt;10&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>slowCtBusRd&lt;10&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N890</twComp><twBEL>slowCtBusRd&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>slowCtBusRd&lt;10&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;10&gt;12</twComp><twBEL>slowCtBusRd&lt;10&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>slowCtBusRd&lt;10&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;10&gt;12</twComp><twBEL>slowCtBusRd&lt;10&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>slowCtBusRd&lt;10&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/busData&lt;12&gt;</twComp><twBEL>slowCtBusRd&lt;10&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y91.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>slowCtBusRd&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make_tel_a.scBloc_a/usb/readData&lt;9&gt;</twComp><twBEL>make_tel_a.scBloc_a/usb/readData_10</twBEL></twPathDel><twLogDel>2.089</twLogDel><twRouteDel>6.133</twRouteDel><twTotDel>8.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.370</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/usb/slowCtBus_rd</twSrc><twDest BELType="FF">make_tel_a.scBloc_a/usb/readData_10</twDest><twTotPathDel>8.640</twTotPathDel><twClkSkew dest = "1.162" src = "1.117">-0.045</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>make_tel_a.scBloc_a/usb/slowCtBus_rd</twSrc><twDest BELType='FF'>make_tel_a.scBloc_a/usb/readData_10</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X37Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X37Y149.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>make_tel_a.scBloc_a/usb/usbGetRdy</twComp><twBEL>make_tel_a.scBloc_a/usb/slowCtBus_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>picoBlock/readLate</twComp><twBEL>make_tel_a.scBloc_a/Mmux_slowCtBus_rd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/decodSegLate</twComp><twBEL>ql1/waverFast/decodSeg</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>ql1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;4&gt;</twComp><twBEL>ql1/waverFast/Mmux_segAdRd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y65.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y65.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>ql1/waverFast/segsOut&lt;11&gt;</twComp><twBEL>ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>ql1/waverFast/segsOut&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ql1/waverFast/fastBusyS</twComp><twBEL>slowCtBusRd&lt;10&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y62.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>slowCtBusRd&lt;10&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>slowCtBusRd&lt;10&gt;12</twComp><twBEL>slowCtBusRd&lt;10&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>slowCtBusRd&lt;10&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/busData&lt;12&gt;</twComp><twBEL>slowCtBusRd&lt;10&gt;15</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y91.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>slowCtBusRd&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>make_tel_a.scBloc_a/usb/readData&lt;9&gt;</twComp><twBEL>make_tel_a.scBloc_a/usb/readData_10</twBEL></twPathDel><twLogDel>0.710</twLogDel><twRouteDel>7.930</twRouteDel><twTotDel>8.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk_local&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y13.DIADI10), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">qh1/blockHisto.monHisto/dina_8</twSrc><twDest BELType="RAM">qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.041</twTotPathDel><twClkSkew dest = "0.100" src = "0.060">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>qh1/blockHisto.monHisto/dina_8</twSrc><twDest BELType='RAM'>qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X61Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>qh1/blockHisto.monHisto/dina&lt;15&gt;</twComp><twBEL>qh1/blockHisto.monHisto/dina_8</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y13.DIADI10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.096</twDelInfo><twComp>qh1/blockHisto.monHisto/dina&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y13.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.155</twDelInfo><twComp>qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.055</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-134.1</twPctLog><twPctRoute>234.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y13.DIADI21), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">qh1/blockHisto.monHisto/dina_17</twSrc><twDest BELType="RAM">qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.043</twTotPathDel><twClkSkew dest = "0.100" src = "0.058">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>qh1/blockHisto.monHisto/dina_17</twSrc><twDest BELType='RAM'>qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>qh1/blockHisto.monHisto/dina&lt;23&gt;</twComp><twBEL>qh1/blockHisto.monHisto/dina_17</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y13.DIADI21</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>qh1/blockHisto.monHisto/dina&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y13.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.155</twDelInfo><twComp>qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>qh1/blockHisto.monHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.055</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>0.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-127.9</twPctLog><twPctRoute>227.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y19.DIADI24), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">q3/blockHisto2.fastHisto/dina_18</twSrc><twDest BELType="RAM">q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.048</twTotPathDel><twClkSkew dest = "0.110" src = "0.066">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>q3/blockHisto2.fastHisto/dina_18</twSrc><twDest BELType='RAM'>q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X61Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>q3/blockHisto2.fastHisto/dina&lt;23&gt;</twComp><twBEL>q3/blockHisto2.fastHisto/dina_18</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y19.DIADI24</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.103</twDelInfo><twComp>q3/blockHisto2.fastHisto/dina&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y19.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.155</twDelInfo><twComp>q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.055</twLogDel><twRouteDel>0.103</twRouteDel><twTotDel>0.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-114.6</twPctLog><twPctRoute>214.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="159"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_local&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="160" type="MINPERIOD" name="Tadc_DCLK" slack="6.000" period="10.000" constraintValue="10.000" deviceLimit="4.000" freqLimit="250.000" physResource="sysMonBlock/system_mon/sysmon_inst/XADC_INST/DCLK" logResource="sysMonBlock/system_mon/sysmon_inst/XADC_INST/DCLK" locationPin="XADC_X0Y0.DCLK" clockNet="clk"/><twPinLimit anchorID="161" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="delDcm/DCM_ADV_INST/CLKIN1" logResource="delDcm/DCM_ADV_INST/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="clk"/><twPinLimit anchorID="162" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="delDcm/DCM_ADV_INST/CLKIN1" logResource="delDcm/DCM_ADV_INST/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="163" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;delDcm/CLK0_BUF&quot; derived from  NET &quot;clk_local&quot; PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.408</twMinPer></twConstHead><twPinLimitRpt anchorID="164"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;delDcm/CLK0_BUF&quot; derived from
 NET &quot;clk_local&quot; PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 
</twPinLimitBanner><twPinLimit anchorID="165" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="8.592" period="10.000" constraintValue="10.000" deviceLimit="1.408" freqLimit="710.227" physResource="delDcm/CLK0_BUFG_INST/I0" logResource="delDcm/CLK0_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y5.I0" clockNet="delDcm/CLK0_BUF"/><twPinLimit anchorID="166" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="8.929" period="10.000" constraintValue="10.000" deviceLimit="1.071" freqLimit="933.707" physResource="delDcm/DCM_ADV_INST/CLKFBOUT" logResource="delDcm/DCM_ADV_INST/CLKFBOUT" locationPin="MMCME2_ADV_X0Y0.CLKFBOUT" clockNet="delDcm/CLK0_BUF"/><twPinLimit anchorID="167" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="203.360" period="10.000" constraintValue="10.000" deviceLimit="213.360" freqLimit="4.687" physResource="delDcm/DCM_ADV_INST/CLKFBOUT" logResource="delDcm/DCM_ADV_INST/CLKFBOUT" locationPin="MMCME2_ADV_X0Y0.CLKFBOUT" clockNet="delDcm/CLK0_BUF"/></twPinLimitRpt></twConst><twConst anchorID="168" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;</twConstName><twItemCnt>5703</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1343</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.661</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y7.DIADI2), 12 paths
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.339</twSlack><twSrc BELType="RAM">i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.629</twTotPathDel><twClkSkew dest = "0.658" src = "0.655">-0.003</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X5Y13.CLKBWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>RAMB18_X5Y13.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>i1/waverFast/circOut&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/fifoIn&lt;4&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn91</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>i1/waverFast/fifoIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y7.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>2.386</twLogDel><twRouteDel>1.243</twRouteDel><twTotDel>3.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.155</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.834</twTotPathDel><twClkSkew dest = "0.658" src = "0.634">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i1/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X80Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X80Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>i1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i1/waverFast/acqFastCs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>i1/waverFast/acqFastCs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i1/waverFast/Mmux_fifoIn151</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>i1/waverFast/Mmux_fifoIn15</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/fifoIn&lt;4&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn91</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>i1/waverFast/fifoIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y7.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>1.982</twRouteDel><twTotDel>2.834</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.264</twSlack><twSrc BELType="FF">i1/waverFast/valResync</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.723</twTotPathDel><twClkSkew dest = "0.658" src = "0.636">-0.022</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i1/waverFast/valResync</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X81Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X81Y40.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>i1/waverFast/fifoIn&lt;12&gt;</twComp><twBEL>i1/waverFast/valResync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y38.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>i1/waverFast/valResync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i1/waverFast/Mmux_fifoIn151</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>i1/waverFast/Mmux_fifoIn15</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/fifoIn&lt;4&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn91</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>i1/waverFast/fifoIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y7.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.916</twLogDel><twRouteDel>1.807</twRouteDel><twTotDel>2.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y7.DIADI0), 12 paths
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.344</twSlack><twSrc BELType="RAM">i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.624</twTotPathDel><twClkSkew dest = "0.658" src = "0.655">-0.003</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X5Y13.CLKBWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>RAMB18_X5Y13.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>i1/waverFast/circOut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/fifoIn&lt;2&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>i1/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y7.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>2.386</twLogDel><twRouteDel>1.238</twRouteDel><twTotDel>3.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>65.8</twPctLog><twPctRoute>34.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.386</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.603</twTotPathDel><twClkSkew dest = "0.658" src = "0.634">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i1/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X80Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X80Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>i1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i1/waverFast/acqFastCs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>i1/waverFast/acqFastCs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i1/waverFast/Mmux_fifoIn151</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>i1/waverFast/Mmux_fifoIn15</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/fifoIn&lt;2&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>i1/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y7.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>1.751</twRouteDel><twTotDel>2.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.392</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.597</twTotPathDel><twClkSkew dest = "0.658" src = "0.634">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i1/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X80Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X80Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>i1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i1/waverFast/acqFastCs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>i1/waverFast/acqFastCs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y38.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>i1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i1/waverFast/Mmux_fifoIn161</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>i1/waverFast/Mmux_fifoIn16</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>i1/waverFast/fifoIn&lt;2&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y7.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>i1/waverFast/fifoIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y7.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.952</twLogDel><twRouteDel>1.645</twRouteDel><twTotDel>2.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y12.DIADI3), 5 paths
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.404</twSlack><twSrc BELType="RAM">ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>3.505</twTotPathDel><twClkSkew dest = "0.602" src = "0.658">0.056</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X6Y24.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>RAMB18_X6Y24.DO30</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>ql1/waverFast/circOut&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y61.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>ql1/waverFast/pretrig&lt;3&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn51</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y12.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y12.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>2.485</twLogDel><twRouteDel>1.020</twRouteDel><twTotDel>3.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.848</twSlack><twSrc BELType="FF">ql1/waverFast/acqFastCs_FSM_FFd1</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.086</twTotPathDel><twClkSkew dest = "0.602" src = "0.633">0.031</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ql1/waverFast/acqFastCs_FSM_FFd1</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X92Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ql1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>ql1/waverFast/acqFastCs_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>ql1/waverFast/acqFastCs_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y61.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>ql1/waverFast/pretrig&lt;3&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn51</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y12.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y12.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>1.140</twRouteDel><twTotDel>2.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.866</twSlack><twSrc BELType="FF">ql1/waverFast/acqFastCs_FSM_FFd3</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>2.068</twTotPathDel><twClkSkew dest = "0.602" src = "0.633">0.031</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ql1/waverFast/acqFastCs_FSM_FFd3</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X92Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ql1/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>ql1/waverFast/acqFastCs_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>ql1/waverFast/acqFastCs_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y61.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>ql1/waverFast/pretrig&lt;3&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn51</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y12.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y12.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>1.122</twRouteDel><twTotDel>2.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X6Y8.DIADI2), 5 paths
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">i2/waverFast/valResync</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.093</twTotPathDel><twClkSkew dest = "0.661" src = "0.572">-0.089</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i2/waverFast/valResync</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X93Y40.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>i2/waverFast/fifoIn&lt;12&gt;</twComp><twBEL>i2/waverFast/valResync</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y40.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>i2/waverFast/valResync</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>i2/waverFast/fifoIn&lt;12&gt;</twComp><twBEL>i2/waverFast/Mmux_fifoIn41</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y8.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>i2/waverFast/fifoIn&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X6Y8.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.263</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>-282.8</twPctLog><twPctRoute>382.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">i2/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.221</twTotPathDel><twClkSkew dest = "0.373" src = "0.305">-0.068</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i2/waverFast/acqFastCs_FSM_FFd2</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X95Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>i2/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i2/waverFast/acqFastCs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y40.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>i2/waverFast/acqFastCs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>i2/waverFast/fifoIn&lt;12&gt;</twComp><twBEL>i2/waverFast/Mmux_fifoIn41</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y8.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>i2/waverFast/fifoIn&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X6Y8.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>-76.0</twPctLog><twPctRoute>176.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.218</twSlack><twSrc BELType="FF">i2/waverFast/acqFastCs_FSM_FFd3</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.286</twTotPathDel><twClkSkew dest = "0.373" src = "0.305">-0.068</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i2/waverFast/acqFastCs_FSM_FFd3</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X95Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>i2/waverFast/acqFastCs_FSM_FFd3</twComp><twBEL>i2/waverFast/acqFastCs_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y40.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>i2/waverFast/acqFastCs_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>i2/waverFast/fifoIn&lt;12&gt;</twComp><twBEL>i2/waverFast/Mmux_fifoIn41</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y8.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>i2/waverFast/fifoIn&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X6Y8.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.454</twRouteDel><twTotDel>0.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>-58.7</twPctLog><twPctRoute>158.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X6Y24.ADDRARDADDR12), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.036</twSlack><twSrc BELType="FF">ql1/waverFast/ctWrCirc_8</twSrc><twDest BELType="RAM">ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.078</twTotPathDel><twClkSkew dest = "0.104" src = "0.062">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ql1/waverFast/ctWrCirc_8</twSrc><twDest BELType='RAM'>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X100Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>ql1/waverFast/ctWrCirc&lt;9&gt;</twComp><twBEL>ql1/waverFast/ctWrCirc_8</twBEL></twPathDel><twPathDel><twSite>RAMB18_X6Y24.ADDRARDADDR12</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.161</twDelInfo><twComp>ql1/waverFast/ctWrCirc&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X6Y24.RDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>-106.4</twPctLog><twPctRoute>206.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X6Y15.ADDRBWRADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.063</twSlack><twSrc BELType="FF">i2/waverFast/ctRdCirc_4</twSrc><twDest BELType="RAM">i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.127</twTotPathDel><twClkSkew dest = "0.368" src = "0.304">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i2/waverFast/ctRdCirc_4</twSrc><twDest BELType='RAM'>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X93Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>i2/waverFast/ctRdCirc&lt;7&gt;</twComp><twBEL>i2/waverFast/ctRdCirc_4</twBEL></twPathDel><twPathDel><twSite>RAMB18_X6Y15.ADDRBWRADDR8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>i2/waverFast/ctRdCirc&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X6Y15.CLKBWRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twComp><twBEL>i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>-65.4</twPctLog><twPctRoute>165.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="197"><twPinLimitBanner>Component Switching Limit Checks: TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="198" type="MINPERIOD" name="Tbrper_I(Fmax)" slack="2.149" period="4.000" constraintValue="4.000" deviceLimit="1.851" freqLimit="540.249" physResource="i2/ddr_16_1/bufferR/I" logResource="i2/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y1.I" clockNet="i2/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="199" type="MINPERIOD" name="Tbrper_I(Fmax)" slack="2.149" period="4.000" constraintValue="4.000" deviceLimit="1.851" freqLimit="540.249" physResource="ql1/ddr_16_1/bufferR/I" logResource="ql1/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y7.I" clockNet="ql1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="200" type="MINPERIOD" name="Tbrper_I(Fmax)" slack="2.149" period="4.000" constraintValue="4.000" deviceLimit="1.851" freqLimit="540.249" physResource="i1/ddr_16_1/bufferR/I" logResource="i1/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y0.I" clockNet="i1/ddr_16_1/clkDelayedRaw"/></twPinLimitRpt></twConst><twConstRollupTable uID="4" anchorID="201"><twConstRollup name="clk_25M_local" fullName="NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="27.128" errors="0" errorRollup="0" items="1309" itemsRollup="6073"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   " type="child" depth="1" requirement="5.000" prefType="period" actual="3.225" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   " type="child" depth="1" requirement="20.000" prefType="period" actual="13.564" actualRollup="N/A" errors="0" errorRollup="0" items="5275" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   " type="child" depth="1" requirement="10.000" prefType="period" actual="3.216" actualRollup="N/A" errors="0" errorRollup="0" items="798" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   " type="child" depth="1" requirement="2.500" prefType="period" actual="1.408" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF&quot; derived from  NET &quot;clk_25M_local&quot; PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 nS  HIGH 20 nS  " type="child" depth="1" requirement="40.000" prefType="period" actual="1.408" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="5" anchorID="202"><twConstRollup name="clk_local" fullName="NET &quot;clk_local&quot; PERIOD = 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="8.736" actualRollup="1.408" errors="0" errorRollup="0" items="923248" itemsRollup="0"/><twConstRollup name="delDcm/CLK0_BUF" fullName="PERIOD analysis for net &quot;delDcm/CLK0_BUF&quot; derived from  NET &quot;clk_local&quot; PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  " type="child" depth="1" requirement="10.000" prefType="period" actual="1.408" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="203">0</twUnmetConstCnt><twDataSheet anchorID="204" twNameLen="15"><twClk2SUList anchorID="205" twDestWidth="9"><twDest>ckAdcI1_n</twDest><twClk2SU><twSrc>ckAdcI1_n</twSrc><twRiseRise>3.661</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI1_p</twSrc><twRiseRise>3.661</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="206" twDestWidth="9"><twDest>ckAdcI1_p</twDest><twClk2SU><twSrc>ckAdcI1_n</twSrc><twRiseRise>3.661</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI1_p</twSrc><twRiseRise>3.661</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="207" twDestWidth="9"><twDest>ckAdcI2_n</twDest><twClk2SU><twSrc>ckAdcI2_n</twSrc><twRiseRise>3.573</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI2_p</twSrc><twRiseRise>3.573</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="208" twDestWidth="9"><twDest>ckAdcI2_p</twDest><twClk2SU><twSrc>ckAdcI2_n</twSrc><twRiseRise>3.573</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI2_p</twSrc><twRiseRise>3.573</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="209" twDestWidth="9"><twDest>ckAdcQ2_n</twDest><twClk2SU><twSrc>ckAdcQ2_n</twSrc><twRiseRise>3.889</twRiseRise><twFallRise>1.599</twFallRise><twRiseFall>1.917</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ2_p</twSrc><twRiseRise>3.889</twRiseRise><twFallRise>1.599</twFallRise><twRiseFall>1.917</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="210" twDestWidth="9"><twDest>ckAdcQ2_p</twDest><twClk2SU><twSrc>ckAdcQ2_n</twSrc><twRiseRise>3.889</twRiseRise><twFallRise>1.599</twFallRise><twRiseFall>1.917</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ2_p</twSrc><twRiseRise>3.889</twRiseRise><twFallRise>1.599</twFallRise><twRiseFall>1.917</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="211" twDestWidth="9"><twDest>ckAdcQ3_n</twDest><twClk2SU><twSrc>ckAdcQ3_n</twSrc><twRiseRise>4.322</twRiseRise><twFallRise>1.852</twFallRise><twRiseFall>2.343</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ3_p</twSrc><twRiseRise>4.322</twRiseRise><twFallRise>1.852</twFallRise><twRiseFall>2.343</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="212" twDestWidth="9"><twDest>ckAdcQ3_p</twDest><twClk2SU><twSrc>ckAdcQ3_n</twSrc><twRiseRise>4.322</twRiseRise><twFallRise>1.852</twFallRise><twRiseFall>2.343</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ3_p</twSrc><twRiseRise>4.322</twRiseRise><twFallRise>1.852</twFallRise><twRiseFall>2.343</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="213" twDestWidth="10"><twDest>ckAdcQH1_n</twDest><twClk2SU><twSrc>ckAdcQH1_n</twSrc><twRiseRise>3.670</twRiseRise><twFallRise>2.388</twFallRise><twRiseFall>2.231</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQH1_p</twSrc><twRiseRise>3.670</twRiseRise><twFallRise>2.388</twFallRise><twRiseFall>2.231</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="214" twDestWidth="10"><twDest>ckAdcQH1_p</twDest><twClk2SU><twSrc>ckAdcQH1_n</twSrc><twRiseRise>3.670</twRiseRise><twFallRise>2.388</twFallRise><twRiseFall>2.231</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQH1_p</twSrc><twRiseRise>3.670</twRiseRise><twFallRise>2.388</twFallRise><twRiseFall>2.231</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="215" twDestWidth="10"><twDest>ckAdcQL1_n</twDest><twClk2SU><twSrc>ckAdcQL1_n</twSrc><twRiseRise>3.596</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcQL1_p</twSrc><twRiseRise>3.596</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="216" twDestWidth="10"><twDest>ckAdcQL1_p</twDest><twClk2SU><twSrc>ckAdcQL1_n</twSrc><twRiseRise>3.596</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcQL1_p</twSrc><twRiseRise>3.596</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="217" twDestWidth="10"><twDest>clk25MHz_n</twDest><twClk2SU><twSrc>clk25MHz_n</twSrc><twRiseRise>6.782</twRiseRise></twClk2SU><twClk2SU><twSrc>clk25MHz_p</twSrc><twRiseRise>6.782</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="218" twDestWidth="10"><twDest>clk25MHz_p</twDest><twClk2SU><twSrc>clk25MHz_n</twSrc><twRiseRise>6.782</twRiseRise></twClk2SU><twClk2SU><twSrc>clk25MHz_p</twSrc><twRiseRise>6.782</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="219" twDestWidth="8"><twDest>sysClk_n</twDest><twClk2SU><twSrc>sysClk_n</twSrc><twRiseRise>8.736</twRiseRise><twFallRise>1.189</twFallRise></twClk2SU><twClk2SU><twSrc>sysClk_p</twSrc><twRiseRise>8.736</twRiseRise><twFallRise>1.189</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="220" twDestWidth="8"><twDest>sysClk_p</twDest><twClk2SU><twSrc>sysClk_n</twSrc><twRiseRise>8.736</twRiseRise><twFallRise>1.189</twFallRise></twClk2SU><twClk2SU><twSrc>sysClk_p</twSrc><twRiseRise>8.736</twRiseRise><twFallRise>1.189</twFallRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="221"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>941337</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>39201</twConnCnt></twConstCov><twStats anchorID="222"><twMinPer>13.564</twMinPer><twFootnote number="1" /><twMaxFreq>73.725</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Apr 28 14:08:42 2022 </twTimestamp></twFoot><twClientInfo anchorID="223"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 999 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
