
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: Vsd22113
#     Report Created on:  Wed Dec 21 01:05:52 2022
#     Working Directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_2/build
#     SpyGlass Version : SpyGlass_vQ-2020.03
#     Policy Name      : SpyGlass(SpyGlass_vQ-2020.03)
#                        clock-reset(SpyGlass_vQ-2020.03)
#                        latch(SpyGlass_vQ-2020.03)
#                        morelint(SpyGlass_vQ-2020.03)
#                        openmore(SpyGlass_vQ-2020.03)
#                        power_est(SpyGlass_vQ-2020.03)
#                        starc(SpyGlass_vQ-2020.03)
#                        timing(SpyGlass_vQ-2020.03)
#                        txv(SpyGlass_vL-2016.06-SP2)
#
#     Total Number of Generated Messages :         50
#     Number of Waived Messages          :          1
#     Number of Reported Messages        :         49
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Blackbox Resolution ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule               Alias              Severity    File                            Line    Wt    Message
======================================================================================
[790]    InfoAnalyzeBBox    InfoAnalyzeBBox    Info        ../src/SRAM_wrapper.sv          195     10    UnsynthesizedDU: Design Unit 'SRAM' (elaborated name 'SRAM') not synthesizable; Stop applied on design unit using -stop option
[791]    InfoAnalyzeBBox    InfoAnalyzeBBox    Info        ../src/data_array_wrapper.sv    11      10    UnsynthesizedDU: Design Unit 'data_array' (elaborated name 'data_array') not synthesizable; Stop applied on design unit using -stop option
[792]    InfoAnalyzeBBox    InfoAnalyzeBBox    Info        ../src/tag_array_wrapper.sv     11      10    UnsynthesizedDU: Design Unit 'tag_array' (elaborated name 'tag_array') not synthesizable; Stop applied on design unit using -stop option
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                     Alias                    Severity    File                                                                      Line    Wt    Message
======================================================================================
[3]      DetectTopDesignUnits     DetectTopDesignUnits     Info        ../src/top.sv                                                             11      2     Module top is a top level design unit
[0]      ReportDeprecatedRules    ReportDeprecatedRules    Warning     N.A                                                                       0       10    The rule 'Reset_check05' will be deprecated. 'The rule Reset_check05 will be deprecated in the future release starting April 2018.'
[2]      ElabSummary              ElabSummary              Info        ./spyglass-1/cdc/cdc_verify/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/cdc/cdc_verify/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[1D]     Info_Case_Analysis       showSimVal               Info        ../src/top.sv                                                             11      10    Information for set_case_analysis value propagation for design 'top' is displayed
[1]      ReportStopSummary        ReportStopSummary        Info        ./spyglass-1/cdc/cdc_verify/spyglass_reports/SpyGlass/stop_summary.rpt    0       10    Design option(s) stop/stopfile/stopdir specified. Please see ./spyglass-1/cdc/cdc_verify/spyglass_reports/SpyGlass/stop_summary.rpt to know the design units which have been stopped
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=SGDC Checks ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias    Severity    File                       Line    Wt    Message
======================================================================================
[6]      SGDC_abstract_port03             Info        ../script/Spyglass.sgdc    8       10    Constraint 'abstract_port': 'clk' specified with '-clock' field not found on/within module 'data_array'.Considering it as virtual clock
[5]      SGDC_abstract_port03             Info        ../script/Spyglass.sgdc    9       10    Constraint 'abstract_port': 'clk' specified with '-clock' field not found on/within module 'tag_array'.Considering it as virtual clock
[4]      SGDC_abstract_port03             Info        ../script/Spyglass.sgdc    10      10    Constraint 'abstract_port': 'clk' specified with '-clock' field not found on/within module 'SRAM'.Considering it as virtual clock
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=cdc/cdc_verify ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                 Severity    File                                                                                Line    Wt    Message
======================================================================================
[78E]    Ac_cdc01a               ClkCross Data Hold    Warning     ../src/WDT.sv                                                                       24      10    Fast('top.clk') to slow('top.clk2') clock crossing(from 'top.WDT_wrapper.WDEN' to 'top.WDT_wrapper.WDT.wden_temp') detected. Data hold check:Partially-Proved
[78D]    Ac_cdc01a               ClkCross Data Hold    Warning     ../src/WDT.sv                                                                       58      10    Fast('top.clk') to slow('top.clk2') clock crossing(from 'top.WDT_wrapper.WDT.wdlive' to 'top.WDT_wrapper.WDT.wdlive1') detected. Data hold check:Partially-Proved
[78C]    Ac_cdc01a               ClkCross Data Hold    Warning     ../src/WDT.sv                                                                       64      10    Fast('top.clk') to slow('top.clk2') clock crossing(from 'top.WDT_wrapper.WDT.wtocnt[31]' to 'top.WDT_wrapper.WDT.wtocnt1[31]') detected. Data hold check:Partially-Proved
[78B]    Ac_conv01               Convergence           Warning     ../src/WDT.sv                                                                       82      2     34 synchronizers (top.WDT_wrapper.WDT.wden_temp,top.WDT_wrapper.WDT.wdlive1 ...) converge on flop 'top.WDT_wrapper.WDT.count[0]'
[2A]     Ac_crossing01                                 Info        ../src/top.sv                                                                       11      10    CrossingMatrix spreadsheet generated for design 'top'
[787]    Ac_initstate01          ResetState            Info        ../src/top.sv                                                                       11      10    0 percent of sequential outputs are initialized with sets/resets and 97 percent sequential outputs are initialized by data path. Refer file: './spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/adv_cdc.reg' for details
[78F]    Ac_report01             PropStatistics        Info        ../src/top.sv                                                                       11      10    Implicit: '3' implicit properties analyzed, '0' failed, '0' passed, '3' partially proved, '0' not analyzed, '0' others for top design unit 'top'. Refer file: './spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/adv_cdc.rpt' for details
[1C]     Ac_sync01                                     Info        ../src/WDT.sv                                                                       24      2     Synchronized Crossing: destination flop top.WDT_wrapper.WDT.wden_temp, clocked by top.clk2, source flop top.WDT_wrapper.WDEN, clocked by top.clk, by method: Conventional multi-flop for metastability technique [Total Sources: 1 (Number of source domains: 1)]
[1B]     Ac_sync01                                     Info        ../src/WDT.sv                                                                       58      2     Synchronized Crossing: destination flop top.WDT_wrapper.WDT.wdlive1, clocked by top.clk2, source flop top.WDT_wrapper.WDT.wdlive, clocked by top.clk, by method: Conventional multi-flop for metastability technique [Total Sources: 1 (Number of source domains: 1)]
[19]     Ac_sync01                                     Info        ../src/WDT_wrapper.sv                                                               173     2     Synchronized Crossing: destination flop top.WDT_wrapper.wto_temp, clocked by top.clk, source flop top.WDT_wrapper.WDT.WTO, clocked by top.clk2, by method: Conventional multi-flop for metastability technique [Total Sources: 1 (Number of source domains: 1)]
[1A]     Ac_sync02                                     Info        ../src/WDT.sv                                                                       64      2     Synchronized Crossing: destination flop top.WDT_wrapper.WDT.wtocnt1[31:0], clocked by top.clk2, source flop top.WDT_wrapper.WDT.wtocnt[31:0], clocked by top.clk, by method: Conventional multi-flop for metastability technique [Total Sources: 1 (Number of source domains: 1)]
[1F]     Clock_info01                                  Info        ../src/top.sv                                                                       12      2     Candidate clock: top.clk of type: Primary Clock
[20]     Clock_info01                                  Info        ../src/top.sv                                                                       13      2     Candidate clock: top.clk2 of type: Primary Clock
[27]     Clock_info03b                                 Info        ../src/Csr.sv                                                                       89      2     Data pin of flop top.CPU_wrapper.CPU.EXE.Csr.mip[6:0], clocked by top.clk , is tied to constant value 0
[28]     Clock_info03b                                 Info        ../src/Csr.sv                                                                       89      2     Data pin of flop top.CPU_wrapper.CPU.EXE.Csr.mip[10:8], clocked by top.clk , is tied to constant value 0
[29]     Clock_info03b                                 Info        ../src/Csr.sv                                                                       89      2     Data pin of flop top.CPU_wrapper.CPU.EXE.Csr.mip[31:12], clocked by top.clk , is tied to constant value 0
[25]     Clock_info03b                                 Info        ../src/DRAM_wrapper.sv                                                              115     2     Data pin of flop top.DRAM_wrapper.reg_ID[3:0], clocked by top.clk , is tied to constant value 0
[26]     Clock_info03b                                 Info        ../src/DRAM_wrapper.sv                                                              115     2     Data pin of flop top.DRAM_wrapper.reg_ID[7:6], clocked by top.clk , is tied to constant value 0
[23]     Clock_info03b                                 Info        ../src/DRAM_wrapper.sv                                                              117     2     Data pin of flop top.DRAM_wrapper.reg_LEN[3:2], clocked by top.clk , is tied to constant value 0
[21]     Clock_info03b                                 Info        ../src/DRAM_wrapper.sv                                                              118     2     Data pin of flop top.DRAM_wrapper.reg_SIZE[0], clocked by top.clk , is tied to constant value 0
[22]     Clock_info03b                                 Info        ../src/DRAM_wrapper.sv                                                              118     2     Data pin of flop top.DRAM_wrapper.reg_SIZE[2], clocked by top.clk , is tied to constant value 0
[24]     Clock_info03b                                 Info        ../src/DRAM_wrapper.sv                                                              119     2     Data pin of flop top.DRAM_wrapper.reg_BURST[1], clocked by top.clk , is tied to constant value 0
[6C5]    Clock_info15                                  Info        N.A.                                                                                0       2     Port-Clock information generated for PortClockMatrix report
[8]      Propagate_Clocks                              Info        ../src/top.sv                                                                       12      2     For top, clock(s) 'top.clk' of domain 'clk' propagated
[9]      Propagate_Clocks                              Info        ../src/top.sv                                                                       13      2     For top, clock(s) 'top.clk2' of domain 'clk2' propagated
[2E]     Reset_check12                                 Info        N.A.                                                                                0       10    For design unit 'top', no SGDC command found for Asynchronous Reset with active value
[2B]     Reset_info01                                  Info        ../src/top.sv                                                                       15      2     Candidate synchronous clear: top.rst2 of type Primary synchronous clear
[2C]     Reset_info01                                  Info        ../src/top.sv                                                                       14      2     Candidate synchronous clear: top.rst of type Primary synchronous clear
[2D]     Reset_info01                                  Info        ../src/top.sv                                                                       14      2     Candidate synchronous set: top.rst of type Primary synchronous set
[619]    Setup_blackbox01                              Info        ../src/SRAM_wrapper.sv                                                              195     2     Port coverage for black-box 'SRAM' (instance: top.DM1.i_SRAM): '0' (0.00 %) pin(s) not fully constrained
[6C4]    Setup_blackbox01                              Info        ../src/SRAM_wrapper.sv                                                              195     2     Port coverage for black-box 'SRAM' (instance: top.IM1.i_SRAM): '0' (0.00 %) pin(s) not fully constrained
[261]    Setup_blackbox01                              Info        ../src/data_array_wrapper.sv                                                        11      2     Port coverage for black-box 'data_array' (instance: top.CPU_wrapper.L1CI.DA.i_data_array): '0' (0.00 %) pin(s) not fully constrained
[501]    Setup_blackbox01                              Info        ../src/data_array_wrapper.sv                                                        11      2     Port coverage for black-box 'data_array' (instance: top.CPU_wrapper.L1CD.DA.i_data_array): '0' (0.00 %) pin(s) not fully constrained
[2CE]    Setup_blackbox01                              Info        ../src/tag_array_wrapper.sv                                                         11      2     Port coverage for black-box 'tag_array' (instance: top.CPU_wrapper.L1CI.TA.i_tag_array): '0' (0.00 %) pin(s) not fully constrained
[56E]    Setup_blackbox01                              Info        ../src/tag_array_wrapper.sv                                                         11      2     Port coverage for black-box 'tag_array' (instance: top.CPU_wrapper.L1CD.TA.i_tag_array): '0' (0.00 %) pin(s) not fully constrained
[18]     Setup_port01                                  Info        ../src/top.sv                                                                       11      2     Port coverage for top design unit 'top' is: '0' (0.00 %) port(s) not fully constrained
[16]     Setup_port01                                  Info        ./spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/top_input_abstract.sgdc    0       2     Abstracted sgdc file for input ports of block 'top' is generated
[1E]     Setup_quasi_static01                          Info        ./spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/auto_quasi_static.sgdc     25      2     For design 'top', '0' quasi_static constraint(s) inferred
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
