Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Jul 20 10:22:44 2025
| Host         : Andreas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.870        0.000                      0                  162        0.130        0.000                      0                  162        4.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_100m  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100m            2.870        0.000                      0                  162        0.130        0.000                      0                  162        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_100m      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_100m                    
(none)                      clk_100m      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100m
  To Clock:  clk_100m

Setup :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 rd_addr1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/o_alu_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.966ns (41.894%)  route 4.114ns (58.106%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  rd_addr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  rd_addr1_reg[1]/Q
                         net (fo=8, routed)           0.985     6.749    registers/o_output_reg[7][1]
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  registers/o_alu[3]_i_3/O
                         net (fo=15, routed)          0.760     7.633    registers/DI[3]
    SLICE_X4Y110         LUT4 (Prop_lut4_I3_O)        0.124     7.757 r  registers/i___0_carry_i_8/O
                         net (fo=4, routed)           0.684     8.441    registers/i___0_carry_i_8_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I0_O)        0.150     8.591 r  registers/i___0_carry__0_i_3/O
                         net (fo=1, routed)           0.328     8.919    alu/i___35_carry_i_4[0]
    SLICE_X5Y112         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.780     9.699 r  alu/compute0_inferred__5/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.426    10.125    registers/i___35_carry__0_i_1_0[2]
    SLICE_X5Y113         LUT2 (Prop_lut2_I0_O)        0.302    10.427 r  registers/i___35_carry_i_1/O
                         net (fo=1, routed)           0.343    10.770    alu/o_alu[3]_i_4_0[0]
    SLICE_X4Y112         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.155 r  alu/compute0_inferred__5/i___35_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    alu/compute0_inferred__5/i___35_carry_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.377 r  alu/compute0_inferred__5/i___35_carry__0/O[0]
                         net (fo=1, routed)           0.308    11.686    registers/o_alu_reg[7]_1[0]
    SLICE_X4Y115         LUT6 (Prop_lut6_I5_O)        0.299    11.984 r  registers/o_alu[7]_i_2/O
                         net (fo=1, routed)           0.280    12.264    registers/o_alu[7]_i_2_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I0_O)        0.124    12.388 r  registers/o_alu[7]_i_1/O
                         net (fo=1, routed)           0.000    12.388    alu/D[7]
    SLICE_X4Y115         FDRE                                         r  alu/o_alu_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.581    15.003    alu/CLK
    SLICE_X4Y115         FDRE                                         r  alu/o_alu_reg[7]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X4Y115         FDRE (Setup_fdre_C_D)        0.031    15.258    alu/o_alu_reg[7]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 rd_addr1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/o_alu_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 2.636ns (37.471%)  route 4.399ns (62.529%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  rd_addr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  rd_addr1_reg[1]/Q
                         net (fo=8, routed)           0.985     6.749    registers/o_output_reg[7][1]
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  registers/o_alu[3]_i_3/O
                         net (fo=15, routed)          0.760     7.633    registers/DI[3]
    SLICE_X4Y110         LUT4 (Prop_lut4_I3_O)        0.124     7.757 r  registers/i___0_carry_i_8/O
                         net (fo=4, routed)           0.684     8.441    registers/i___0_carry_i_8_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I0_O)        0.124     8.565 r  registers/i___0_carry_i_1/O
                         net (fo=1, routed)           0.463     9.028    alu/o_alu[0]_i_2_2[2]
    SLICE_X5Y111         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.413 r  alu/compute0_inferred__5/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.413    alu/compute0_inferred__5/i___0_carry_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.635 r  alu/compute0_inferred__5/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.630    10.265    alu/reg_array_reg[2][0][0]
    SLICE_X4Y112         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.771    11.036 r  alu/compute0_inferred__5/i___35_carry/O[3]
                         net (fo=1, routed)           0.451    11.487    registers/o_alu_reg[6][2]
    SLICE_X1Y114         LUT6 (Prop_lut6_I5_O)        0.306    11.793 r  registers/o_alu[6]_i_2/O
                         net (fo=1, routed)           0.426    12.219    registers/o_alu[6]_i_2_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.124    12.343 r  registers/o_alu[6]_i_1/O
                         net (fo=1, routed)           0.000    12.343    alu/D[6]
    SLICE_X0Y114         FDRE                                         r  alu/o_alu_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.584    15.006    alu/CLK
    SLICE_X0Y114         FDRE                                         r  alu/o_alu_reg[6]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.029    15.275    alu/o_alu_reg[6]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 rd_addr1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/o_alu_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 2.573ns (36.751%)  route 4.428ns (63.249%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  rd_addr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  rd_addr1_reg[1]/Q
                         net (fo=8, routed)           0.985     6.749    registers/o_output_reg[7][1]
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  registers/o_alu[3]_i_3/O
                         net (fo=15, routed)          0.760     7.633    registers/DI[3]
    SLICE_X4Y110         LUT4 (Prop_lut4_I3_O)        0.124     7.757 r  registers/i___0_carry_i_8/O
                         net (fo=4, routed)           0.684     8.441    registers/i___0_carry_i_8_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I0_O)        0.124     8.565 r  registers/i___0_carry_i_1/O
                         net (fo=1, routed)           0.463     9.028    alu/o_alu[0]_i_2_2[2]
    SLICE_X5Y111         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.413 r  alu/compute0_inferred__5/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.413    alu/compute0_inferred__5/i___0_carry_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.635 r  alu/compute0_inferred__5/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.630    10.265    alu/reg_array_reg[2][0][0]
    SLICE_X4Y112         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712    10.977 r  alu/compute0_inferred__5/i___35_carry/O[2]
                         net (fo=1, routed)           0.606    11.584    registers/o_alu_reg[6][1]
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.302    11.886 r  registers/o_alu[5]_i_2/O
                         net (fo=1, routed)           0.300    12.185    registers/o_alu[5]_i_2_n_0
    SLICE_X4Y115         LUT6 (Prop_lut6_I0_O)        0.124    12.309 r  registers/o_alu[5]_i_1/O
                         net (fo=1, routed)           0.000    12.309    alu/D[5]
    SLICE_X4Y115         FDRE                                         r  alu/o_alu_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.581    15.003    alu/CLK
    SLICE_X4Y115         FDRE                                         r  alu/o_alu_reg[5]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X4Y115         FDRE (Setup_fdre_C_D)        0.031    15.258    alu/o_alu_reg[5]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 rd_addr1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/o_alu_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 2.388ns (37.073%)  route 4.053ns (62.927%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  rd_addr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  rd_addr1_reg[1]/Q
                         net (fo=8, routed)           0.985     6.749    registers/o_output_reg[7][1]
    SLICE_X7Y113         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  registers/o_alu[3]_i_3/O
                         net (fo=15, routed)          0.760     7.633    registers/DI[3]
    SLICE_X4Y110         LUT4 (Prop_lut4_I3_O)        0.124     7.757 r  registers/i___0_carry_i_8/O
                         net (fo=4, routed)           0.684     8.441    registers/i___0_carry_i_8_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I0_O)        0.124     8.565 r  registers/i___0_carry_i_1/O
                         net (fo=1, routed)           0.463     9.028    alu/o_alu[0]_i_2_2[2]
    SLICE_X5Y111         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.413 r  alu/compute0_inferred__5/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.413    alu/compute0_inferred__5/i___0_carry_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.635 r  alu/compute0_inferred__5/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.449    10.084    registers/i___35_carry__0_i_1_0[0]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.299    10.383 r  registers/i___35_carry_i_4/O
                         net (fo=1, routed)           0.000    10.383    alu/o_alu[3]_i_4_1[0]
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.610 r  alu/compute0_inferred__5/i___35_carry/O[1]
                         net (fo=1, routed)           0.415    11.025    registers/o_alu_reg[6][0]
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.303    11.328 r  registers/o_alu[4]_i_2/O
                         net (fo=1, routed)           0.298    11.626    registers/o_alu[4]_i_2_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I0_O)        0.124    11.750 r  registers/o_alu[4]_i_1/O
                         net (fo=1, routed)           0.000    11.750    alu/D[4]
    SLICE_X5Y116         FDRE                                         r  alu/o_alu_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.580    15.002    alu/CLK
    SLICE_X5Y116         FDRE                                         r  alu/o_alu_reg[4]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X5Y116         FDRE (Setup_fdre_C_D)        0.029    15.255    alu/o_alu_reg[4]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 rd_addr1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/o_alu_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 2.242ns (36.673%)  route 3.872ns (63.327%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  rd_addr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  rd_addr1_reg[1]/Q
                         net (fo=8, routed)           0.979     6.743    registers/o_output_reg[7][1]
    SLICE_X7Y112         LUT6 (Prop_lut6_I3_O)        0.124     6.867 f  registers/o_alu[1]_i_2/O
                         net (fo=21, routed)          0.609     7.476    registers/DI[1]
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.124     7.600 r  registers/i___0_carry_i_9/O
                         net (fo=3, routed)           0.458     8.058    registers/i___0_carry_i_9_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I0_O)        0.124     8.182 r  registers/i___0_carry_i_2/O
                         net (fo=1, routed)           0.324     8.506    alu/o_alu[0]_i_2_2[1]
    SLICE_X5Y111         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     8.944 r  alu/compute0_inferred__5/i___0_carry/O[3]
                         net (fo=2, routed)           0.616     9.560    alu/compute0_inferred__5/i___0_carry_n_4
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.306     9.866 r  alu/i___35_carry_i_5/O
                         net (fo=1, routed)           0.000     9.866    alu/i___35_carry_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.113 r  alu/compute0_inferred__5/i___35_carry/O[0]
                         net (fo=1, routed)           0.464    10.577    alu/compute0_inferred__5/i___35_carry_n_7
    SLICE_X3Y115         LUT6 (Prop_lut6_I4_O)        0.299    10.876 r  alu/o_alu[3]_i_4/O
                         net (fo=1, routed)           0.422    11.298    registers/o_alu_reg[3]
    SLICE_X4Y115         LUT6 (Prop_lut6_I4_O)        0.124    11.422 r  registers/o_alu[3]_i_1/O
                         net (fo=1, routed)           0.000    11.422    alu/D[3]
    SLICE_X4Y115         FDRE                                         r  alu/o_alu_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.581    15.003    alu/CLK
    SLICE_X4Y115         FDRE                                         r  alu/o_alu_reg[3]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X4Y115         FDRE (Setup_fdre_C_D)        0.029    15.256    alu/o_alu_reg[3]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 PC_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.188ns (20.235%)  route 4.683ns (79.765%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.700     5.302    clk_100m_IBUF_BUFG
    SLICE_X7Y116         FDCE                                         r  PC_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456     5.758 f  PC_addr_reg[5]/Q
                         net (fo=3, routed)           0.970     6.728    alu/Q[5]
    SLICE_X5Y115         LUT5 (Prop_lut5_I2_O)        0.124     6.852 r  alu/FSM_onehot_state[3]_i_4/O
                         net (fo=24, routed)          1.314     8.166    alu/PC_addr_reg[3]
    SLICE_X4Y110         LUT3 (Prop_lut3_I0_O)        0.152     8.318 r  alu/o_alu[7]_i_5/O
                         net (fo=18, routed)          1.475     9.793    alu/PC_addr_reg[2][1]
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.332    10.125 r  alu/wr_data[1]_i_2/O
                         net (fo=1, routed)           0.924    11.049    registers/wr_data_reg[1]
    SLICE_X1Y113         LUT3 (Prop_lut3_I2_O)        0.124    11.173 r  registers/wr_data[1]_i_1/O
                         net (fo=1, routed)           0.000    11.173    registers_n_15
    SLICE_X1Y113         FDCE                                         r  wr_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.584    15.006    clk_100m_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  wr_data_reg[1]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X1Y113         FDCE (Setup_fdce_C_D)        0.029    15.259    wr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 rd_addr1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/o_alu_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.673ns (29.900%)  route 3.922ns (70.100%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  rd_addr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  rd_addr1_reg[1]/Q
                         net (fo=8, routed)           1.048     6.812    registers/o_output_reg[7][1]
    SLICE_X5Y114         LUT6 (Prop_lut6_I2_O)        0.124     6.936 r  registers/o_alu[0]_i_4/O
                         net (fo=18, routed)          1.181     8.117    registers/DI[0]
    SLICE_X2Y113         LUT4 (Prop_lut4_I3_O)        0.124     8.241 r  registers/i__carry_i_8/O
                         net (fo=1, routed)           0.000     8.241    alu/S[0]
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.785 r  alu/compute0_inferred__3/i__carry/O[2]
                         net (fo=1, routed)           1.026     9.812    alu/data4[2]
    SLICE_X4Y111         LUT6 (Prop_lut6_I0_O)        0.301    10.113 r  alu/o_alu[2]_i_4/O
                         net (fo=1, routed)           0.667    10.780    registers/o_alu_reg[2]
    SLICE_X4Y111         LUT6 (Prop_lut6_I4_O)        0.124    10.904 r  registers/o_alu[2]_i_1/O
                         net (fo=1, routed)           0.000    10.904    alu/D[2]
    SLICE_X4Y111         FDRE                                         r  alu/o_alu_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.584    15.006    alu/CLK
    SLICE_X4Y111         FDRE                                         r  alu/o_alu_reg[2]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.031    15.261    alu/o_alu_reg[2]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 rd_addr1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/o_alu_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.561ns (30.029%)  route 3.637ns (69.971%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  rd_addr1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  rd_addr1_reg[1]/Q
                         net (fo=8, routed)           1.048     6.812    registers/o_output_reg[7][1]
    SLICE_X5Y114         LUT6 (Prop_lut6_I2_O)        0.124     6.936 r  registers/o_alu[0]_i_4/O
                         net (fo=18, routed)          1.181     8.117    registers/DI[0]
    SLICE_X2Y113         LUT4 (Prop_lut4_I3_O)        0.124     8.241 r  registers/i__carry_i_8/O
                         net (fo=1, routed)           0.000     8.241    alu/S[0]
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.668 r  alu/compute0_inferred__3/i__carry/O[1]
                         net (fo=1, routed)           0.956     9.625    alu/data4[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.306     9.931 r  alu/o_alu[1]_i_4/O
                         net (fo=1, routed)           0.452    10.383    registers/o_alu_reg[1]_0
    SLICE_X2Y112         LUT6 (Prop_lut6_I4_O)        0.124    10.507 r  registers/o_alu[1]_i_1/O
                         net (fo=1, routed)           0.000    10.507    alu/D[1]
    SLICE_X2Y112         FDRE                                         r  alu/o_alu_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.585    15.007    alu/CLK
    SLICE_X2Y112         FDRE                                         r  alu/o_alu_reg[1]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.077    15.324    alu/o_alu_reg[1]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 PC_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.214ns (24.821%)  route 3.677ns (75.179%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.700     5.302    clk_100m_IBUF_BUFG
    SLICE_X7Y116         FDCE                                         r  PC_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456     5.758 f  PC_addr_reg[5]/Q
                         net (fo=3, routed)           0.970     6.728    alu/Q[5]
    SLICE_X5Y115         LUT5 (Prop_lut5_I2_O)        0.124     6.852 r  alu/FSM_onehot_state[3]_i_4/O
                         net (fo=24, routed)          1.092     7.944    registers/wr_data_reg[0]
    SLICE_X1Y112         LUT5 (Prop_lut5_I3_O)        0.150     8.094 f  registers/wr_data[7]_i_5/O
                         net (fo=8, routed)           0.603     8.697    alu/wr_data_reg[1]
    SLICE_X3Y115         LUT6 (Prop_lut6_I5_O)        0.332     9.029 r  alu/wr_data[5]_i_2/O
                         net (fo=1, routed)           1.013    10.041    registers/wr_data_reg[5]
    SLICE_X1Y114         LUT3 (Prop_lut3_I2_O)        0.152    10.193 r  registers/wr_data[5]_i_1/O
                         net (fo=1, routed)           0.000    10.193    registers_n_11
    SLICE_X1Y114         FDCE                                         r  wr_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.584    15.006    clk_100m_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  wr_data_reg[5]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.075    15.305    wr_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 PC_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_PC_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.854ns (19.234%)  route 3.586ns (80.766%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.700     5.302    clk_100m_IBUF_BUFG
    SLICE_X7Y116         FDCE                                         r  PC_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456     5.758 f  PC_addr_reg[5]/Q
                         net (fo=3, routed)           0.970     6.728    alu/Q[5]
    SLICE_X5Y115         LUT5 (Prop_lut5_I2_O)        0.124     6.852 r  alu/FSM_onehot_state[3]_i_4/O
                         net (fo=24, routed)          0.864     7.716    registers/wr_data_reg[0]
    SLICE_X2Y115         LUT4 (Prop_lut4_I1_O)        0.124     7.840 r  registers/next_PC[7]_i_2/O
                         net (fo=8, routed)           0.920     8.761    registers/next_PC[7]_i_2_n_0
    SLICE_X4Y114         LUT5 (Prop_lut5_I1_O)        0.150     8.911 r  registers/next_PC[2]_i_1/O
                         net (fo=1, routed)           0.832     9.742    p_0_in[2]
    SLICE_X3Y113         FDCE                                         r  next_PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100m (IN)
                         net (fo=0)                   0.000    10.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.584    15.006    clk_100m_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  next_PC_reg[2]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X3Y113         FDCE (Setup_fdce_C_D)       -0.307    14.923    next_PC_reg[2]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 next_PC_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.513    clk_100m_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  next_PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  next_PC_reg[2]/Q
                         net (fo=1, routed)           0.087     1.742    next_PC__0[2]
    SLICE_X2Y113         FDCE                                         r  PC_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.866     2.031    clk_100m_IBUF_BUFG
    SLICE_X2Y113         FDCE                                         r  PC_addr_reg[2]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X2Y113         FDCE (Hold_fdce_C_D)         0.085     1.611    PC_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 PC_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_PC_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.513    clk_100m_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  PC_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  PC_addr_reg[6]/Q
                         net (fo=3, routed)           0.110     1.765    registers/Q[6]
    SLICE_X2Y115         LUT5 (Prop_lut5_I4_O)        0.045     1.810 r  registers/next_PC[7]_i_1/O
                         net (fo=1, routed)           0.000     1.810    p_0_in[7]
    SLICE_X2Y115         FDCE                                         r  next_PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     2.030    clk_100m_IBUF_BUFG
    SLICE_X2Y115         FDCE                                         r  next_PC_reg[7]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X2Y115         FDCE (Hold_fdce_C_D)         0.120     1.646    next_PC_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PC_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_PC_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.513    clk_100m_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  PC_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  PC_addr_reg[6]/Q
                         net (fo=3, routed)           0.114     1.769    registers/Q[6]
    SLICE_X2Y115         LUT4 (Prop_lut4_I2_O)        0.045     1.814 r  registers/next_PC[6]_i_1/O
                         net (fo=1, routed)           0.000     1.814    p_0_in[6]
    SLICE_X2Y115         FDCE                                         r  next_PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     2.030    clk_100m_IBUF_BUFG
    SLICE_X2Y115         FDCE                                         r  next_PC_reg[6]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X2Y115         FDCE (Hold_fdce_C_D)         0.121     1.647    next_PC_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wr_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registers/reg_array_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.075%)  route 0.141ns (49.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.595     1.514    clk_100m_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  wr_data_reg[2]/Q
                         net (fo=4, routed)           0.141     1.796    registers/reg_array_reg[1][7]_0[2]
    SLICE_X7Y112         FDRE                                         r  registers/reg_array_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.863     2.029    registers/CLK
    SLICE_X7Y112         FDRE                                         r  registers/reg_array_reg[3][2]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X7Y112         FDRE (Hold_fdre_C_D)         0.066     1.615    registers/reg_array_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 next_PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.593     1.512    clk_100m_IBUF_BUFG
    SLICE_X6Y115         FDCE                                         r  next_PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     1.676 r  next_PC_reg[4]/Q
                         net (fo=1, routed)           0.113     1.789    next_PC__0[4]
    SLICE_X7Y115         FDCE                                         r  PC_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     2.027    clk_100m_IBUF_BUFG
    SLICE_X7Y115         FDCE                                         r  PC_addr_reg[4]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X7Y115         FDCE (Hold_fdce_C_D)         0.070     1.595    PC_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 alu/o_alu_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.009%)  route 0.114ns (37.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.513    alu/CLK
    SLICE_X0Y114         FDRE                                         r  alu/o_alu_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  alu/o_alu_reg[6]/Q
                         net (fo=1, routed)           0.114     1.768    registers/wr_data_reg[7]_0[0]
    SLICE_X1Y114         LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  registers/wr_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.813    registers_n_10
    SLICE_X1Y114         FDCE                                         r  wr_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.866     2.031    clk_100m_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  wr_data_reg[6]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X1Y114         FDCE (Hold_fdce_C_D)         0.092     1.618    wr_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 next_PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.513    clk_100m_IBUF_BUFG
    SLICE_X2Y115         FDCE                                         r  next_PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  next_PC_reg[6]/Q
                         net (fo=1, routed)           0.116     1.794    next_PC__0[6]
    SLICE_X3Y115         FDCE                                         r  PC_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     2.030    clk_100m_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  PC_addr_reg[6]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X3Y115         FDCE (Hold_fdce_C_D)         0.070     1.596    PC_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 next_PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.593     1.512    clk_100m_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  next_PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164     1.676 r  next_PC_reg[0]/Q
                         net (fo=1, routed)           0.116     1.793    next_PC__0[0]
    SLICE_X7Y116         FDCE                                         r  PC_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.860     2.026    clk_100m_IBUF_BUFG
    SLICE_X7Y116         FDCE                                         r  PC_addr_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X7Y116         FDCE (Hold_fdce_C_D)         0.070     1.595    PC_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 next_PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.593     1.512    clk_100m_IBUF_BUFG
    SLICE_X6Y115         FDCE                                         r  next_PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     1.676 r  next_PC_reg[3]/Q
                         net (fo=1, routed)           0.112     1.788    next_PC__0[3]
    SLICE_X6Y116         FDCE                                         r  PC_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.860     2.026    clk_100m_IBUF_BUFG
    SLICE_X6Y116         FDCE                                         r  PC_addr_reg[3]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y116         FDCE (Hold_fdce_C_D)         0.059     1.584    PC_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 wr_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registers/reg_array_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.777%)  route 0.181ns (56.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.513    clk_100m_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  wr_data_reg[6]/Q
                         net (fo=4, routed)           0.181     1.836    registers/reg_array_reg[1][7]_0[6]
    SLICE_X5Y113         FDRE                                         r  registers/reg_array_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.862     2.028    registers/CLK
    SLICE_X5Y113         FDRE                                         r  registers/reg_array_reg[0][6]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.075     1.623    registers/reg_array_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100m_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y110    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y116    PC_addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y116    PC_addr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113    PC_addr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y116    PC_addr_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y115    PC_addr_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110    FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110    FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y116    PC_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y116    PC_addr_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110    FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110    FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111    FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y116    PC_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y116    PC_addr_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100m

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            next_PC_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.834ns  (logic 1.631ns (23.868%)  route 5.203ns (76.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           3.219     4.726    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.124     4.850 f  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          1.984     6.834    rst
    SLICE_X6Y114         FDCE                                         f  next_PC_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    clk_100m_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  next_PC_reg[0]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            next_PC_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.834ns  (logic 1.631ns (23.868%)  route 5.203ns (76.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           3.219     4.726    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.124     4.850 f  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          1.984     6.834    rst
    SLICE_X6Y114         FDCE                                         f  next_PC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    clk_100m_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  next_PC_reg[1]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            registers/reg_array_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.834ns  (logic 1.631ns (23.868%)  route 5.203ns (76.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           3.219     4.726    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.124     4.850 r  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          1.984     6.834    registers/AR[0]
    SLICE_X7Y114         FDRE                                         r  registers/reg_array_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    registers/CLK
    SLICE_X7Y114         FDRE                                         r  registers/reg_array_reg[3][4]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            registers/reg_array_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.834ns  (logic 1.631ns (23.868%)  route 5.203ns (76.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           3.219     4.726    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.124     4.850 r  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          1.984     6.834    registers/AR[0]
    SLICE_X7Y114         FDRE                                         r  registers/reg_array_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    registers/CLK
    SLICE_X7Y114         FDRE                                         r  registers/reg_array_reg[3][5]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            registers/reg_array_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.499ns  (logic 1.631ns (25.101%)  route 4.867ns (74.899%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           3.219     4.726    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.124     4.850 r  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          1.649     6.499    registers/AR[0]
    SLICE_X6Y113         FDRE                                         r  registers/reg_array_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    registers/CLK
    SLICE_X6Y113         FDRE                                         r  registers/reg_array_reg[1][1]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            registers/reg_array_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.499ns  (logic 1.631ns (25.101%)  route 4.867ns (74.899%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           3.219     4.726    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.124     4.850 r  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          1.649     6.499    registers/AR[0]
    SLICE_X6Y113         FDRE                                         r  registers/reg_array_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    registers/CLK
    SLICE_X6Y113         FDRE                                         r  registers/reg_array_reg[1][3]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            registers/reg_array_reg[1][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.499ns  (logic 1.631ns (25.101%)  route 4.867ns (74.899%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           3.219     4.726    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.124     4.850 r  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          1.649     6.499    registers/AR[0]
    SLICE_X6Y113         FDRE                                         r  registers/reg_array_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    registers/CLK
    SLICE_X6Y113         FDRE                                         r  registers/reg_array_reg[1][5]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            registers/reg_array_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.499ns  (logic 1.631ns (25.101%)  route 4.867ns (74.899%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           3.219     4.726    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.124     4.850 r  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          1.649     6.499    registers/AR[0]
    SLICE_X7Y113         FDRE                                         r  registers/reg_array_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    registers/CLK
    SLICE_X7Y113         FDRE                                         r  registers/reg_array_reg[3][3]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            registers/reg_array_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 1.631ns (25.717%)  route 4.712ns (74.283%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           3.219     4.726    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.124     4.850 r  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          1.493     6.343    registers/AR[0]
    SLICE_X6Y112         FDRE                                         r  registers/reg_array_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.583     5.005    registers/CLK
    SLICE_X6Y112         FDRE                                         r  registers/reg_array_reg[0][1]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            registers/reg_array_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 1.631ns (25.717%)  route 4.712ns (74.283%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           3.219     4.726    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.124     4.850 r  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          1.493     6.343    registers/AR[0]
    SLICE_X7Y112         FDRE                                         r  registers/reg_array_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.583     5.005    registers/CLK
    SLICE_X7Y112         FDRE                                         r  registers/reg_array_reg[3][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            PC_addr_reg[0]/CLR
                            (removal check against rising-edge clock clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.320ns (15.918%)  route 1.689ns (84.082%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           1.486     1.761    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          0.203     2.009    rst
    SLICE_X7Y116         FDCE                                         f  PC_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.860     2.026    clk_100m_IBUF_BUFG
    SLICE_X7Y116         FDCE                                         r  PC_addr_reg[0]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            PC_addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.320ns (15.918%)  route 1.689ns (84.082%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           1.486     1.761    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          0.203     2.009    rst
    SLICE_X7Y116         FDCE                                         f  PC_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.860     2.026    clk_100m_IBUF_BUFG
    SLICE_X7Y116         FDCE                                         r  PC_addr_reg[1]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            PC_addr_reg[3]/CLR
                            (removal check against rising-edge clock clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.320ns (15.918%)  route 1.689ns (84.082%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           1.486     1.761    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          0.203     2.009    rst
    SLICE_X6Y116         FDCE                                         f  PC_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.860     2.026    clk_100m_IBUF_BUFG
    SLICE_X6Y116         FDCE                                         r  PC_addr_reg[3]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            PC_addr_reg[5]/CLR
                            (removal check against rising-edge clock clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.320ns (15.918%)  route 1.689ns (84.082%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           1.486     1.761    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          0.203     2.009    rst
    SLICE_X7Y116         FDCE                                         f  PC_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.860     2.026    clk_100m_IBUF_BUFG
    SLICE_X7Y116         FDCE                                         r  PC_addr_reg[5]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            input_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.320ns (15.886%)  route 1.693ns (84.114%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           1.486     1.761    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          0.207     2.013    rst
    SLICE_X1Y116         FDCE                                         f  input_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     2.029    clk_100m_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  input_reg_reg[6]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            PC_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.016ns  (logic 0.320ns (15.859%)  route 1.697ns (84.141%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           1.486     1.761    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          0.211     2.016    rst
    SLICE_X7Y115         FDCE                                         f  PC_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     2.027    clk_100m_IBUF_BUFG
    SLICE_X7Y115         FDCE                                         r  PC_addr_reg[4]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            next_PC_reg[3]/CLR
                            (removal check against rising-edge clock clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.016ns  (logic 0.320ns (15.859%)  route 1.697ns (84.141%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           1.486     1.761    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          0.211     2.016    rst
    SLICE_X6Y115         FDCE                                         f  next_PC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     2.027    clk_100m_IBUF_BUFG
    SLICE_X6Y115         FDCE                                         r  next_PC_reg[3]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            next_PC_reg[4]/CLR
                            (removal check against rising-edge clock clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.016ns  (logic 0.320ns (15.859%)  route 1.697ns (84.141%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           1.486     1.761    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          0.211     2.016    rst
    SLICE_X6Y115         FDCE                                         f  next_PC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     2.027    clk_100m_IBUF_BUFG
    SLICE_X6Y115         FDCE                                         r  next_PC_reg[4]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            next_PC_reg[5]/CLR
                            (removal check against rising-edge clock clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.016ns  (logic 0.320ns (15.859%)  route 1.697ns (84.141%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           1.486     1.761    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          0.211     2.016    rst
    SLICE_X6Y115         FDCE                                         f  next_PC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     2.027    clk_100m_IBUF_BUFG
    SLICE_X6Y115         FDCE                                         r  next_PC_reg[5]/C

Slack:                    inf
  Source:                 rst_btn_n
                            (input port)
  Destination:            registers/reg_array_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.114ns  (logic 0.320ns (15.126%)  route 1.794ns (84.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  rst_btn_n (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_n
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_btn_n_IBUF_inst/O
                         net (fo=1, routed)           1.486     1.761    registers/rst_btn_n_IBUF
    SLICE_X7Y116         LUT1 (Prop_lut1_I0_O)        0.045     1.806 r  registers/FSM_onehot_state[3]_i_3/O
                         net (fo=83, routed)          0.309     2.114    registers/AR[0]
    SLICE_X5Y115         FDRE                                         r  registers/reg_array_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     2.027    registers/CLK
    SLICE_X5Y115         FDRE                                         r  registers/reg_array_reg[3][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100m
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_output_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.341ns  (logic 3.986ns (47.784%)  route 4.355ns (52.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X7Y110         FDCE                                         r  o_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  o_output_reg[0]/Q
                         net (fo=1, routed)           4.355    10.120    o_output_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.649 r  o_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.649    o_output[0]
    H5                                                                r  o_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_output_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.241ns  (logic 4.033ns (48.936%)  route 4.208ns (51.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X6Y110         FDCE                                         r  o_output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  o_output_reg[6]/Q
                         net (fo=1, routed)           4.208    10.035    o_output_OBUF[6]
    J2                   OBUF (Prop_obuf_I_O)         3.515    13.550 r  o_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.550    o_output[6]
    J2                                                                r  o_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_output_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.214ns  (logic 3.967ns (48.291%)  route 4.247ns (51.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X7Y110         FDCE                                         r  o_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  o_output_reg[1]/Q
                         net (fo=1, routed)           4.247    10.012    o_output_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.511    13.522 r  o_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.522    o_output[1]
    J5                                                                r  o_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_output_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 4.047ns (49.529%)  route 4.124ns (50.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X6Y110         FDCE                                         r  o_output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  o_output_reg[4]/Q
                         net (fo=1, routed)           4.124     9.950    o_output_OBUF[4]
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.480 r  o_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.480    o_output[4]
    F6                                                                r  o_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_output_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 4.034ns (50.278%)  route 3.990ns (49.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X6Y110         FDCE                                         r  o_output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  o_output_reg[5]/Q
                         net (fo=1, routed)           3.990     9.816    o_output_OBUF[5]
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.333 r  o_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.333    o_output[5]
    J4                                                                r  o_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_output_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 4.033ns (51.714%)  route 3.766ns (48.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  o_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  o_output_reg[3]/Q
                         net (fo=1, routed)           3.766     9.530    o_output_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.107 r  o_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.107    o_output[3]
    T10                                                               r  o_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.631ns  (logic 4.030ns (52.815%)  route 3.601ns (47.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  o_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.764 r  o_output_reg[2]/Q
                         net (fo=1, routed)           3.601     9.365    o_output_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.939 r  o_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.939    o_output[2]
    T9                                                                r  o_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_output_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.459ns  (logic 4.039ns (54.158%)  route 3.419ns (45.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.706     5.308    clk_100m_IBUF_BUFG
    SLICE_X6Y110         FDCE                                         r  o_output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.518     5.826 r  o_output_reg[7]/Q
                         net (fo=1, routed)           3.419     9.245    o_output_OBUF[7]
    H6                   OBUF (Prop_obuf_I_O)         3.521    12.767 r  o_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.767    o_output[7]
    H6                                                                r  o_output[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_output_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.386ns (54.249%)  route 1.169ns (45.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.595     1.514    clk_100m_IBUF_BUFG
    SLICE_X6Y110         FDCE                                         r  o_output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  o_output_reg[7]/Q
                         net (fo=1, routed)           1.169     2.848    o_output_OBUF[7]
    H6                   OBUF (Prop_obuf_I_O)         1.222     4.070 r  o_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.070    o_output[7]
    H6                                                                r  o_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.416ns (54.760%)  route 1.170ns (45.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.595     1.514    clk_100m_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  o_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  o_output_reg[2]/Q
                         net (fo=1, routed)           1.170     2.825    o_output_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.100 r  o_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.100    o_output[2]
    T9                                                                r  o_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_output_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 1.418ns (53.443%)  route 1.236ns (46.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.595     1.514    clk_100m_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  o_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  o_output_reg[3]/Q
                         net (fo=1, routed)           1.236     2.891    o_output_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.169 r  o_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.169    o_output[3]
    T10                                                               r  o_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_output_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.854ns  (logic 1.382ns (48.399%)  route 1.473ns (51.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.595     1.514    clk_100m_IBUF_BUFG
    SLICE_X6Y110         FDCE                                         r  o_output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  o_output_reg[5]/Q
                         net (fo=1, routed)           1.473     3.151    o_output_OBUF[5]
    J4                   OBUF (Prop_obuf_I_O)         1.218     4.369 r  o_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.369    o_output[5]
    J4                                                                r  o_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_output_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.915ns  (logic 1.394ns (47.820%)  route 1.521ns (52.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.595     1.514    clk_100m_IBUF_BUFG
    SLICE_X6Y110         FDCE                                         r  o_output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  o_output_reg[4]/Q
                         net (fo=1, routed)           1.521     3.200    o_output_OBUF[4]
    F6                   OBUF (Prop_obuf_I_O)         1.230     4.430 r  o_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.430    o_output[4]
    F6                                                                r  o_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_output_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.953ns  (logic 1.353ns (45.807%)  route 1.600ns (54.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.595     1.514    clk_100m_IBUF_BUFG
    SLICE_X7Y110         FDCE                                         r  o_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  o_output_reg[1]/Q
                         net (fo=1, routed)           1.600     3.256    o_output_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.212     4.467 r  o_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.467    o_output[1]
    J5                                                                r  o_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_output_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.960ns  (logic 1.380ns (46.632%)  route 1.579ns (53.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.595     1.514    clk_100m_IBUF_BUFG
    SLICE_X6Y110         FDCE                                         r  o_output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  o_output_reg[6]/Q
                         net (fo=1, routed)           1.579     3.258    o_output_OBUF[6]
    J2                   OBUF (Prop_obuf_I_O)         1.216     4.474 r  o_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.474    o_output[6]
    J2                                                                r  o_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_output_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.999ns  (logic 1.372ns (45.736%)  route 1.627ns (54.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.595     1.514    clk_100m_IBUF_BUFG
    SLICE_X7Y110         FDCE                                         r  o_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  o_output_reg[0]/Q
                         net (fo=1, routed)           1.627     3.283    o_output_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.231     4.513 r  o_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.513    o_output[0]
    H5                                                                r  o_output[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100m

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_input[2]
                            (input port)
  Destination:            input_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 1.516ns (27.627%)  route 3.973ns (72.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  i_input[2] (IN)
                         net (fo=0)                   0.000     0.000    i_input[2]
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  i_input_IBUF[2]_inst/O
                         net (fo=1, routed)           3.973     5.489    i_input_IBUF[2]
    SLICE_X2Y113         FDCE                                         r  input_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.584     5.006    clk_100m_IBUF_BUFG
    SLICE_X2Y113         FDCE                                         r  input_reg_reg[2]/C

Slack:                    inf
  Source:                 i_input[0]
                            (input port)
  Destination:            input_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.487ns (30.372%)  route 3.410ns (69.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  i_input[0] (IN)
                         net (fo=0)                   0.000     0.000    i_input[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  i_input_IBUF[0]_inst/O
                         net (fo=1, routed)           3.410     4.897    i_input_IBUF[0]
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    clk_100m_IBUF_BUFG
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[0]/C

Slack:                    inf
  Source:                 i_input[1]
                            (input port)
  Destination:            input_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.681ns  (logic 1.518ns (32.436%)  route 3.163ns (67.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  i_input[1] (IN)
                         net (fo=0)                   0.000     0.000    i_input[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  i_input_IBUF[1]_inst/O
                         net (fo=1, routed)           3.163     4.681    i_input_IBUF[1]
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    clk_100m_IBUF_BUFG
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[1]/C

Slack:                    inf
  Source:                 i_input[7]
                            (input port)
  Destination:            input_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.627ns  (logic 1.531ns (33.088%)  route 3.096ns (66.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i_input[7] (IN)
                         net (fo=0)                   0.000     0.000    i_input[7]
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  i_input_IBUF[7]_inst/O
                         net (fo=1, routed)           3.096     4.627    i_input_IBUF[7]
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    clk_100m_IBUF_BUFG
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[7]/C

Slack:                    inf
  Source:                 i_input[5]
                            (input port)
  Destination:            input_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.558ns  (logic 1.509ns (33.111%)  route 3.049ns (66.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  i_input[5] (IN)
                         net (fo=0)                   0.000     0.000    i_input[5]
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  i_input_IBUF[5]_inst/O
                         net (fo=1, routed)           3.049     4.558    i_input_IBUF[5]
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    clk_100m_IBUF_BUFG
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[5]/C

Slack:                    inf
  Source:                 i_input[4]
                            (input port)
  Destination:            input_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.533ns  (logic 1.542ns (34.009%)  route 2.991ns (65.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  i_input[4] (IN)
                         net (fo=0)                   0.000     0.000    i_input[4]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  i_input_IBUF[4]_inst/O
                         net (fo=1, routed)           2.991     4.533    i_input_IBUF[4]
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    clk_100m_IBUF_BUFG
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[4]/C

Slack:                    inf
  Source:                 i_input[3]
                            (input port)
  Destination:            input_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.535ns (34.092%)  route 2.967ns (65.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_input[3] (IN)
                         net (fo=0)                   0.000     0.000    i_input[3]
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  i_input_IBUF[3]_inst/O
                         net (fo=1, routed)           2.967     4.502    i_input_IBUF[3]
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    clk_100m_IBUF_BUFG
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[3]/C

Slack:                    inf
  Source:                 i_input[6]
                            (input port)
  Destination:            input_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.330ns  (logic 1.512ns (34.914%)  route 2.818ns (65.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i_input[6] (IN)
                         net (fo=0)                   0.000     0.000    i_input[6]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_input_IBUF[6]_inst/O
                         net (fo=1, routed)           2.818     4.330    i_input_IBUF[6]
    SLICE_X1Y116         FDCE                                         r  input_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.582     5.004    clk_100m_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  input_reg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_input[6]
                            (input port)
  Destination:            input_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.279ns (19.193%)  route 1.176ns (80.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i_input[6] (IN)
                         net (fo=0)                   0.000     0.000    i_input[6]
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  i_input_IBUF[6]_inst/O
                         net (fo=1, routed)           1.176     1.456    i_input_IBUF[6]
    SLICE_X1Y116         FDCE                                         r  input_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     2.029    clk_100m_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  input_reg_reg[6]/C

Slack:                    inf
  Source:                 i_input[5]
                            (input port)
  Destination:            input_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.277ns (18.097%)  route 1.253ns (81.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  i_input[5] (IN)
                         net (fo=0)                   0.000     0.000    i_input[5]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  i_input_IBUF[5]_inst/O
                         net (fo=1, routed)           1.253     1.530    i_input_IBUF[5]
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     2.029    clk_100m_IBUF_BUFG
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[5]/C

Slack:                    inf
  Source:                 i_input[3]
                            (input port)
  Destination:            input_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.302ns (19.386%)  route 1.256ns (80.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_input[3] (IN)
                         net (fo=0)                   0.000     0.000    i_input[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  i_input_IBUF[3]_inst/O
                         net (fo=1, routed)           1.256     1.558    i_input_IBUF[3]
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     2.029    clk_100m_IBUF_BUFG
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[3]/C

Slack:                    inf
  Source:                 i_input[4]
                            (input port)
  Destination:            input_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.309ns (19.605%)  route 1.266ns (80.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  i_input[4] (IN)
                         net (fo=0)                   0.000     0.000    i_input[4]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  i_input_IBUF[4]_inst/O
                         net (fo=1, routed)           1.266     1.575    i_input_IBUF[4]
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     2.029    clk_100m_IBUF_BUFG
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[4]/C

Slack:                    inf
  Source:                 i_input[1]
                            (input port)
  Destination:            input_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.286ns (17.582%)  route 1.340ns (82.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  i_input[1] (IN)
                         net (fo=0)                   0.000     0.000    i_input[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  i_input_IBUF[1]_inst/O
                         net (fo=1, routed)           1.340     1.625    i_input_IBUF[1]
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     2.029    clk_100m_IBUF_BUFG
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[1]/C

Slack:                    inf
  Source:                 i_input[7]
                            (input port)
  Destination:            input_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.298ns (18.000%)  route 1.359ns (82.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i_input[7] (IN)
                         net (fo=0)                   0.000     0.000    i_input[7]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  i_input_IBUF[7]_inst/O
                         net (fo=1, routed)           1.359     1.657    i_input_IBUF[7]
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     2.029    clk_100m_IBUF_BUFG
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[7]/C

Slack:                    inf
  Source:                 i_input[0]
                            (input port)
  Destination:            input_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.688ns  (logic 0.255ns (15.115%)  route 1.433ns (84.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  i_input[0] (IN)
                         net (fo=0)                   0.000     0.000    i_input[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  i_input_IBUF[0]_inst/O
                         net (fo=1, routed)           1.433     1.688    i_input_IBUF[0]
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     2.029    clk_100m_IBUF_BUFG
    SLICE_X2Y116         FDCE                                         r  input_reg_reg[0]/C

Slack:                    inf
  Source:                 i_input[2]
                            (input port)
  Destination:            input_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.284ns (14.136%)  route 1.725ns (85.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  i_input[2] (IN)
                         net (fo=0)                   0.000     0.000    i_input[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_input_IBUF[2]_inst/O
                         net (fo=1, routed)           1.725     2.009    i_input_IBUF[2]
    SLICE_X2Y113         FDCE                                         r  input_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100m_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.866     2.031    clk_100m_IBUF_BUFG
    SLICE_X2Y113         FDCE                                         r  input_reg_reg[2]/C





