<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="11" e="9"/>
<c f="1" b="30" e="30"/>
<c f="1" b="31" e="30"/>
<c f="1" b="67" e="67"/>
<c f="1" b="69" e="67"/>
<c f="1" b="96" e="96"/>
<c f="1" b="97" e="97"/>
<c f="1" b="98" e="97"/>
<c f="1" b="107" e="107"/>
<c f="1" b="108" e="107"/>
<c f="1" b="119" e="119"/>
<c f="1" b="120" e="120"/>
<c f="1" b="121" e="121"/>
<c f="1" b="123" e="121"/>
<c f="1" b="134" e="134"/>
<c f="1" b="136" e="134"/>
</Comments>
<Macros>
<m f="1" bl="36" bc="5" el="36" ec="30"/>
<m f="1" bl="57" bc="5" el="57" ec="30"/>
<m f="1" bl="81" bc="14" el="81" ec="51"/>
</Macros>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="11" e="9"/>
<c f="1" b="30" e="30"/>
<c f="1" b="31" e="30"/>
<c f="1" b="67" e="67"/>
<c f="1" b="69" e="67"/>
<c f="1" b="96" e="96"/>
<c f="1" b="97" e="97"/>
<c f="1" b="98" e="97"/>
<c f="1" b="107" e="107"/>
<c f="1" b="108" e="107"/>
<c f="1" b="119" e="119"/>
<c f="1" b="120" e="120"/>
<c f="1" b="121" e="121"/>
<c f="1" b="123" e="121"/>
<c f="1" b="134" e="134"/>
<c f="1" b="136" e="134"/>
</Comments>
<Macros>
<m f="1" bl="36" bc="5" el="36" ec="30"/>
<m f="1" bl="57" bc="5" el="57" ec="30"/>
<m f="1" bl="81" bc="14" el="81" ec="51"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="14" e="14"/>
<c f="2" b="16" e="14"/>
<c f="2" b="47" e="47"/>
<c f="2" b="49" e="47"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="124db5ff9b4b756244b3a97299b94935_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="21" lineend="47" original="">
<cr namespace="llvm" access="none" kind="class" name="MCAsmBackend" id="124db5ff9b4b756244b3a97299b94935_349d511eccf30687ee1a1b76545b88ad" file="2" linestart="22" lineend="22"/>
<cr namespace="llvm" access="none" kind="class" name="MCCodeEmitter" id="124db5ff9b4b756244b3a97299b94935_af4399f4437e115c3386bc7c1443e314" file="2" linestart="23" lineend="23"/>
<cr namespace="llvm" access="none" kind="class" name="MCContext" id="124db5ff9b4b756244b3a97299b94935_66d5a04d181dc2d379aee3c1da9a8316" file="2" linestart="24" lineend="24"/>
<cr namespace="llvm" access="none" kind="class" name="MCInstrInfo" id="124db5ff9b4b756244b3a97299b94935_3154168936e3cc4a9a27a3297d84f582" file="2" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="MCObjectWriter" id="124db5ff9b4b756244b3a97299b94935_4e073ab275d03ee1a33c7f36dfe72918" file="2" linestart="26" lineend="26"/>
<cr namespace="llvm" access="none" kind="class" name="MCRegisterInfo" id="124db5ff9b4b756244b3a97299b94935_7954e37c4b10f3a785d361edefa9f2d1" file="2" linestart="27" lineend="27"/>
<cr namespace="llvm" access="none" kind="class" name="MCSubtargetInfo" id="124db5ff9b4b756244b3a97299b94935_85fb6388fd852e64748b49bf30717000" file="2" linestart="28" lineend="28"/>
<cr namespace="llvm" access="none" kind="class" name="Target" id="124db5ff9b4b756244b3a97299b94935_85d396bdb7770902808a18c6f2b3bb61" file="2" linestart="29" lineend="29"/>
<cr namespace="llvm" access="none" kind="class" name="raw_ostream" id="124db5ff9b4b756244b3a97299b94935_a0739cdc4bf02ac0124031b03f4267a6" file="2" linestart="30" lineend="30"/>
<v namespace="llvm" name="TheAMDGPUTarget" proto="llvm::Target" id="124db5ff9b4b756244b3a97299b94935_cdd13be29e83ce8b98a50532d9b0c808" file="2" linestart="32" lineend="32" storage="extern" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<f namespace="llvm" name="createR600MCCodeEmitter" id="124db5ff9b4b756244b3a97299b94935_1da6dfa8d21559016bd29389017c68f5" file="2" linestart="34" lineend="36" access="none">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createSIMCCodeEmitter" id="124db5ff9b4b756244b3a97299b94935_abd772fcb4742f87ba45b0fe2d0ed4e1" file="2" linestart="38" lineend="41" access="none">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAMDGPUAsmBackend" id="124db5ff9b4b756244b3a97299b94935_53001191a2dfd60618a7ddf81425e38e" file="2" linestart="43" lineend="44" access="none" hasbody="true">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAMDGPUELFObjectWriter" id="124db5ff9b4b756244b3a97299b94935_3d22f30bdb4438c02ed1df34ebf497ea" file="2" linestart="46" lineend="46" access="none">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="10" e="8"/>
<c f="3" b="18" e="18"/>
<c f="3" b="19" e="18"/>
<c f="3" b="21" e="21"/>
<c f="3" b="22" e="21"/>
<c f="3" b="24" e="24"/>
<c f="3" b="25" e="24"/>
<c f="3" b="27" e="27"/>
<c f="3" b="28" e="27"/>
</Comments>
<Macros/>
<ns name="llvm" id="3e7d54ae0fdc45ba4355bd23f709d671_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="15" lineend="32" original="">
<ns name="AMDGPU" id="3e7d54ae0fdc45ba4355bd23f709d671_2098f21df04119f029e13a7d4e87a797" file="3" linestart="16" lineend="31">
<e namespace="llvm.AMDGPU" access="none" name="Fixups" id="3e7d54ae0fdc45ba4355bd23f709d671_a2fd15a8a05e07673c1f564f1e337d98" file="3" linestart="17" lineend="30" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="fixup_si_sopp_br" id="3e7d54ae0fdc45ba4355bd23f709d671_b0589eaa97cf3474159bf1f10a56b512" file="3" linestart="19" lineend="19">
<et>
<e id="3e7d54ae0fdc45ba4355bd23f709d671_a2fd15a8a05e07673c1f564f1e337d98"/>
</et>
<Stmt>
<n32 lb="19" cb="22">
<drx lb="19" cb="22" id="276500ab2a3064a3cdd4ecc61ff8456d_b88062de5e5e8bd487fd27d1cc78f53e" nm="FirstTargetFixupKind"/>
</n32>

</Stmt>
</ec>
<ec name="fixup_si_rodata" id="3e7d54ae0fdc45ba4355bd23f709d671_3c14bf99ab0af1cad1419e824dccd10d" file="3" linestart="22" lineend="22">
<et>
<e id="3e7d54ae0fdc45ba4355bd23f709d671_a2fd15a8a05e07673c1f564f1e337d98"/>
</et>
</ec>
<ec name="fixup_si_end_of_text" id="3e7d54ae0fdc45ba4355bd23f709d671_a65a9ad9440410ad6ed180c458d820c1" file="3" linestart="25" lineend="25">
<et>
<e id="3e7d54ae0fdc45ba4355bd23f709d671_a2fd15a8a05e07673c1f564f1e337d98"/>
</et>
</ec>
<ec name="LastTargetFixupKind" id="3e7d54ae0fdc45ba4355bd23f709d671_f791ad3413f6e817e9a71a55ebc4acc9" file="3" linestart="28" lineend="28">
<et>
<e id="3e7d54ae0fdc45ba4355bd23f709d671_a2fd15a8a05e07673c1f564f1e337d98"/>
</et>
</ec>
<ec name="NumTargetFixupKinds" id="3e7d54ae0fdc45ba4355bd23f709d671_8b461c7fd436a42f8915892c7d17bdd5" file="3" linestart="29" lineend="29">
<et>
<e id="3e7d54ae0fdc45ba4355bd23f709d671_a2fd15a8a05e07673c1f564f1e337d98"/>
</et>
<Stmt>
<xop lb="29" cb="25" le="29" ce="47" kind="-">
<drx lb="29" cb="25" id="3e7d54ae0fdc45ba4355bd23f709d671_f791ad3413f6e817e9a71a55ebc4acc9" nm="LastTargetFixupKind"/>
<n32 lb="29" cb="47">
<drx lb="29" cb="47" id="276500ab2a3064a3cdd4ecc61ff8456d_b88062de5e5e8bd487fd27d1cc78f53e" nm="FirstTargetFixupKind"/>
</n32>
</xop>

</Stmt>
</ec>
</e>
</ns>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="9e553d9e779aa6a974b822cd9a6e8676_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="21" lineend="21"/>
<ns name="" id="9e553d9e779aa6a974b822cd9a6e8676_43bdcff846069eec8f780891b4754c4e" file="1" linestart="23" lineend="67">
<cr namespace="anonymous_namespace{amdgpuasmbackend.cpp}" access="none" depth="1" kind="class" name="AMDGPUMCObjectWriter" id="9e553d9e779aa6a974b822cd9a6e8676_1c0b4c5eda9a0a857940bcf21509f967" file="1" linestart="25" lineend="41">
<base access="public">
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</base>
<cr access="public" kind="class" name="AMDGPUMCObjectWriter" id="9e553d9e779aa6a974b822cd9a6e8676_d1074b7748858accdc097ccfc9c2da30" file="1" linestart="25" lineend="25"/>
<Decl access="public"/>
<c name="AMDGPUMCObjectWriter" id="9e553d9e779aa6a974b822cd9a6e8676_bddf55344164e34692a134643edb7865" file="1" linestart="27" lineend="27" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="27" cb="43" le="27" ce="66">
<typeptr id="d40db948024fca4b42b0715f2a933104_98dfc4bf3f0a83df85ca3249e620668f"/>
<temp/>
<drx lb="27" cb="58" kind="lvalue" nm="OS"/>
<n9 lb="27" cb="62"/>
</n10>

</BaseInit>
<Stmt>
<u lb="27" cb="68" le="27" ce="70"/>

</Stmt>
</c>
<m name="ExecutePostLayoutBinding" id="9e553d9e779aa6a974b822cd9a6e8676_61e3c179bdf7a3c46a742301af4ea561" file="1" linestart="28" lineend="31" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Asm" proto="llvm::MCAssembler &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_f68be1c0e2d53be53b455e72afdfe4a2"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Layout" proto="const llvm::MCAsmLayout &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_c878f098b114504cb3a84e40589703c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="29" cb="69" le="31" ce="3"/>

</Stmt>
</m>
<m name="RecordRelocation" id="9e553d9e779aa6a974b822cd9a6e8676_94269475c76b9e69d4415a95e0da6ce0" file="1" linestart="32" lineend="37" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Asm" proto="const llvm::MCAssembler &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_f68be1c0e2d53be53b455e72afdfe4a2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Layout" proto="const llvm::MCAsmLayout &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_c878f098b114504cb3a84e40589703c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fragment" proto="const llvm::MCFragment *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_ee018cef873380a3e0aba551c9b99afb"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Fixup" proto="const llvm::MCFixup &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Target" proto="llvm::MCValue" isLiteral="true" access2="none">
<rt>
<cr id="13e13b9be279deef3bbf637a92f93d60_23c62a56b77ff5aca3493abea0aeaa3b"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="IsPCRel" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FixedValue" proto="uint64_t &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="35" cb="56" le="37" ce="3">
<ocast lb="36" cb="5" le="36" ce="5">
<bt name="void"/>
<n46 lb="36" cb="5" le="36" ce="5">
<exp pvirg="true"/>
<xop lb="36" cb="5" le="36" ce="5" kind="||">
<n46 lb="36" cb="5" le="36" ce="5">
<exp pvirg="true"/>
<uo lb="36" cb="5" le="36" ce="5" kind="!">
<uo lb="36" cb="5" le="36" ce="5" kind="!">
<n46 lb="36" cb="5" le="36" ce="5">
<exp pvirg="true"/>
<uo lb="36" cb="5" le="36" ce="5" kind="!">
<n32 lb="36" cb="5">
<n32 lb="36" cb="5">
<n52 lb="36" cb="5">
<slit/>
</n52>
</n32>
</n32>
</uo>
</n46>
</uo>
</uo>
</n46>
<n32 lb="36" cb="5" le="36" ce="5">
<n46 lb="36" cb="5" le="36" ce="5">
<exp pvirg="true"/>
<xop lb="36" cb="5" le="36" ce="5" kind=",">
<ce lb="36" cb="5" le="36" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="36" cb="5">
<drx lb="36" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="36" cb="5">
<n52 lb="36" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="36" cb="5">
<n52 lb="36" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="36" cb="5">
<n45 lb="36" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="36" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</u>

</Stmt>
</m>
<m name="WriteObject" id="9e553d9e779aa6a974b822cd9a6e8676_c36d9bfbf7c18a8ca3a1cc5a34a8a46d" file="1" linestart="39" lineend="39" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Asm" proto="llvm::MCAssembler &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_f68be1c0e2d53be53b455e72afdfe4a2"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Layout" proto="const llvm::MCAsmLayout &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_c878f098b114504cb3a84e40589703c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="9e553d9e779aa6a974b822cd9a6e8676_cc194079410a9c3faaeb3d2bb10fed6a" file="1" linestart="25" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::AMDGPUMCObjectWriter &amp;">
<lrf>
<rt>
<cr id="9e553d9e779aa6a974b822cd9a6e8676_1c0b4c5eda9a0a857940bcf21509f967"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::AMDGPUMCObjectWriter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="9e553d9e779aa6a974b822cd9a6e8676_1c0b4c5eda9a0a857940bcf21509f967"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AMDGPUMCObjectWriter" id="9e553d9e779aa6a974b822cd9a6e8676_c1e9ad812b2207f8017488a4689a83f2" file="1" linestart="25" lineend="25" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="25" cb="7"/>

</Stmt>
</d>
</cr>
<cr namespace="anonymous_namespace{amdgpuasmbackend.cpp}" access="none" depth="1" kind="class" name="AMDGPUAsmBackend" id="9e553d9e779aa6a974b822cd9a6e8676_47ceedf868ffc16597afc85625f315ee" file="1" linestart="43" lineend="65">
<base access="public">
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</base>
<cr access="public" kind="class" name="AMDGPUAsmBackend" id="9e553d9e779aa6a974b822cd9a6e8676_07855115218fc7b05433cc9f38fd0932" file="1" linestart="43" lineend="43"/>
<Decl access="public"/>
<c name="AMDGPUAsmBackend" id="9e553d9e779aa6a974b822cd9a6e8676_e1f56221ca1aff817769920fa1f65eef" file="1" linestart="45" lineend="46" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="46" cb="7" le="46" ce="20">
<typeptr id="959c08d76c284892179cb727a3684606_d6a8cdac91ed319d98985cab453dbc82"/>
<temp/>
</n10>

</BaseInit>
<Stmt>
<u lb="46" cb="22" le="46" ce="23"/>

</Stmt>
</c>
<m name="getNumFixupKinds" id="9e553d9e779aa6a974b822cd9a6e8676_35b4c720acaab89be186fb0f47ac3083" file="1" linestart="48" lineend="48" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="48" cb="46" le="48" ce="84">
<rx lb="48" cb="48" le="48" ce="63" pvirg="true">
<n32 lb="48" cb="55" le="48" ce="63">
<drx lb="48" cb="55" le="48" ce="63" id="3e7d54ae0fdc45ba4355bd23f709d671_8b461c7fd436a42f8915892c7d17bdd5" nm="NumTargetFixupKinds"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="applyFixup" id="9e553d9e779aa6a974b822cd9a6e8676_8c0b97cb45b79a59c7126c49827e1458" file="1" linestart="49" lineend="50" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Fixup" proto="const llvm::MCFixup &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Data" proto="char *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="char"/>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DataSize" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Value" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="IsPCRel" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="fixupNeedsRelaxation" id="9e553d9e779aa6a974b822cd9a6e8676_ecb5b48db0222c20ac38802ad5526297" file="1" linestart="51" lineend="55" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Fixup" proto="const llvm::MCFixup &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Value" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="DF" proto="const llvm::MCRelaxableFragment *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_6778dbfdbd00182635a47ba1cd5a55f2"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Layout" proto="const llvm::MCAsmLayout &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_c878f098b114504cb3a84e40589703c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="53" cb="71" le="55" ce="3">
<rx lb="54" cb="5" le="54" ce="12" pvirg="true">
<n9 lb="54" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="relaxInstruction" id="9e553d9e779aa6a974b822cd9a6e8676_81f4cbfd5384df80d52da640df7cd427" file="1" linestart="56" lineend="58" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Inst" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Res" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="56" cb="73" le="58" ce="3">
<ocast lb="57" cb="5" le="57" ce="5">
<bt name="void"/>
<n46 lb="57" cb="5" le="57" ce="5">
<exp pvirg="true"/>
<xop lb="57" cb="5" le="57" ce="5" kind="||">
<n46 lb="57" cb="5" le="57" ce="5">
<exp pvirg="true"/>
<uo lb="57" cb="5" le="57" ce="5" kind="!">
<uo lb="57" cb="5" le="57" ce="5" kind="!">
<n46 lb="57" cb="5" le="57" ce="5">
<exp pvirg="true"/>
<uo lb="57" cb="5" le="57" ce="5" kind="!">
<n32 lb="57" cb="5">
<n32 lb="57" cb="5">
<n52 lb="57" cb="5">
<slit/>
</n52>
</n32>
</n32>
</uo>
</n46>
</uo>
</uo>
</n46>
<n32 lb="57" cb="5" le="57" ce="5">
<n46 lb="57" cb="5" le="57" ce="5">
<exp pvirg="true"/>
<xop lb="57" cb="5" le="57" ce="5" kind=",">
<ce lb="57" cb="5" le="57" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="57" cb="5">
<drx lb="57" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="57" cb="5">
<n52 lb="57" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="57" cb="5">
<n52 lb="57" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="57" cb="5">
<n45 lb="57" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="57" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</u>

</Stmt>
</m>
<m name="mayNeedRelaxation" id="9e553d9e779aa6a974b822cd9a6e8676_4dbb23ef9631da0f7dff6392a6ba8786" file="1" linestart="59" lineend="59" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Inst" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="59" cb="61" le="59" ce="77">
<rx lb="59" cb="63" le="59" ce="70" pvirg="true">
<n9 lb="59" cb="70"/>
</rx>
</u>

</Stmt>
</m>
<m name="writeNopData" id="9e553d9e779aa6a974b822cd9a6e8676_ae574ac568cba28960c06ac42a4eda7e" file="1" linestart="60" lineend="62" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Count" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="OW" proto="llvm::MCObjectWriter *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="60" cb="72" le="62" ce="3">
<rx lb="61" cb="5" le="61" ce="12" pvirg="true">
<n9 lb="61" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="getFixupKindInfo" id="9e553d9e779aa6a974b822cd9a6e8676_0365038275f3900219386cbb0c599a18" file="1" linestart="64" lineend="64" access="public" hasbody="true">
<fpt const="true" proto="const llvm::MCFixupKindInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="f3285dd4a1131d2be5ca56dee5c4f933_a984e9025c357bc40958f9d0732589a7"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="Kind" proto="llvm::MCFixupKind" isLiteral="true" access2="none">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="9e553d9e779aa6a974b822cd9a6e8676_66c9e7b4081d51839b3bd0a59e5f3dbe" file="1" linestart="43" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::AMDGPUAsmBackend &amp;">
<lrf>
<rt>
<cr id="9e553d9e779aa6a974b822cd9a6e8676_47ceedf868ffc16597afc85625f315ee"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::AMDGPUAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="9e553d9e779aa6a974b822cd9a6e8676_47ceedf868ffc16597afc85625f315ee"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AMDGPUAsmBackend" id="9e553d9e779aa6a974b822cd9a6e8676_0b12b49fb16a837eca869f82b5ca88ee" file="1" linestart="43" lineend="43" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="43" cb="7"/>

</Stmt>
</d>
<c name="AMDGPUAsmBackend" id="9e553d9e779aa6a974b822cd9a6e8676_4ce5e24af32ad4d45c69c6dfcfa8ad57" file="1" linestart="43" lineend="43" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::AMDGPUAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="9e553d9e779aa6a974b822cd9a6e8676_47ceedf868ffc16597afc85625f315ee"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<m name="WriteObject" id="9e553d9e779aa6a974b822cd9a6e8676_c36d9bfbf7c18a8ca3a1cc5a34a8a46d" file="1" linestart="69" lineend="74" previous="9e553d9e779aa6a974b822cd9a6e8676_c36d9bfbf7c18a8ca3a1cc5a34a8a46d" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Asm" proto="llvm::MCAssembler &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_f68be1c0e2d53be53b455e72afdfe4a2"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Layout" proto="const llvm::MCAsmLayout &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_c878f098b114504cb3a84e40589703c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="70" cb="67" le="74" ce="1">
<fx lb="71" cb="3" le="73" ce="3">
<dst lb="71" cb="8" le="71" ce="60">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
<n10 lb="71" cb="34" le="71" ce="44">
<typeptr id="cf80d347400835f00b932d17946e2cd9_8674df38bd318e5bcce23a07c45fd813">
<template_arguments>
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_d2b95537d2fbf9a52e22345f4593790e"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="71" cb="34" le="71" ce="44">
<exp pvirg="true"/>
<mce lb="71" cb="34" le="71" ce="44" nbparm="0" id="dc0fc8f2eb97706161dc0456f9cf15db_ddb027a7a0171f174bacb05b6d1fadf6">
<exp pvirg="true"/>
<mex lb="71" cb="34" le="71" ce="38" id="dc0fc8f2eb97706161dc0456f9cf15db_ddb027a7a0171f174bacb05b6d1fadf6" nm="begin" point="1">
<drx lb="71" cb="34" kind="lvalue" nm="Asm"/>
</mex>
</mce>
</mte>
</n10>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
<n10 lb="71" cb="51" le="71" ce="59">
<typeptr id="cf80d347400835f00b932d17946e2cd9_8674df38bd318e5bcce23a07c45fd813">
<template_arguments>
<rt>
<cr id="dc0fc8f2eb97706161dc0456f9cf15db_d2b95537d2fbf9a52e22345f4593790e"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="71" cb="51" le="71" ce="59">
<exp pvirg="true"/>
<mce lb="71" cb="51" le="71" ce="59" nbparm="0" id="dc0fc8f2eb97706161dc0456f9cf15db_29701ab312016de3d1807f0e8bccfb8c">
<exp pvirg="true"/>
<mex lb="71" cb="51" le="71" ce="55" id="dc0fc8f2eb97706161dc0456f9cf15db_29701ab312016de3d1807f0e8bccfb8c" nm="end" point="1">
<drx lb="71" cb="51" kind="lvalue" nm="Asm"/>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="71" cb="62" le="71" ce="67" nbparm="2" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb">
<exp pvirg="true"/>
<n32 lb="71" cb="64">
<drx lb="71" cb="64" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb" nm="operator!="/>
</n32>
<n32 lb="71" cb="62">
<drx lb="71" cb="62" kind="lvalue" nm="I"/>
</n32>
<n32 lb="71" cb="67">
<drx lb="71" cb="67" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="71" cb="70" le="71" ce="72" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3">
<exp pvirg="true"/>
<n32 lb="71" cb="70">
<drx lb="71" cb="70" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3" nm="operator++"/>
</n32>
<drx lb="71" cb="72" kind="lvalue" nm="I"/>
</ocx>
<u lb="71" cb="75" le="73" ce="3">
<mce lb="72" cb="5" le="72" ce="35" nbparm="2" id="dc0fc8f2eb97706161dc0456f9cf15db_90dd65c6760f5d2403dd4ab190bc2ce1">
<exp pvirg="true"/>
<mex lb="72" cb="5" le="72" ce="9" id="dc0fc8f2eb97706161dc0456f9cf15db_90dd65c6760f5d2403dd4ab190bc2ce1" nm="writeSectionData" point="1">
<n32 lb="72" cb="5">
<drx lb="72" cb="5" kind="lvalue" nm="Asm"/>
</n32>
</mex>
<n32 lb="72" cb="26">
<n32 lb="72" cb="26">
<mce lb="72" cb="26" nbparm="0" id="cf80d347400835f00b932d17946e2cd9_84b0a1310b452d7f830b041e0baddb9f">
<exp pvirg="true"/>
<mex lb="72" cb="26" id="cf80d347400835f00b932d17946e2cd9_84b0a1310b452d7f830b041e0baddb9f" nm="operator class llvm::MCSectionData *" point="1">
<n32 lb="72" cb="26">
<drx lb="72" cb="26" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</n32>
</n32>
<drx lb="72" cb="29" kind="lvalue" nm="Layout"/>
</mce>
</u>
</fx>
</u>

</Stmt>
</m>
<m name="applyFixup" id="9e553d9e779aa6a974b822cd9a6e8676_8c0b97cb45b79a59c7126c49827e1458" file="1" linestart="76" lineend="102" previous="9e553d9e779aa6a974b822cd9a6e8676_8c0b97cb45b79a59c7126c49827e1458" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Fixup" proto="const llvm::MCFixup &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Data" proto="char *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="char"/>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DataSize" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Value" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="IsPCRel" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="78" cb="55" le="102" ce="1">
<sy lb="80" cb="3" le="101" ce="3">
<ocast lb="80" cb="11" le="80" ce="35">
<bt name="unsigned int"/>
<n32 lb="80" cb="21" le="80" ce="35">
<mce lb="80" cb="21" le="80" ce="35" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="80" cb="21" le="80" ce="27" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="80" cb="21" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</ocast>
<u lb="80" cb="38" le="101" ce="3">
<dx lb="81" cb="5" le="81" ce="14">
<ce lb="81" cb="14" le="81" ce="14" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="81" cb="14" le="81" ce="14">
<drx lb="81" cb="14" le="81" ce="14" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="81" cb="14">
<n52 lb="81" cb="14">
<slit/>
</n52>
</n32>
<n32 lb="81" cb="14">
<n52 lb="81" cb="14">
<slit/>
</n52>
</n32>
<n32 lb="81" cb="14">
<n45 lb="81" cb="14">
<flit/>
</n45>
</n32>
</ce>
</dx>
<cax lb="82" cb="5" le="86" ce="5">
<n32 lb="82" cb="10" le="82" ce="18">
<drx lb="82" cb="10" le="82" ce="18" id="3e7d54ae0fdc45ba4355bd23f709d671_b0589eaa97cf3474159bf1f10a56b512" nm="fixup_si_sopp_br"/>
</n32>
<u lb="82" cb="36" le="86" ce="5">
<dst lb="83" cb="7" le="83" ce="60">
<exp pvirg="true"/>
<Var nm="Dst">
<pt>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</pt>
<ocast lb="83" cb="23" le="83" ce="59">
<pt>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</pt>
<n46 lb="83" cb="34" le="83" ce="59">
<exp pvirg="true"/>
<xop lb="83" cb="35" le="83" ce="58" kind="+">
<n32 lb="83" cb="35">
<drx lb="83" cb="35" kind="lvalue" nm="Data"/>
</n32>
<mce lb="83" cb="42" le="83" ce="58" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_75c3ca401b1e26948081eb9091f5cf99">
<exp pvirg="true"/>
<mex lb="83" cb="42" le="83" ce="48" id="276500ab2a3064a3cdd4ecc61ff8456d_75c3ca401b1e26948081eb9091f5cf99" nm="getOffset" point="1">
<drx lb="83" cb="42" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</xop>
</n46>
</ocast>
</Var>
</dst>
<xop lb="84" cb="7" le="84" ce="28" kind="=">
<uo lb="84" cb="7" le="84" ce="8" kind="*">
<n32 lb="84" cb="8">
<drx lb="84" cb="8" kind="lvalue" nm="Dst"/>
</n32>
</uo>
<n32 lb="84" cb="14" le="84" ce="28">
<xop lb="84" cb="14" le="84" ce="28" kind="/">
<n46 lb="84" cb="14" le="84" ce="24">
<exp pvirg="true"/>
<xop lb="84" cb="15" le="84" ce="23" kind="-">
<n32 lb="84" cb="15">
<drx lb="84" cb="15" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="84" cb="23">
<n45 lb="84" cb="23">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="84" cb="28">
<n45 lb="84" cb="28"/>
</n32>
</xop>
</n32>
</xop>
<bks lb="85" cb="7"/>
</u>
</cax>
<cax lb="88" cb="5" le="92" ce="5">
<n32 lb="88" cb="10" le="88" ce="18">
<drx lb="88" cb="10" le="88" ce="18" id="3e7d54ae0fdc45ba4355bd23f709d671_3c14bf99ab0af1cad1419e824dccd10d" nm="fixup_si_rodata"/>
</n32>
<u lb="88" cb="35" le="92" ce="5">
<dst lb="89" cb="7" le="89" ce="60">
<exp pvirg="true"/>
<Var nm="Dst">
<pt>
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</pt>
<ocast lb="89" cb="23" le="89" ce="59">
<pt>
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</pt>
<n46 lb="89" cb="34" le="89" ce="59">
<exp pvirg="true"/>
<xop lb="89" cb="35" le="89" ce="58" kind="+">
<n32 lb="89" cb="35">
<drx lb="89" cb="35" kind="lvalue" nm="Data"/>
</n32>
<mce lb="89" cb="42" le="89" ce="58" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_75c3ca401b1e26948081eb9091f5cf99">
<exp pvirg="true"/>
<mex lb="89" cb="42" le="89" ce="48" id="276500ab2a3064a3cdd4ecc61ff8456d_75c3ca401b1e26948081eb9091f5cf99" nm="getOffset" point="1">
<drx lb="89" cb="42" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</xop>
</n46>
</ocast>
</Var>
</dst>
<xop lb="90" cb="7" le="90" ce="14" kind="=">
<uo lb="90" cb="7" le="90" ce="8" kind="*">
<n32 lb="90" cb="8">
<drx lb="90" cb="8" kind="lvalue" nm="Dst"/>
</n32>
</uo>
<n32 lb="90" cb="14">
<n32 lb="90" cb="14">
<drx lb="90" cb="14" kind="lvalue" nm="Value"/>
</n32>
</n32>
</xop>
<bks lb="91" cb="7"/>
</u>
</cax>
<cax lb="94" cb="5" le="100" ce="5">
<n32 lb="94" cb="10" le="94" ce="18">
<drx lb="94" cb="10" le="94" ce="18" id="3e7d54ae0fdc45ba4355bd23f709d671_a65a9ad9440410ad6ed180c458d820c1" nm="fixup_si_end_of_text"/>
</n32>
<u lb="94" cb="40" le="100" ce="5">
<dst lb="95" cb="7" le="95" ce="60">
<exp pvirg="true"/>
<Var nm="Dst">
<pt>
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</pt>
<ocast lb="95" cb="23" le="95" ce="59">
<pt>
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</pt>
<n46 lb="95" cb="34" le="95" ce="59">
<exp pvirg="true"/>
<xop lb="95" cb="35" le="95" ce="58" kind="+">
<n32 lb="95" cb="35">
<drx lb="95" cb="35" kind="lvalue" nm="Data"/>
</n32>
<mce lb="95" cb="42" le="95" ce="58" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_75c3ca401b1e26948081eb9091f5cf99">
<exp pvirg="true"/>
<mex lb="95" cb="42" le="95" ce="48" id="276500ab2a3064a3cdd4ecc61ff8456d_75c3ca401b1e26948081eb9091f5cf99" nm="getOffset" point="1">
<drx lb="95" cb="42" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</xop>
</n46>
</ocast>
</Var>
</dst>
<xop lb="98" cb="7" le="98" ce="22" kind="=">
<uo lb="98" cb="7" le="98" ce="8" kind="*">
<n32 lb="98" cb="8">
<drx lb="98" cb="8" kind="lvalue" nm="Dst"/>
</n32>
</uo>
<n32 lb="98" cb="14" le="98" ce="22">
<xop lb="98" cb="14" le="98" ce="22" kind="+">
<n32 lb="98" cb="14">
<drx lb="98" cb="14" kind="lvalue" nm="Value"/>
</n32>
<n32 lb="98" cb="22">
<n45 lb="98" cb="22"/>
</n32>
</xop>
</n32>
</xop>
<bks lb="99" cb="7"/>
</u>
</cax>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="getFixupKindInfo" id="9e553d9e779aa6a974b822cd9a6e8676_0365038275f3900219386cbb0c599a18" file="1" linestart="104" lineend="117" previous="9e553d9e779aa6a974b822cd9a6e8676_0365038275f3900219386cbb0c599a18" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::MCFixupKindInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="f3285dd4a1131d2be5ca56dee5c4f933_a984e9025c357bc40958f9d0732589a7"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="Kind" proto="llvm::MCFixupKind" isLiteral="true" access2="none">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="105" cb="80" le="117" ce="1">
<dst lb="106" cb="3" le="111" ce="4">
<exp pvirg="true"/>
<Var nm="Infos" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<rt>
<cr id="f3285dd4a1131d2be5ca56dee5c4f933_a984e9025c357bc40958f9d0732589a7"/>
</rt>
</QualType>
</at>
<il lb="106" cb="69" le="111" ce="3">
<exp pvirg="true"/>
<il lb="108" cb="5" le="108" ce="73">
<exp pvirg="true"/>
<n32 lb="108" cb="7">
<n52 lb="108" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="108" cb="31">
<n45 lb="108" cb="31">
<flit/>
</n45>
</n32>
<n32 lb="108" cb="38">
<n45 lb="108" cb="38">
<flit/>
</n45>
</n32>
<n32 lb="108" cb="44" le="108" ce="61">
<drx lb="108" cb="44" le="108" ce="61" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
<il lb="109" cb="5" le="109" ce="46">
<exp pvirg="true"/>
<n32 lb="109" cb="7">
<n52 lb="109" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="109" cb="31">
<n45 lb="109" cb="31"/>
</n32>
<n32 lb="109" cb="38">
<n45 lb="109" cb="38">
<flit/>
</n45>
</n32>
<n32 lb="109" cb="44">
<n45 lb="109" cb="44"/>
</n32>
</il>
<il lb="110" cb="5" le="110" ce="73">
<exp pvirg="true"/>
<n32 lb="110" cb="7">
<n52 lb="110" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="110" cb="31">
<n45 lb="110" cb="31"/>
</n32>
<n32 lb="110" cb="38">
<n45 lb="110" cb="38"/>
</n32>
<n32 lb="110" cb="44" le="110" ce="61">
<drx lb="110" cb="44" le="110" ce="61" id="f3285dd4a1131d2be5ca56dee5c4f933_995f1657436b0acf474c0390defd0f21" nm="FKF_IsPCRel"/>
</n32>
</il>
</il>
</Var>
</dst>
<if lb="113" cb="3" le="114" ce="47">
<xop lb="113" cb="7" le="113" ce="14" kind="&lt;">
<n32 lb="113" cb="7">
<n32 lb="113" cb="7">
<drx lb="113" cb="7" kind="lvalue" nm="Kind"/>
</n32>
</n32>
<n32 lb="113" cb="14">
<drx lb="113" cb="14" id="276500ab2a3064a3cdd4ecc61ff8456d_b88062de5e5e8bd487fd27d1cc78f53e" nm="FirstTargetFixupKind"/>
</n32>
</xop>
<rx lb="114" cb="5" le="114" ce="47" pvirg="true">
<mce lb="114" cb="12" le="114" ce="47" nbparm="1" id="959c08d76c284892179cb727a3684606_25ec9efbc4a06a9e35550f4b383a66b4">
<exp pvirg="true"/>
<mex lb="114" cb="12" le="114" ce="26" id="959c08d76c284892179cb727a3684606_25ec9efbc4a06a9e35550f4b383a66b4" nm="getFixupKindInfo" arrow="1">
<n32 lb="114" cb="26">
<n32 lb="114" cb="26">
<n19 lb="114" cb="26"/>
</n32>
</n32>
</mex>
<n32 lb="114" cb="43">
<drx lb="114" cb="43" kind="lvalue" nm="Kind"/>
</n32>
</mce>
</rx>
</if>
<rx lb="116" cb="3" le="116" ce="43" pvirg="true">
<n2 lb="116" cb="10" le="116" ce="43">
<exp pvirg="true"/>
<n32 lb="116" cb="10">
<drx lb="116" cb="10" kind="lvalue" nm="Infos"/>
</n32>
<xop lb="116" cb="16" le="116" ce="23" kind="-">
<n32 lb="116" cb="16">
<n32 lb="116" cb="16">
<drx lb="116" cb="16" kind="lvalue" nm="Kind"/>
</n32>
</n32>
<n32 lb="116" cb="23">
<drx lb="116" cb="23" id="276500ab2a3064a3cdd4ecc61ff8456d_b88062de5e5e8bd487fd27d1cc78f53e" nm="FirstTargetFixupKind"/>
</n32>
</xop>
</n2>
</rx>
</u>

</Stmt>
</m>
<ns name="" id="9e553d9e779aa6a974b822cd9a6e8676_43bdcff846069eec8f780891b4754c4e" file="1" linestart="123" lineend="134" original="">
<cr namespace="anonymous_namespace{amdgpuasmbackend.cpp}" access="none" depth="2" kind="class" name="ELFAMDGPUAsmBackend" id="9e553d9e779aa6a974b822cd9a6e8676_f54f150da1122857160a842d5bab6502" file="1" linestart="125" lineend="132">
<base access="public">
<rt>
<cr id="9e553d9e779aa6a974b822cd9a6e8676_47ceedf868ffc16597afc85625f315ee"/>
</rt>
</base>
<cr access="public" kind="class" name="ELFAMDGPUAsmBackend" id="9e553d9e779aa6a974b822cd9a6e8676_d2bcc55f70b5c1810ef23785de3d3a42" file="1" linestart="125" lineend="125"/>
<Decl access="public"/>
<c name="ELFAMDGPUAsmBackend" id="9e553d9e779aa6a974b822cd9a6e8676_7cbeeeeb1455e3775dbe79be3f84af9c" file="1" linestart="127" lineend="127" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="127" cb="42" le="127" ce="60">
<typeptr id="9e553d9e779aa6a974b822cd9a6e8676_e1f56221ca1aff817769920fa1f65eef"/>
<temp/>
<drx lb="127" cb="59" kind="lvalue" nm="T"/>
</n10>

</BaseInit>
<Stmt>
<u lb="127" cb="62" le="127" ce="64"/>

</Stmt>
</c>
<m name="createObjectWriter" id="9e553d9e779aa6a974b822cd9a6e8676_4abe61acaa140501c161a92c99d9c683" file="1" linestart="129" lineend="131" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="129" cb="70" le="131" ce="3">
<rx lb="130" cb="5" le="130" ce="42" pvirg="true">
<ce lb="130" cb="12" le="130" ce="42" nbparm="1" id="124db5ff9b4b756244b3a97299b94935_3d22f30bdb4438c02ed1df34ebf497ea">
<exp pvirg="true"/>
<n32 lb="130" cb="12">
<drx lb="130" cb="12" kind="lvalue" id="124db5ff9b4b756244b3a97299b94935_3d22f30bdb4438c02ed1df34ebf497ea" nm="createAMDGPUELFObjectWriter"/>
</n32>
<drx lb="130" cb="40" kind="lvalue" nm="OS"/>
</ce>
</rx>
</u>

</Stmt>
</m>
<m name="operator=" id="9e553d9e779aa6a974b822cd9a6e8676_0b88268872e80fb6c26cd28c7d73cb99" file="1" linestart="125" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::ELFAMDGPUAsmBackend &amp;">
<lrf>
<rt>
<cr id="9e553d9e779aa6a974b822cd9a6e8676_f54f150da1122857160a842d5bab6502"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::ELFAMDGPUAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="9e553d9e779aa6a974b822cd9a6e8676_f54f150da1122857160a842d5bab6502"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~ELFAMDGPUAsmBackend" id="9e553d9e779aa6a974b822cd9a6e8676_5d24b2329189e7e0b09b5fbdc3a758a7" file="1" linestart="125" lineend="125" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="125" cb="7"/>

</Stmt>
</d>
<c name="ELFAMDGPUAsmBackend" id="9e553d9e779aa6a974b822cd9a6e8676_2a24879bb524d95356ce4ecfdec9d01c" file="1" linestart="125" lineend="125" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::ELFAMDGPUAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="9e553d9e779aa6a974b822cd9a6e8676_f54f150da1122857160a842d5bab6502"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<f namespace="llvm" name="createAMDGPUAsmBackend" id="9e553d9e779aa6a974b822cd9a6e8676_53001191a2dfd60618a7ddf81425e38e" file="1" linestart="136" lineend="141" previous="124db5ff9b4b756244b3a97299b94935_53001191a2dfd60618a7ddf81425e38e" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="959c08d76c284892179cb727a3684606_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="139" cb="59" le="141" ce="1">
<rx lb="140" cb="3" le="140" ce="35" pvirg="true">
<n32 lb="140" cb="10" le="140" ce="35">
<new lb="140" cb="10" le="140" ce="35">
<typeptr id="9e553d9e779aa6a974b822cd9a6e8676_7cbeeeeb1455e3775dbe79be3f84af9c"/>
<exp pvirg="true"/>
<n10 lb="140" cb="14" le="140" ce="35">
<typeptr id="9e553d9e779aa6a974b822cd9a6e8676_7cbeeeeb1455e3775dbe79be3f84af9c"/>
<temp/>
<drx lb="140" cb="34" kind="lvalue" nm="T"/>
</n10>
</new>
</n32>
</rx>
</u>

</Stmt>
</f>
</tun>
</Root>
