#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000182849c90b0 .scope module, "UART_TX_tb" "UART_TX_tb" 2 3;
 .timescale -9 -12;
P_00000182849c1bd0 .param/l "clock_period" 0 2 5, +C4<00000000000000000000000000000101>;
v0000018284a4b220_0 .var "CLK_tb", 0 0;
v0000018284a49c40_0 .var "Data_valid_tb", 0 0;
v0000018284a4b400_0 .var "PAR_EN_tb", 0 0;
v0000018284a4b9a0_0 .var "PAR_TYP_tb", 0 0;
v0000018284a4b680_0 .var "P_DATA_tb", 7 0;
v0000018284a4aaa0_0 .var "RST_tb", 0 0;
v0000018284a4b360_0 .net "TX_OUT_tb", 0 0, v0000018284a49450_0;  1 drivers
v0000018284a4ab40_0 .net "busy_tb", 0 0, v00000182849f57b0_0;  1 drivers
v0000018284a4b4a0_0 .var/i "i", 31 0;
E_00000182849c1c10 .event negedge, v00000182849bba30_0;
S_00000182849c9240 .scope module, "DUT" "UART_TX" 2 131, 3 4 0, S_00000182849c90b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "Data_valid";
    .port_info 2 /INPUT 1 "PAR_EN";
    .port_info 3 /INPUT 1 "PAR_TYP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
v0000018284a48e10_0 .net "CLK", 0 0, v0000018284a4b220_0;  1 drivers
v0000018284a48f50_0 .net "Data_valid", 0 0, v0000018284a49c40_0;  1 drivers
v0000018284a48ff0_0 .net "PAR_EN", 0 0, v0000018284a4b400_0;  1 drivers
v0000018284a496d0_0 .net "PAR_TYP", 0 0, v0000018284a4b9a0_0;  1 drivers
v0000018284a49770_0 .net "P_DATA", 7 0, v0000018284a4b680_0;  1 drivers
v0000018284a491d0_0 .net "RST", 0 0, v0000018284a4aaa0_0;  1 drivers
v0000018284a49450_0 .var "TX_OUT", 0 0;
v0000018284a49270_0 .net "busy", 0 0, v00000182849f57b0_0;  alias, 1 drivers
v0000018284a494f0_0 .net "mux_sel_internal", 1 0, v00000182849dd340_0;  1 drivers
v0000018284a49810_0 .net "par_bit_internal", 0 0, v0000018284a49130_0;  1 drivers
v0000018284a4b180_0 .net "ser_data_internal", 0 0, v0000018284a48d70_0;  1 drivers
v0000018284a4afa0_0 .net "ser_done_internal", 0 0, v0000018284a49310_0;  1 drivers
v0000018284a4b900_0 .net "ser_en_internal", 0 0, v0000018284a49950_0;  1 drivers
E_00000182849c1c50 .event anyedge, v00000182849dd340_0, v0000018284a48d70_0, v0000018284a49130_0;
S_00000182849dd1b0 .scope module, "FSM1" "FSM" 3 43, 4 1 0, S_00000182849c9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Data_valid";
    .port_info 1 /INPUT 1 "PAR_EN";
    .port_info 2 /INPUT 1 "ser_done";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 2 "mux_sel";
    .port_info 6 /OUTPUT 1 "ser_en";
    .port_info 7 /OUTPUT 1 "busy";
P_00000182849ef790 .param/l "IDLE" 1 4 21, C4<00001>;
P_00000182849ef7c8 .param/l "Send_data" 1 4 23, C4<00100>;
P_00000182849ef800 .param/l "Start_bit" 1 4 22, C4<00010>;
P_00000182849ef838 .param/l "Stop_bit" 1 4 25, C4<10000>;
P_00000182849ef870 .param/l "parity" 1 4 24, C4<01000>;
v00000182849bba30_0 .net "CLK", 0 0, v0000018284a4b220_0;  alias, 1 drivers
v00000182849c3a50_0 .var "Current_state", 4 0;
v0000018284993380_0 .net "Data_valid", 0 0, v0000018284a49c40_0;  alias, 1 drivers
v00000182849bc1e0_0 .var "Next_state", 4 0;
v00000182849f3e20_0 .net "PAR_EN", 0 0, v0000018284a4b400_0;  alias, 1 drivers
v00000182849f5710_0 .net "RST", 0 0, v0000018284a4aaa0_0;  alias, 1 drivers
v00000182849f57b0_0 .var "busy", 0 0;
v00000182849dd340_0 .var "mux_sel", 1 0;
v00000182849dd3e0_0 .net "ser_done", 0 0, v0000018284a49310_0;  alias, 1 drivers
v0000018284a49950_0 .var "ser_en", 0 0;
E_00000182849c20d0 .event anyedge, v00000182849c3a50_0;
E_00000182849c1c90 .event anyedge, v00000182849c3a50_0, v0000018284993380_0, v00000182849dd3e0_0, v00000182849f3e20_0;
E_00000182849c15d0/0 .event negedge, v00000182849f5710_0;
E_00000182849c15d0/1 .event posedge, v00000182849bba30_0;
E_00000182849c15d0 .event/or E_00000182849c15d0/0, E_00000182849c15d0/1;
S_00000182849dd480 .scope module, "P1" "parity_calc" 3 36, 5 1 0, S_00000182849c9240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "Data_valid";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /OUTPUT 1 "par_bit";
v0000018284a48cd0_0 .net "Data_valid", 0 0, v0000018284a49c40_0;  alias, 1 drivers
v0000018284a48b90_0 .net "PAR_TYP", 0 0, v0000018284a4b9a0_0;  alias, 1 drivers
v0000018284a48eb0_0 .net "P_DATA", 7 0, v0000018284a4b680_0;  alias, 1 drivers
v0000018284a498b0_0 .net "P_flag", 0 0, L_0000018284a4aa00;  1 drivers
v0000018284a49130_0 .var "par_bit", 0 0;
E_00000182849c1110 .event anyedge, v0000018284993380_0, v0000018284a48b90_0, v0000018284a498b0_0;
L_0000018284a4aa00 .reduce/xor v0000018284a4b680_0;
S_0000018284992bb0 .scope module, "S1" "serializer" 3 26, 6 1 0, S_00000182849c9240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "ser_en";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 1 "ser_data";
    .port_info 5 /OUTPUT 1 "ser_done";
v0000018284a49590_0 .net "CLK", 0 0, v0000018284a4b220_0;  alias, 1 drivers
v0000018284a499f0_0 .net "P_DATA", 7 0, v0000018284a4b680_0;  alias, 1 drivers
v0000018284a48af0_0 .net "RST", 0 0, v0000018284a4aaa0_0;  alias, 1 drivers
v0000018284a49090_0 .var "busy", 0 0;
v0000018284a493b0_0 .var "counter", 3 0;
v0000018284a48c30_0 .var "internal_reg", 7 0;
v0000018284a48d70_0 .var "ser_data", 0 0;
v0000018284a49310_0 .var "ser_done", 0 0;
v0000018284a49630_0 .net "ser_en", 0 0, v0000018284a49950_0;  alias, 1 drivers
S_0000018284992d40 .scope task, "check_TX" "check_TX" 2 83, 2 83 0, S_00000182849c90b0;
 .timescale -9 -12;
v0000018284a4ae60_0 .var "data", 7 0;
v0000018284a4b860_0 .var "is_parity_ok", 0 0;
v0000018284a4a140_0 .var "parity_enable", 0 0;
v0000018284a4a3c0_0 .var "parity_type", 0 0;
TD_UART_TX_tb.check_TX ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018284a4b4a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000018284a4b4a0_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %delay 5000, 0;
    %load/vec4 v0000018284a4b360_0;
    %load/vec4 v0000018284a4ae60_0;
    %load/vec4 v0000018284a4b4a0_0;
    %part/s 1;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 93 "$display", "The is value of the %0d'th bit is incorrect, number=%b ,expected=%b", v0000018284a4b4a0_0, &PV<v0000018284a4ae60_0, v0000018284a4b4a0_0, 1>, v0000018284a4b360_0 {0 0 0};
    %vpi_call 2 94 "$display", "the busy is %b", v0000018284a4ab40_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0000018284a4b4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018284a4b4a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0000018284a4a140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %delay 5000, 0;
    %load/vec4 v0000018284a4ae60_0;
    %store/vec4 v0000018284a4a640_0, 0, 8;
    %load/vec4 v0000018284a4b360_0;
    %store/vec4 v0000018284a4b2c0_0, 0, 1;
    %load/vec4 v0000018284a4a3c0_0;
    %store/vec4 v0000018284a4b040_0, 0, 1;
    %fork TD_UART_TX_tb.parity_checker, S_00000182849f4380;
    %join;
    %load/vec4 v0000018284a4b0e0_0;
    %store/vec4 v0000018284a4b860_0, 0, 1;
    %load/vec4 v0000018284a4b860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 103 "$display", "The value of the parity bit is incorect " {0 0 0};
T_0.6 ;
T_0.4 ;
    %delay 5000, 0;
    %load/vec4 v0000018284a4b360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 107 "$display", "The value of the stop bit is incorrect" {0 0 0};
T_0.8 ;
    %vpi_call 2 109 "$display", "Your test case has passed successfully" {0 0 0};
    %end;
S_00000182849f4060 .scope task, "do_operation" "do_operation" 2 71, 2 71 0, S_00000182849c90b0;
 .timescale -9 -12;
v0000018284a4af00_0 .var "data", 7 0;
v0000018284a4a8c0_0 .var "parity_enable", 0 0;
v0000018284a49ce0_0 .var "parity_type", 0 0;
E_00000182849c0b90 .event posedge, v00000182849bba30_0;
TD_UART_TX_tb.do_operation ;
    %wait E_00000182849c0b90;
    %load/vec4 v0000018284a4af00_0;
    %store/vec4 v0000018284a4b680_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018284a49c40_0, 0, 1;
    %load/vec4 v0000018284a4a8c0_0;
    %store/vec4 v0000018284a4b400_0, 0, 1;
    %load/vec4 v0000018284a49ce0_0;
    %store/vec4 v0000018284a4b9a0_0, 0, 1;
    %wait E_00000182849c0b90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a49c40_0, 0, 1;
    %end;
S_00000182849f41f0 .scope task, "initialization" "initialization" 2 51, 2 51 0, S_00000182849c90b0;
 .timescale -9 -12;
TD_UART_TX_tb.initialization ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a4aaa0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018284a4b680_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a49c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a4b400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a4b9a0_0, 0, 1;
    %fork TD_UART_TX_tb.reset, S_00000182849f4510;
    %join;
    %end;
S_00000182849f4380 .scope task, "parity_checker" "parity_checker" 2 113, 2 113 0, S_00000182849c90b0;
 .timescale -9 -12;
v0000018284a4a640_0 .var "data", 7 0;
v0000018284a4a820_0 .var "expected_parity", 0 0;
v0000018284a4b2c0_0 .var "parity_bit", 0 0;
v0000018284a4b040_0 .var "parity_type", 0 0;
v0000018284a4b0e0_0 .var "valid", 0 0;
TD_UART_TX_tb.parity_checker ;
    %load/vec4 v0000018284a4a640_0;
    %xor/r;
    %store/vec4 v0000018284a4a820_0, 0, 1;
    %load/vec4 v0000018284a4b040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0000018284a4b2c0_0;
    %load/vec4 v0000018284a4a820_0;
    %inv;
    %cmp/e;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018284a4b0e0_0, 0, 1;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a4b0e0_0, 0, 1;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000018284a4b2c0_0;
    %load/vec4 v0000018284a4a820_0;
    %cmp/e;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018284a4b0e0_0, 0, 1;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a4b0e0_0, 0, 1;
T_3.15 ;
T_3.11 ;
    %end;
S_00000182849f4510 .scope task, "reset" "reset" 2 62, 2 62 0, S_00000182849c90b0;
 .timescale -9 -12;
TD_UART_TX_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a4aaa0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018284a4aaa0_0, 0, 1;
    %delay 5000, 0;
    %end;
    .scope S_0000018284992bb0;
T_5 ;
    %wait E_00000182849c15d0;
    %load/vec4 v0000018284a48af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018284a48d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018284a49310_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018284a48c30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018284a493b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018284a49090_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018284a49090_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0000018284a49630_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018284a493b0_0, 0;
    %load/vec4 v0000018284a499f0_0;
    %assign/vec4 v0000018284a48c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018284a49090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018284a49310_0, 0;
    %load/vec4 v0000018284a499f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000018284a48d70_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000018284a49090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0000018284a493b0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_5.7, 5;
    %load/vec4 v0000018284a48c30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000018284a48c30_0, 0;
    %load/vec4 v0000018284a48c30_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000018284a48d70_0, 0;
    %load/vec4 v0000018284a493b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000018284a493b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018284a49310_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018284a49310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018284a49090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018284a48d70_0, 0;
T_5.8 ;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018284a48d70_0, 0;
T_5.6 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000182849dd480;
T_6 ;
    %wait E_00000182849c1110;
    %load/vec4 v0000018284a48cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a49130_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000018284a48b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000018284a498b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018284a49130_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a49130_0, 0, 1;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000018284a498b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a49130_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018284a49130_0, 0, 1;
T_6.7 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000182849dd1b0;
T_7 ;
    %wait E_00000182849c15d0;
    %load/vec4 v00000182849f5710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000182849c3a50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000182849bc1e0_0;
    %assign/vec4 v00000182849c3a50_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000182849dd1b0;
T_8 ;
    %wait E_00000182849c1c90;
    %load/vec4 v00000182849c3a50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000182849bc1e0_0, 0, 5;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0000018284993380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000182849bc1e0_0, 0, 5;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000182849bc1e0_0, 0, 5;
T_8.8 ;
    %jmp T_8.6;
T_8.1 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000182849bc1e0_0, 0, 5;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v00000182849dd3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v00000182849f3e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000182849bc1e0_0, 0, 5;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000182849bc1e0_0, 0, 5;
T_8.12 ;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000182849bc1e0_0, 0, 5;
T_8.10 ;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000182849bc1e0_0, 0, 5;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000182849bc1e0_0, 0, 5;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000182849dd1b0;
T_9 ;
    %wait E_00000182849c20d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a49950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182849f57b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000182849dd340_0, 0, 2;
    %load/vec4 v00000182849c3a50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182849f57b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000182849dd340_0, 0, 2;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182849f57b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000182849dd340_0, 0, 2;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182849f57b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000182849dd340_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018284a49950_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182849f57b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000182849dd340_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a49950_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182849f57b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000182849dd340_0, 0, 2;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182849f57b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000182849dd340_0, 0, 2;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000182849c9240;
T_10 ;
    %wait E_00000182849c1c50;
    %load/vec4 v0000018284a494f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a49450_0, 0, 1;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018284a49450_0, 0, 1;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000018284a4b180_0;
    %store/vec4 v0000018284a49450_0, 0, 1;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0000018284a49810_0;
    %store/vec4 v0000018284a49450_0, 0, 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000182849c90b0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a4b220_0, 0, 1;
    %delay 2500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018284a4b220_0, 0, 1;
    %delay 2500, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_00000182849c90b0;
T_12 ;
    %vpi_call 2 29 "$dumpfile", "UART_TX.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %fork TD_UART_TX_tb.initialization, S_00000182849f41f0;
    %join;
    %vpi_call 2 33 "$display", "Test case 1: inputting a number with the parity enable off" {0 0 0};
    %wait E_00000182849c1c10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018284a4af00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018284a4a8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a49ce0_0, 0, 1;
    %fork TD_UART_TX_tb.do_operation, S_00000182849f4060;
    %join;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018284a4ae60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a4a140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a4a3c0_0, 0, 1;
    %fork TD_UART_TX_tb.check_TX, S_0000018284992d40;
    %join;
    %delay 5000, 0;
    %fork TD_UART_TX_tb.reset, S_00000182849f4510;
    %join;
    %vpi_call 2 41 "$display", "Test case 2: inputting a number with the parity enable on (even parity)" {0 0 0};
    %wait E_00000182849c1c10;
    %pushi/vec4 72, 0, 8;
    %store/vec4 v0000018284a4af00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a4a8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a49ce0_0, 0, 1;
    %fork TD_UART_TX_tb.do_operation, S_00000182849f4060;
    %join;
    %delay 5000, 0;
    %pushi/vec4 72, 0, 8;
    %store/vec4 v0000018284a4ae60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a4a140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018284a4a3c0_0, 0, 1;
    %fork TD_UART_TX_tb.check_TX, S_0000018284992d40;
    %join;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "UART_TX_tb.v";
    "./UART_TX.v";
    "./FSM.v";
    "./parity_calc.v";
    "./serializer.v";
