

================================================================
== Vivado HLS Report for 'des_dec'
================================================================
* Date:           Wed Dec 23 13:51:50 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       q21_3
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.690|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  4984|  4984|  3154|  3154| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+-----------------------+------+------+------+------+---------+
        |                         |                       |   Latency   |   Interval  | Pipeline|
        |         Instance        |         Module        |  min |  max |  min |  max |   Type  |
        +-------------------------+-----------------------+------+------+------+------+---------+
        |Loop_Pipeline_loop4_U0   |Loop_Pipeline_loop4_s  |  3153|  3153|  3153|  3153|   none  |
        |Loop_loop3_proc_U0       |Loop_loop3_proc        |  1585|  1585|  1585|  1585|   none  |
        |Loop_loop5_proc_U0       |Loop_loop5_proc        |   129|   129|   129|   129|   none  |
        |Loop_unroll1_proc_U0     |Loop_unroll1_proc      |   129|   129|   129|   129|   none  |
        |Loop_unroll2_proc_U0     |Loop_unroll2_proc      |   113|   113|   113|   113|   none  |
        |Block_des_dec_exit2_U0   |Block_des_dec_exit2    |     0|     0|     0|     0|   none  |
        |des_dec_entry7_U0        |des_dec_entry7         |     0|     0|     0|     0|   none  |
        |p_desDecrypt_c_line2_U0  |p_desDecrypt_c_line2   |     0|     0|     0|     0|   none  |
        +-------------------------+-----------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     40|    -|
|FIFO             |        0|      -|     50|    608|    -|
|Instance         |        1|      -|   1532|   2754|    -|
|Memory           |        2|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|     54|    -|
|Register         |        -|      -|      6|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        3|      0|   1588|   3456|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        3|      0|      3|     16|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+------+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------+-----------------------+---------+-------+-----+------+-----+
    |Block_des_dec_exit2_U0   |Block_des_dec_exit2    |        0|      0|   66|    29|    0|
    |Loop_Pipeline_loop4_U0   |Loop_Pipeline_loop4_s  |        1|      0|  475|  1421|    0|
    |Loop_loop3_proc_U0       |Loop_loop3_proc        |        0|      0|  277|   389|    0|
    |Loop_loop5_proc_U0       |Loop_loop5_proc        |        0|      0|  216|   280|    0|
    |Loop_unroll1_proc_U0     |Loop_unroll1_proc      |        0|      0|  216|   289|    0|
    |Loop_unroll2_proc_U0     |Loop_unroll2_proc      |        0|      0|  213|   288|    0|
    |des_dec_entry7_U0        |des_dec_entry7         |        0|      0|    3|    38|    0|
    |p_desDecrypt_c_line2_U0  |p_desDecrypt_c_line2   |        0|      0|   66|    20|    0|
    +-------------------------+-----------------------+---------+-------+-----+------+-----+
    |Total                    |                       |        1|      0| 1532|  2754|    0|
    +-------------------------+-----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |sub_key_U  |des_dec_sub_key  |        2|  0|   0|    0|    16|   64|     2|         2048|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                 |        2|  0|   0|    0|    16|   64|     2|         2048|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |L_0_loc_channel_U        |        0|  5|   0|    -|     2|   32|       64|
    |L_loc_channel_U          |        0|  5|   0|    -|     2|   32|       64|
    |R_loc_channel_U          |        0|  5|   0|    -|     2|   32|       64|
    |init_perm_res_0_loc_s_U  |        0|  5|   0|    -|     2|   64|      128|
    |input_c_U                |        0|  5|   0|    -|     2|   64|      128|
    |inv_init_perm_res_0_s_U  |        0|  5|   0|    -|     2|   64|      128|
    |key_c_U                  |        0|  5|   0|    -|     2|   64|      128|
    |permuted_choice_1_0_1_U  |        0|  5|   0|    -|     2|   60|      120|
    |permuted_choice_1_0_s_U  |        0|  5|   0|    -|     2|   64|      128|
    |temp_loc_channel_U       |        0|  5|   0|    -|     2|   32|       64|
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |Total                    |        0| 50|   0|    0|    20|  508|     1016|
    +-------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_des_dec_exit2_U0_ap_continue           |    and   |      0|  0|   2|           1|           1|
    |Loop_Pipeline_loop4_U0_ap_continue           |    and   |      0|  0|   2|           1|           1|
    |Loop_Pipeline_loop4_U0_ap_start              |    and   |      0|  0|   2|           1|           1|
    |Loop_loop3_proc_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |Loop_loop5_proc_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |Loop_unroll2_proc_U0_ap_continue             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_L_0_loc_channel              |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_L_loc_channel                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_R_loc_channel                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_permuted_choice_1_0_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_permuted_choice_1_0_s        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_temp_loc_channel             |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                      |    and   |      0|  0|   2|           1|           1|
    |des_dec_entry7_U0_start_full_n               |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_L_0_loc_channel        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_L_loc_channel          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_R_loc_channel          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_permuted_choice_1_0_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_permuted_choice_1_0_s  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_temp_loc_channel       |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                        |          |      0|  0|  40|          20|          20|
    +---------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_L_0_loc_channel        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_L_loc_channel          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_R_loc_channel          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_permuted_choice_1_0_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_permuted_choice_1_0_s  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_temp_loc_channel       |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  54|         12|    6|         12|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+---+----+-----+-----------+
    |                       Name                      | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_L_0_loc_channel        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_L_loc_channel          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_R_loc_channel          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_permuted_choice_1_0_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_permuted_choice_1_0_s  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_temp_loc_channel       |  1|   0|    1|          0|
    +-------------------------------------------------+---+----+-----+-----------+
    |Total                                            |  6|   0|    6|          0|
    +-------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_return  | out |   64| ap_ctrl_hs |    des_dec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|input_r    |  in |   64|   ap_none  |    input_r   |    scalar    |
|key        |  in |   64|   ap_none  |      key     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%key_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %key) nounwind" [desDecrypt.c:14]   --->   Operation 8 'read' 'key_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_r) nounwind" [desDecrypt.c:14]   --->   Operation 9 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%key_c = alloca i64, align 8" [desDecrypt.c:14]   --->   Operation 10 'alloca' 'key_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_c = alloca i64, align 8" [desDecrypt.c:14]   --->   Operation 11 'alloca' 'input_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (2.77ns)   --->   "%sub_key = alloca [16 x i64], align 16" [desDecrypt.c:32]   --->   Operation 12 'alloca' 'sub_key' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 13 [1/1] (3.18ns)   --->   "call fastcc void @des_dec.entry7(i64 %input_read, i64 %key_read, i64* %input_c, i64* %key_c) nounwind" [desDecrypt.c:15]   --->   Operation 13 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%init_perm_res_0_loc_s = call fastcc i64 @Loop_unroll1_proc(i64* %input_c) nounwind" [desDecrypt.c:14]   --->   Operation 14 'call' 'init_perm_res_0_loc_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i64, i60 } @Loop_unroll2_proc(i64* %key_c) nounwind" [desDecrypt.c:14]   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "%init_perm_res_0_loc_s = call fastcc i64 @Loop_unroll1_proc(i64* %input_c) nounwind" [desDecrypt.c:14]   --->   Operation 16 'call' 'init_perm_res_0_loc_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i64, i60 } @Loop_unroll2_proc(i64* %key_c) nounwind" [desDecrypt.c:14]   --->   Operation 17 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%permuted_choice_1_0_s = extractvalue { i64, i60 } %call_ret, 0" [desDecrypt.c:14]   --->   Operation 18 'extractvalue' 'permuted_choice_1_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%permuted_choice_1_0_1 = extractvalue { i64, i60 } %call_ret, 1" [desDecrypt.c:14]   --->   Operation 19 'extractvalue' 'permuted_choice_1_0_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 20 [2/2] (1.45ns)   --->   "call fastcc void @Loop_loop3_proc(i60 %permuted_choice_1_0_1, i64 %permuted_choice_1_0_s, [16 x i64]* %sub_key) nounwind" [desDecrypt.c:14]   --->   Operation 20 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @Loop_loop3_proc(i60 %permuted_choice_1_0_1, i64 %permuted_choice_1_0_s, [16 x i64]* %sub_key) nounwind" [desDecrypt.c:14]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%call_ret1 = call fastcc { i32, i32 } @Block_des_dec_.exit2(i64 %init_perm_res_0_loc_s) nounwind" [desDecrypt.c:14]   --->   Operation 22 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%L_loc_channel = extractvalue { i32, i32 } %call_ret1, 0" [desDecrypt.c:14]   --->   Operation 23 'extractvalue' 'L_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%R_loc_channel = extractvalue { i32, i32 } %call_ret1, 1" [desDecrypt.c:14]   --->   Operation 24 'extractvalue' 'R_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 25 [2/2] (1.35ns)   --->   "%call_ret2 = call fastcc { i32, i32 } @Loop_Pipeline_loop4_(i32 %R_loc_channel, i32 %L_loc_channel, [16 x i64]* %sub_key) nounwind" [desDecrypt.c:14]   --->   Operation 25 'call' 'call_ret2' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 26 [1/2] (0.00ns)   --->   "%call_ret2 = call fastcc { i32, i32 } @Loop_Pipeline_loop4_(i32 %R_loc_channel, i32 %L_loc_channel, [16 x i64]* %sub_key) nounwind" [desDecrypt.c:14]   --->   Operation 26 'call' 'call_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%temp_loc_channel = extractvalue { i32, i32 } %call_ret2, 0" [desDecrypt.c:14]   --->   Operation 27 'extractvalue' 'temp_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%L_0_loc_channel = extractvalue { i32, i32 } %call_ret2, 1" [desDecrypt.c:14]   --->   Operation 28 'extractvalue' 'L_0_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 29 [2/2] (0.00ns)   --->   "%inv_init_perm_res_0_s = call fastcc i64 @Loop_loop5_proc(i32 %temp_loc_channel, i32 %L_0_loc_channel) nounwind" [desDecrypt.c:14]   --->   Operation 29 'call' 'inv_init_perm_res_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [desDecrypt.c:15]   --->   Operation 30 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %input_r) nounwind, !map !8"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %key) nounwind, !map !14"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !18"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @des_dec_str) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [5 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [desDecrypt.c:15]   --->   Operation 35 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @input_c_str, i32 1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, i32 2, i32 0, i64* %input_c, i64* %input_c) nounwind" [desDecrypt.c:14]   --->   Operation 36 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecInterface(i64* %input_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str21, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str23, [1 x i8]* @p_str24, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str25, [1 x i8]* @p_str26) nounwind" [desDecrypt.c:14]   --->   Operation 37 'specinterface' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @key_c_str, i32 1, [1 x i8]* @p_str27, [1 x i8]* @p_str27, i32 2, i32 0, i64* %key_c, i64* %key_c) nounwind" [desDecrypt.c:14]   --->   Operation 38 'specchannel' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i64* %key_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str30, [1 x i8]* @p_str31, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str32, [1 x i8]* @p_str33) nounwind" [desDecrypt.c:14]   --->   Operation 39 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/2] (0.00ns)   --->   "%inv_init_perm_res_0_s = call fastcc i64 @Loop_loop5_proc(i32 %temp_loc_channel, i32 %L_0_loc_channel) nounwind" [desDecrypt.c:14]   --->   Operation 40 'call' 'inv_init_perm_res_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call fastcc i64 @__desDecrypt.c_line2(i64 %inv_init_perm_res_0_s) nounwind" [desDecrypt.c:274]   --->   Operation 41 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "ret i64 %tmp" [desDecrypt.c:274]   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IP]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ PC1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ PC2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ P]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ E]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ S]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ PI]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
key_read                  (read                ) [ 00000000]
input_read                (read                ) [ 00000000]
key_c                     (alloca              ) [ 01111111]
input_c                   (alloca              ) [ 01111111]
sub_key                   (alloca              ) [ 00111110]
call_ln15                 (call                ) [ 00000000]
init_perm_res_0_loc_s     (call                ) [ 00001100]
call_ret                  (call                ) [ 00000000]
permuted_choice_1_0_s     (extractvalue        ) [ 00001000]
permuted_choice_1_0_1     (extractvalue        ) [ 00001000]
call_ln14                 (call                ) [ 00000000]
call_ret1                 (call                ) [ 00000000]
L_loc_channel             (extractvalue        ) [ 00000010]
R_loc_channel             (extractvalue        ) [ 00000010]
call_ret2                 (call                ) [ 00000000]
temp_loc_channel          (extractvalue        ) [ 00000001]
L_0_loc_channel           (extractvalue        ) [ 00000001]
specdataflowpipeline_ln15 (specdataflowpipeline) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
spectopmodule_ln0         (spectopmodule       ) [ 00000000]
specresourcelimit_ln15    (specresourcelimit   ) [ 00000000]
empty                     (specchannel         ) [ 00000000]
empty_13                  (specinterface       ) [ 00000000]
empty_14                  (specchannel         ) [ 00000000]
empty_15                  (specinterface       ) [ 00000000]
inv_init_perm_res_0_s     (call                ) [ 00000000]
tmp                       (call                ) [ 00000000]
ret_ln274                 (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IP">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IP"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="PC1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PC1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="PC2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PC2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="P">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="E">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="E"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="S">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="PI">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PI"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="des_dec.entry7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_unroll1_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_unroll2_proc"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_loop3_proc"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_des_dec_.exit2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Pipeline_loop4_"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_loop5_proc"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="des_dec_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_c_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_c_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="__desDecrypt.c_line2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="key_c_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="key_c/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input_c_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_c/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sub_key_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sub_key/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="key_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="input_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_Loop_Pipeline_loop4_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="131" dir="0" index="4" bw="6" slack="0"/>
<pin id="132" dir="0" index="5" bw="6" slack="0"/>
<pin id="133" dir="0" index="6" bw="4" slack="0"/>
<pin id="134" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_Loop_loop3_proc_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="60" slack="0"/>
<pin id="142" dir="0" index="2" bw="64" slack="0"/>
<pin id="143" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="144" dir="0" index="4" bw="6" slack="0"/>
<pin id="145" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_Loop_loop5_proc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="0" index="3" bw="7" slack="0"/>
<pin id="153" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="inv_init_perm_res_0_s/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_Loop_unroll1_proc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="1"/>
<pin id="159" dir="0" index="2" bw="7" slack="0"/>
<pin id="160" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="init_perm_res_0_loc_s/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_Loop_unroll2_proc_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="124" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="1"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="1" index="3" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="call_ret1_Block_des_dec_exit2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="2"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="call_ln15_des_dec_entry7_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="0" index="2" bw="64" slack="0"/>
<pin id="179" dir="0" index="3" bw="64" slack="0"/>
<pin id="180" dir="0" index="4" bw="64" slack="0"/>
<pin id="181" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_p_desDecrypt_c_line2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="0"/>
<pin id="188" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="permuted_choice_1_0_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="124" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="permuted_choice_1_0_s/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="permuted_choice_1_0_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="124" slack="0"/>
<pin id="198" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="permuted_choice_1_0_1/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="L_loc_channel_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="L_loc_channel/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="R_loc_channel_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="R_loc_channel/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="temp_loc_channel_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_loc_channel/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="L_0_loc_channel_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="L_0_loc_channel/6 "/>
</bind>
</comp>

<comp id="221" class="1005" name="key_c_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="key_c "/>
</bind>
</comp>

<comp id="227" class="1005" name="input_c_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="input_c "/>
</bind>
</comp>

<comp id="233" class="1005" name="init_perm_res_0_loc_s_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="2"/>
<pin id="235" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="init_perm_res_0_loc_s "/>
</bind>
</comp>

<comp id="238" class="1005" name="permuted_choice_1_0_s_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="permuted_choice_1_0_s "/>
</bind>
</comp>

<comp id="243" class="1005" name="permuted_choice_1_0_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="60" slack="1"/>
<pin id="245" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="permuted_choice_1_0_1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="L_loc_channel_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_loc_channel "/>
</bind>
</comp>

<comp id="253" class="1005" name="R_loc_channel_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="R_loc_channel "/>
</bind>
</comp>

<comp id="258" class="1005" name="temp_loc_channel_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_loc_channel "/>
</bind>
</comp>

<comp id="263" class="1005" name="L_0_loc_channel_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L_0_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="139" pin=4"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="120" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="114" pin="2"/><net_sink comp="175" pin=2"/></net>

<net id="189"><net_src comp="100" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="148" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="163" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="199"><net_src comp="163" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="204"><net_src comp="170" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="209"><net_src comp="170" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="214"><net_src comp="126" pin="7"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="219"><net_src comp="126" pin="7"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="224"><net_src comp="102" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="175" pin=4"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="230"><net_src comp="106" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="175" pin=3"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="236"><net_src comp="156" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="241"><net_src comp="191" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="246"><net_src comp="196" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="251"><net_src comp="201" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="256"><net_src comp="206" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="261"><net_src comp="211" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="266"><net_src comp="216" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="148" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: des_dec : input_r | {1 }
	Port: des_dec : key | {1 }
	Port: des_dec : IP | {2 3 }
	Port: des_dec : PC1 | {2 3 }
	Port: des_dec : PC2 | {3 4 }
	Port: des_dec : P | {5 6 }
	Port: des_dec : E | {5 6 }
	Port: des_dec : S | {5 6 }
	Port: des_dec : PI | {6 7 }
  - Chain level:
	State 1
		call_ln15 : 1
	State 2
	State 3
		permuted_choice_1_0_s : 1
		permuted_choice_1_0_1 : 1
		call_ln14 : 2
	State 4
	State 5
		L_loc_channel : 1
		R_loc_channel : 1
		call_ret2 : 2
	State 6
		temp_loc_channel : 1
		L_0_loc_channel : 1
		inv_init_perm_res_0_s : 2
	State 7
		tmp : 1
		ret_ln274 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |   grp_Loop_Pipeline_loop4_s_fu_126   |   9.45  |   606   |   1303  |
|          |      grp_Loop_loop3_proc_fu_139      |   1.35  |   335   |   292   |
|          |      grp_Loop_loop5_proc_fu_148      |   1.35  |   275   |   232   |
|   call   |     grp_Loop_unroll1_proc_fu_156     |   1.35  |   275   |   232   |
|          |     grp_Loop_unroll2_proc_fu_163     |   1.35  |   273   |   232   |
|          | call_ret1_Block_des_dec_exit2_fu_170 |    0    |    0    |    0    |
|          |    call_ln15_des_dec_entry7_fu_175   |    0    |    0    |    0    |
|          |    tmp_p_desDecrypt_c_line2_fu_185   |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   read   |         key_read_read_fu_114         |    0    |    0    |    0    |
|          |        input_read_read_fu_120        |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |     permuted_choice_1_0_s_fu_191     |    0    |    0    |    0    |
|          |     permuted_choice_1_0_1_fu_196     |    0    |    0    |    0    |
|extractvalue|         L_loc_channel_fu_201         |    0    |    0    |    0    |
|          |         R_loc_channel_fu_206         |    0    |    0    |    0    |
|          |        temp_loc_channel_fu_211       |    0    |    0    |    0    |
|          |        L_0_loc_channel_fu_216        |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |  14.85  |   1764  |   2291  |
|----------|--------------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|   E   |    0   |    6   |    5   |    -   |
|   IP  |    0   |    7   |    7   |    -   |
|   P   |    0   |    6   |    3   |    -   |
|  PC1  |    0   |    6   |    6   |    -   |
|  PC2  |    0   |    6   |    5   |    -   |
|   PI  |    0   |    7   |    7   |    -   |
|   S   |    1   |    0   |    0   |    -   |
|sub_key|    2   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    3   |   38   |   33   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   L_0_loc_channel_reg_263   |   32   |
|    L_loc_channel_reg_248    |   32   |
|    R_loc_channel_reg_253    |   32   |
|init_perm_res_0_loc_s_reg_233|   64   |
|       input_c_reg_227       |   64   |
|        key_c_reg_221        |   64   |
|permuted_choice_1_0_1_reg_243|   60   |
|permuted_choice_1_0_s_reg_238|   64   |
|   temp_loc_channel_reg_258  |   32   |
+-----------------------------+--------+
|            Total            |   444  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_Loop_Pipeline_loop4_s_fu_126 |  p1  |   2  |  32  |   64   ||    9    |
| grp_Loop_Pipeline_loop4_s_fu_126 |  p2  |   2  |  32  |   64   ||    9    |
|    grp_Loop_loop3_proc_fu_139    |  p1  |   2  |  60  |   120  ||    9    |
|    grp_Loop_loop3_proc_fu_139    |  p2  |   2  |  64  |   128  ||    9    |
|    grp_Loop_loop5_proc_fu_148    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_Loop_loop5_proc_fu_148    |  p2  |   2  |  32  |   64   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   504  ||   8.1   ||    54   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |  1764  |  2291  |    -   |
|   Memory  |    3   |    -   |   38   |   33   |    0   |
|Multiplexer|    -   |    8   |    -   |   54   |    -   |
|  Register |    -   |    -   |   444  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |   22   |  2246  |  2378  |    0   |
+-----------+--------+--------+--------+--------+--------+
