#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5625456ff530 .scope module, "mainTestBench" "mainTestBench" 2 1;
 .timescale -9 -12;
v0x562545735800_0 .var "clk", 0 0;
v0x5625457358a0_0 .var "rst_", 0 0;
S_0x5625456fd2d0 .scope module, "DUT" "riscVCore" 2 5, 3 3 0, S_0x5625456ff530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_";
L_0x562545703230 .functor AND 1, L_0x562545735990, L_0x562545745c60, C4<1>, C4<1>;
L_0x5625456f1e00 .functor AND 1, L_0x562545745ec0, L_0x5625457460d0, C4<1>, C4<1>;
L_0x562545746790 .functor AND 1, v0x562545730550_0, L_0x5625457466a0, C4<1>, C4<1>;
L_0x5625457468a0 .functor OR 1, L_0x562545746790, v0x562545730730_0, C4<0>, C4<0>;
L_0x562545749260 .functor BUFZ 32, L_0x562545746df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562545732100_0 .net "A", 31 0, L_0x562545749260;  1 drivers
v0x562545732210_0 .net "B", 31 0, L_0x562545749320;  1 drivers
v0x5625457322e0_0 .net "C", 0 0, L_0x562545749d90;  1 drivers
v0x5625457323e0_0 .net "Y", 31 0, v0x56254572b810_0;  1 drivers
v0x562545732480_0 .net "Z", 0 0, L_0x56254574a270;  1 drivers
L_0x7f073dfb7018 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x562545732570_0 .net/2u *"_ivl_0", 3 0, L_0x7f073dfb7018;  1 drivers
v0x562545732610_0 .net *"_ivl_10", 0 0, L_0x562545745c60;  1 drivers
v0x5625457326b0_0 .net *"_ivl_13", 0 0, L_0x562545703230;  1 drivers
L_0x7f073dfb70f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x562545732770_0 .net/2s *"_ivl_14", 1 0, L_0x7f073dfb70f0;  1 drivers
L_0x7f073dfb7138 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x5625457328e0_0 .net/2u *"_ivl_16", 3 0, L_0x7f073dfb7138;  1 drivers
v0x5625457329c0_0 .net *"_ivl_18", 0 0, L_0x562545745ec0;  1 drivers
v0x562545732a80_0 .net *"_ivl_2", 0 0, L_0x562545735990;  1 drivers
v0x562545732b40_0 .net *"_ivl_20", 31 0, L_0x562545745f90;  1 drivers
L_0x7f073dfb7180 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562545732c20_0 .net *"_ivl_23", 30 0, L_0x7f073dfb7180;  1 drivers
L_0x7f073dfb71c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562545732d00_0 .net/2u *"_ivl_24", 31 0, L_0x7f073dfb71c8;  1 drivers
v0x562545732de0_0 .net *"_ivl_26", 0 0, L_0x5625457460d0;  1 drivers
v0x562545732ea0_0 .net *"_ivl_29", 0 0, L_0x5625456f1e00;  1 drivers
L_0x7f073dfb7210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x562545733070_0 .net/2s *"_ivl_30", 1 0, L_0x7f073dfb7210;  1 drivers
L_0x7f073dfb7258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562545733150_0 .net/2s *"_ivl_32", 1 0, L_0x7f073dfb7258;  1 drivers
v0x562545733230_0 .net *"_ivl_34", 1 0, L_0x562545746380;  1 drivers
v0x562545733310_0 .net *"_ivl_36", 1 0, L_0x5625457464c0;  1 drivers
v0x5625457333f0_0 .net *"_ivl_4", 31 0, L_0x562545735a80;  1 drivers
L_0x7f073dfb72a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5625457334d0_0 .net/2s *"_ivl_44", 1 0, L_0x7f073dfb72a0;  1 drivers
L_0x7f073dfb72e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5625457335b0_0 .net/2s *"_ivl_46", 1 0, L_0x7f073dfb72e8;  1 drivers
v0x562545733690_0 .net *"_ivl_48", 1 0, L_0x5625457469b0;  1 drivers
v0x562545733770_0 .net *"_ivl_52", 31 0, L_0x562545746c40;  1 drivers
L_0x7f073dfb7330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x562545733850_0 .net/2u *"_ivl_54", 31 0, L_0x7f073dfb7330;  1 drivers
v0x562545733930_0 .net *"_ivl_56", 31 0, L_0x562545746e60;  1 drivers
L_0x7f073dfb7528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562545733a10_0 .net/2u *"_ivl_66", 1 0, L_0x7f073dfb7528;  1 drivers
v0x562545733af0_0 .net *"_ivl_68", 0 0, L_0x562545748040;  1 drivers
L_0x7f073dfb7060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562545733bb0_0 .net *"_ivl_7", 30 0, L_0x7f073dfb7060;  1 drivers
L_0x7f073dfb7570 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x562545733c90_0 .net/2u *"_ivl_70", 1 0, L_0x7f073dfb7570;  1 drivers
v0x562545733d70_0 .net *"_ivl_72", 0 0, L_0x562545748220;  1 drivers
L_0x7f073dfb75b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x562545734040_0 .net/2u *"_ivl_74", 31 0, L_0x7f073dfb75b8;  1 drivers
v0x562545734120_0 .net *"_ivl_76", 31 0, L_0x562545748310;  1 drivers
v0x562545734200_0 .net *"_ivl_78", 31 0, L_0x562545748180;  1 drivers
L_0x7f073dfb70a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5625457342e0_0 .net/2u *"_ivl_8", 31 0, L_0x7f073dfb70a8;  1 drivers
v0x5625457343c0_0 .net "addrSel", 0 0, L_0x562545746b50;  1 drivers
v0x562545734480_0 .net "aluControl", 3 0, v0x5625456c95b0_0;  1 drivers
v0x562545734540_0 .net "aluOp", 1 0, v0x5625457303d0_0;  1 drivers
v0x562545734650_0 .net "aluSrc", 0 0, v0x5625457304b0_0;  1 drivers
v0x5625457346f0_0 .net "assertBranchOrJump", 0 0, L_0x5625457468a0;  1 drivers
v0x562545734790_0 .net "branch", 0 0, v0x562545730550_0;  1 drivers
v0x562545734830_0 .net "branchCondition", 0 0, L_0x5625457466a0;  1 drivers
v0x5625457348d0_0 .net "clk", 0 0, v0x562545735800_0;  1 drivers
v0x5625457349c0_0 .net "dataMemOut", 31 0, L_0x56254574a4a0;  1 drivers
v0x562545734a80_0 .net "immGenOut", 31 0, v0x56254572e470_0;  1 drivers
v0x562545734b20_0 .net "instruction", 31 0, L_0x562545747c90;  1 drivers
v0x562545734bc0_0 .net "jump", 0 0, v0x562545730730_0;  1 drivers
v0x562545734c90_0 .net "memRead", 0 0, v0x562545730840_0;  1 drivers
v0x562545734d80_0 .net "memToReg", 1 0, v0x5625457308e0_0;  1 drivers
v0x562545734e20_0 .net "memWrite", 0 0, v0x5625457309a0_0;  1 drivers
v0x562545734f10_0 .var "pc", 31 0;
v0x562545734fb0_0 .net "pcNext", 31 0, L_0x562545746f50;  1 drivers
v0x562545735070_0 .net "readData1", 31 0, L_0x562545746df0;  1 drivers
v0x562545735160_0 .net "readData2", 31 0, L_0x562545746ce0;  1 drivers
v0x562545735250_0 .net "readReg1", 4 0, L_0x562545748900;  1 drivers
v0x562545735310_0 .net "readReg2", 4 0, L_0x562545748b00;  1 drivers
v0x5625457353e0_0 .net "regWrite", 0 0, v0x562545730a40_0;  1 drivers
v0x5625457354d0_0 .net "rst_", 0 0, v0x5625457358a0_0;  1 drivers
v0x5625457355c0_0 .net "writeData", 31 0, L_0x5625457486b0;  1 drivers
v0x562545735660_0 .net "writeReg", 4 0, L_0x562545748cc0;  1 drivers
v0x562545735700_0 .net "yesBranch", 0 0, L_0x562545746790;  1 drivers
E_0x5625456b7bc0 .event posedge, v0x56254572d740_0;
L_0x562545735990 .cmp/eeq 4, v0x5625456c95b0_0, L_0x7f073dfb7018;
L_0x562545735a80 .concat [ 1 31 0 0], L_0x56254574a270, L_0x7f073dfb7060;
L_0x562545745c60 .cmp/eq 32, L_0x562545735a80, L_0x7f073dfb70a8;
L_0x562545745ec0 .cmp/eeq 4, v0x5625456c95b0_0, L_0x7f073dfb7138;
L_0x562545745f90 .concat [ 1 31 0 0], L_0x562545749d90, L_0x7f073dfb7180;
L_0x5625457460d0 .cmp/eq 32, L_0x562545745f90, L_0x7f073dfb71c8;
L_0x562545746380 .functor MUXZ 2, L_0x7f073dfb7258, L_0x7f073dfb7210, L_0x5625456f1e00, C4<>;
L_0x5625457464c0 .functor MUXZ 2, L_0x562545746380, L_0x7f073dfb70f0, L_0x562545703230, C4<>;
L_0x5625457466a0 .part L_0x5625457464c0, 0, 1;
L_0x5625457469b0 .functor MUXZ 2, L_0x7f073dfb72e8, L_0x7f073dfb72a0, L_0x5625457468a0, C4<>;
L_0x562545746b50 .part L_0x5625457469b0, 0, 1;
L_0x562545746c40 .arith/sum 32, v0x562545734f10_0, v0x56254572e470_0;
L_0x562545746e60 .arith/sum 32, v0x562545734f10_0, L_0x7f073dfb7330;
L_0x562545746f50 .functor MUXZ 32, L_0x562545746e60, L_0x562545746c40, L_0x562545746b50, C4<>;
L_0x562545747dd0 .part L_0x562545747c90, 30, 1;
L_0x562545747e70 .part L_0x562545747c90, 12, 3;
L_0x562545747fa0 .part L_0x562545747c90, 0, 7;
L_0x562545748040 .cmp/eq 2, v0x5625457308e0_0, L_0x7f073dfb7528;
L_0x562545748220 .cmp/eq 2, v0x5625457308e0_0, L_0x7f073dfb7570;
L_0x562545748310 .arith/sum 32, v0x562545734f10_0, L_0x7f073dfb75b8;
L_0x562545748180 .functor MUXZ 32, L_0x562545748310, L_0x56254574a4a0, L_0x562545748220, C4<>;
L_0x5625457486b0 .functor MUXZ 32, L_0x562545748180, v0x56254572b810_0, L_0x562545748040, C4<>;
L_0x562545748900 .part L_0x562545747c90, 15, 5;
L_0x562545748b00 .part L_0x562545747c90, 20, 5;
L_0x562545748cc0 .part L_0x562545747c90, 7, 5;
L_0x562545749320 .functor MUXZ 32, L_0x562545746ce0, v0x56254572e470_0, v0x5625457304b0_0, C4<>;
S_0x5625456edfb0 .scope module, "AC0" "aluController" 3 76, 4 1 0, S_0x5625456fd2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "funct7";
    .port_info 1 /INPUT 2 "aluOp";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 7 "instrnOpcode";
    .port_info 4 /OUTPUT 4 "aluControl";
P_0x562545710a60 .param/l "bitwiseOrShift" 1 4 8, C4<01>;
P_0x562545710aa0 .param/l "branch" 1 4 9, C4<10>;
P_0x562545710ae0 .param/l "memoryInst" 1 4 8, C4<00>;
P_0x562545710b20 .param/l "upperImmediate" 1 4 9, C4<11>;
v0x5625456c95b0_0 .var "aluControl", 3 0;
v0x5625456c9420_0 .net "aluOp", 1 0, v0x5625457303d0_0;  alias, 1 drivers
v0x5625456d31a0_0 .net "funct3", 2 0, L_0x562545747e70;  1 drivers
v0x5625457033d0_0 .net "funct7", 0 0, L_0x562545747dd0;  1 drivers
v0x562545703470_0 .net "instrnOpcode", 6 0, L_0x562545747fa0;  1 drivers
E_0x5625456b8040 .event edge, v0x5625456c9420_0, v0x5625457033d0_0, v0x562545703470_0, v0x5625456d31a0_0;
S_0x56254572abc0 .scope module, "ALU0" "alu" 3 114, 5 1 0, S_0x5625456fd2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "carry";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 32 "Y";
P_0x56254572adc0 .param/l "ADD" 1 5 9, C4<0000>;
P_0x56254572ae00 .param/l "AND" 1 5 11, C4<0111>;
P_0x56254572ae40 .param/l "BEQ" 1 5 12, C4<1010>;
P_0x56254572ae80 .param/l "BNE" 1 5 12, C4<1001>;
P_0x56254572aec0 .param/l "LUI" 1 5 12, C4<1011>;
P_0x56254572af00 .param/l "OR" 1 5 11, C4<0110>;
P_0x56254572af40 .param/l "SLL" 1 5 9, C4<0010>;
P_0x56254572af80 .param/l "SLTU" 1 5 11, C4<1000>;
P_0x56254572afc0 .param/l "SRA" 1 5 10, C4<0101>;
P_0x56254572b000 .param/l "SRL" 1 5 10, C4<0100>;
P_0x56254572b040 .param/l "SUB" 1 5 9, C4<0001>;
P_0x56254572b080 .param/l "XOR" 1 5 10, C4<0011>;
L_0x562545749810 .functor AND 1, L_0x562545749540, L_0x5625457496d0, C4<1>, C4<1>;
L_0x562545749ab0 .functor AND 1, L_0x562545749920, L_0x562545749a10, C4<1>, C4<1>;
v0x56254572b630_0 .net "A", 31 0, L_0x562545749260;  alias, 1 drivers
v0x56254572b730_0 .net "B", 31 0, L_0x562545749320;  alias, 1 drivers
v0x56254572b810_0 .var "Y", 31 0;
L_0x7f073dfb7690 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56254572b8d0_0 .net/2u *"_ivl_0", 3 0, L_0x7f073dfb7690;  1 drivers
v0x56254572b9b0_0 .net *"_ivl_10", 0 0, L_0x5625457496d0;  1 drivers
v0x56254572bac0_0 .net *"_ivl_13", 0 0, L_0x562545749810;  1 drivers
L_0x7f073dfb7768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56254572bb80_0 .net/2u *"_ivl_14", 0 0, L_0x7f073dfb7768;  1 drivers
L_0x7f073dfb77b0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x56254572bc60_0 .net/2u *"_ivl_16", 3 0, L_0x7f073dfb77b0;  1 drivers
v0x56254572bd40_0 .net *"_ivl_18", 0 0, L_0x562545749920;  1 drivers
v0x56254572be00_0 .net *"_ivl_2", 0 0, L_0x562545749540;  1 drivers
L_0x7f073dfb77f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56254572bec0_0 .net/2u *"_ivl_20", 31 0, L_0x7f073dfb77f8;  1 drivers
v0x56254572bfa0_0 .net *"_ivl_22", 0 0, L_0x562545749a10;  1 drivers
v0x56254572c060_0 .net *"_ivl_25", 0 0, L_0x562545749ab0;  1 drivers
L_0x7f073dfb7840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56254572c120_0 .net/2u *"_ivl_26", 0 0, L_0x7f073dfb7840;  1 drivers
L_0x7f073dfb7888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56254572c200_0 .net/2u *"_ivl_28", 0 0, L_0x7f073dfb7888;  1 drivers
v0x56254572c2e0_0 .net *"_ivl_30", 0 0, L_0x562545749bc0;  1 drivers
L_0x7f073dfb78d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56254572c3c0_0 .net/2u *"_ivl_34", 31 0, L_0x7f073dfb78d0;  1 drivers
v0x56254572c4a0_0 .net *"_ivl_36", 0 0, L_0x562545749f20;  1 drivers
L_0x7f073dfb7918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56254572c560_0 .net/2u *"_ivl_38", 0 0, L_0x7f073dfb7918;  1 drivers
v0x56254572c640_0 .net *"_ivl_4", 31 0, L_0x5625457495e0;  1 drivers
L_0x7f073dfb7960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56254572c720_0 .net/2u *"_ivl_40", 0 0, L_0x7f073dfb7960;  1 drivers
L_0x7f073dfb76d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56254572c800_0 .net *"_ivl_7", 30 0, L_0x7f073dfb76d8;  1 drivers
L_0x7f073dfb7720 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56254572c8e0_0 .net/2u *"_ivl_8", 31 0, L_0x7f073dfb7720;  1 drivers
v0x56254572c9c0_0 .var "adderCarryOut", 0 0;
v0x56254572ca80_0 .net "carry", 0 0, L_0x562545749d90;  alias, 1 drivers
v0x56254572cb40_0 .net "opcode", 3 0, v0x5625456c95b0_0;  alias, 1 drivers
v0x56254572cc00_0 .net "zero", 0 0, L_0x56254574a270;  alias, 1 drivers
E_0x562545710bb0 .event edge, v0x5625456c95b0_0, v0x56254572b630_0, v0x56254572b730_0;
L_0x562545749540 .cmp/eq 4, v0x5625456c95b0_0, L_0x7f073dfb7690;
L_0x5625457495e0 .concat [ 1 31 0 0], v0x56254572c9c0_0, L_0x7f073dfb76d8;
L_0x5625457496d0 .cmp/eq 32, L_0x5625457495e0, L_0x7f073dfb7720;
L_0x562545749920 .cmp/eq 4, v0x5625456c95b0_0, L_0x7f073dfb77b0;
L_0x562545749a10 .cmp/eq 32, v0x56254572b810_0, L_0x7f073dfb77f8;
L_0x562545749bc0 .functor MUXZ 1, L_0x7f073dfb7888, L_0x7f073dfb7840, L_0x562545749ab0, C4<>;
L_0x562545749d90 .functor MUXZ 1, L_0x562545749bc0, L_0x7f073dfb7768, L_0x562545749810, C4<>;
L_0x562545749f20 .cmp/eq 32, v0x56254572b810_0, L_0x7f073dfb78d0;
L_0x56254574a270 .functor MUXZ 1, L_0x7f073dfb7960, L_0x7f073dfb7918, L_0x562545749f20, C4<>;
S_0x56254572cd60 .scope module, "DMEM0" "dMem" 3 124, 6 1 0, S_0x5625456fd2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_";
    .port_info 2 /INPUT 1 "memRd";
    .port_info 3 /INPUT 1 "memWrt";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "dataIn";
    .port_info 6 /OUTPUT 32 "dataOut";
P_0x56254572cef0 .param/l "addrWidth" 0 6 1, +C4<00000000000000000000000000100000>;
P_0x56254572cf30 .param/l "ramHeight" 0 6 1, +C4<00000000000000000000100000000000>;
P_0x56254572cf70 .param/l "ramWidth" 0 6 1, +C4<00000000000000000000000000100000>;
v0x56254572d4c0_0 .net *"_ivl_0", 31 0, L_0x56254574a400;  1 drivers
L_0x7f073dfb79a8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x56254572d5c0_0 .net *"_ivl_2", 31 0, L_0x7f073dfb79a8;  1 drivers
v0x56254572d6a0_0 .net "addr", 31 0, v0x56254572b810_0;  alias, 1 drivers
v0x56254572d740_0 .net "clk", 0 0, v0x562545735800_0;  alias, 1 drivers
v0x56254572d7e0_0 .net "dataIn", 31 0, L_0x562545746ce0;  alias, 1 drivers
v0x56254572d910_0 .net "dataOut", 31 0, L_0x56254574a4a0;  alias, 1 drivers
v0x56254572d9f0_0 .net "memRd", 0 0, v0x562545730840_0;  alias, 1 drivers
v0x56254572dab0_0 .net "memWrt", 0 0, v0x5625457309a0_0;  alias, 1 drivers
v0x56254572db70 .array "memory", 0 2047, 31 0;
v0x56254572dc30_0 .net "rst_", 0 0, v0x5625457358a0_0;  alias, 1 drivers
E_0x56254572d160/0 .event negedge, v0x56254572dc30_0;
E_0x56254572d160/1 .event posedge, v0x56254572d740_0;
E_0x56254572d160 .event/or E_0x56254572d160/0, E_0x56254572d160/1;
L_0x56254574a400 .array/port v0x56254572db70, v0x56254572b810_0;
L_0x56254574a4a0 .functor MUXZ 32, L_0x7f073dfb79a8, L_0x56254574a400, v0x562545730840_0, C4<>;
S_0x56254572d1c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 13, 6 13 0, S_0x56254572cd60;
 .timescale 0 0;
v0x56254572d3c0_0 .var/i "i", 31 0;
S_0x56254572de10 .scope module, "IG0" "immediateGen" 3 105, 7 1 0, S_0x5625456fd2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_0x56254572dfa0 .param/l "iType" 1 7 4, C4<0010011>;
P_0x56254572dfe0 .param/l "lType" 1 7 4, C4<0000011>;
P_0x56254572e020 .param/l "sType" 1 7 4, C4<0100011>;
P_0x56254572e060 .param/l "sbType" 1 7 5, C4<1100011>;
P_0x56254572e0a0 .param/l "uType" 1 7 5, C4<0110111>;
P_0x56254572e0e0 .param/l "ujType" 1 7 5, C4<1101111>;
v0x56254572e470_0 .var "immediate", 31 0;
v0x56254572e570_0 .net "instruction", 31 0, L_0x562545747c90;  alias, 1 drivers
E_0x56254572e3f0 .event edge, v0x56254572e570_0;
S_0x56254572e6b0 .scope module, "IMEM0" "iMem" 3 57, 8 1 0, S_0x5625456fd2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instrn";
v0x56254572ec20_0 .net *"_ivl_0", 7 0, L_0x562545747160;  1 drivers
v0x56254572ed20_0 .net *"_ivl_10", 7 0, L_0x5625457474c0;  1 drivers
v0x56254572ee00_0 .net *"_ivl_12", 32 0, L_0x562545747560;  1 drivers
L_0x7f073dfb7408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56254572eec0_0 .net *"_ivl_15", 0 0, L_0x7f073dfb7408;  1 drivers
L_0x7f073dfb7450 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56254572efa0_0 .net/2u *"_ivl_16", 32 0, L_0x7f073dfb7450;  1 drivers
v0x56254572f0d0_0 .net *"_ivl_18", 32 0, L_0x562545747650;  1 drivers
v0x56254572f1b0_0 .net *"_ivl_2", 32 0, L_0x562545747200;  1 drivers
v0x56254572f290_0 .net *"_ivl_20", 7 0, L_0x562545747820;  1 drivers
v0x56254572f370_0 .net *"_ivl_22", 32 0, L_0x5625457478c0;  1 drivers
L_0x7f073dfb7498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56254572f450_0 .net *"_ivl_25", 0 0, L_0x7f073dfb7498;  1 drivers
L_0x7f073dfb74e0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56254572f530_0 .net/2u *"_ivl_26", 32 0, L_0x7f073dfb74e0;  1 drivers
v0x56254572f610_0 .net *"_ivl_28", 32 0, L_0x562545747a00;  1 drivers
v0x56254572f6f0_0 .net *"_ivl_30", 7 0, L_0x562545747b90;  1 drivers
L_0x7f073dfb7378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56254572f7d0_0 .net *"_ivl_5", 0 0, L_0x7f073dfb7378;  1 drivers
L_0x7f073dfb73c0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56254572f8b0_0 .net/2u *"_ivl_6", 32 0, L_0x7f073dfb73c0;  1 drivers
v0x56254572f990_0 .net *"_ivl_8", 32 0, L_0x562545747330;  1 drivers
v0x56254572fa70_0 .net "addr", 31 0, v0x562545734f10_0;  1 drivers
v0x56254572fc60_0 .net "instrn", 31 0, L_0x562545747c90;  alias, 1 drivers
v0x56254572fd20 .array "memory", 0 127, 7 0;
L_0x562545747160 .array/port v0x56254572fd20, L_0x562545747330;
L_0x562545747200 .concat [ 32 1 0 0], v0x562545734f10_0, L_0x7f073dfb7378;
L_0x562545747330 .arith/sum 33, L_0x562545747200, L_0x7f073dfb73c0;
L_0x5625457474c0 .array/port v0x56254572fd20, L_0x562545747650;
L_0x562545747560 .concat [ 32 1 0 0], v0x562545734f10_0, L_0x7f073dfb7408;
L_0x562545747650 .arith/sum 33, L_0x562545747560, L_0x7f073dfb7450;
L_0x562545747820 .array/port v0x56254572fd20, L_0x562545747a00;
L_0x5625457478c0 .concat [ 32 1 0 0], v0x562545734f10_0, L_0x7f073dfb7498;
L_0x562545747a00 .arith/sum 33, L_0x5625457478c0, L_0x7f073dfb74e0;
L_0x562545747b90 .array/port v0x56254572fd20, v0x562545734f10_0;
L_0x562545747c90 .concat [ 8 8 8 8], L_0x562545747b90, L_0x562545747820, L_0x5625457474c0, L_0x562545747160;
S_0x56254572e920 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 11, 8 11 0, S_0x56254572e6b0;
 .timescale 0 0;
v0x56254572eb20_0 .var/i "i", 31 0;
S_0x56254572fe20 .scope module, "MC0" "controller" 3 63, 9 1 0, S_0x5625456fd2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "aluSrc";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "jump";
    .port_info 4 /OUTPUT 1 "memRd";
    .port_info 5 /OUTPUT 1 "memWrt";
    .port_info 6 /OUTPUT 1 "regWrt";
    .port_info 7 /OUTPUT 2 "aluOp";
    .port_info 8 /OUTPUT 2 "memToReg";
P_0x56254567ac40 .param/l "iType" 1 9 12, C4<0010011>;
P_0x56254567ac80 .param/l "lType" 1 9 12, C4<0000011>;
P_0x56254567acc0 .param/l "rType" 1 9 13, C4<0110011>;
P_0x56254567ad00 .param/l "sType" 1 9 13, C4<0100011>;
P_0x56254567ad40 .param/l "sbType" 1 9 14, C4<1100011>;
P_0x56254567ad80 .param/l "uType" 1 9 14, C4<0110111>;
P_0x56254567adc0 .param/l "ujType" 1 9 15, C4<1101111>;
v0x5625457303d0_0 .var "aluOp", 1 0;
v0x5625457304b0_0 .var "aluSrc", 0 0;
v0x562545730550_0 .var "branch", 0 0;
v0x562545730620_0 .net "instruction", 31 0, L_0x562545747c90;  alias, 1 drivers
v0x562545730730_0 .var "jump", 0 0;
v0x562545730840_0 .var "memRd", 0 0;
v0x5625457308e0_0 .var "memToReg", 1 0;
v0x5625457309a0_0 .var "memWrt", 0 0;
v0x562545730a40_0 .var "regWrt", 0 0;
S_0x562545730c00 .scope module, "RF0" "registers" 3 92, 10 1 0, S_0x5625456fd2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_";
    .port_info 2 /INPUT 1 "wrtEn";
    .port_info 3 /INPUT 5 "rdReg1";
    .port_info 4 /INPUT 5 "rdReg2";
    .port_info 5 /INPUT 5 "wrtReg";
    .port_info 6 /INPUT 32 "wrtData";
    .port_info 7 /OUTPUT 32 "rdData1";
    .port_info 8 /OUTPUT 32 "rdData2";
L_0x562545746df0 .functor BUFZ 32, L_0x562545748db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x562545746ce0 .functor BUFZ 32, L_0x562545749030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5625457311c0_0 .net *"_ivl_0", 31 0, L_0x562545748db0;  1 drivers
v0x5625457312c0_0 .net *"_ivl_10", 6 0, L_0x5625457490d0;  1 drivers
L_0x7f073dfb7648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5625457313a0_0 .net *"_ivl_13", 1 0, L_0x7f073dfb7648;  1 drivers
v0x562545731490_0 .net *"_ivl_2", 6 0, L_0x562545748e50;  1 drivers
L_0x7f073dfb7600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562545731570_0 .net *"_ivl_5", 1 0, L_0x7f073dfb7600;  1 drivers
v0x5625457316a0_0 .net *"_ivl_8", 31 0, L_0x562545749030;  1 drivers
v0x562545731780_0 .net "clk", 0 0, v0x562545735800_0;  alias, 1 drivers
v0x562545731820_0 .net "rdData1", 31 0, L_0x562545746df0;  alias, 1 drivers
v0x5625457318e0_0 .net "rdData2", 31 0, L_0x562545746ce0;  alias, 1 drivers
v0x562545731a60_0 .net "rdReg1", 4 0, L_0x562545748900;  alias, 1 drivers
v0x562545731b20_0 .net "rdReg2", 4 0, L_0x562545748b00;  alias, 1 drivers
v0x562545731c00 .array "regFile", 0 31, 31 0;
v0x562545731cc0_0 .net "rst_", 0 0, v0x5625457358a0_0;  alias, 1 drivers
v0x562545731d90_0 .net "wrtData", 31 0, L_0x5625457486b0;  alias, 1 drivers
v0x562545731e50_0 .net "wrtEn", 0 0, v0x562545730a40_0;  alias, 1 drivers
v0x562545731f20_0 .net "wrtReg", 4 0, L_0x562545748cc0;  alias, 1 drivers
L_0x562545748db0 .array/port v0x562545731c00, L_0x562545748e50;
L_0x562545748e50 .concat [ 5 2 0 0], L_0x562545748900, L_0x7f073dfb7600;
L_0x562545749030 .array/port v0x562545731c00, L_0x5625457490d0;
L_0x5625457490d0 .concat [ 5 2 0 0], L_0x562545748b00, L_0x7f073dfb7648;
S_0x562545730ec0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 10 14, 10 14 0, S_0x562545730c00;
 .timescale 0 0;
v0x5625457310c0_0 .var/i "i", 31 0;
    .scope S_0x56254572e6b0;
T_0 ;
    %fork t_1, S_0x56254572e920;
    %jmp t_0;
    .scope S_0x56254572e920;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56254572eb20_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x56254572eb20_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x56254572eb20_0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %load/vec4 v0x56254572eb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56254572eb20_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x56254572e6b0;
t_0 %join;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 195, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 93, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 163, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 43, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 115, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 116, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 36, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56254572fd20, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x56254572fe20;
T_1 ;
    %wait E_0x56254572e3f0;
    %load/vec4 v0x562545730620_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625457304b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625457309a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562545730a40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5625457303d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5625457308e0_0, 0, 2;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625457304b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562545730840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625457309a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562545730a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5625457303d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5625457308e0_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625457304b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625457309a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562545730a40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5625457303d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5625457308e0_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625457304b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625457309a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5625457303d0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5625457308e0_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625457304b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562545730550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625457309a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730a40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5625457303d0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5625457308e0_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625457304b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625457309a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562545730a40_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5625457303d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5625457308e0_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625457304b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562545730730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545730840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625457309a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562545730a40_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5625457303d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5625457308e0_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5625456edfb0;
T_2 ;
    %wait E_0x5625456b8040;
    %load/vec4 v0x5625456c9420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5625456c95b0_0, 0, 4;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x5625457033d0_0;
    %load/vec4 v0x562545703470_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x5625456d31a0_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %store/vec4 v0x5625456c95b0_0, 0, 4;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x5625457033d0_0;
    %load/vec4 v0x5625456d31a0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x562545703470_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5625456c95b0_0, 0, 4;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x5625456d31a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5625456c95b0_0, 0, 4;
    %jmp T_2.19;
T_2.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5625456c95b0_0, 0, 4;
    %jmp T_2.19;
T_2.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5625456c95b0_0, 0, 4;
    %jmp T_2.19;
T_2.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5625456c95b0_0, 0, 4;
    %jmp T_2.19;
T_2.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5625456c95b0_0, 0, 4;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5625456c95b0_0, 0, 4;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5625456c95b0_0, 0, 4;
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5625456c95b0_0, 0, 4;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
T_2.10 ;
T_2.6 ;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x5625456d31a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5625456c95b0_0, 0, 4;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5625456c95b0_0, 0, 4;
T_2.21 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5625456c95b0_0, 0, 4;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x562545730c00;
T_3 ;
    %wait E_0x56254572d160;
    %load/vec4 v0x562545731cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_3, S_0x562545730ec0;
    %jmp t_2;
    .scope S_0x562545730ec0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5625457310c0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5625457310c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5625457310c0_0;
    %store/vec4a v0x562545731c00, 4, 0;
    %load/vec4 v0x5625457310c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5625457310c0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x562545730c00;
t_2 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x562545731e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x562545731d90_0;
    %load/vec4 v0x562545731f20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x562545731c00, 4, 0;
T_3.4 ;
T_3.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562545731c00, 4, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56254572de10;
T_4 ;
    %wait E_0x56254572e3f0;
    %load/vec4 v0x56254572e570_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56254572e470_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x56254572e570_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56254572e570_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56254572e470_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x56254572e570_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56254572e570_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56254572e570_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56254572e470_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x56254572e570_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56254572e570_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56254572e570_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56254572e570_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56254572e470_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x56254572e570_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x56254572e470_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x56254572e570_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x56254572e570_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56254572e570_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56254572e570_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56254572e470_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56254572abc0;
T_5 ;
    %wait E_0x562545710bb0;
    %load/vec4 v0x56254572cb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56254572b810_0, 0, 32;
    %jmp T_5.13;
T_5.0 ;
    %load/vec4 v0x56254572b630_0;
    %pad/u 33;
    %load/vec4 v0x56254572b730_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x56254572b810_0, 0, 32;
    %store/vec4 v0x56254572c9c0_0, 0, 1;
    %jmp T_5.13;
T_5.1 ;
    %load/vec4 v0x56254572b630_0;
    %load/vec4 v0x56254572b730_0;
    %sub;
    %store/vec4 v0x56254572b810_0, 0, 32;
    %jmp T_5.13;
T_5.2 ;
    %load/vec4 v0x56254572b630_0;
    %ix/getv 4, v0x56254572b730_0;
    %shiftl 4;
    %store/vec4 v0x56254572b810_0, 0, 32;
    %jmp T_5.13;
T_5.3 ;
    %load/vec4 v0x56254572b630_0;
    %load/vec4 v0x56254572b730_0;
    %xor;
    %store/vec4 v0x56254572b810_0, 0, 32;
    %jmp T_5.13;
T_5.4 ;
    %load/vec4 v0x56254572b630_0;
    %ix/getv 4, v0x56254572b730_0;
    %shiftr 4;
    %store/vec4 v0x56254572b810_0, 0, 32;
    %jmp T_5.13;
T_5.5 ;
    %load/vec4 v0x56254572b630_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %load/vec4 v0x56254572b630_0;
    %ix/getv 4, v0x56254572b730_0;
    %shiftr 4;
    %or;
    %store/vec4 v0x56254572b810_0, 0, 32;
    %jmp T_5.13;
T_5.6 ;
    %load/vec4 v0x56254572b630_0;
    %load/vec4 v0x56254572b730_0;
    %or;
    %store/vec4 v0x56254572b810_0, 0, 32;
    %jmp T_5.13;
T_5.7 ;
    %load/vec4 v0x56254572b630_0;
    %load/vec4 v0x56254572b730_0;
    %and;
    %store/vec4 v0x56254572b810_0, 0, 32;
    %jmp T_5.13;
T_5.8 ;
    %load/vec4 v0x56254572b630_0;
    %load/vec4 v0x56254572b730_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %store/vec4 v0x56254572b810_0, 0, 32;
    %jmp T_5.13;
T_5.9 ;
    %load/vec4 v0x56254572b630_0;
    %load/vec4 v0x56254572b730_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %store/vec4 v0x56254572b810_0, 0, 32;
    %jmp T_5.13;
T_5.10 ;
    %load/vec4 v0x56254572b630_0;
    %load/vec4 v0x56254572b730_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_5.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.19, 8;
T_5.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.19, 8;
 ; End of false expr.
    %blend;
T_5.19;
    %store/vec4 v0x56254572b810_0, 0, 32;
    %jmp T_5.13;
T_5.11 ;
    %load/vec4 v0x56254572b730_0;
    %concati/vec4 0, 0, 12;
    %pad/u 32;
    %store/vec4 v0x56254572b810_0, 0, 32;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56254572cd60;
T_6 ;
    %wait E_0x56254572d160;
    %load/vec4 v0x56254572dc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_5, S_0x56254572d1c0;
    %jmp t_4;
    .scope S_0x56254572d1c0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56254572d3c0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x56254572d3c0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56254572d3c0_0;
    %store/vec4a v0x56254572db70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56254572d3c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56254572d3c0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0x56254572cd60;
t_4 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56254572dab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x56254572d7e0_0;
    %ix/getv 4, v0x56254572d6a0_0;
    %store/vec4a v0x56254572db70, 4, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5625456fd2d0;
T_7 ;
    %wait E_0x5625456b7bc0;
    %load/vec4 v0x5625457354d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x562545734fb0_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %assign/vec4 v0x562545734f10_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5625456ff530;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562545735800_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5625456ff530;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x562545735800_0;
    %inv;
    %store/vec4 v0x562545735800_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5625456ff530;
T_10 ;
    %vpi_call 2 12 "$dumpfile", "mainTestTrace.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5625456ff530 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625457358a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625457358a0_0, 0, 1;
    %delay 90000, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "./sim/mainTestBench.v";
    "./rtl/runningCore.v";
    "./rtl/aluController.v";
    "./rtl/ALU.v";
    "./rtl/dataMemory.v";
    "./rtl/immediateGenerator.v";
    "./rtl/instrnMemory.v";
    "./rtl/controlUnit.v";
    "./rtl/registers.v";
