# Full-Adder-Design
Full Adder using two half adder in verilog code.
