

================================================================
== Vivado HLS Report for 'maxCut'
================================================================
* Date:           Tue Dec  3 21:07:22 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        MAXCUT_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |  249|  38250289|  249|  38250289|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+----------+----------+-----------+-----------+------------+----------+
        |                          |     Latency    | Iteration|  Initiation Interval  |    Trip    |          |
        |         Loop Name        | min |    max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +--------------------------+-----+----------+----------+-----------+-----------+------------+----------+
        |- memset_matrix           |   41|        41|         7|          -|          -|           6|    no    |
        | + memset_matrix          |    5|         5|         1|          -|          -|           6|    no    |
        |- Loop 2                  |   84|        84|        14|          -|          -|           6|    no    |
        | + Loop 2.1               |   12|        12|         2|          -|          -|           6|    no    |
        |- memset_currentSolution  |    5|         5|         1|          -|          -|           6|    no    |
        |- Loop 4                  |    6|         6|         1|          -|          -|           6|    no    |
        |- Loop 5                  |   77|  38250116| 77 ~ 153 |          -|          -| 1 ~ 250000 |    no    |
        | + Loop 5.1               |   36|        36|         6|          -|          -|           6|    no    |
        |- Loop 6                  |   30|        30|         5|          -|          -|           6|    no    |
        +--------------------------+-----+----------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 135
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!tmp_2)
	2  / (tmp_2 & !tmp_3)
	4  / (tmp_2 & tmp_3)
4 --> 
	5  / (!exitcond1)
	7  / (exitcond1)
5 --> 
	6  / (!exitcond2)
	4  / (exitcond2)
6 --> 
	5  / true
7 --> 
	7  / (!tmp_4)
	8  / (tmp_4)
8 --> 
	8  / (!exitcond3)
	9  / (exitcond3)
9 --> 
	10  / (tmp_17)
	130  / (!tmp_17)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / (!exitcond8)
	48  / (exitcond8)
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	42  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / (!tmp_21)
	125  / (tmp_21)
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / (!tmp_73)
	130  / (tmp_73)
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	9  / (tmp_17 & !tmp_37 & !or_cond)
	131  / (or_cond) | (tmp_37) | (!tmp_17)
131 --> 
	132  / (!exitcond)
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	131  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_stream_V_data_V), !map !90"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_keep_V), !map !96"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_strb_V), !map !100"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_stream_V_user_V), !map !104"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_last_V), !map !108"   --->   Operation 140 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_stream_V_id_V), !map !112"   --->   Operation 141 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %input_stream_V_dest_V), !map !116"   --->   Operation 142 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_stream_V_data_V), !map !120"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_keep_V), !map !124"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_strb_V), !map !128"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_stream_V_user_V), !map !132"   --->   Operation 146 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_last_V), !map !136"   --->   Operation 147 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_stream_V_id_V), !map !140"   --->   Operation 148 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %output_stream_V_dest_V), !map !144"   --->   Operation 149 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @maxCut_str) nounwind"   --->   Operation 150 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%matrix = alloca [36 x i20], align 4" [MaxCutHLS.cpp:33]   --->   Operation 151 'alloca' 'matrix' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%currentSolution = alloca [6 x i32], align 16" [MaxCutHLS.cpp:44]   --->   Operation 152 'alloca' 'currentSolution' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_stream_V_data_V, i1* %input_stream_V_keep_V, i1* %input_stream_V_strb_V, i2* %input_stream_V_user_V, i1* %input_stream_V_last_V, i5* %input_stream_V_id_V, i6* %input_stream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [MaxCutHLS.cpp:23]   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i2* %output_stream_V_user_V, i1* %output_stream_V_last_V, i5* %output_stream_V_id_V, i6* %output_stream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [MaxCutHLS.cpp:24]   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [MaxCutHLS.cpp:25]   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 156 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%invdar = phi i3 [ 0, %0 ], [ %indvarinc, %meminst690 ]" [MaxCutHLS.cpp:33]   --->   Operation 157 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (1.65ns)   --->   "%indvarinc = add i3 %invdar, 1" [MaxCutHLS.cpp:33]   --->   Operation 158 'add' 'indvarinc' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %invdar, i3 0)" [MaxCutHLS.cpp:33]   --->   Operation 159 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %tmp to i7" [MaxCutHLS.cpp:33]   --->   Operation 160 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %invdar, i1 false)" [MaxCutHLS.cpp:33]   --->   Operation 161 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_9 to i7" [MaxCutHLS.cpp:33]   --->   Operation 162 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (1.82ns)   --->   "%tmp_1 = sub i7 %p_shl_cast, %p_shl1_cast" [MaxCutHLS.cpp:33]   --->   Operation 163 'sub' 'tmp_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 164 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (1.76ns)   --->   "br label %meminst691"   --->   Operation 165 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.19>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%invdar1 = phi i3 [ 0, %meminst ], [ %indvarinc1, %meminst691 ]" [MaxCutHLS.cpp:33]   --->   Operation 166 'phi' 'invdar1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.65ns)   --->   "%indvarinc1 = add i3 %invdar1, 1" [MaxCutHLS.cpp:33]   --->   Operation 167 'add' 'indvarinc1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i3 %invdar1 to i7" [MaxCutHLS.cpp:33]   --->   Operation 168 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (1.87ns)   --->   "%tmp_5 = add i7 %tmp_1, %tmp_1_cast" [MaxCutHLS.cpp:33]   --->   Operation 169 'add' 'tmp_5' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i7 %tmp_5 to i64" [MaxCutHLS.cpp:33]   --->   Operation 170 'sext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%matrix_addr = getelementptr [36 x i20]* %matrix, i64 0, i64 %tmp_27_cast" [MaxCutHLS.cpp:33]   --->   Operation 171 'getelementptr' 'matrix_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (2.32ns)   --->   "store i20 0, i20* %matrix_addr, align 4" [MaxCutHLS.cpp:33]   --->   Operation 172 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 173 [1/1] (1.13ns)   --->   "%tmp_2 = icmp eq i3 %invdar1, -3" [MaxCutHLS.cpp:33]   --->   Operation 173 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_matrix_str) nounwind"   --->   Operation 174 'specloopname' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 175 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %meminst690, label %meminst691" [MaxCutHLS.cpp:33]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (1.13ns)   --->   "%tmp_3 = icmp eq i3 %invdar, -3" [MaxCutHLS.cpp:33]   --->   Operation 177 'icmp' 'tmp_3' <Predicate = (tmp_2)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_matrix_str) nounwind"   --->   Operation 178 'specloopname' 'empty_13' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader7.preheader, label %meminst" [MaxCutHLS.cpp:33]   --->   Operation 179 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_keep_V = alloca i1"   --->   Operation 180 'alloca' 'tmp_keep_V' <Predicate = (tmp_2 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_strb_V = alloca i1"   --->   Operation 181 'alloca' 'tmp_strb_V' <Predicate = (tmp_2 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i2"   --->   Operation 182 'alloca' 'tmp_user_V' <Predicate = (tmp_2 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_id_V = alloca i5"   --->   Operation 183 'alloca' 'tmp_id_V' <Predicate = (tmp_2 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_dest_V = alloca i6"   --->   Operation 184 'alloca' 'tmp_dest_V' <Predicate = (tmp_2 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (1.76ns)   --->   "br label %.preheader7" [MaxCutHLS.cpp:37]   --->   Operation 185 'br' <Predicate = (tmp_2 & tmp_3)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%t_V = phi i3 [ 0, %.preheader7.preheader ], [ %i_V, %.preheader7.loopexit ]"   --->   Operation 186 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %t_V, -2" [MaxCutHLS.cpp:37]   --->   Operation 187 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 188 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (1.65ns)   --->   "%i_V = add i3 %t_V, 1" [MaxCutHLS.cpp:37]   --->   Operation 189 'add' 'i_V' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %meminst694.preheader, label %.preheader651.preheader" [MaxCutHLS.cpp:37]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %t_V, i3 0)" [MaxCutHLS.cpp:37]   --->   Operation 191 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i6 %tmp_6 to i7" [MaxCutHLS.cpp:37]   --->   Operation 192 'zext' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %t_V, i1 false)" [MaxCutHLS.cpp:37]   --->   Operation 193 'bitconcatenate' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %tmp_7 to i7" [MaxCutHLS.cpp:40]   --->   Operation 194 'zext' 'p_shl3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (1.82ns)   --->   "%tmp_8 = sub i7 %p_shl2_cast, %p_shl3_cast" [MaxCutHLS.cpp:40]   --->   Operation 195 'sub' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (1.76ns)   --->   "br label %.preheader651" [MaxCutHLS.cpp:38]   --->   Operation 196 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_4 : Operation 197 [1/1] (1.76ns)   --->   "br label %meminst694" [MaxCutHLS.cpp:44]   --->   Operation 197 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%t_V_1 = phi i3 [ %j_V, %1 ], [ 0, %.preheader651.preheader ]"   --->   Operation 198 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %t_V_1, -2" [MaxCutHLS.cpp:38]   --->   Operation 199 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 200 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (1.65ns)   --->   "%j_V = add i3 %t_V_1, 1" [MaxCutHLS.cpp:38]   --->   Operation 201 'add' 'j_V' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader7.loopexit, label %1" [MaxCutHLS.cpp:38]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%empty_16 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %input_stream_V_data_V, i1* %input_stream_V_keep_V, i1* %input_stream_V_strb_V, i2* %input_stream_V_user_V, i1* %input_stream_V_last_V, i5* %input_stream_V_id_V, i6* %input_stream_V_dest_V)" [MaxCutHLS.cpp:39]   --->   Operation 203 'read' 'empty_16' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_16, 0" [MaxCutHLS.cpp:39]   --->   Operation 204 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_keep_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_16, 1" [MaxCutHLS.cpp:39]   --->   Operation 205 'extractvalue' 'tmp_keep_V_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_strb_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_16, 2" [MaxCutHLS.cpp:39]   --->   Operation 206 'extractvalue' 'tmp_strb_V_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_user_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_16, 3" [MaxCutHLS.cpp:39]   --->   Operation 207 'extractvalue' 'tmp_user_V_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_id_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_16, 5" [MaxCutHLS.cpp:39]   --->   Operation 208 'extractvalue' 'tmp_id_V_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_dest_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_16, 6" [MaxCutHLS.cpp:39]   --->   Operation 209 'extractvalue' 'tmp_dest_V_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i8 %tmp_data_V to i19" [MaxCutHLS.cpp:40]   --->   Operation 210 'sext' 'tmp_11_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_10 = mul i19 %tmp_11_cast, 1000" [MaxCutHLS.cpp:40]   --->   Operation 211 'mul' 'tmp_10' <Predicate = (!exitcond2)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i3 %t_V_1 to i7" [MaxCutHLS.cpp:40]   --->   Operation 212 'zext' 'tmp_12_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (1.87ns)   --->   "%tmp_11 = add i7 %tmp_8, %tmp_12_cast" [MaxCutHLS.cpp:40]   --->   Operation 213 'add' 'tmp_11' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "store i6 %tmp_dest_V_2, i6* %tmp_dest_V" [MaxCutHLS.cpp:39]   --->   Operation 214 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "store i5 %tmp_id_V_2, i5* %tmp_id_V" [MaxCutHLS.cpp:39]   --->   Operation 215 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "store i2 %tmp_user_V_2, i2* %tmp_user_V" [MaxCutHLS.cpp:39]   --->   Operation 216 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "store i1 %tmp_strb_V_2, i1* %tmp_strb_V" [MaxCutHLS.cpp:39]   --->   Operation 217 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "store i1 %tmp_keep_V_2, i1* %tmp_keep_V" [MaxCutHLS.cpp:39]   --->   Operation 218 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 219 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_64_cast = sext i7 %tmp_11 to i64" [MaxCutHLS.cpp:40]   --->   Operation 220 'sext' 'tmp_64_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%matrix_addr_1 = getelementptr [36 x i20]* %matrix, i64 0, i64 %tmp_64_cast" [MaxCutHLS.cpp:40]   --->   Operation 221 'getelementptr' 'matrix_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_12_cast_cast = sext i19 %tmp_10 to i20" [MaxCutHLS.cpp:40]   --->   Operation 222 'sext' 'tmp_12_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (2.32ns)   --->   "store i20 %tmp_12_cast_cast, i20* %matrix_addr_1, align 4" [MaxCutHLS.cpp:40]   --->   Operation 223 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "br label %.preheader651" [MaxCutHLS.cpp:38]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.32>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%invdar2 = phi i3 [ %indvarinc2, %meminst694 ], [ 0, %meminst694.preheader ]" [MaxCutHLS.cpp:44]   --->   Operation 225 'phi' 'invdar2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (1.65ns)   --->   "%indvarinc2 = add i3 %invdar2, 1" [MaxCutHLS.cpp:44]   --->   Operation 226 'add' 'indvarinc2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_s = zext i3 %invdar2 to i64" [MaxCutHLS.cpp:44]   --->   Operation 227 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%currentSolution_addr = getelementptr [6 x i32]* %currentSolution, i64 0, i64 %tmp_s" [MaxCutHLS.cpp:44]   --->   Operation 228 'getelementptr' 'currentSolution_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (2.32ns)   --->   "store i32 0, i32* %currentSolution_addr, align 4" [MaxCutHLS.cpp:44]   --->   Operation 229 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 230 [1/1] (1.13ns)   --->   "%tmp_4 = icmp eq i3 %invdar2, -3" [MaxCutHLS.cpp:44]   --->   Operation 230 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memset_currentSoluti) nounwind"   --->   Operation 231 'specloopname' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 232 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader6.preheader, label %meminst694" [MaxCutHLS.cpp:44]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (1.76ns)   --->   "br label %.preheader6" [MaxCutHLS.cpp:45]   --->   Operation 234 'br' <Predicate = (tmp_4)> <Delay = 1.76>

State 8 <SV = 5> <Delay = 3.01>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%p_s = phi i3 [ %i_V_1, %2 ], [ 0, %.preheader6.preheader ]"   --->   Operation 235 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %p_s, -2" [MaxCutHLS.cpp:45]   --->   Operation 236 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 237 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (1.65ns)   --->   "%i_V_1 = add i3 %p_s, 1" [MaxCutHLS.cpp:45]   --->   Operation 238 'add' 'i_V_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader5.preheader, label %2" [MaxCutHLS.cpp:45]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%r_V = load i32* @lfsr_V, align 4" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:46]   --->   Operation 240 'load' 'r_V' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 1)" [MaxCutHLS.cpp:14->MaxCutHLS.cpp:46]   --->   Operation 241 'bitselect' 'tmp_12' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_13 = trunc i32 %r_V to i1" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:46]   --->   Operation 242 'trunc' 'tmp_13' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 5)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:46]   --->   Operation 243 'bitselect' 'tmp_14' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 2)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:46]   --->   Operation 244 'bitselect' 'tmp_15' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 3)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:46]   --->   Operation 245 'bitselect' 'tmp_24' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_26 = xor i1 %tmp_14, %tmp_13" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:46]   --->   Operation 246 'xor' 'tmp_26' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_27 = xor i1 %tmp_24, %tmp_15" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:46]   --->   Operation 247 'xor' 'tmp_27' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%ret_V2_i = xor i1 %tmp_27, %tmp_26" [MaxCutHLS.cpp:14->MaxCutHLS.cpp:46]   --->   Operation 248 'xor' 'ret_V2_i' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%r_V_1 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %ret_V2_i, i15 0)" [MaxCutHLS.cpp:14->MaxCutHLS.cpp:46]   --->   Operation 249 'bitconcatenate' 'r_V_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_31 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %r_V, i32 1, i32 16)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:46]   --->   Operation 250 'partselect' 'tmp_31' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_32 = or i16 %tmp_31, %r_V_1" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:46]   --->   Operation 251 'or' 'tmp_32' <Predicate = (!exitcond3)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_33 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %r_V, i32 17, i32 29)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:46]   --->   Operation 252 'partselect' 'tmp_33' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%ret_V_1 = call i29 @_ssdm_op_BitConcatenate.i29.i13.i16(i13 %tmp_33, i16 %tmp_32)" [MaxCutHLS.cpp:14->MaxCutHLS.cpp:46]   --->   Operation 253 'bitconcatenate' 'ret_V_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%ret_V_1_cast = zext i29 %ret_V_1 to i32" [MaxCutHLS.cpp:14->MaxCutHLS.cpp:46]   --->   Operation 254 'zext' 'ret_V_1_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (1.76ns)   --->   "store i32 %ret_V_1_cast, i32* @lfsr_V, align 4" [MaxCutHLS.cpp:14->MaxCutHLS.cpp:46]   --->   Operation 255 'store' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_8 : Operation 256 [1/1] (0.69ns)   --->   "%tmp_15_cast_cast = select i1 %tmp_12, i32 1000, i32 -1000" [MaxCutHLS.cpp:46]   --->   Operation 256 'select' 'tmp_15_cast_cast' <Predicate = (!exitcond3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_16 = zext i3 %p_s to i64" [MaxCutHLS.cpp:46]   --->   Operation 257 'zext' 'tmp_16' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%currentSolution_addr_1 = getelementptr inbounds [6 x i32]* %currentSolution, i64 0, i64 %tmp_16" [MaxCutHLS.cpp:46]   --->   Operation 258 'getelementptr' 'currentSolution_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (2.32ns)   --->   "store i32 %tmp_15_cast_cast, i32* %currentSolution_addr_1, align 4" [MaxCutHLS.cpp:46]   --->   Operation 259 'store' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "br label %.preheader6" [MaxCutHLS.cpp:45]   --->   Operation 260 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%temperature = alloca i32"   --->   Operation 261 'alloca' 'temperature' <Predicate = (exitcond3)> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (1.76ns)   --->   "store i32 20000, i32* %temperature"   --->   Operation 262 'store' <Predicate = (exitcond3)> <Delay = 1.76>
ST_8 : Operation 263 [1/1] (1.76ns)   --->   "br label %.preheader5" [MaxCutHLS.cpp:67]   --->   Operation 263 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 9 <SV = 6> <Delay = 5.05>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%p_4 = phi i18 [ %iterate_V, %11 ], [ 0, %.preheader5.preheader ]"   --->   Operation 264 'phi' 'p_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%phi_mul = phi i28 [ %phitmp, %11 ], [ 1000, %.preheader5.preheader ]" [MaxCutHLS.cpp:67]   --->   Operation 265 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (2.43ns)   --->   "%tmp_17 = icmp ult i18 %p_4, -12144" [MaxCutHLS.cpp:67]   --->   Operation 266 'icmp' 'tmp_17' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 250000, i64 125000)"   --->   Operation 267 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (2.13ns)   --->   "%iterate_V = add i18 %p_4, 1" [MaxCutHLS.cpp:67]   --->   Operation 268 'add' 'iterate_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %3, label %.loopexit" [MaxCutHLS.cpp:67]   --->   Operation 269 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%r_V_2 = load i32* @lfsr_V, align 4" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 270 'load' 'r_V_2' <Predicate = (tmp_17)> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_34 = trunc i32 %r_V_2 to i1" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 271 'trunc' 'tmp_34' <Predicate = (tmp_17)> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_2, i32 5)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 272 'bitselect' 'tmp_41' <Predicate = (tmp_17)> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_2, i32 2)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 273 'bitselect' 'tmp_42' <Predicate = (tmp_17)> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_2, i32 3)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 274 'bitselect' 'tmp_43' <Predicate = (tmp_17)> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_44 = xor i1 %tmp_41, %tmp_34" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 275 'xor' 'tmp_44' <Predicate = (tmp_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_45 = xor i1 %tmp_43, %tmp_42" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 276 'xor' 'tmp_45' <Predicate = (tmp_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%ret_V2_i2 = xor i1 %tmp_45, %tmp_44" [MaxCutHLS.cpp:14->MaxCutHLS.cpp:68]   --->   Operation 277 'xor' 'ret_V2_i2' <Predicate = (tmp_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%r_V_3 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %ret_V2_i2, i15 0)" [MaxCutHLS.cpp:14->MaxCutHLS.cpp:68]   --->   Operation 278 'bitconcatenate' 'r_V_3' <Predicate = (tmp_17)> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_46 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %r_V_2, i32 1, i32 16)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 279 'partselect' 'tmp_46' <Predicate = (tmp_17)> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_47 = or i16 %tmp_46, %r_V_3" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 280 'or' 'tmp_47' <Predicate = (tmp_17)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_48 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %r_V_2, i32 17, i32 29)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 281 'partselect' 'tmp_48' <Predicate = (tmp_17)> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%ret_V_5 = call i29 @_ssdm_op_BitConcatenate.i29.i13.i16(i13 %tmp_48, i16 %tmp_47)" [MaxCutHLS.cpp:14->MaxCutHLS.cpp:68]   --->   Operation 282 'bitconcatenate' 'ret_V_5' <Predicate = (tmp_17)> <Delay = 0.00>
ST_9 : Operation 283 [33/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 283 'urem' 'ret_V_6' <Predicate = (tmp_17)> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 4.06>
ST_10 : Operation 284 [32/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 284 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 4.06>
ST_11 : Operation 285 [31/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 285 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 4.06>
ST_12 : Operation 286 [30/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 286 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 4.06>
ST_13 : Operation 287 [29/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 287 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 4.06>
ST_14 : Operation 288 [28/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 288 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 4.06>
ST_15 : Operation 289 [27/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 289 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 4.06>
ST_16 : Operation 290 [26/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 290 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 4.06>
ST_17 : Operation 291 [25/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 291 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 4.06>
ST_18 : Operation 292 [24/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 292 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 4.06>
ST_19 : Operation 293 [23/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 293 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 4.06>
ST_20 : Operation 294 [22/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 294 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 4.06>
ST_21 : Operation 295 [21/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 295 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 4.06>
ST_22 : Operation 296 [20/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 296 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 4.06>
ST_23 : Operation 297 [19/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 297 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 4.06>
ST_24 : Operation 298 [18/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 298 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 4.06>
ST_25 : Operation 299 [17/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 299 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 4.06>
ST_26 : Operation 300 [16/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 300 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 4.06>
ST_27 : Operation 301 [15/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 301 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 4.06>
ST_28 : Operation 302 [14/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 302 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 4.06>
ST_29 : Operation 303 [13/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 303 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 4.06>
ST_30 : Operation 304 [12/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 304 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 4.06>
ST_31 : Operation 305 [11/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 305 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 4.06>
ST_32 : Operation 306 [10/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 306 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 4.06>
ST_33 : Operation 307 [9/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 307 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 4.06>
ST_34 : Operation 308 [8/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 308 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 4.06>
ST_35 : Operation 309 [7/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 309 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 4.06>
ST_36 : Operation 310 [6/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 310 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 4.06>
ST_37 : Operation 311 [5/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 311 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 4.06>
ST_38 : Operation 312 [4/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 312 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 4.06>
ST_39 : Operation 313 [3/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 313 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 4.06>
ST_40 : Operation 314 [2/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 314 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 5.93>
ST_41 : Operation 315 [1/33] (4.06ns)   --->   "%ret_V_6 = urem i29 %ret_V_5, 6" [MaxCutHLS.cpp:68]   --->   Operation 315 'urem' 'ret_V_6' <Predicate = true> <Delay = 4.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_18 = zext i29 %ret_V_6 to i64" [MaxCutHLS.cpp:72]   --->   Operation 316 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i29 %ret_V_6 to i4" [MaxCutHLS.cpp:68]   --->   Operation 317 'trunc' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 318 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_49, i3 0)" [MaxCutHLS.cpp:68]   --->   Operation 318 'bitconcatenate' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i29 %ret_V_6 to i6" [MaxCutHLS.cpp:68]   --->   Operation 319 'trunc' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 320 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_50, i1 false)" [MaxCutHLS.cpp:72]   --->   Operation 320 'bitconcatenate' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 321 [1/1] (1.87ns)   --->   "%tmp_51 = sub i7 %p_shl4_cast, %p_shl5_cast" [MaxCutHLS.cpp:72]   --->   Operation 321 'sub' 'tmp_51' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 322 [1/1] (1.76ns)   --->   "br label %4" [MaxCutHLS.cpp:71]   --->   Operation 322 'br' <Predicate = true> <Delay = 1.76>

State 42 <SV = 39> <Delay = 4.19>
ST_42 : Operation 323 [1/1] (0.00ns)   --->   "%p_6 = phi i3 [ 0, %3 ], [ %j_V_1, %5 ]"   --->   Operation 323 'phi' 'p_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 324 [1/1] (0.00ns)   --->   "%localFieldVal = phi i25 [ 0, %3 ], [ %localFieldVal_1, %5 ]"   --->   Operation 324 'phi' 'localFieldVal' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 325 [1/1] (1.13ns)   --->   "%exitcond8 = icmp eq i3 %p_6, -2" [MaxCutHLS.cpp:71]   --->   Operation 325 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 326 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 326 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 327 [1/1] (1.65ns)   --->   "%j_V_1 = add i3 %p_6, 1" [MaxCutHLS.cpp:71]   --->   Operation 327 'add' 'j_V_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 328 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %6, label %5" [MaxCutHLS.cpp:71]   --->   Operation 328 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_22 = zext i3 %p_6 to i64" [MaxCutHLS.cpp:72]   --->   Operation 329 'zext' 'tmp_22' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_42 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i3 %p_6 to i7" [MaxCutHLS.cpp:72]   --->   Operation 330 'zext' 'tmp_22_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_42 : Operation 331 [1/1] (1.87ns)   --->   "%tmp_52 = add i7 %tmp_22_cast, %tmp_51" [MaxCutHLS.cpp:72]   --->   Operation 331 'add' 'tmp_52' <Predicate = (!exitcond8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_68_cast = sext i7 %tmp_52 to i64" [MaxCutHLS.cpp:72]   --->   Operation 332 'sext' 'tmp_68_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_42 : Operation 333 [1/1] (0.00ns)   --->   "%matrix_addr_2 = getelementptr [36 x i20]* %matrix, i64 0, i64 %tmp_68_cast" [MaxCutHLS.cpp:72]   --->   Operation 333 'getelementptr' 'matrix_addr_2' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_42 : Operation 334 [2/2] (2.32ns)   --->   "%matrix_load = load i20* %matrix_addr_2, align 4" [MaxCutHLS.cpp:72]   --->   Operation 334 'load' 'matrix_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_42 : Operation 335 [1/1] (0.00ns)   --->   "%currentSolution_addr_3 = getelementptr inbounds [6 x i32]* %currentSolution, i64 0, i64 %tmp_22" [MaxCutHLS.cpp:72]   --->   Operation 335 'getelementptr' 'currentSolution_addr_3' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_42 : Operation 336 [2/2] (2.32ns)   --->   "%currentSolution_load_1 = load i32* %currentSolution_addr_3, align 4" [MaxCutHLS.cpp:72]   --->   Operation 336 'load' 'currentSolution_load_1' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_42 : Operation 337 [1/1] (0.00ns)   --->   "%currentSolution_addr_2 = getelementptr inbounds [6 x i32]* %currentSolution, i64 0, i64 %tmp_18" [MaxCutHLS.cpp:75]   --->   Operation 337 'getelementptr' 'currentSolution_addr_2' <Predicate = (exitcond8)> <Delay = 0.00>
ST_42 : Operation 338 [2/2] (2.32ns)   --->   "%currentSolution_load = load i32* %currentSolution_addr_2, align 4" [MaxCutHLS.cpp:75]   --->   Operation 338 'load' 'currentSolution_load' <Predicate = (exitcond8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 43 <SV = 40> <Delay = 2.32>
ST_43 : Operation 339 [1/2] (2.32ns)   --->   "%matrix_load = load i20* %matrix_addr_2, align 4" [MaxCutHLS.cpp:72]   --->   Operation 339 'load' 'matrix_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_43 : Operation 340 [1/2] (2.32ns)   --->   "%currentSolution_load_1 = load i32* %currentSolution_addr_3, align 4" [MaxCutHLS.cpp:72]   --->   Operation 340 'load' 'currentSolution_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 44 <SV = 41> <Delay = 8.51>
ST_44 : Operation 341 [1/1] (0.00ns)   --->   "%extLd = sext i20 %matrix_load to i32" [MaxCutHLS.cpp:72]   --->   Operation 341 'sext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 342 [1/1] (8.51ns)   --->   "%tmp_23 = mul nsw i32 %extLd, %currentSolution_load_1" [MaxCutHLS.cpp:72]   --->   Operation 342 'mul' 'tmp_23' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_23, i32 31)" [MaxCutHLS.cpp:72]   --->   Operation 343 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>

State 45 <SV = 42> <Delay = 8.49>
ST_45 : Operation 344 [1/1] (0.00ns)   --->   "%sext_cast = sext i32 %tmp_23 to i65" [MaxCutHLS.cpp:72]   --->   Operation 344 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 345 [1/1] (8.49ns)   --->   "%mul = mul i65 %sext_cast, 4398046512" [MaxCutHLS.cpp:72]   --->   Operation 345 'mul' 'mul' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_55 = call i23 @_ssdm_op_PartSelect.i23.i65.i32.i32(i65 %mul, i32 42, i32 64)" [MaxCutHLS.cpp:72]   --->   Operation 346 'partselect' 'tmp_55' <Predicate = (!tmp_53)> <Delay = 0.00>

State 46 <SV = 43> <Delay = 4.24>
ST_46 : Operation 347 [1/1] (3.54ns)   --->   "%neg_mul = sub i65 0, %mul" [MaxCutHLS.cpp:72]   --->   Operation 347 'sub' 'neg_mul' <Predicate = (tmp_53)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_54 = call i23 @_ssdm_op_PartSelect.i23.i65.i32.i32(i65 %neg_mul, i32 42, i32 64)" [MaxCutHLS.cpp:72]   --->   Operation 348 'partselect' 'tmp_54' <Predicate = (tmp_53)> <Delay = 0.00>
ST_46 : Operation 349 [1/1] (0.69ns)   --->   "%p_v1_v = select i1 %tmp_53, i23 %tmp_54, i23 %tmp_55" [MaxCutHLS.cpp:72]   --->   Operation 349 'select' 'p_v1_v' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 47 <SV = 44> <Delay = 4.62>
ST_47 : Operation 350 [1/1] (0.00ns)   --->   "%trunc = sext i23 %p_v1_v to i25" [MaxCutHLS.cpp:72]   --->   Operation 350 'sext' 'trunc' <Predicate = (tmp_53)> <Delay = 0.00>
ST_47 : Operation 351 [1/1] (2.28ns)   --->   "%neg_ti = sub i25 0, %trunc" [MaxCutHLS.cpp:72]   --->   Operation 351 'sub' 'neg_ti' <Predicate = (tmp_53)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node localFieldVal_1)   --->   "%tmp_56 = sext i23 %p_v1_v to i25" [MaxCutHLS.cpp:72]   --->   Operation 352 'sext' 'tmp_56' <Predicate = (!tmp_53)> <Delay = 0.00>
ST_47 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node localFieldVal_1)   --->   "%tmp_62 = select i1 %tmp_53, i25 %neg_ti, i25 %tmp_56" [MaxCutHLS.cpp:72]   --->   Operation 353 'select' 'tmp_62' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 354 [1/1] (2.34ns) (out node of the LUT)   --->   "%localFieldVal_1 = add i25 %tmp_62, %localFieldVal" [MaxCutHLS.cpp:72]   --->   Operation 354 'add' 'localFieldVal_1' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 355 [1/1] (0.00ns)   --->   "br label %4" [MaxCutHLS.cpp:71]   --->   Operation 355 'br' <Predicate = true> <Delay = 0.00>

State 48 <SV = 40> <Delay = 2.34>
ST_48 : Operation 356 [1/2] (2.32ns)   --->   "%currentSolution_load = load i32* %currentSolution_addr_2, align 4" [MaxCutHLS.cpp:75]   --->   Operation 356 'load' 'currentSolution_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_48 : Operation 357 [1/1] (2.34ns)   --->   "%tmp_19 = sub i25 0, %localFieldVal" [MaxCutHLS.cpp:75]   --->   Operation 357 'sub' 'tmp_19' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 41> <Delay = 8.51>
ST_49 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_19_cast = sext i25 %tmp_19 to i32" [MaxCutHLS.cpp:75]   --->   Operation 358 'sext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 359 [1/1] (8.51ns)   --->   "%tmp_20 = mul i32 %currentSolution_load, %tmp_19_cast" [MaxCutHLS.cpp:75]   --->   Operation 359 'mul' 'tmp_20' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 42> <Delay = 4.24>
ST_50 : Operation 360 [1/1] (2.47ns)   --->   "%tmp_21 = icmp slt i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 360 'icmp' 'tmp_21' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 361 [1/1] (1.76ns)   --->   "br i1 %tmp_21, label %._crit_edge, label %7" [MaxCutHLS.cpp:77]   --->   Operation 361 'br' <Predicate = true> <Delay = 1.76>
ST_50 : Operation 362 [36/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 362 'urem' 'deltaEnergy' <Predicate = (!tmp_21)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 43> <Delay = 4.13>
ST_51 : Operation 363 [35/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 363 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 44> <Delay = 4.13>
ST_52 : Operation 364 [34/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 364 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 45> <Delay = 4.13>
ST_53 : Operation 365 [33/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 365 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 46> <Delay = 4.13>
ST_54 : Operation 366 [32/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 366 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 47> <Delay = 4.13>
ST_55 : Operation 367 [31/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 367 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 48> <Delay = 4.13>
ST_56 : Operation 368 [30/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 368 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 49> <Delay = 4.13>
ST_57 : Operation 369 [29/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 369 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 50> <Delay = 4.13>
ST_58 : Operation 370 [28/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 370 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 51> <Delay = 4.13>
ST_59 : Operation 371 [27/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 371 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 52> <Delay = 4.13>
ST_60 : Operation 372 [26/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 372 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 53> <Delay = 4.13>
ST_61 : Operation 373 [25/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 373 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 54> <Delay = 4.13>
ST_62 : Operation 374 [24/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 374 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 55> <Delay = 4.13>
ST_63 : Operation 375 [23/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 375 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 56> <Delay = 4.13>
ST_64 : Operation 376 [22/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 376 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 57> <Delay = 4.13>
ST_65 : Operation 377 [21/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 377 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 58> <Delay = 4.13>
ST_66 : Operation 378 [20/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 378 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 59> <Delay = 4.13>
ST_67 : Operation 379 [19/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 379 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 60> <Delay = 4.13>
ST_68 : Operation 380 [18/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 380 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 61> <Delay = 4.13>
ST_69 : Operation 381 [17/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 381 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 62> <Delay = 4.13>
ST_70 : Operation 382 [16/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 382 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 63> <Delay = 4.13>
ST_71 : Operation 383 [15/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 383 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 64> <Delay = 4.13>
ST_72 : Operation 384 [14/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 384 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 65> <Delay = 4.13>
ST_73 : Operation 385 [13/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 385 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 66> <Delay = 4.13>
ST_74 : Operation 386 [12/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 386 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 67> <Delay = 4.13>
ST_75 : Operation 387 [11/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 387 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 68> <Delay = 4.13>
ST_76 : Operation 388 [10/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 388 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 69> <Delay = 4.13>
ST_77 : Operation 389 [9/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 389 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 70> <Delay = 4.13>
ST_78 : Operation 390 [8/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 390 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 71> <Delay = 4.13>
ST_79 : Operation 391 [7/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 391 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 72> <Delay = 4.13>
ST_80 : Operation 392 [6/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 392 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 73> <Delay = 4.13>
ST_81 : Operation 393 [5/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 393 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 74> <Delay = 4.13>
ST_82 : Operation 394 [4/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 394 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 75> <Delay = 4.13>
ST_83 : Operation 395 [3/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 395 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 76> <Delay = 4.13>
ST_84 : Operation 396 [2/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 396 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 77> <Delay = 4.13>
ST_85 : Operation 397 [1/36] (4.13ns)   --->   "%deltaEnergy = urem i32 %tmp_20, 1000" [MaxCutHLS.cpp:77]   --->   Operation 397 'urem' 'deltaEnergy' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 78> <Delay = 6.68>
ST_86 : Operation 398 [1/1] (0.00ns)   --->   "%temperature_load_1 = load i32* %temperature" [MaxCutHLS.cpp:77]   --->   Operation 398 'load' 'temperature_load_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 399 [1/1] (2.55ns)   --->   "%tmp_25 = sub i32 %deltaEnergy, %tmp_20" [MaxCutHLS.cpp:77]   --->   Operation 399 'sub' 'tmp_25' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 400 [36/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 400 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 79> <Delay = 4.13>
ST_87 : Operation 401 [35/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 401 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 80> <Delay = 4.13>
ST_88 : Operation 402 [34/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 402 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 81> <Delay = 4.13>
ST_89 : Operation 403 [33/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 403 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 82> <Delay = 4.13>
ST_90 : Operation 404 [32/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 404 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 83> <Delay = 4.13>
ST_91 : Operation 405 [31/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 405 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 84> <Delay = 4.13>
ST_92 : Operation 406 [30/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 406 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 85> <Delay = 4.13>
ST_93 : Operation 407 [29/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 407 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 86> <Delay = 4.13>
ST_94 : Operation 408 [28/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 408 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 87> <Delay = 4.13>
ST_95 : Operation 409 [27/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 409 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 88> <Delay = 4.13>
ST_96 : Operation 410 [26/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 410 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 89> <Delay = 4.13>
ST_97 : Operation 411 [25/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 411 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 90> <Delay = 4.13>
ST_98 : Operation 412 [24/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 412 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 91> <Delay = 4.13>
ST_99 : Operation 413 [23/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 413 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 92> <Delay = 4.13>
ST_100 : Operation 414 [22/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 414 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 93> <Delay = 4.13>
ST_101 : Operation 415 [21/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 415 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 94> <Delay = 4.13>
ST_102 : Operation 416 [20/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 416 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 95> <Delay = 4.13>
ST_103 : Operation 417 [19/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 417 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 96> <Delay = 4.13>
ST_104 : Operation 418 [18/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 418 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 97> <Delay = 4.13>
ST_105 : Operation 419 [17/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 419 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 98> <Delay = 4.13>
ST_106 : Operation 420 [16/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 420 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 99> <Delay = 4.13>
ST_107 : Operation 421 [15/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 421 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 100> <Delay = 4.13>
ST_108 : Operation 422 [14/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 422 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 101> <Delay = 4.13>
ST_109 : Operation 423 [13/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 423 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 102> <Delay = 4.13>
ST_110 : Operation 424 [12/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 424 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 103> <Delay = 4.13>
ST_111 : Operation 425 [11/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 425 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 104> <Delay = 4.13>
ST_112 : Operation 426 [10/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 426 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 105> <Delay = 4.13>
ST_113 : Operation 427 [9/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 427 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 106> <Delay = 4.13>
ST_114 : Operation 428 [8/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 428 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 107> <Delay = 4.13>
ST_115 : Operation 429 [7/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 429 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 108> <Delay = 4.13>
ST_116 : Operation 430 [6/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 430 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 109> <Delay = 4.13>
ST_117 : Operation 431 [5/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 431 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 110> <Delay = 4.13>
ST_118 : Operation 432 [4/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 432 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 111> <Delay = 4.13>
ST_119 : Operation 433 [3/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 433 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 112> <Delay = 4.13>
ST_120 : Operation 434 [2/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 434 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 113> <Delay = 4.13>
ST_121 : Operation 435 [1/36] (4.13ns)   --->   "%x_assign = sdiv i32 %tmp_25, %temperature_load_1" [MaxCutHLS.cpp:77]   --->   Operation 435 'sdiv' 'x_assign' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 114> <Delay = 8.51>
ST_122 : Operation 436 [1/1] (8.51ns)   --->   "%tmp_i2 = mul nsw i32 %x_assign, %x_assign" [MaxCutHLS.cpp:18->MaxCutHLS.cpp:77]   --->   Operation 436 'mul' 'tmp_i2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_i2, i32 31)" [MaxCutHLS.cpp:18->MaxCutHLS.cpp:77]   --->   Operation 437 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>

State 123 <SV = 115> <Delay = 8.49>
ST_123 : Operation 438 [1/1] (0.00ns)   --->   "%sext6_cast = sext i32 %tmp_i2 to i65" [MaxCutHLS.cpp:18->MaxCutHLS.cpp:77]   --->   Operation 438 'sext' 'sext6_cast' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 439 [1/1] (8.49ns)   --->   "%mul7 = mul i65 %sext6_cast, 4398046512" [MaxCutHLS.cpp:18->MaxCutHLS.cpp:77]   --->   Operation 439 'mul' 'mul7' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_65 = call i22 @_ssdm_op_PartSelect.i22.i65.i32.i32(i65 %mul7, i32 43, i32 64)" [MaxCutHLS.cpp:18->MaxCutHLS.cpp:77]   --->   Operation 440 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>

State 124 <SV = 116> <Delay = 8.05>
ST_124 : Operation 441 [1/1] (3.54ns)   --->   "%neg_mul8 = sub i65 0, %mul7" [MaxCutHLS.cpp:18->MaxCutHLS.cpp:77]   --->   Operation 441 'sub' 'neg_mul8' <Predicate = (tmp_63)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_64 = call i22 @_ssdm_op_PartSelect.i22.i65.i32.i32(i65 %neg_mul8, i32 43, i32 64)" [MaxCutHLS.cpp:18->MaxCutHLS.cpp:77]   --->   Operation 442 'partselect' 'tmp_64' <Predicate = (tmp_63)> <Delay = 0.00>
ST_124 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%p_v2_v = select i1 %tmp_63, i22 %tmp_64, i22 %tmp_65" [MaxCutHLS.cpp:18->MaxCutHLS.cpp:77]   --->   Operation 443 'select' 'p_v2_v' <Predicate = (tmp_63)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 444 [1/1] (2.25ns) (out node of the LUT)   --->   "%neg_ti1 = sub i22 0, %p_v2_v" [MaxCutHLS.cpp:18->MaxCutHLS.cpp:77]   --->   Operation 444 'sub' 'neg_ti1' <Predicate = (tmp_63)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%tmp_66 = select i1 %tmp_63, i22 %neg_ti1, i22 %tmp_65" [MaxCutHLS.cpp:18->MaxCutHLS.cpp:77]   --->   Operation 445 'select' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 446 [1/1] (2.25ns) (out node of the LUT)   --->   "%tmp5 = add i22 %tmp_66, 1000" [MaxCutHLS.cpp:18->MaxCutHLS.cpp:77]   --->   Operation 446 'add' 'tmp5' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 117> <Delay = 8.43>
ST_125 : Operation 447 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i22 %tmp5 to i32" [MaxCutHLS.cpp:18->MaxCutHLS.cpp:77]   --->   Operation 447 'sext' 'tmp5_cast' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_125 : Operation 448 [1/1] (2.55ns)   --->   "%tmp_44_i = add i32 %x_assign, %tmp5_cast" [MaxCutHLS.cpp:18->MaxCutHLS.cpp:77]   --->   Operation 448 'add' 'tmp_44_i' <Predicate = (!tmp_21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 449 [1/1] (1.76ns)   --->   "br label %._crit_edge" [MaxCutHLS.cpp:77]   --->   Operation 449 'br' <Predicate = (!tmp_21)> <Delay = 1.76>
ST_125 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_2, i32 1)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 450 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_2, i32 6)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 451 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_2, i32 4)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 452 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_57 = xor i1 %tmp_68, %tmp_67" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 453 'xor' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_58 = xor i1 %tmp_69, %tmp_43" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 454 'xor' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%ret_V2_i4 = xor i1 %tmp_58, %tmp_57" [MaxCutHLS.cpp:14->MaxCutHLS.cpp:79]   --->   Operation 455 'xor' 'ret_V2_i4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%r_V_4 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %ret_V2_i4, i15 0)" [MaxCutHLS.cpp:14->MaxCutHLS.cpp:79]   --->   Operation 456 'bitconcatenate' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_70 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %tmp_47, i32 1, i32 15)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 457 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_2, i32 17)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 458 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_59 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %tmp_71, i15 %tmp_70)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 459 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 460 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_60 = or i16 %tmp_59, %r_V_4" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 460 'or' 'tmp_60' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_61 = call i12 @_ssdm_op_PartSelect.i12.i32.i32.i32(i32 %r_V_2, i32 18, i32 29)" [MaxCutHLS.cpp:13->MaxCutHLS.cpp:68]   --->   Operation 461 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 462 [1/1] (0.00ns)   --->   "%ret_V_4 = call i28 @_ssdm_op_BitConcatenate.i28.i12.i16(i12 %tmp_61, i16 %tmp_60)" [MaxCutHLS.cpp:14->MaxCutHLS.cpp:79]   --->   Operation 462 'bitconcatenate' 'ret_V_4' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 463 [1/1] (0.00ns)   --->   "%ret_V_5_cast = zext i28 %ret_V_4 to i32" [MaxCutHLS.cpp:14->MaxCutHLS.cpp:79]   --->   Operation 463 'zext' 'ret_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 464 [1/1] (1.76ns)   --->   "store i32 %ret_V_5_cast, i32* @lfsr_V, align 4" [MaxCutHLS.cpp:14->MaxCutHLS.cpp:79]   --->   Operation 464 'store' <Predicate = true> <Delay = 1.76>
ST_125 : Operation 465 [1/1] (0.00ns)   --->   "%rhs_V12_cast = zext i28 %ret_V_4 to i38" [MaxCutHLS.cpp:79]   --->   Operation 465 'zext' 'rhs_V12_cast' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 466 [1/1] (7.44ns)   --->   "%ret_V = mul i38 %rhs_V12_cast, 1000" [MaxCutHLS.cpp:79]   --->   Operation 466 'mul' 'ret_V' <Predicate = true> <Delay = 7.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 118> <Delay = 8.51>
ST_126 : Operation 467 [1/1] (0.00ns)   --->   "%zext_cast = zext i38 %ret_V to i76" [MaxCutHLS.cpp:79]   --->   Operation 467 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 468 [1/1] (8.51ns)   --->   "%mul1 = mul i76 %zext_cast, 274886295809" [MaxCutHLS.cpp:79]   --->   Operation 468 'mul' 'mul1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 119> <Delay = 8.51>
ST_127 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%prob = phi i32 [ %tmp_44_i, %7 ], [ 1000, %6 ]" [MaxCutHLS.cpp:77]   --->   Operation 469 'phi' 'prob' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_72 = call i23 @_ssdm_op_PartSelect.i23.i76.i32.i32(i76 %mul1, i32 53, i32 75)" [MaxCutHLS.cpp:79]   --->   Operation 470 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_28 = zext i23 %tmp_72 to i32" [MaxCutHLS.cpp:79]   --->   Operation 471 'zext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 472 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_29 = icmp sgt i32 %tmp_28, %prob" [MaxCutHLS.cpp:79]   --->   Operation 472 'icmp' 'tmp_29' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 473 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %._crit_edge686, label %8" [MaxCutHLS.cpp:79]   --->   Operation 473 'br' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 474 [1/1] (2.55ns)   --->   "%tmp_30 = sub nsw i32 0, %currentSolution_load" [MaxCutHLS.cpp:80]   --->   Operation 474 'sub' 'tmp_30' <Predicate = (!tmp_29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 475 [1/1] (2.32ns)   --->   "store i32 %tmp_30, i32* %currentSolution_addr_2, align 4" [MaxCutHLS.cpp:80]   --->   Operation 475 'store' <Predicate = (!tmp_29)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_127 : Operation 476 [1/1] (0.00ns)   --->   "br label %._crit_edge686" [MaxCutHLS.cpp:82]   --->   Operation 476 'br' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_127 : Operation 477 [1/1] (0.00ns)   --->   "%zext1_cast = zext i28 %phi_mul to i57" [MaxCutHLS.cpp:84]   --->   Operation 477 'zext' 'zext1_cast' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 478 [1/1] (7.97ns)   --->   "%mul2 = mul i57 %zext1_cast, 281474977" [MaxCutHLS.cpp:84]   --->   Operation 478 'mul' 'mul2' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i57.i32(i57 %mul2, i32 46)" [MaxCutHLS.cpp:84]   --->   Operation 479 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 480 [1/1] (0.00ns)   --->   "br i1 %tmp_73, label %._crit_edge687, label %9" [MaxCutHLS.cpp:85]   --->   Operation 480 'br' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 481 [1/1] (0.00ns)   --->   "%temperature_load = load i32* %temperature" [MaxCutHLS.cpp:85]   --->   Operation 481 'load' 'temperature_load' <Predicate = (!tmp_73)> <Delay = 0.00>
ST_127 : Operation 482 [1/1] (8.51ns)   --->   "%tmp_35 = mul nsw i32 %temperature_load, 99999" [MaxCutHLS.cpp:85]   --->   Operation 482 'mul' 'tmp_35' <Predicate = (!tmp_73)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_35, i32 31)" [MaxCutHLS.cpp:85]   --->   Operation 483 'bitselect' 'tmp_74' <Predicate = (!tmp_73)> <Delay = 0.00>

State 128 <SV = 120> <Delay = 8.49>
ST_128 : Operation 484 [1/1] (0.00ns)   --->   "%sext1_cast = sext i32 %tmp_35 to i65" [MaxCutHLS.cpp:85]   --->   Operation 484 'sext' 'sext1_cast' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 485 [1/1] (8.49ns)   --->   "%mul3 = mul i65 %sext1_cast, 5629499535" [MaxCutHLS.cpp:85]   --->   Operation 485 'mul' 'mul3' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_77 = call i16 @_ssdm_op_PartSelect.i16.i65.i32.i32(i65 %mul3, i32 49, i32 64)" [MaxCutHLS.cpp:85]   --->   Operation 486 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>

State 129 <SV = 121> <Delay = 8.15>
ST_129 : Operation 487 [1/1] (3.54ns)   --->   "%neg_mul1 = sub i65 0, %mul3" [MaxCutHLS.cpp:85]   --->   Operation 487 'sub' 'neg_mul1' <Predicate = (tmp_74)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_75 = call i16 @_ssdm_op_PartSelect.i16.i65.i32.i32(i65 %neg_mul1, i32 49, i32 64)" [MaxCutHLS.cpp:85]   --->   Operation 488 'partselect' 'tmp_75' <Predicate = (tmp_74)> <Delay = 0.00>
ST_129 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_76 = sext i16 %tmp_75 to i32" [MaxCutHLS.cpp:85]   --->   Operation 489 'sext' 'tmp_76' <Predicate = (tmp_74)> <Delay = 0.00>
ST_129 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_78 = sext i16 %tmp_77 to i32" [MaxCutHLS.cpp:85]   --->   Operation 490 'sext' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_79 = select i1 %tmp_74, i32 %tmp_76, i32 %tmp_78" [MaxCutHLS.cpp:85]   --->   Operation 491 'select' 'tmp_79' <Predicate = (tmp_74)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 492 [1/1] (2.07ns) (out node of the LUT)   --->   "%neg_ti2 = sub i32 0, %tmp_79" [MaxCutHLS.cpp:85]   --->   Operation 492 'sub' 'neg_ti2' <Predicate = (tmp_74)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 493 [1/1] (0.75ns)   --->   "%tmp_36 = select i1 %tmp_74, i32 %neg_ti2, i32 %tmp_78" [MaxCutHLS.cpp:85]   --->   Operation 493 'select' 'tmp_36' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 494 [1/1] (1.76ns)   --->   "store i32 %tmp_36, i32* %temperature" [MaxCutHLS.cpp:85]   --->   Operation 494 'store' <Predicate = true> <Delay = 1.76>
ST_129 : Operation 495 [1/1] (0.00ns)   --->   "br label %._crit_edge687" [MaxCutHLS.cpp:85]   --->   Operation 495 'br' <Predicate = true> <Delay = 0.00>

State 130 <SV = 122> <Delay = 3.45>
ST_130 : Operation 496 [1/1] (0.00ns)   --->   "%temperature_1 = load i32* %temperature" [MaxCutHLS.cpp:91]   --->   Operation 496 'load' 'temperature_1' <Predicate = (tmp_17)> <Delay = 0.00>
ST_130 : Operation 497 [1/1] (2.47ns)   --->   "%tmp_37 = icmp eq i32 %temperature_1, 0" [MaxCutHLS.cpp:87]   --->   Operation 497 'icmp' 'tmp_37' <Predicate = (tmp_17)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 498 [1/1] (0.00ns)   --->   "br i1 %tmp_37, label %.loopexit, label %10" [MaxCutHLS.cpp:87]   --->   Operation 498 'br' <Predicate = (tmp_17)> <Delay = 0.00>
ST_130 : Operation 499 [1/1] (2.47ns)   --->   "%tmp_38 = icmp slt i32 %temperature_1, 11" [MaxCutHLS.cpp:91]   --->   Operation 499 'icmp' 'tmp_38' <Predicate = (tmp_17 & !tmp_37)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 500 [1/1] (2.47ns)   --->   "%tmp_39 = icmp slt i32 %tmp_20, 101000" [MaxCutHLS.cpp:91]   --->   Operation 500 'icmp' 'tmp_39' <Predicate = (tmp_17 & !tmp_37)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 501 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_38, %tmp_39" [MaxCutHLS.cpp:91]   --->   Operation 501 'and' 'or_cond' <Predicate = (tmp_17 & !tmp_37)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 502 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.loopexit, label %11" [MaxCutHLS.cpp:91]   --->   Operation 502 'br' <Predicate = (tmp_17 & !tmp_37)> <Delay = 0.00>
ST_130 : Operation 503 [1/1] (2.43ns)   --->   "%phitmp = add i28 %phi_mul, 1000" [MaxCutHLS.cpp:67]   --->   Operation 503 'add' 'phitmp' <Predicate = (tmp_17 & !tmp_37 & !or_cond)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 504 [1/1] (0.00ns)   --->   "br label %.preheader5" [MaxCutHLS.cpp:67]   --->   Operation 504 'br' <Predicate = (tmp_17 & !tmp_37 & !or_cond)> <Delay = 0.00>
ST_130 : Operation 505 [1/1] (1.76ns)   --->   "br label %12" [MaxCutHLS.cpp:105]   --->   Operation 505 'br' <Predicate = (or_cond) | (tmp_37) | (!tmp_17)> <Delay = 1.76>

State 131 <SV = 123> <Delay = 2.32>
ST_131 : Operation 506 [1/1] (0.00ns)   --->   "%t_V_2 = phi i3 [ 0, %.loopexit ], [ %i_V_2, %13 ]"   --->   Operation 506 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 507 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %t_V_2, -2" [MaxCutHLS.cpp:105]   --->   Operation 507 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 508 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 508 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 509 [1/1] (1.65ns)   --->   "%i_V_2 = add i3 %t_V_2, 1" [MaxCutHLS.cpp:105]   --->   Operation 509 'add' 'i_V_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 510 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %14, label %13" [MaxCutHLS.cpp:105]   --->   Operation 510 'br' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_40 = zext i3 %t_V_2 to i64" [MaxCutHLS.cpp:106]   --->   Operation 511 'zext' 'tmp_40' <Predicate = (!exitcond)> <Delay = 0.00>
ST_131 : Operation 512 [1/1] (0.00ns)   --->   "%currentSolution_addr_4 = getelementptr inbounds [6 x i32]* %currentSolution, i64 0, i64 %tmp_40" [MaxCutHLS.cpp:106]   --->   Operation 512 'getelementptr' 'currentSolution_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_131 : Operation 513 [2/2] (2.32ns)   --->   "%currentSolution_load_2 = load i32* %currentSolution_addr_4, align 4" [MaxCutHLS.cpp:106]   --->   Operation 513 'load' 'currentSolution_load_2' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_131 : Operation 514 [1/1] (1.13ns)   --->   "%output_last_V = icmp eq i3 %t_V_2, -3" [MaxCutHLS.cpp:108]   --->   Operation 514 'icmp' 'output_last_V' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 515 [1/1] (0.00ns)   --->   "ret void" [MaxCutHLS.cpp:111]   --->   Operation 515 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 132 <SV = 124> <Delay = 2.32>
ST_132 : Operation 516 [1/2] (2.32ns)   --->   "%currentSolution_load_2 = load i32* %currentSolution_addr_4, align 4" [MaxCutHLS.cpp:106]   --->   Operation 516 'load' 'currentSolution_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_132 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %currentSolution_load_2, i32 31)" [MaxCutHLS.cpp:106]   --->   Operation 517 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>

State 133 <SV = 125> <Delay = 8.49>
ST_133 : Operation 518 [1/1] (0.00ns)   --->   "%sext2_cast = sext i32 %currentSolution_load_2 to i65" [MaxCutHLS.cpp:106]   --->   Operation 518 'sext' 'sext2_cast' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 519 [1/1] (8.49ns)   --->   "%mul4 = mul i65 4398046512, %sext2_cast" [MaxCutHLS.cpp:106]   --->   Operation 519 'mul' 'mul4' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_82 = call i23 @_ssdm_op_PartSelect.i23.i65.i32.i32(i65 %mul4, i32 42, i32 64)" [MaxCutHLS.cpp:106]   --->   Operation 520 'partselect' 'tmp_82' <Predicate = (!tmp_80)> <Delay = 0.00>

State 134 <SV = 126> <Delay = 7.40>
ST_134 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_keep_V_load = load i1* %tmp_keep_V" [MaxCutHLS.cpp:109]   --->   Operation 521 'load' 'tmp_keep_V_load' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_strb_V_load = load i1* %tmp_strb_V" [MaxCutHLS.cpp:109]   --->   Operation 522 'load' 'tmp_strb_V_load' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i2* %tmp_user_V" [MaxCutHLS.cpp:109]   --->   Operation 523 'load' 'tmp_user_V_load' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_id_V_load = load i5* %tmp_id_V" [MaxCutHLS.cpp:109]   --->   Operation 524 'load' 'tmp_id_V_load' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_dest_V_load = load i6* %tmp_dest_V" [MaxCutHLS.cpp:109]   --->   Operation 525 'load' 'tmp_dest_V_load' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 526 [1/1] (3.54ns)   --->   "%neg_mul2 = sub i65 0, %mul4" [MaxCutHLS.cpp:106]   --->   Operation 526 'sub' 'neg_mul2' <Predicate = (tmp_80)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_81 = call i23 @_ssdm_op_PartSelect.i23.i65.i32.i32(i65 %neg_mul2, i32 42, i32 64)" [MaxCutHLS.cpp:106]   --->   Operation 527 'partselect' 'tmp_81' <Predicate = (tmp_80)> <Delay = 0.00>
ST_134 : Operation 528 [1/1] (0.69ns)   --->   "%p_v_v = select i1 %tmp_80, i23 %tmp_81, i23 %tmp_82" [MaxCutHLS.cpp:106]   --->   Operation 528 'select' 'p_v_v' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i23 %p_v_v to i8" [MaxCutHLS.cpp:106]   --->   Operation 529 'trunc' 'tmp_83' <Predicate = (tmp_80)> <Delay = 0.00>
ST_134 : Operation 530 [1/1] (1.91ns)   --->   "%neg_ti3 = sub i8 0, %tmp_83" [MaxCutHLS.cpp:106]   --->   Operation 530 'sub' 'neg_ti3' <Predicate = (tmp_80)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i23 %p_v_v to i8" [MaxCutHLS.cpp:106]   --->   Operation 531 'trunc' 'tmp_84' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_134 : Operation 532 [1/1] (1.24ns)   --->   "%fpga_output_V = select i1 %tmp_80, i8 %neg_ti3, i8 %tmp_84" [MaxCutHLS.cpp:106]   --->   Operation 532 'select' 'fpga_output_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 533 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i2* %output_stream_V_user_V, i1* %output_stream_V_last_V, i5* %output_stream_V_id_V, i6* %output_stream_V_dest_V, i8 %fpga_output_V, i1 %tmp_keep_V_load, i1 %tmp_strb_V_load, i2 %tmp_user_V_load, i1 %output_last_V, i5 %tmp_id_V_load, i6 %tmp_dest_V_load)" [MaxCutHLS.cpp:109]   --->   Operation 533 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 135 <SV = 127> <Delay = 0.00>
ST_135 : Operation 534 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i2* %output_stream_V_user_V, i1* %output_stream_V_last_V, i5* %output_stream_V_id_V, i6* %output_stream_V_dest_V, i8 %fpga_output_V, i1 %tmp_keep_V_load, i1 %tmp_strb_V_load, i2 %tmp_user_V_load, i1 %output_last_V, i5 %tmp_id_V_load, i6 %tmp_dest_V_load)" [MaxCutHLS.cpp:109]   --->   Operation 534 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_135 : Operation 535 [1/1] (0.00ns)   --->   "br label %12" [MaxCutHLS.cpp:105]   --->   Operation 535 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', MaxCutHLS.cpp:33) with incoming values : ('indvarinc', MaxCutHLS.cpp:33) [38]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('invdar', MaxCutHLS.cpp:33) with incoming values : ('indvarinc', MaxCutHLS.cpp:33) [38]  (0 ns)
	'sub' operation ('tmp_1', MaxCutHLS.cpp:33) [44]  (1.83 ns)

 <State 3>: 4.19ns
The critical path consists of the following:
	'phi' operation ('invdar1', MaxCutHLS.cpp:33) with incoming values : ('indvarinc1', MaxCutHLS.cpp:33) [48]  (0 ns)
	'add' operation ('tmp_5', MaxCutHLS.cpp:33) [51]  (1.87 ns)
	'getelementptr' operation ('matrix_addr', MaxCutHLS.cpp:33) [53]  (0 ns)
	'store' operation (MaxCutHLS.cpp:33) of constant 0 on array 'matrix', MaxCutHLS.cpp:33 [54]  (2.32 ns)

 <State 4>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', MaxCutHLS.cpp:37) [71]  (0 ns)
	'sub' operation ('tmp_8', MaxCutHLS.cpp:40) [81]  (1.83 ns)

 <State 5>: 6.38ns
The critical path consists of the following:
	axis read on port 'input_stream_V_data_V' (MaxCutHLS.cpp:39) [90]  (0 ns)
	'mul' operation of DSP[98] ('tmp_10', MaxCutHLS.cpp:40) [98]  (6.38 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_1', MaxCutHLS.cpp:40) [102]  (0 ns)
	'store' operation (MaxCutHLS.cpp:40) of variable 'tmp_12_cast_cast', MaxCutHLS.cpp:40 on array 'matrix', MaxCutHLS.cpp:33 [104]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'phi' operation ('invdar2', MaxCutHLS.cpp:44) with incoming values : ('indvarinc2', MaxCutHLS.cpp:44) [116]  (0 ns)
	'getelementptr' operation ('currentSolution_addr', MaxCutHLS.cpp:44) [119]  (0 ns)
	'store' operation (MaxCutHLS.cpp:44) of constant 0 on array 'currentSolution', MaxCutHLS.cpp:44 [120]  (2.32 ns)

 <State 8>: 3.01ns
The critical path consists of the following:
	'load' operation ('r.V', MaxCutHLS.cpp:13->MaxCutHLS.cpp:46) on static variable 'lfsr_V' [134]  (0 ns)
	'select' operation ('tmp_15_cast_cast', MaxCutHLS.cpp:46) [150]  (0.692 ns)
	'store' operation (MaxCutHLS.cpp:46) of variable 'tmp_15_cast_cast', MaxCutHLS.cpp:46 on array 'currentSolution', MaxCutHLS.cpp:44 [153]  (2.32 ns)

 <State 9>: 5.05ns
The critical path consists of the following:
	'load' operation ('r.V', MaxCutHLS.cpp:13->MaxCutHLS.cpp:68) on static variable 'lfsr_V' [167]  (0 ns)
	'or' operation ('tmp_47', MaxCutHLS.cpp:13->MaxCutHLS.cpp:68) [177]  (0.99 ns)
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 10>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 11>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 12>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 13>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 14>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 15>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 16>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 17>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 18>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 19>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 20>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 21>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 22>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 23>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 24>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 25>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 26>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 27>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 28>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 29>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 30>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 31>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 32>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 33>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 34>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 35>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 36>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 37>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 38>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 39>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 40>: 4.06ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)

 <State 41>: 5.93ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:68) [180]  (4.06 ns)
	'sub' operation ('tmp_51', MaxCutHLS.cpp:72) [186]  (1.87 ns)

 <State 42>: 4.19ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', MaxCutHLS.cpp:71) [189]  (0 ns)
	'add' operation ('tmp_52', MaxCutHLS.cpp:72) [198]  (1.87 ns)
	'getelementptr' operation ('matrix_addr_2', MaxCutHLS.cpp:72) [200]  (0 ns)
	'load' operation ('matrix_load', MaxCutHLS.cpp:72) on array 'matrix', MaxCutHLS.cpp:33 [201]  (2.32 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'load' operation ('matrix_load', MaxCutHLS.cpp:72) on array 'matrix', MaxCutHLS.cpp:33 [201]  (2.32 ns)

 <State 44>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_23', MaxCutHLS.cpp:72) [205]  (8.51 ns)

 <State 45>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul', MaxCutHLS.cpp:72) [207]  (8.5 ns)

 <State 46>: 4.25ns
The critical path consists of the following:
	'sub' operation ('neg_mul', MaxCutHLS.cpp:72) [208]  (3.55 ns)
	'select' operation ('p_v1_v', MaxCutHLS.cpp:72) [212]  (0.698 ns)

 <State 47>: 4.63ns
The critical path consists of the following:
	'sub' operation ('neg_ti', MaxCutHLS.cpp:72) [214]  (2.28 ns)
	'select' operation ('tmp_62', MaxCutHLS.cpp:72) [216]  (0 ns)
	'add' operation ('localFieldVal', MaxCutHLS.cpp:72) [217]  (2.34 ns)

 <State 48>: 2.34ns
The critical path consists of the following:
	'sub' operation ('tmp_19', MaxCutHLS.cpp:75) [222]  (2.34 ns)

 <State 49>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_20', MaxCutHLS.cpp:75) [224]  (8.51 ns)

 <State 50>: 4.24ns
The critical path consists of the following:
	'icmp' operation ('tmp_21', MaxCutHLS.cpp:77) [225]  (2.47 ns)
	multiplexor before 'phi' operation ('prob', MaxCutHLS.cpp:77) with incoming values : ('tmp_44_i', MaxCutHLS.cpp:18->MaxCutHLS.cpp:77) [247]  (1.77 ns)

 <State 51>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 52>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 53>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 54>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 55>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 56>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 57>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 58>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 59>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 60>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 61>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 62>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 63>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 64>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 65>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 66>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 67>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 68>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 69>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 70>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 71>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 72>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 73>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 74>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 75>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 76>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 77>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 78>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 79>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 80>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 81>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 82>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 83>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 84>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 85>: 4.13ns
The critical path consists of the following:
	'urem' operation ('deltaEnergy', MaxCutHLS.cpp:77) [229]  (4.13 ns)

 <State 86>: 6.69ns
The critical path consists of the following:
	'sub' operation ('tmp_25', MaxCutHLS.cpp:77) [230]  (2.55 ns)
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 87>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 88>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 89>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 90>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 91>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 92>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 93>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 94>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 95>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 96>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 97>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 98>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 99>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 100>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 101>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 102>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 103>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 104>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 105>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 106>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 107>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 108>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 109>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 110>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 111>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 112>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 113>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 114>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 115>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 116>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 117>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 118>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 119>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 120>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 121>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('x', MaxCutHLS.cpp:77) [231]  (4.13 ns)

 <State 122>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_i2', MaxCutHLS.cpp:18->MaxCutHLS.cpp:77) [232]  (8.51 ns)

 <State 123>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul7', MaxCutHLS.cpp:18->MaxCutHLS.cpp:77) [234]  (8.5 ns)

 <State 124>: 8.06ns
The critical path consists of the following:
	'sub' operation ('neg_mul8', MaxCutHLS.cpp:18->MaxCutHLS.cpp:77) [235]  (3.55 ns)
	'select' operation ('p_v2_v', MaxCutHLS.cpp:18->MaxCutHLS.cpp:77) [239]  (0 ns)
	'sub' operation ('neg_ti1', MaxCutHLS.cpp:18->MaxCutHLS.cpp:77) [240]  (2.26 ns)
	'select' operation ('tmp_66', MaxCutHLS.cpp:18->MaxCutHLS.cpp:77) [241]  (0 ns)
	'add' operation ('tmp5', MaxCutHLS.cpp:18->MaxCutHLS.cpp:77) [242]  (2.26 ns)

 <State 125>: 8.44ns
The critical path consists of the following:
	'xor' operation ('tmp_57', MaxCutHLS.cpp:13->MaxCutHLS.cpp:68) [251]  (0 ns)
	'xor' operation ('ret_V2_i4', MaxCutHLS.cpp:14->MaxCutHLS.cpp:79) [253]  (0 ns)
	'or' operation ('tmp_60', MaxCutHLS.cpp:13->MaxCutHLS.cpp:68) [258]  (0.99 ns)
	'mul' operation ('ret_V', MaxCutHLS.cpp:79) [264]  (7.45 ns)

 <State 126>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul1', MaxCutHLS.cpp:79) [266]  (8.51 ns)

 <State 127>: 8.51ns
The critical path consists of the following:
	'load' operation ('temperature_load', MaxCutHLS.cpp:85) on local variable 'temperature' [281]  (0 ns)
	'mul' operation ('tmp_35', MaxCutHLS.cpp:85) [282]  (8.51 ns)

 <State 128>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul3', MaxCutHLS.cpp:85) [284]  (8.5 ns)

 <State 129>: 8.15ns
The critical path consists of the following:
	'sub' operation ('neg_mul1', MaxCutHLS.cpp:85) [285]  (3.55 ns)
	'select' operation ('tmp_79', MaxCutHLS.cpp:85) [291]  (0 ns)
	'sub' operation ('neg_ti2', MaxCutHLS.cpp:85) [292]  (2.08 ns)
	'select' operation ('tmp_36', MaxCutHLS.cpp:85) [293]  (0.756 ns)
	'store' operation (MaxCutHLS.cpp:85) of variable 'tmp_36', MaxCutHLS.cpp:85 on local variable 'temperature' [294]  (1.77 ns)

 <State 130>: 3.45ns
The critical path consists of the following:
	'load' operation ('temperature', MaxCutHLS.cpp:91) on local variable 'temperature' [297]  (0 ns)
	'icmp' operation ('tmp_38', MaxCutHLS.cpp:91) [301]  (2.47 ns)
	'and' operation ('or_cond', MaxCutHLS.cpp:91) [303]  (0.978 ns)

 <State 131>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', MaxCutHLS.cpp:105) [311]  (0 ns)
	'getelementptr' operation ('currentSolution_addr_4', MaxCutHLS.cpp:106) [323]  (0 ns)
	'load' operation ('currentSolution_load_2', MaxCutHLS.cpp:106) on array 'currentSolution', MaxCutHLS.cpp:44 [324]  (2.32 ns)

 <State 132>: 2.32ns
The critical path consists of the following:
	'load' operation ('currentSolution_load_2', MaxCutHLS.cpp:106) on array 'currentSolution', MaxCutHLS.cpp:44 [324]  (2.32 ns)

 <State 133>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul4', MaxCutHLS.cpp:106) [326]  (8.5 ns)

 <State 134>: 7.41ns
The critical path consists of the following:
	'sub' operation ('neg_mul2', MaxCutHLS.cpp:106) [327]  (3.55 ns)
	'select' operation ('p_v_v', MaxCutHLS.cpp:106) [331]  (0.698 ns)
	'sub' operation ('neg_ti3', MaxCutHLS.cpp:106) [333]  (1.92 ns)
	'select' operation ('fpga_output.V', MaxCutHLS.cpp:106) [335]  (1.25 ns)

 <State 135>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
