platform=xilinx_u200_xdma_201830_2
debug=1
save-temps=1

# カーネルへのインスタンス数とSLR（Super Logic Region）の配置調整
[connectivity]
# カーネルのインスタンス数指定
# カーネルに指定した数のCUがインスタンシエートされる
# 8カーネル
nk=hid_cal_set_1:1:hid_cal_set_1
nk=bound_set_1:1:bound_set_1
nk=backet_serch_set_1:1:backet_serch_set_1
nk=switch_set_1:1:switch_set_1
nk=hdis96_cal_set_1:1:hdis96_cal_set_1
nk=read4096_set_1:1:read4096_set_1
nk=hdis4096_cal_set_1:1:hdis4096_cal_set_1
nk=determin:1:determin
nk=out:1:out

# slr=table_serch_1:SLR0
# slr=table_serch_2:SLR1
# slr=table_serch_3:SLR0
# slr=table_serch_4:SLR1
# slr=table_serch_5:SLR0
# slr=table_serch_6:SLR1

# 各インスタンスのDRAM接続を指定
# カーネルインターフェースのプラットフォーム内のシステムポートへの割り当て
# カーネルポートを特定のメモリリソースにマップする
sp=hid_cal_set_1.query:PLRAM[1]
sp=hdis4096_cal_set_1.query:PLRAM[1]

sp=bound_set_1.hash_table_pointer:DDR[1]

sp=backet_serch_set_1.hash_table:DDR[0]
sp=switch_set_1.hash_table:DDR[0]

sp=switch_set_1.FP_DB:DDR[2]
sp=read4096_set_1.FP_DB:DDR[2]

# 配線
# hid_cal
stream_connect=hid_cal_set_1.hash_stream_out:bound_set_1.hash_stream_in1
stream_connect=hid_cal_set_1.flame96_stream_out:hdis96_cal_set_1.flame96_stream_in1
# bound
stream_connect=bound_set_1.top_stream_out1:switch_set_1.top_stream_in
stream_connect=bound_set_1.top_stream_out2:backet_serch_set_1.top_stream_in
stream_connect=bound_set_1.end_stream_out1:switch_set_1.end_stream_in
stream_connect=bound_set_1.end_stream_out2:backet_serch_set_1.end_stream_in
# switch
stream_connect=switch_set_1.flame96_r_stream_out:hdis96_cal_set_1.flame96_stream_in2
stream_connect=switch_set_1.loop_num_stream_out:hdis96_cal_set_1.loop_num_stream_in
# hdis96_cal
stream_connect=hdis96_cal_set_1.haming_stream_out:backet_serch_set_1.haming96_stream_in
# backet_serch
stream_connect=backet_serch_set_1.locate_stream_out:read4096_set_1.locate_stream_in
stream_connect=backet_serch_set_1.index_stream_out:determin.index_stream_in1
# read4096
stream_connect=read4096_set_1.data_stream_out:hdis4096_cal_set_1.bit32_stream_in
# hdis4096_cal
stream_connect=hdis4096_cal_set_1.haming_stream_out:backet_serch_set_1.haming4096_stream_in
# determin
stream_connect=determin.index_stream_out:out.index_stream_in

[profile]
data=all:all:all# Monitor data on all kernels and CUs
#stall=all:all   # Monitor stalls for all CUs of all kernels
#exec=all:all    # Monitor execution times for all CUs
#aie=all         # Monitor all AIE streams
