0.7
2020.2
Nov  8 2024
22:36:55
/home/lukas/fpga_vivado/projects/state_machine/MyHDL/state_machine.v,1734700021,verilog,,/home/lukas/fpga_vivado/projects/state_machine/MyHDL/state_machine_tb.v,,state_machine,,,,,,,,
/home/lukas/fpga_vivado/projects/state_machine/MyHDL/state_machine_tb.v,1734700803,verilog,,,,state_machine_tb,,,,,,,,
/home/lukas/fpga_vivado/projects/state_machine/state_machine.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
