# Single-Cycle_MIPS
Designing Single-Cycle Microprocessor without Interlocked Pipeline Stages (MIPS)using Verilog. Here's a fully detailed project template divided into tasks for both the design and testbench phases. This project is structured for educational purposes and assumes a basic MIPS processor that can be expanded based on specific requirements.
