Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cecbd331da004a62980c2f4f920b8dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vending_machine_behav xil_defaultlib.tb_vending_machine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/2014104101/Verilog_2/Verilog_2.srcs/sources_1/new/vending_machine.v" Line 1. Module vending_machine doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vending_machine
Compiling module xil_defaultlib.tb_vending_machine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vending_machine_behav
