Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21ff9b24d1b64be8aba11efae57f96c1 --incr --debug typical --relax --mt 2 -L axi_bram_ctrl_v4_1_2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L xlconcat_v2_1_3 -L xlconstant_v1_1_6 -L axi_protocol_converter_v2_1_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_bram_block_wrapper_tb_behav xil_defaultlib.axi_bram_block_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'web' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DP_bram/DP_bram.ip_user_files/bd/axi_bram_block/ipshared/1321/DP_bram.v:121]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_2.axi_bram_ctrl_funcs
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_lite [\axi_lite(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_2.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.DP_bram
Compiling module xil_defaultlib.axi_bram_block_DP_bram_0_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_1_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_10_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_11_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_12_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_13_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_14_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_15_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_16_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_17_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_18_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_19_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_2_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_20_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_21_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_3_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_4_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_5_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_6_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_7_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_8_0
Compiling module xil_defaultlib.axi_bram_block_DP_bram_9_0
Compiling module xil_defaultlib.i00_couplers_imp_MH9L2T
Compiling module xil_defaultlib.i01_couplers_imp_1LQZAOI
Compiling module xil_defaultlib.i02_couplers_imp_11SXR7E
Compiling module xil_defaultlib.m00_couplers_imp_YA8EGB
Compiling module xil_defaultlib.m01_couplers_imp_1XK9B0S
Compiling module xil_defaultlib.m02_couplers_imp_194VH9G
Compiling module xil_defaultlib.m03_couplers_imp_9V65FN
Compiling module xil_defaultlib.m04_couplers_imp_55O778
Compiling module xil_defaultlib.m05_couplers_imp_14ZD3KJ
Compiling module xil_defaultlib.m06_couplers_imp_1KIH3SR
Compiling module xil_defaultlib.m07_couplers_imp_KOHB30
Compiling module xil_defaultlib.m08_couplers_imp_1B286MT
Compiling module xil_defaultlib.m09_couplers_imp_BAQOJ6
Compiling module xil_defaultlib.m10_couplers_imp_1PMKNC5
Compiling module xil_defaultlib.m11_couplers_imp_QFDVK2
Compiling module xil_defaultlib.m12_couplers_imp_1Z6JVU
Compiling module xil_defaultlib.m13_couplers_imp_116OWEL
Compiling module xil_defaultlib.m14_couplers_imp_1ET2G6Y
Compiling module xil_defaultlib.m15_couplers_imp_F1LAOT
Compiling module xil_defaultlib.m16_couplers_imp_UK9UNP
Compiling module xil_defaultlib.m17_couplers_imp_1UBG3TE
Compiling module xil_defaultlib.m18_couplers_imp_3CQX0B
Compiling module xil_defaultlib.m19_couplers_imp_136FGSC
Compiling module xil_defaultlib.m20_couplers_imp_1TGYD86
Compiling module xil_defaultlib.m21_couplers_imp_TN1RV5
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_b...
Compiling module axi_protocol_converter_v2_1_20.axi_protocol_converter_v2_1_20_a...
Compiling module xil_defaultlib.axi_bram_block_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1FXZFJ2
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bram_block_tier2_xbar_0_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bram_block_tier2_xbar_1_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bram_block_tier2_xbar_2_0
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar_sa...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_bram_block_xbar_0
Compiling module xil_defaultlib.axi_bram_block_axi_interconnect_...
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(IN0_WID...
Compiling module xil_defaultlib.axi_bram_block_xlconcat_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.axi_bram_block_xlconstant_0_0
Compiling module xil_defaultlib.axi_bram_block
Compiling module xil_defaultlib.axi_bram_block_wrapper
Compiling module xil_defaultlib.axi_bram_block_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_bram_block_wrapper_tb_behav
