Version 1.0;

SubTestPlans
{
	IPName IP_CPU
	{
		Common.\Modules\IP_CPU_BASE\IP_CPU_BASE.mtpl;
		.\Modules\CLK_LJPLL_BASE\CLK_LJPLL_BASE_CLASS_TGLU42.mtpl;
		.\Modules\MIO_DDR_FUSE\MIO_DDR_FUSE_CLASS_TGLU42.mtpl;
		.\Modules\PTH_FIVR_IMON\PTH_FIVR_IMON_CLASS_TGLU42.mtpl;
		.\Modules\PTH_FIVR_OPSC\PTH_FIVR_OPSC_CLASS_TGLU42.mtpl;
		.\Modules\PTH_FIVR_TRIMC\PTH_FIVR_TRIMC_CLASS_TGLU42.mtpl;
		.\Modules\PTH_VREFLDO\PTH_VREFLDO_CLASS_TGLU42.mtpl;
		.\Modules\TPI_BASE_IPCPU\TPI_BASE_IPCPU.mtpl;
		.\Modules\TPI_CCR\TPI_CCR.mtpl;
		.\Modules\TPI_GFX_AGG\TPI_GFX_AGG_CLASS_TGLU42.mtpl;
		.\Modules\IP_CPU_CONCURRENT_FLOWS\IP_CPU_CONCURRENT_FLOWS.mtpl;
	}	
	IPName IP_PCH
	{
		Common.\Modules\IP_PCH_BASE\IP_PCH_BASE.mtpl;
		.\Modules\PHTD_RESET_CLASS\PHTD_RESET_CLASS_CLASS_TGLU42.mtpl;
		.\Modules\PHTD_RESET_DFX\PHTD_RESET_DFX_CLASS_TGLU42.mtpl;
		.\Modules\PPTH_DTS\PPTH_DTS_CLASS_TGLU42.mtpl;
		.\Modules\PPTH_FIVR_LVR\PPTH_FIVR_LVR.mtpl;
		.\Modules\PPTH_FIVR_OPS\PPTH_FIVR_OPS_CLASS_TGLU42.mtpl;
		.\Modules\PPTH_FIVR_TRIM\PPTH_FIVR_TRIM_CLASS_TGLU42.mtpl;
		.\Modules\TPI_BASE_IPPCH\TPI_BASE_IPPCH.mtpl;
		.\Modules\IP_PCH_CONCURRENT_FLOWS\IP_PCH_CONCURRENT_FLOWS.mtpl;
	}	
	.\Modules\DRV_RESET_BASE\DRV_RESET_BASE_CLASS_TGLU42.mtpl;
	.\Modules\FUS_FLE\FUS_FLE.mtpl;
	.\Modules\FUS_FUSECFG\FUS_FUSECFG_CLASS_TGLU42.mtpl;
	.\Modules\FUS_UNITINFO\FUS_UNITINFO_CLASS_TGLU42.mtpl;
	.\Modules\PFUS_FUSECFG\PFUS_FUSECFG_CLASS_TGLU42.mtpl;
	.\Modules\PFUS_UNITINFO\PFUS_UNITINFO_CLASS_TGLU42.mtpl;
	.\Modules\PHTD_RESET_CLASS_PKG\PHTD_RESET_CLASS_PKG_CLASS_TGLU42.mtpl;
	.\Modules\PTH_DIODE_PRECHKF6\PTH_DIODE_PRECHKF6_CLASS_TGLU42.mtpl;
	.\Modules\PTH_DIODE_PSTCHKF6\PTH_DIODE_PSTCHKF6_CLASS_TGLU42.mtpl;
	.\Modules\PTH_DIODE_SOT\PTH_DIODE_SOT_CLASS_TGLU42.mtpl;
	.\Modules\PTH_DIODE_THRSOAK\PTH_DIODE_THRSOAK_CLASS_TGLU42.mtpl;
	.\Modules\PTH_VDAC_PRIME\PTH_VDAC_PRIME.mtpl;
	.\Modules\PTH_VDAC_SETUP\PTH_VDAC_SETUP_CLASS_TGLU42.mtpl;
	.\Modules\PTPI_SHOPS\PTPI_SHOPS_CLASS_TGLU42.mtpl;
	.\Modules\PTPI_VCC\PTPI_VCC.mtpl;
	.\Modules\TPI_BASE\TPI_BASE_CLASS_TGLU42.mtpl;
	.\Modules\TPI_BASE_END\TPI_BASE_END_CLASS_TGLU42.mtpl;
	.\Modules\TPI_BASE_PRIME\TPI_BASE_PRIME_CLASS_TGLU42.mtpl;
	.\Modules\TPI_DFF\TPI_DFF_CLASS_TGLU42.mtpl;
	.\Modules\TPI_EDM\TPI_EDM_CLASS_TGLU42.mtpl;
	.\Modules\TPI_IDUT_FORK\TPI_IDUT_FORK.mtpl;
	.\Modules\TPI_PWR_CTRL\TPI_PWR_CTRL.mtpl;
	.\Modules\TPI_SHOPS\TPI_SHOPS_CLASS_TGLU42.mtpl;
	.\Modules\TPI_VCC\TPI_VCC_CLASS_TGLU42.mtpl;
	.\Modules\TPI_VCC_MIMS\TPI_VCC_MIMS.mtpl;
	.\Modules\TPI_VCC_OPEN\TPI_VCC_OPEN_CLASS_TGLU42.mtpl;
	
	Final .\ProgramFlowsTestPlan\ProgramFlows.mtpl;
}
