-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv11_43A : STD_LOGIC_VECTOR (10 downto 0) := "10000111010";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_438 : STD_LOGIC_VECTOR (11 downto 0) := "010000111000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_FFE : STD_LOGIC_VECTOR (11 downto 0) := "111111111110";
    constant ap_const_lv12_FFD : STD_LOGIC_VECTOR (11 downto 0) := "111111111101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv11_782 : STD_LOGIC_VECTOR (10 downto 0) := "11110000010";
    constant ap_const_lv12_780 : STD_LOGIC_VECTOR (11 downto 0) := "011110000000";
    constant ap_const_lv12_EFE : STD_LOGIC_VECTOR (11 downto 0) := "111011111110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv21_1171 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000101110001";
    constant ap_const_lv19_3A8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001110101000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond389_i_reg_2998 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_reg_2998_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3007 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3007_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2951 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_2942 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal or_cond_i_reg_3034 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3034_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_3_reg_610 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_31_fu_621_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond390_i_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_V_fu_643_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_V_reg_2937 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_34_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_528_0_0_not_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_528_0_0_not_reg_2946 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2956 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_572_0_1_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_572_0_1_reg_2960 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_2964 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_13_0_0_t_fu_843_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_13_0_0_t_reg_2977 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_13_0_1_t_fu_881_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_13_0_1_t_reg_2984 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_13_0_2_t_fu_919_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_13_0_2_t_reg_2991 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond389_i_fu_929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op213_read_state6 : BOOLEAN;
    signal ap_predicate_op225_read_state6 : BOOLEAN;
    signal ap_predicate_op258_read_state6 : BOOLEAN;
    signal ap_predicate_op270_read_state6 : BOOLEAN;
    signal ap_predicate_op300_read_state6 : BOOLEAN;
    signal ap_predicate_op309_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond389_i_reg_2998_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_935_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1031_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_reg_3011 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_101_fu_1039_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_101_reg_3016 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_101_reg_3016_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_3021 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_3021_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3034_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3034_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3034_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_3038 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_3044 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_3050 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_addr_reg_3056 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_addr_reg_3062 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_addr_reg_3068 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_addr_reg_3074 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_addr_reg_3080 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_addr_reg_3086 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_6_fu_1208_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_3092 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_3092_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_1226_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_3098 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1244_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_reg_3104 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_0_1_1_fu_2595_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_10_0_1_1_reg_3110 : STD_LOGIC_VECTOR (20 downto 0);
    signal src_kernel_win_1_va_6_fu_1383_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_reg_3115 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_reg_3115_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_1401_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_reg_3121 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_1419_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_reg_3127 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_1_1_1_fu_2601_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_10_1_1_1_reg_3133 : STD_LOGIC_VECTOR (20 downto 0);
    signal src_kernel_win_2_va_9_fu_1540_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_reg_3138 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_reg_3138_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_1558_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_reg_3144 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_1576_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_reg_3150 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_2_1_1_fu_2607_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_10_2_1_1_reg_3156 : STD_LOGIC_VECTOR (20 downto 0);
    signal src_kernel_win_0_va_16_reg_3161 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_16_reg_3166 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_7_reg_3171 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_reg_3176 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2613_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_91_0_0_2_reg_3182 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal r_V_10_0_1_fu_1698_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_0_1_reg_3187 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp26_fu_1747_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp26_reg_3192 : STD_LOGIC_VECTOR (24 downto 0);
    signal src_kernel_win_1_va_9_reg_3197 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2631_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_91_1_0_2_reg_3203 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_10_1_1_fu_1837_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_1_reg_3208 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp31_fu_1886_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp31_reg_3213 : STD_LOGIC_VECTOR (24 downto 0);
    signal src_kernel_win_2_va_12_reg_3218 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2649_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_91_2_0_2_reg_3224 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_10_2_1_fu_1976_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_2_1_reg_3229 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp36_fu_2025_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp36_reg_3234 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_6_fu_2186_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_6_reg_3239 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_7_reg_3244 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_104_reg_3249 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_reg_3254 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_s_fu_2291_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_s_reg_3259 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_9_reg_3264 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_110_reg_3269 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_3274 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_17_fu_2396_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_17_reg_3279 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_19_reg_3284 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_116_reg_3289 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_reg_3294 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter2_state6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_588 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_reg_599 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_53_fu_1056_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1113_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1132_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_1_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1492_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1151_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_2_fu_350 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1288_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_1_fu_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_3_fu_362 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1473_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_2_fu_366 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1307_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_3_fu_370 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_4_fu_374 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_4_fu_378 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1326_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_5_fu_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_5_fu_386 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1454_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_661_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal t_V_cast_fu_633_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_38_fu_699_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_60_fu_705_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_731_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_739_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i426_i_fu_745_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_14_0_1_fu_763_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_14_0_2_fu_789_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_63_fu_759_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_815_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_58_fu_695_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i425_i_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_829_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_821_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_835_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_83_fu_785_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_75_fu_777_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_855_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_95_fu_861_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_67_fu_769_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_865_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_fu_849_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_873_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_93_fu_811_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_92_fu_803_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_fu_893_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_97_fu_899_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_91_fu_795_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_903_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_fu_887_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_fu_911_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_98_fu_941_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal t_V_4_cast_fu_925_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_fu_957_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_99_fu_963_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_989_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_9_fu_997_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_fu_1003_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_52_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_s_fu_1017_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_p_assign_s_fu_1023_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp1_fu_951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_cast_fu_1053_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_6_0_t_fu_1096_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_1101_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_1120_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_1139_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_1197_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_1215_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_1233_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_1276_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_fu_1295_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_fu_1314_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_1372_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_71_fu_1390_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_1408_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_1442_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_1461_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_1480_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_fu_1529_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_1547_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_fu_1565_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_fu_1633_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl2_fu_1645_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl1_cast_fu_1641_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl2_cast_fu_1653_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_0_0_1_fu_1657_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_0_0_1_cast_fu_1663_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl3_fu_1674_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl4_fu_1686_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl3_cast_fu_1682_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl4_cast_fu_1694_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl5_fu_1704_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl6_fu_1715_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl5_cast_fu_1711_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl6_cast_fu_1722_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_0_1_2_fu_1726_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_0_1_2_cast_fu_1732_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2623_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp27_cast_fu_1744_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_616_0_1_2_cast_c_fu_1736_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl8_fu_1772_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl9_fu_1784_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl8_cast_fu_1780_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl9_cast_fu_1792_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_0_1_fu_1796_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_0_1_cast_fu_1802_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl10_fu_1813_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl11_fu_1825_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl10_cast_fu_1821_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl11_cast_fu_1833_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl12_fu_1843_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl13_fu_1854_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl12_cast_fu_1850_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl13_cast_fu_1861_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_1_2_fu_1865_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_1_2_cast_fu_1871_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2641_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp32_cast_fu_1883_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_616_1_1_2_cast_c_fu_1875_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl16_fu_1911_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl17_fu_1923_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl16_cast_fu_1919_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl17_cast_fu_1931_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_2_0_1_fu_1935_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_2_0_1_cast_fu_1941_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl18_fu_1952_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl19_fu_1964_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl18_cast_fu_1960_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl19_cast_fu_1972_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl20_fu_1982_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl21_fu_1993_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl20_cast_fu_1989_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl21_cast_fu_2000_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_2_1_2_fu_2004_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_2_1_2_cast_fu_2010_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2659_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp37_cast_fu_2022_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_616_2_1_2_cast_c_fu_2014_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_10_0_1_cast_fu_2118_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_91_0_0_2_ca_fu_2115_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_616_0_1_cast_fu_2121_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp26_cast_fu_2131_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp25_fu_2125_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_91_0_2_fu_2134_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl_fu_2144_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl7_fu_2155_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_cast_fu_2151_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl7_cast_fu_2162_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_0_2_1_fu_2166_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_0_2_1_cast_fu_2172_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2667_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp28_cast_fu_2183_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_91_0_2_cast_fu_2140_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_10_1_1_cast_fu_2223_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_91_1_0_2_ca_fu_2220_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_616_1_1_cast_fu_2226_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp31_cast_fu_2236_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp30_fu_2230_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_91_1_2_fu_2239_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl14_fu_2249_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl15_fu_2260_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl14_cast_fu_2256_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl15_cast_fu_2267_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_2_1_fu_2271_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_2_1_cast_fu_2277_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2676_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp33_cast_fu_2288_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_91_1_2_cast_fu_2245_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_10_2_1_cast_fu_2328_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_91_2_0_2_ca_fu_2325_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_616_2_1_cast_fu_2331_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp36_cast_fu_2341_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp35_fu_2335_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_91_2_2_fu_2344_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl22_fu_2354_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl23_fu_2365_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl22_cast_fu_2361_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl23_cast_fu_2372_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_2_2_1_fu_2376_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_2_2_1_cast_fu_2382_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2685_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp38_cast_fu_2393_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_91_2_2_cast_fu_2350_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_4_i_i_fu_2430_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_fu_2440_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_105_fu_2433_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_fu_2445_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_4_i_i_fu_2453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_2465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i_fu_2459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i_fu_2470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_i4_fu_2485_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_15_fu_2495_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_111_fu_2488_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_112_fu_2500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_4_i_i_1_fu_2508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_2520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i9_fu_2514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i1_fu_2525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_i1_fu_2540_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_20_fu_2550_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_117_fu_2543_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_fu_2555_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_4_i_i_2_fu_2563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_2575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i1_fu_2569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i2_fu_2580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_10_0_1_1_fu_2595_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_0_1_1_fu_2595_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_10_1_1_1_fu_2601_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_1_1_1_fu_2601_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_10_2_1_1_fu_2607_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_2_1_1_fu_2607_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_2613_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2613_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2613_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2613_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2623_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2623_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2631_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2631_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2631_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2631_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2641_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2641_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2649_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2649_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2649_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2649_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2659_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2659_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2667_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2667_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2667_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2676_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2676_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2676_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2685_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2685_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2685_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_2613_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2613_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2613_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2623_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2631_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2631_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2631_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2641_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2649_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2649_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2649_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2659_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2667_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2667_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2676_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2676_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2685_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2685_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_10_0_1_1_fu_2595_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_10_1_1_1_fu_2601_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_10_2_1_1_fu_2607_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_condition_647 : BOOLEAN;
    signal ap_condition_641 : BOOLEAN;

    component sobel_mux_32_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_mul_mul_8nsncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component sobel_ama_addmulaocq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component sobel_mac_muladd_pcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component sobel_mac_muladd_qcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component Filter2D_1_k_buf_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_3038,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_3044,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_3050,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_addr_reg_3056,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_addr_reg_3062,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_addr_reg_3068,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_addr_reg_3074,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_addr_reg_3080,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_addr_reg_3086,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    sobel_mux_32_8_1_1_U31 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_318,
        din1 => right_border_buf_0_1_fu_322,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1096_p2,
        dout => tmp_54_fu_1101_p5);

    sobel_mux_32_8_1_1_U32 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_2_fu_330,
        din1 => right_border_buf_0_3_fu_334,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1096_p2,
        dout => tmp_55_fu_1120_p5);

    sobel_mux_32_8_1_1_U33 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_4_fu_342,
        din1 => right_border_buf_0_5_fu_346,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1096_p2,
        dout => tmp_56_fu_1139_p5);

    sobel_mux_32_8_1_1_U34 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1113_p3,
        din1 => col_buf_0_val_1_0_fu_1132_p3,
        din2 => col_buf_0_val_2_0_fu_1151_p3,
        din3 => row_assign_13_0_0_t_reg_2977,
        dout => tmp_59_fu_1197_p5);

    sobel_mux_32_8_1_1_U35 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1113_p3,
        din1 => col_buf_0_val_1_0_fu_1132_p3,
        din2 => col_buf_0_val_2_0_fu_1151_p3,
        din3 => row_assign_13_0_1_t_reg_2984,
        dout => tmp_62_fu_1215_p5);

    sobel_mux_32_8_1_1_U36 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1113_p3,
        din1 => col_buf_0_val_1_0_fu_1132_p3,
        din2 => col_buf_0_val_2_0_fu_1151_p3,
        din3 => row_assign_13_0_2_t_reg_2991,
        dout => tmp_64_fu_1233_p5);

    sobel_mux_32_8_1_1_U37 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_354,
        din1 => right_border_buf_1_1_fu_358,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1096_p2,
        dout => tmp_66_fu_1276_p5);

    sobel_mux_32_8_1_1_U38 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_2_fu_366,
        din1 => right_border_buf_1_3_fu_370,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1096_p2,
        dout => tmp_68_fu_1295_p5);

    sobel_mux_32_8_1_1_U39 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_4_fu_378,
        din1 => right_border_buf_1_5_fu_382,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1096_p2,
        dout => tmp_69_fu_1314_p5);

    sobel_mux_32_8_1_1_U40 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1288_p3,
        din1 => col_buf_1_val_1_0_fu_1307_p3,
        din2 => col_buf_1_val_2_0_fu_1326_p3,
        din3 => row_assign_13_0_0_t_reg_2977,
        dout => tmp_70_fu_1372_p5);

    sobel_mux_32_8_1_1_U41 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1288_p3,
        din1 => col_buf_1_val_1_0_fu_1307_p3,
        din2 => col_buf_1_val_2_0_fu_1326_p3,
        din3 => row_assign_13_0_1_t_reg_2984,
        dout => tmp_71_fu_1390_p5);

    sobel_mux_32_8_1_1_U42 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1288_p3,
        din1 => col_buf_1_val_1_0_fu_1307_p3,
        din2 => col_buf_1_val_2_0_fu_1326_p3,
        din3 => row_assign_13_0_2_t_reg_2991,
        dout => tmp_72_fu_1408_p5);

    sobel_mux_32_8_1_1_U43 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_5_fu_386,
        din1 => right_border_buf_2_4_fu_374,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1096_p2,
        dout => tmp_74_fu_1442_p5);

    sobel_mux_32_8_1_1_U44 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_3_fu_362,
        din1 => right_border_buf_2_2_fu_350,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1096_p2,
        dout => tmp_76_fu_1461_p5);

    sobel_mux_32_8_1_1_U45 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_1_fu_338,
        din1 => right_border_buf_2_s_fu_326,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1096_p2,
        dout => tmp_77_fu_1480_p5);

    sobel_mux_32_8_1_1_U46 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1454_p3,
        din1 => col_buf_2_val_1_0_fu_1473_p3,
        din2 => col_buf_2_val_2_0_fu_1492_p3,
        din3 => row_assign_13_0_0_t_reg_2977,
        dout => tmp_78_fu_1529_p5);

    sobel_mux_32_8_1_1_U47 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1454_p3,
        din1 => col_buf_2_val_1_0_fu_1473_p3,
        din2 => col_buf_2_val_2_0_fu_1492_p3,
        din3 => row_assign_13_0_1_t_reg_2984,
        dout => tmp_79_fu_1547_p5);

    sobel_mux_32_8_1_1_U48 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1454_p3,
        din1 => col_buf_2_val_1_0_fu_1473_p3,
        din2 => col_buf_2_val_2_0_fu_1492_p3,
        din3 => row_assign_13_0_2_t_reg_2991,
        dout => tmp_80_fu_1565_p5);

    sobel_mul_mul_8nsncg_U49 : component sobel_mul_mul_8nsncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 14,
        dout_WIDTH => 21)
    port map (
        din0 => r_V_10_0_1_1_fu_2595_p0,
        din1 => r_V_10_0_1_1_fu_2595_p1,
        dout => r_V_10_0_1_1_fu_2595_p2);

    sobel_mul_mul_8nsncg_U50 : component sobel_mul_mul_8nsncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 14,
        dout_WIDTH => 21)
    port map (
        din0 => r_V_10_1_1_1_fu_2601_p0,
        din1 => r_V_10_1_1_1_fu_2601_p1,
        dout => r_V_10_1_1_1_fu_2601_p2);

    sobel_mul_mul_8nsncg_U51 : component sobel_mul_mul_8nsncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 14,
        dout_WIDTH => 21)
    port map (
        din0 => r_V_10_2_1_1_fu_2607_p0,
        din1 => r_V_10_2_1_1_fu_2607_p1,
        dout => r_V_10_2_1_1_fu_2607_p2);

    sobel_ama_addmulaocq_U52 : component sobel_ama_addmulaocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2613_p0,
        din1 => grp_fu_2613_p1,
        din2 => grp_fu_2613_p2,
        din3 => grp_fu_2613_p3,
        dout => grp_fu_2613_p4);

    sobel_mac_muladd_pcA_U53 : component sobel_mac_muladd_pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_2623_p0,
        din1 => grp_fu_2623_p1,
        din2 => r_V_10_0_1_1_reg_3110,
        dout => grp_fu_2623_p3);

    sobel_ama_addmulaocq_U54 : component sobel_ama_addmulaocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2631_p0,
        din1 => grp_fu_2631_p1,
        din2 => grp_fu_2631_p2,
        din3 => grp_fu_2631_p3,
        dout => grp_fu_2631_p4);

    sobel_mac_muladd_pcA_U55 : component sobel_mac_muladd_pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_2641_p0,
        din1 => grp_fu_2641_p1,
        din2 => r_V_10_1_1_1_reg_3133,
        dout => grp_fu_2641_p3);

    sobel_ama_addmulaocq_U56 : component sobel_ama_addmulaocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2649_p0,
        din1 => grp_fu_2649_p1,
        din2 => grp_fu_2649_p2,
        din3 => grp_fu_2649_p3,
        dout => grp_fu_2649_p4);

    sobel_mac_muladd_pcA_U57 : component sobel_mac_muladd_pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_2659_p0,
        din1 => grp_fu_2659_p1,
        din2 => r_V_10_2_1_1_reg_3156,
        dout => grp_fu_2659_p3);

    sobel_mac_muladd_qcK_U58 : component sobel_mac_muladd_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2667_p0,
        din1 => grp_fu_2667_p1,
        din2 => grp_fu_2667_p2,
        dout => grp_fu_2667_p3);

    sobel_mac_muladd_qcK_U59 : component sobel_mac_muladd_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2676_p0,
        din1 => grp_fu_2676_p1,
        din2 => grp_fu_2676_p2,
        dout => grp_fu_2676_p3);

    sobel_mac_muladd_qcK_U60 : component sobel_mac_muladd_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2685_p0,
        din1 => grp_fu_2685_p1,
        din2 => grp_fu_2685_p2,
        dout => grp_fu_2685_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond389_i_fu_929_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond390_i_fu_637_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter2_state6)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((exitcond390_i_fu_637_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_3_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_929_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_3_reg_610 <= j_V_fu_935_p2;
            elsif (((exitcond390_i_fu_637_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t_V_3_reg_610 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    t_V_reg_599_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_32_fu_627_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_599 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                t_V_reg_599 <= i_V_reg_2937;
            end if; 
        end if;
    end process;

    tmp_s_reg_588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_s_reg_588 <= ap_const_lv2_0;
            elsif (((tmp_32_fu_627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_s_reg_588 <= tmp_31_fu_621_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_929_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_3021 <= brmerge_fu_1043_p2;
                or_cond_i_i_reg_3007 <= or_cond_i_i_fu_983_p2;
                or_cond_i_reg_3034 <= or_cond_i_fu_1048_p2;
                tmp_101_reg_3016 <= tmp_101_fu_1039_p1;
                x_reg_3011 <= x_fu_1031_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_3021_pp0_iter1_reg <= brmerge_reg_3021;
                exitcond389_i_reg_2998 <= exitcond389_i_fu_929_p2;
                exitcond389_i_reg_2998_pp0_iter1_reg <= exitcond389_i_reg_2998;
                or_cond_i_i_reg_3007_pp0_iter1_reg <= or_cond_i_i_reg_3007;
                or_cond_i_reg_3034_pp0_iter1_reg <= or_cond_i_reg_3034;
                tmp_101_reg_3016_pp0_iter1_reg <= tmp_101_reg_3016;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond389_i_reg_2998_pp0_iter2_reg <= exitcond389_i_reg_2998_pp0_iter1_reg;
                or_cond_i_reg_3034_pp0_iter2_reg <= or_cond_i_reg_3034_pp0_iter1_reg;
                or_cond_i_reg_3034_pp0_iter3_reg <= or_cond_i_reg_3034_pp0_iter2_reg;
                or_cond_i_reg_3034_pp0_iter4_reg <= or_cond_i_reg_3034_pp0_iter3_reg;
                src_kernel_win_0_va_6_reg_3092_pp0_iter3_reg <= src_kernel_win_0_va_6_reg_3092;
                src_kernel_win_1_va_6_reg_3115_pp0_iter3_reg <= src_kernel_win_1_va_6_reg_3115;
                src_kernel_win_2_va_9_reg_3138_pp0_iter3_reg <= src_kernel_win_2_va_9_reg_3138;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_2937 <= i_V_fu_643_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond390_i_fu_637_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_2951 <= icmp_fu_671_p2;
                row_assign_13_0_0_t_reg_2977 <= row_assign_13_0_0_t_fu_843_p2;
                row_assign_13_0_1_t_reg_2984 <= row_assign_13_0_1_t_fu_881_p2;
                row_assign_13_0_2_t_reg_2991 <= row_assign_13_0_2_t_fu_919_p2;
                tmp_34_reg_2942 <= tmp_34_fu_649_p2;
                tmp_35_reg_2956 <= tmp_35_fu_677_p2;
                tmp_36_reg_2964 <= tmp_36_fu_689_p2;
                tmp_528_0_0_not_reg_2946 <= tmp_528_0_0_not_fu_655_p2;
                tmp_572_0_1_reg_2960 <= tmp_572_0_1_fu_683_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_2998 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                k_buf_0_val_3_addr_reg_3038 <= tmp_53_fu_1056_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_3044 <= tmp_53_fu_1056_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_3050 <= tmp_53_fu_1056_p1(11 - 1 downto 0);
                k_buf_1_val_3_addr_reg_3056 <= tmp_53_fu_1056_p1(11 - 1 downto 0);
                k_buf_1_val_4_addr_reg_3062 <= tmp_53_fu_1056_p1(11 - 1 downto 0);
                k_buf_1_val_5_addr_reg_3068 <= tmp_53_fu_1056_p1(11 - 1 downto 0);
                k_buf_2_val_3_addr_reg_3074 <= tmp_53_fu_1056_p1(11 - 1 downto 0);
                k_buf_2_val_4_addr_reg_3080 <= tmp_53_fu_1056_p1(11 - 1 downto 0);
                k_buf_2_val_5_addr_reg_3086 <= tmp_53_fu_1056_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3034_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_17_reg_3279 <= p_Val2_17_fu_2396_p2;
                p_Val2_19_reg_3284 <= p_Val2_17_fu_2396_p2(21 downto 14);
                p_Val2_6_reg_3239 <= p_Val2_6_fu_2186_p2;
                p_Val2_7_reg_3244 <= p_Val2_6_fu_2186_p2(21 downto 14);
                p_Val2_9_reg_3264 <= p_Val2_s_fu_2291_p2(21 downto 14);
                p_Val2_s_reg_3259 <= p_Val2_s_fu_2291_p2;
                tmp_104_reg_3249 <= p_Val2_6_fu_2186_p2(13 downto 13);
                tmp_110_reg_3269 <= p_Val2_s_fu_2291_p2(13 downto 13);
                tmp_116_reg_3289 <= p_Val2_17_fu_2396_p2(13 downto 13);
                tmp_65_reg_3254 <= p_Val2_6_fu_2186_p2(26 downto 22);
                tmp_73_reg_3274 <= p_Val2_s_fu_2291_p2(26 downto 22);
                tmp_81_reg_3294 <= p_Val2_17_fu_2396_p2(26 downto 22);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3034_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_91_0_0_2_reg_3182 <= grp_fu_2613_p4;
                p_Val2_91_1_0_2_reg_3203 <= grp_fu_2631_p4;
                p_Val2_91_2_0_2_reg_3224 <= grp_fu_2649_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3034_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_10_0_1_1_reg_3110 <= r_V_10_0_1_1_fu_2595_p2;
                r_V_10_1_1_1_reg_3133 <= r_V_10_1_1_1_fu_2601_p2;
                r_V_10_2_1_1_reg_3156 <= r_V_10_2_1_1_fu_2607_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3034_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    r_V_10_0_1_reg_3187(19 downto 2) <= r_V_10_0_1_fu_1698_p2(19 downto 2);
                    r_V_10_1_1_reg_3208(19 downto 2) <= r_V_10_1_1_fu_1837_p2(19 downto 2);
                    r_V_10_2_1_reg_3229(19 downto 2) <= r_V_10_2_1_fu_1976_p2(19 downto 2);
                src_kernel_win_0_va_9_reg_3176 <= src_kernel_win_0_va_fu_246;
                src_kernel_win_1_va_9_reg_3197 <= src_kernel_win_1_va_fu_270;
                src_kernel_win_2_va_12_reg_3218 <= src_kernel_win_2_va_fu_294;
                tmp26_reg_3192 <= tmp26_fu_1747_p2;
                tmp31_reg_3213 <= tmp31_fu_1886_p2;
                tmp36_reg_3234 <= tmp36_fu_2025_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op225_read_state6 = ap_const_boolean_1))) then
                right_border_buf_0_1_fu_322 <= right_border_buf_0_s_fu_318;
                right_border_buf_0_2_fu_330 <= col_buf_0_val_1_0_fu_1132_p3;
                right_border_buf_0_3_fu_334 <= right_border_buf_0_2_fu_330;
                right_border_buf_0_4_fu_342 <= col_buf_0_val_2_0_fu_1151_p3;
                right_border_buf_0_5_fu_346 <= right_border_buf_0_4_fu_342;
                right_border_buf_0_s_fu_318 <= col_buf_0_val_0_0_fu_1113_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op270_read_state6 = ap_const_boolean_1))) then
                right_border_buf_1_1_fu_358 <= right_border_buf_1_s_fu_354;
                right_border_buf_1_2_fu_366 <= col_buf_1_val_1_0_fu_1307_p3;
                right_border_buf_1_3_fu_370 <= right_border_buf_1_2_fu_366;
                right_border_buf_1_4_fu_378 <= col_buf_1_val_2_0_fu_1326_p3;
                right_border_buf_1_5_fu_382 <= right_border_buf_1_4_fu_378;
                right_border_buf_1_s_fu_354 <= col_buf_1_val_0_0_fu_1288_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op309_read_state6 = ap_const_boolean_1))) then
                right_border_buf_2_1_fu_338 <= col_buf_2_val_2_0_fu_1492_p3;
                right_border_buf_2_2_fu_350 <= right_border_buf_2_3_fu_362;
                right_border_buf_2_3_fu_362 <= col_buf_2_val_1_0_fu_1473_p3;
                right_border_buf_2_4_fu_374 <= right_border_buf_2_5_fu_386;
                right_border_buf_2_5_fu_386 <= col_buf_2_val_0_0_fu_1454_p3;
                right_border_buf_2_s_fu_326 <= right_border_buf_2_1_fu_338;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_16_reg_3161 <= src_kernel_win_0_va_2_fu_254;
                src_kernel_win_0_va_6_reg_3092 <= src_kernel_win_0_va_6_fu_1208_p3;
                src_kernel_win_0_va_7_reg_3098 <= src_kernel_win_0_va_7_fu_1226_p3;
                src_kernel_win_0_va_8_reg_3104 <= src_kernel_win_0_va_8_fu_1244_p3;
                src_kernel_win_1_va_16_reg_3166 <= src_kernel_win_1_va_2_fu_278;
                src_kernel_win_1_va_6_reg_3115 <= src_kernel_win_1_va_6_fu_1383_p3;
                src_kernel_win_1_va_7_reg_3121 <= src_kernel_win_1_va_7_fu_1401_p3;
                src_kernel_win_1_va_8_reg_3127 <= src_kernel_win_1_va_8_fu_1419_p3;
                src_kernel_win_2_va_10_reg_3144 <= src_kernel_win_2_va_10_fu_1558_p3;
                src_kernel_win_2_va_11_reg_3150 <= src_kernel_win_2_va_11_fu_1576_p3;
                src_kernel_win_2_va_7_reg_3171 <= src_kernel_win_2_va_2_fu_302;
                src_kernel_win_2_va_9_reg_3138 <= src_kernel_win_2_va_9_fu_1540_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_2998_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_250 <= src_kernel_win_0_va_fu_246;
                src_kernel_win_0_va_3_fu_258 <= src_kernel_win_0_va_16_reg_3161;
                src_kernel_win_0_va_4_fu_262 <= src_kernel_win_0_va_8_reg_3104;
                src_kernel_win_0_va_5_fu_266 <= src_kernel_win_0_va_4_fu_262;
                src_kernel_win_0_va_fu_246 <= src_kernel_win_0_va_6_reg_3092;
                src_kernel_win_1_va_1_fu_274 <= src_kernel_win_1_va_fu_270;
                src_kernel_win_1_va_3_fu_282 <= src_kernel_win_1_va_16_reg_3166;
                src_kernel_win_1_va_4_fu_286 <= src_kernel_win_1_va_8_reg_3127;
                src_kernel_win_1_va_5_fu_290 <= src_kernel_win_1_va_4_fu_286;
                src_kernel_win_1_va_fu_270 <= src_kernel_win_1_va_6_reg_3115;
                src_kernel_win_2_va_1_fu_298 <= src_kernel_win_2_va_fu_294;
                src_kernel_win_2_va_3_fu_306 <= src_kernel_win_2_va_7_reg_3171;
                src_kernel_win_2_va_4_fu_310 <= src_kernel_win_2_va_11_reg_3150;
                src_kernel_win_2_va_5_fu_314 <= src_kernel_win_2_va_4_fu_310;
                src_kernel_win_2_va_fu_294 <= src_kernel_win_2_va_9_reg_3138;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_2_fu_254 <= src_kernel_win_0_va_7_fu_1226_p3;
                src_kernel_win_1_va_2_fu_278 <= src_kernel_win_1_va_7_fu_1401_p3;
                src_kernel_win_2_va_2_fu_302 <= src_kernel_win_2_va_10_fu_1558_p3;
            end if;
        end if;
    end process;
    r_V_10_0_1_reg_3187(1 downto 0) <= "00";
    r_V_10_1_1_reg_3208(1 downto 0) <= "00";
    r_V_10_2_1_reg_3229(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_CS_fsm_state2, exitcond390_i_fu_637_p2, ap_CS_fsm_state3, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, tmp_32_fu_627_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_32_fu_627_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond390_i_fu_637_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ImagLoc_x_fu_957_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(t_V_4_cast_fu_925_p1));
    Range1_all_zeros_2_fu_2520_p2 <= "1" when (tmp_73_reg_3274 = ap_const_lv5_0) else "0";
    Range1_all_zeros_3_fu_2575_p2 <= "1" when (tmp_81_reg_3294 = ap_const_lv5_0) else "0";
    Range1_all_zeros_fu_2465_p2 <= "1" when (tmp_65_reg_3254 = ap_const_lv5_0) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(4);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_3034_pp0_iter4_reg, ap_predicate_op213_read_state6, ap_predicate_op225_read_state6, ap_predicate_op258_read_state6, ap_predicate_op270_read_state6, ap_predicate_op300_read_state6, ap_predicate_op309_read_state6)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op309_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op300_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op270_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op258_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op213_read_state6 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_3034_pp0_iter4_reg, ap_predicate_op213_read_state6, ap_predicate_op225_read_state6, ap_predicate_op258_read_state6, ap_predicate_op270_read_state6, ap_predicate_op300_read_state6, ap_predicate_op309_read_state6)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op309_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op300_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op270_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op258_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op213_read_state6 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_3034_pp0_iter4_reg, ap_predicate_op213_read_state6, ap_predicate_op225_read_state6, ap_predicate_op258_read_state6, ap_predicate_op270_read_state6, ap_predicate_op300_read_state6, ap_predicate_op309_read_state6)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op309_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op300_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op270_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op258_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op213_read_state6 = ap_const_boolean_1)))));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op213_read_state6, ap_predicate_op225_read_state6, ap_predicate_op258_read_state6, ap_predicate_op270_read_state6, ap_predicate_op300_read_state6, ap_predicate_op309_read_state6)
    begin
                ap_block_state6_pp0_stage0_iter2 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op309_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op300_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op270_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op258_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op213_read_state6 = ap_const_boolean_1)));
    end process;

        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter5_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_reg_3034_pp0_iter4_reg)
    begin
                ap_block_state9_pp0_stage0_iter5 <= (((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_641_assign_proc : process(exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_35_reg_2956)
    begin
                ap_condition_641 <= ((tmp_35_reg_2956 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_647_assign_proc : process(exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_572_0_1_reg_2960)
    begin
                ap_condition_647 <= ((tmp_572_0_1_reg_2960 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter2_state6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter2_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter2_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, exitcond390_i_fu_637_p2, ap_CS_fsm_state3)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond390_i_fu_637_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op213_read_state6_assign_proc : process(exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951)
    begin
                ap_predicate_op213_read_state6 <= ((or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op225_read_state6_assign_proc : process(exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_34_reg_2942)
    begin
                ap_predicate_op225_read_state6 <= ((tmp_34_reg_2942 = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op258_read_state6_assign_proc : process(exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951)
    begin
                ap_predicate_op258_read_state6 <= ((or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op270_read_state6_assign_proc : process(exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_34_reg_2942)
    begin
                ap_predicate_op270_read_state6 <= ((tmp_34_reg_2942 = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op300_read_state6_assign_proc : process(exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951)
    begin
                ap_predicate_op300_read_state6 <= ((or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op309_read_state6_assign_proc : process(exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_34_reg_2942)
    begin
                ap_predicate_op309_read_state6 <= ((tmp_34_reg_2942 = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond390_i_fu_637_p2, ap_CS_fsm_state3)
    begin
        if (((exitcond390_i_fu_637_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1043_p2 <= (tmp_528_0_0_not_reg_2946 or tmp_51_fu_977_p2);
    brmerge_i_i_not_i_i1_fu_2525_p2 <= (carry_i9_fu_2514_p2 and Range1_all_zeros_2_fu_2520_p2);
    brmerge_i_i_not_i_i2_fu_2580_p2 <= (carry_i1_fu_2569_p2 and Range1_all_zeros_3_fu_2575_p2);
    brmerge_i_i_not_i_i_fu_2470_p2 <= (carry_i_fu_2459_p2 and Range1_all_zeros_fu_2465_p2);
    carry_i1_fu_2569_p2 <= (tmp_118_fu_2555_p3 or not_Result_4_i_i_2_fu_2563_p2);
    carry_i9_fu_2514_p2 <= (tmp_112_fu_2500_p3 or not_Result_4_i_i_1_fu_2508_p2);
    carry_i_fu_2459_p2 <= (tmp_106_fu_2445_p3 or not_Result_4_i_i_fu_2453_p2);
    col_assign_6_0_t_fu_1096_p2 <= (tmp_101_reg_3016_pp0_iter1_reg xor ap_const_lv2_3);
    col_buf_0_val_0_0_fu_1113_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_3021_pp0_iter1_reg(0) = '1') else 
        tmp_54_fu_1101_p5;
    col_buf_0_val_1_0_fu_1132_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_3021_pp0_iter1_reg(0) = '1') else 
        tmp_55_fu_1120_p5;
    col_buf_0_val_2_0_fu_1151_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_3021_pp0_iter1_reg(0) = '1') else 
        tmp_56_fu_1139_p5;
    col_buf_1_val_0_0_fu_1288_p3 <= 
        k_buf_1_val_3_q0 when (brmerge_reg_3021_pp0_iter1_reg(0) = '1') else 
        tmp_66_fu_1276_p5;
    col_buf_1_val_1_0_fu_1307_p3 <= 
        k_buf_1_val_4_q0 when (brmerge_reg_3021_pp0_iter1_reg(0) = '1') else 
        tmp_68_fu_1295_p5;
    col_buf_1_val_2_0_fu_1326_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_3021_pp0_iter1_reg(0) = '1') else 
        tmp_69_fu_1314_p5;
    col_buf_2_val_0_0_fu_1454_p3 <= 
        k_buf_2_val_3_q0 when (brmerge_reg_3021_pp0_iter1_reg(0) = '1') else 
        tmp_74_fu_1442_p5;
    col_buf_2_val_1_0_fu_1473_p3 <= 
        k_buf_2_val_4_q0 when (brmerge_reg_3021_pp0_iter1_reg(0) = '1') else 
        tmp_76_fu_1461_p5;
    col_buf_2_val_2_0_fu_1492_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_3021_pp0_iter1_reg(0) = '1') else 
        tmp_77_fu_1480_p5;
    exitcond389_i_fu_929_p2 <= "1" when (t_V_3_reg_610 = ap_const_lv11_782) else "0";
    exitcond390_i_fu_637_p2 <= "1" when (t_V_reg_599 = ap_const_lv11_43A) else "0";
    grp_fu_2613_p0 <= grp_fu_2613_p00(8 - 1 downto 0);
    grp_fu_2613_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_266),9));
    grp_fu_2613_p1 <= grp_fu_2613_p10(8 - 1 downto 0);
    grp_fu_2613_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_reg_3104),9));
    grp_fu_2613_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2613_p3 <= grp_fu_2613_p30(24 - 1 downto 0);
    grp_fu_2613_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_0_0_1_cast_fu_1663_p1),25));
    grp_fu_2623_p0 <= grp_fu_2623_p00(8 - 1 downto 0);
    grp_fu_2623_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_250),19));
    grp_fu_2623_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2631_p0 <= grp_fu_2631_p00(8 - 1 downto 0);
    grp_fu_2631_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_5_fu_290),9));
    grp_fu_2631_p1 <= grp_fu_2631_p10(8 - 1 downto 0);
    grp_fu_2631_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_8_reg_3127),9));
    grp_fu_2631_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2631_p3 <= grp_fu_2631_p30(24 - 1 downto 0);
    grp_fu_2631_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_1_0_1_cast_fu_1802_p1),25));
    grp_fu_2641_p0 <= grp_fu_2641_p00(8 - 1 downto 0);
    grp_fu_2641_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_1_fu_274),19));
    grp_fu_2641_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2649_p0 <= grp_fu_2649_p00(8 - 1 downto 0);
    grp_fu_2649_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_5_fu_314),9));
    grp_fu_2649_p1 <= grp_fu_2649_p10(8 - 1 downto 0);
    grp_fu_2649_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_11_reg_3150),9));
    grp_fu_2649_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2649_p3 <= grp_fu_2649_p30(24 - 1 downto 0);
    grp_fu_2649_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_2_0_1_cast_fu_1941_p1),25));
    grp_fu_2659_p0 <= grp_fu_2659_p00(8 - 1 downto 0);
    grp_fu_2659_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_1_fu_298),19));
    grp_fu_2659_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2667_p0 <= grp_fu_2667_p00(8 - 1 downto 0);
    grp_fu_2667_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_reg_3092_pp0_iter3_reg),19));
    grp_fu_2667_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2667_p2 <= grp_fu_2667_p20(24 - 1 downto 0);
    grp_fu_2667_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_0_2_1_cast_fu_2172_p1),25));
    grp_fu_2676_p0 <= grp_fu_2676_p00(8 - 1 downto 0);
    grp_fu_2676_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_6_reg_3115_pp0_iter3_reg),19));
    grp_fu_2676_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2676_p2 <= grp_fu_2676_p20(24 - 1 downto 0);
    grp_fu_2676_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_1_2_1_cast_fu_2277_p1),25));
    grp_fu_2685_p0 <= grp_fu_2685_p00(8 - 1 downto 0);
    grp_fu_2685_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_9_reg_3138_pp0_iter3_reg),19));
    grp_fu_2685_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2685_p2 <= grp_fu_2685_p20(24 - 1 downto 0);
    grp_fu_2685_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_2_2_1_cast_fu_2382_p1),25));
    i_V_fu_643_p2 <= std_logic_vector(unsigned(t_V_reg_599) + unsigned(ap_const_lv11_1));
    icmp1_fu_951_p2 <= "0" when (tmp_98_fu_941_p4 = ap_const_lv10_0) else "1";
    icmp_fu_671_p2 <= "0" when (tmp_57_fu_661_p4 = ap_const_lv10_0) else "1";
    j_V_fu_935_p2 <= std_logic_vector(unsigned(t_V_3_reg_610) + unsigned(ap_const_lv11_1));
    k_buf_0_val_3_address0 <= tmp_53_fu_1056_p1(11 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_35_reg_2956, ap_predicate_op225_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2956 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_35_reg_2956, ap_predicate_op225_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2956 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_53_fu_1056_p1(11 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_572_0_1_reg_2960, ap_predicate_op225_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_572_0_1_reg_2960 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op225_read_state6, k_buf_0_val_3_q0, ap_condition_647)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op225_read_state6 = ap_const_boolean_1)) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_647)) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_572_0_1_reg_2960, ap_predicate_op225_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_572_0_1_reg_2960 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_53_fu_1056_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_35_reg_2956, ap_predicate_op225_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2956 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op225_read_state6, k_buf_0_val_4_q0, ap_condition_641)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op225_read_state6 = ap_const_boolean_1)) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_641)) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_35_reg_2956, ap_predicate_op225_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2956 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_53_fu_1056_p1(11 - 1 downto 0);

    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_35_reg_2956, ap_predicate_op270_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2956 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op270_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_35_reg_2956, ap_predicate_op270_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2956 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op270_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_53_fu_1056_p1(11 - 1 downto 0);

    k_buf_1_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_572_0_1_reg_2960, ap_predicate_op270_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_572_0_1_reg_2960 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op270_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op270_read_state6, k_buf_1_val_3_q0, ap_condition_647)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op270_read_state6 = ap_const_boolean_1)) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_647)) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_572_0_1_reg_2960, ap_predicate_op270_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_572_0_1_reg_2960 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op270_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_53_fu_1056_p1(11 - 1 downto 0);

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_35_reg_2956, ap_predicate_op270_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2956 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op270_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op270_read_state6, k_buf_1_val_4_q0, ap_condition_641)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op270_read_state6 = ap_const_boolean_1)) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_641)) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_35_reg_2956, ap_predicate_op270_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2956 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op270_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_53_fu_1056_p1(11 - 1 downto 0);

    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_35_reg_2956, ap_predicate_op309_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2956 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op309_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_35_reg_2956, ap_predicate_op309_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2956 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op309_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_53_fu_1056_p1(11 - 1 downto 0);

    k_buf_2_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_572_0_1_reg_2960, ap_predicate_op309_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_572_0_1_reg_2960 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op309_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op309_read_state6, k_buf_2_val_3_q0, ap_condition_647)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op309_read_state6 = ap_const_boolean_1)) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_647)) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_572_0_1_reg_2960, ap_predicate_op309_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_572_0_1_reg_2960 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op309_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_53_fu_1056_p1(11 - 1 downto 0);

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_35_reg_2956, ap_predicate_op309_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2956 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op309_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op309_read_state6, k_buf_2_val_4_q0, ap_condition_641)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op309_read_state6 = ap_const_boolean_1)) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_641)) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_35_reg_2956, ap_predicate_op309_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2956 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op309_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_Result_4_i_i_1_fu_2508_p2 <= (tmp_111_fu_2488_p3 xor ap_const_lv1_1);
    not_Result_4_i_i_2_fu_2563_p2 <= (tmp_117_fu_2543_p3 xor ap_const_lv1_1);
    not_Result_4_i_i_fu_2453_p2 <= (tmp_105_fu_2433_p3 xor ap_const_lv1_1);
    or_cond_i425_i_fu_725_p2 <= (tmp_39_fu_719_p2 and rev_fu_713_p2);
    or_cond_i_fu_1048_p2 <= (icmp_reg_2951 and icmp1_fu_951_p2);
    or_cond_i_i_fu_983_p2 <= (tmp_51_fu_977_p2 and rev1_fu_971_p2);
    p_Val2_15_fu_2495_p2 <= std_logic_vector(unsigned(p_Val2_9_reg_3264) + unsigned(tmp_4_i_i4_fu_2485_p1));
    p_Val2_17_fu_2396_p2 <= std_logic_vector(unsigned(tmp38_cast_fu_2393_p1) + unsigned(p_Val2_91_2_2_cast_fu_2350_p1));
    p_Val2_20_fu_2550_p2 <= std_logic_vector(unsigned(p_Val2_19_reg_3284) + unsigned(tmp_4_i_i1_fu_2540_p1));
    p_Val2_6_fu_2186_p2 <= std_logic_vector(unsigned(tmp28_cast_fu_2183_p1) + unsigned(p_Val2_91_0_2_cast_fu_2140_p1));
    p_Val2_8_fu_2440_p2 <= std_logic_vector(unsigned(p_Val2_7_reg_3244) + unsigned(tmp_4_i_i_fu_2430_p1));
    p_Val2_91_0_0_2_ca_fu_2115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_91_0_0_2_reg_3182),26));
    p_Val2_91_0_2_cast_fu_2140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_91_0_2_fu_2134_p2),27));
    p_Val2_91_0_2_fu_2134_p2 <= std_logic_vector(unsigned(tmp26_cast_fu_2131_p1) + unsigned(tmp25_fu_2125_p2));
    p_Val2_91_1_0_2_ca_fu_2220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_91_1_0_2_reg_3203),26));
    p_Val2_91_1_2_cast_fu_2245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_91_1_2_fu_2239_p2),27));
    p_Val2_91_1_2_fu_2239_p2 <= std_logic_vector(unsigned(tmp31_cast_fu_2236_p1) + unsigned(tmp30_fu_2230_p2));
    p_Val2_91_2_0_2_ca_fu_2325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_91_2_0_2_reg_3224),26));
    p_Val2_91_2_2_cast_fu_2350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_91_2_2_fu_2344_p2),27));
    p_Val2_91_2_2_fu_2344_p2 <= std_logic_vector(unsigned(tmp36_cast_fu_2341_p1) + unsigned(tmp35_fu_2335_p2));
    p_Val2_s_fu_2291_p2 <= std_logic_vector(unsigned(tmp33_cast_fu_2288_p1) + unsigned(p_Val2_91_1_2_cast_fu_2245_p1));
    p_assign_14_0_1_fu_763_p2 <= std_logic_vector(signed(ap_const_lv12_FFE) + signed(t_V_cast_fu_633_p1));
    p_assign_14_0_2_fu_789_p2 <= std_logic_vector(signed(ap_const_lv12_FFD) + signed(t_V_cast_fu_633_p1));
    p_assign_1_fu_739_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(t_V_cast_fu_633_p1));
    p_assign_9_fu_997_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(t_V_4_cast_fu_925_p1));
    p_assign_s_fu_1017_p2 <= std_logic_vector(signed(ap_const_lv12_EFE) - signed(p_p2_i_i_fu_1003_p3));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_reg_3034_pp0_iter4_reg)
    begin
        if (((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        p_Val2_8_fu_2440_p2 when (brmerge_i_i_not_i_i_fu_2470_p2(0) = '1') else 
        ap_const_lv8_FF;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_reg_3034_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_reg_3034_pp0_iter4_reg)
    begin
        if (((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_Val2_15_fu_2495_p2 when (brmerge_i_i_not_i_i1_fu_2525_p2(0) = '1') else 
        ap_const_lv8_FF;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_reg_3034_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_reg_3034_pp0_iter4_reg)
    begin
        if (((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        p_Val2_20_fu_2550_p2 when (brmerge_i_i_not_i_i2_fu_2580_p2(0) = '1') else 
        ap_const_lv8_FF;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_reg_3034_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_3034_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_p2_i426_i_fu_745_p3 <= 
        p_assign_1_fu_739_p2 when (tmp_61_fu_731_p3(0) = '1') else 
        tmp_38_fu_699_p2;
    p_p2_i_i_fu_1003_p3 <= 
        p_assign_9_fu_997_p2 when (tmp_100_fu_989_p3(0) = '1') else 
        ImagLoc_x_fu_957_p2;
    p_p2_i_i_p_assign_s_fu_1023_p3 <= 
        p_p2_i_i_fu_1003_p3 when (tmp_52_fu_1011_p2(0) = '1') else 
        p_assign_s_fu_1017_p2;
    p_shl10_cast_fu_1821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl10_fu_1813_p3),20));
    p_shl10_fu_1813_p3 <= (src_kernel_win_1_va_3_fu_282 & ap_const_lv11_0);
    p_shl11_cast_fu_1833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl11_fu_1825_p3),20));
    p_shl11_fu_1825_p3 <= (src_kernel_win_1_va_3_fu_282 & ap_const_lv2_0);
    p_shl12_cast_fu_1850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl12_fu_1843_p3),20));
    p_shl12_fu_1843_p3 <= (src_kernel_win_1_va_7_reg_3121 & ap_const_lv11_0);
    p_shl13_cast_fu_1861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl13_fu_1854_p3),20));
    p_shl13_fu_1854_p3 <= (src_kernel_win_1_va_7_reg_3121 & ap_const_lv2_0);
    p_shl14_cast_fu_2256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl14_fu_2249_p3),20));
    p_shl14_fu_2249_p3 <= (src_kernel_win_1_va_9_reg_3197 & ap_const_lv11_0);
    p_shl15_cast_fu_2267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl15_fu_2260_p3),20));
    p_shl15_fu_2260_p3 <= (src_kernel_win_1_va_9_reg_3197 & ap_const_lv2_0);
    p_shl16_cast_fu_1919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl16_fu_1911_p3),20));
    p_shl16_fu_1911_p3 <= (src_kernel_win_2_va_4_fu_310 & ap_const_lv11_0);
    p_shl17_cast_fu_1931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl17_fu_1923_p3),20));
    p_shl17_fu_1923_p3 <= (src_kernel_win_2_va_4_fu_310 & ap_const_lv2_0);
    p_shl18_cast_fu_1960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl18_fu_1952_p3),20));
    p_shl18_fu_1952_p3 <= (src_kernel_win_2_va_3_fu_306 & ap_const_lv11_0);
    p_shl19_cast_fu_1972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl19_fu_1964_p3),20));
    p_shl19_fu_1964_p3 <= (src_kernel_win_2_va_3_fu_306 & ap_const_lv2_0);
    p_shl1_cast_fu_1641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_1633_p3),20));
    p_shl1_fu_1633_p3 <= (src_kernel_win_0_va_4_fu_262 & ap_const_lv11_0);
    p_shl20_cast_fu_1989_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl20_fu_1982_p3),20));
    p_shl20_fu_1982_p3 <= (src_kernel_win_2_va_10_reg_3144 & ap_const_lv11_0);
    p_shl21_cast_fu_2000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl21_fu_1993_p3),20));
    p_shl21_fu_1993_p3 <= (src_kernel_win_2_va_10_reg_3144 & ap_const_lv2_0);
    p_shl22_cast_fu_2361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl22_fu_2354_p3),20));
    p_shl22_fu_2354_p3 <= (src_kernel_win_2_va_12_reg_3218 & ap_const_lv11_0);
    p_shl23_cast_fu_2372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl23_fu_2365_p3),20));
    p_shl23_fu_2365_p3 <= (src_kernel_win_2_va_12_reg_3218 & ap_const_lv2_0);
    p_shl2_cast_fu_1653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_1645_p3),20));
    p_shl2_fu_1645_p3 <= (src_kernel_win_0_va_4_fu_262 & ap_const_lv2_0);
    p_shl3_cast_fu_1682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_fu_1674_p3),20));
    p_shl3_fu_1674_p3 <= (src_kernel_win_0_va_3_fu_258 & ap_const_lv11_0);
    p_shl4_cast_fu_1694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl4_fu_1686_p3),20));
    p_shl4_fu_1686_p3 <= (src_kernel_win_0_va_3_fu_258 & ap_const_lv2_0);
    p_shl5_cast_fu_1711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl5_fu_1704_p3),20));
    p_shl5_fu_1704_p3 <= (src_kernel_win_0_va_7_reg_3098 & ap_const_lv11_0);
    p_shl6_cast_fu_1722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl6_fu_1715_p3),20));
    p_shl6_fu_1715_p3 <= (src_kernel_win_0_va_7_reg_3098 & ap_const_lv2_0);
    p_shl7_cast_fu_2162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl7_fu_2155_p3),20));
    p_shl7_fu_2155_p3 <= (src_kernel_win_0_va_9_reg_3176 & ap_const_lv2_0);
    p_shl8_cast_fu_1780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl8_fu_1772_p3),20));
    p_shl8_fu_1772_p3 <= (src_kernel_win_1_va_4_fu_286 & ap_const_lv11_0);
    p_shl9_cast_fu_1792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl9_fu_1784_p3),20));
    p_shl9_fu_1784_p3 <= (src_kernel_win_1_va_4_fu_286 & ap_const_lv2_0);
    p_shl_cast_fu_2151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_2144_p3),20));
    p_shl_fu_2144_p3 <= (src_kernel_win_0_va_9_reg_3176 & ap_const_lv11_0);

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_34_reg_2942)
    begin
        if ((((or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_34_reg_2942 = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op213_read_state6, ap_predicate_op225_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op213_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_34_reg_2942)
    begin
        if ((((or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_34_reg_2942 = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op258_read_state6, ap_predicate_op270_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op270_read_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op258_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_2998_pp0_iter1_reg, or_cond_i_i_reg_3007_pp0_iter1_reg, icmp_reg_2951, tmp_34_reg_2942)
    begin
        if ((((or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_0) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_34_reg_2942 = ap_const_lv1_1) and (icmp_reg_2951 = ap_const_lv1_1) and (or_cond_i_i_reg_3007_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2998_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op300_read_state6, ap_predicate_op309_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op309_read_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op300_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

        r_V_10_0_0_1_cast_fu_1663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_0_0_1_fu_1657_p2),24));

    r_V_10_0_0_1_fu_1657_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_1641_p1) - unsigned(p_shl2_cast_fu_1653_p1));
    r_V_10_0_1_1_fu_2595_p0 <= r_V_10_0_1_1_fu_2595_p00(8 - 1 downto 0);
    r_V_10_0_1_1_fu_2595_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_2_fu_254),21));
    r_V_10_0_1_1_fu_2595_p1 <= ap_const_lv21_1171(14 - 1 downto 0);
        r_V_10_0_1_2_cast_fu_1732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_0_1_2_fu_1726_p2),24));

    r_V_10_0_1_2_fu_1726_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_1711_p1) - unsigned(p_shl6_cast_fu_1722_p1));
        r_V_10_0_1_cast_fu_2118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_0_1_reg_3187),24));

    r_V_10_0_1_fu_1698_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_1682_p1) - unsigned(p_shl4_cast_fu_1694_p1));
        r_V_10_0_2_1_cast_fu_2172_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_0_2_1_fu_2166_p2),24));

    r_V_10_0_2_1_fu_2166_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_2151_p1) - unsigned(p_shl7_cast_fu_2162_p1));
        r_V_10_1_0_1_cast_fu_1802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_1_0_1_fu_1796_p2),24));

    r_V_10_1_0_1_fu_1796_p2 <= std_logic_vector(unsigned(p_shl8_cast_fu_1780_p1) - unsigned(p_shl9_cast_fu_1792_p1));
    r_V_10_1_1_1_fu_2601_p0 <= r_V_10_1_1_1_fu_2601_p00(8 - 1 downto 0);
    r_V_10_1_1_1_fu_2601_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_2_fu_278),21));
    r_V_10_1_1_1_fu_2601_p1 <= ap_const_lv21_1171(14 - 1 downto 0);
        r_V_10_1_1_2_cast_fu_1871_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_1_1_2_fu_1865_p2),24));

    r_V_10_1_1_2_fu_1865_p2 <= std_logic_vector(unsigned(p_shl12_cast_fu_1850_p1) - unsigned(p_shl13_cast_fu_1861_p1));
        r_V_10_1_1_cast_fu_2223_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_1_1_reg_3208),24));

    r_V_10_1_1_fu_1837_p2 <= std_logic_vector(unsigned(p_shl10_cast_fu_1821_p1) - unsigned(p_shl11_cast_fu_1833_p1));
        r_V_10_1_2_1_cast_fu_2277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_1_2_1_fu_2271_p2),24));

    r_V_10_1_2_1_fu_2271_p2 <= std_logic_vector(unsigned(p_shl14_cast_fu_2256_p1) - unsigned(p_shl15_cast_fu_2267_p1));
        r_V_10_2_0_1_cast_fu_1941_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_2_0_1_fu_1935_p2),24));

    r_V_10_2_0_1_fu_1935_p2 <= std_logic_vector(unsigned(p_shl16_cast_fu_1919_p1) - unsigned(p_shl17_cast_fu_1931_p1));
    r_V_10_2_1_1_fu_2607_p0 <= r_V_10_2_1_1_fu_2607_p00(8 - 1 downto 0);
    r_V_10_2_1_1_fu_2607_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_2_fu_302),21));
    r_V_10_2_1_1_fu_2607_p1 <= ap_const_lv21_1171(14 - 1 downto 0);
        r_V_10_2_1_2_cast_fu_2010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_2_1_2_fu_2004_p2),24));

    r_V_10_2_1_2_fu_2004_p2 <= std_logic_vector(unsigned(p_shl20_cast_fu_1989_p1) - unsigned(p_shl21_cast_fu_2000_p1));
        r_V_10_2_1_cast_fu_2328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_2_1_reg_3229),24));

    r_V_10_2_1_fu_1976_p2 <= std_logic_vector(unsigned(p_shl18_cast_fu_1960_p1) - unsigned(p_shl19_cast_fu_1972_p1));
        r_V_10_2_2_1_cast_fu_2382_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_2_2_1_fu_2376_p2),24));

    r_V_10_2_2_1_fu_2376_p2 <= std_logic_vector(unsigned(p_shl22_cast_fu_2361_p1) - unsigned(p_shl23_cast_fu_2372_p1));
    rev1_fu_971_p2 <= (tmp_99_fu_963_p3 xor ap_const_lv1_1);
    rev_fu_713_p2 <= (tmp_60_fu_705_p3 xor ap_const_lv1_1);
    row_assign_13_0_0_t_fu_843_p2 <= (tmp_44_fu_835_p3 xor ap_const_lv2_3);
    row_assign_13_0_1_t_fu_881_p2 <= (tmp_47_fu_873_p3 xor ap_const_lv2_3);
    row_assign_13_0_2_t_fu_919_p2 <= (tmp_50_fu_911_p3 xor ap_const_lv2_3);
    src_kernel_win_0_va_6_fu_1208_p3 <= 
        tmp_59_fu_1197_p5 when (tmp_36_reg_2964(0) = '1') else 
        col_buf_0_val_0_0_fu_1113_p3;
    src_kernel_win_0_va_7_fu_1226_p3 <= 
        tmp_62_fu_1215_p5 when (tmp_36_reg_2964(0) = '1') else 
        col_buf_0_val_1_0_fu_1132_p3;
    src_kernel_win_0_va_8_fu_1244_p3 <= 
        tmp_64_fu_1233_p5 when (tmp_36_reg_2964(0) = '1') else 
        col_buf_0_val_2_0_fu_1151_p3;
    src_kernel_win_1_va_6_fu_1383_p3 <= 
        tmp_70_fu_1372_p5 when (tmp_36_reg_2964(0) = '1') else 
        col_buf_1_val_0_0_fu_1288_p3;
    src_kernel_win_1_va_7_fu_1401_p3 <= 
        tmp_71_fu_1390_p5 when (tmp_36_reg_2964(0) = '1') else 
        col_buf_1_val_1_0_fu_1307_p3;
    src_kernel_win_1_va_8_fu_1419_p3 <= 
        tmp_72_fu_1408_p5 when (tmp_36_reg_2964(0) = '1') else 
        col_buf_1_val_2_0_fu_1326_p3;
    src_kernel_win_2_va_10_fu_1558_p3 <= 
        tmp_79_fu_1547_p5 when (tmp_36_reg_2964(0) = '1') else 
        col_buf_2_val_1_0_fu_1473_p3;
    src_kernel_win_2_va_11_fu_1576_p3 <= 
        tmp_80_fu_1565_p5 when (tmp_36_reg_2964(0) = '1') else 
        col_buf_2_val_2_0_fu_1492_p3;
    src_kernel_win_2_va_9_fu_1540_p3 <= 
        tmp_78_fu_1529_p5 when (tmp_36_reg_2964(0) = '1') else 
        col_buf_2_val_0_0_fu_1454_p3;
    t_V_4_cast_fu_925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_3_reg_610),12));
    t_V_cast_fu_633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_599),12));
    tmp25_fu_2125_p2 <= std_logic_vector(unsigned(p_Val2_91_0_0_2_ca_fu_2115_p1) + unsigned(tmp_616_0_1_cast_fu_2121_p1));
    tmp26_cast_fu_2131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp26_reg_3192),26));
    tmp26_fu_1747_p2 <= std_logic_vector(unsigned(tmp27_cast_fu_1744_p1) + unsigned(tmp_616_0_1_2_cast_c_fu_1736_p1));
    tmp27_cast_fu_1744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2623_p3),25));
    tmp28_cast_fu_2183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2667_p3),27));
    tmp30_fu_2230_p2 <= std_logic_vector(unsigned(p_Val2_91_1_0_2_ca_fu_2220_p1) + unsigned(tmp_616_1_1_cast_fu_2226_p1));
    tmp31_cast_fu_2236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp31_reg_3213),26));
    tmp31_fu_1886_p2 <= std_logic_vector(unsigned(tmp32_cast_fu_1883_p1) + unsigned(tmp_616_1_1_2_cast_c_fu_1875_p1));
    tmp32_cast_fu_1883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2641_p3),25));
    tmp33_cast_fu_2288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2676_p3),27));
    tmp35_fu_2335_p2 <= std_logic_vector(unsigned(p_Val2_91_2_0_2_ca_fu_2325_p1) + unsigned(tmp_616_2_1_cast_fu_2331_p1));
    tmp36_cast_fu_2341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp36_reg_3234),26));
    tmp36_fu_2025_p2 <= std_logic_vector(unsigned(tmp37_cast_fu_2022_p1) + unsigned(tmp_616_2_1_2_cast_c_fu_2014_p1));
    tmp37_cast_fu_2022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2659_p3),25));
    tmp38_cast_fu_2393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2685_p3),27));
    tmp_100_fu_989_p3 <= ImagLoc_x_fu_957_p2(11 downto 11);
    tmp_101_fu_1039_p1 <= x_fu_1031_p3(2 - 1 downto 0);
    tmp_105_fu_2433_p3 <= p_Val2_6_reg_3239(21 downto 21);
    tmp_106_fu_2445_p3 <= p_Val2_8_fu_2440_p2(7 downto 7);
    tmp_111_fu_2488_p3 <= p_Val2_s_reg_3259(21 downto 21);
    tmp_112_fu_2500_p3 <= p_Val2_15_fu_2495_p2(7 downto 7);
    tmp_117_fu_2543_p3 <= p_Val2_17_reg_3279(21 downto 21);
    tmp_118_fu_2555_p3 <= p_Val2_20_fu_2550_p2(7 downto 7);
    tmp_31_fu_621_p2 <= std_logic_vector(unsigned(tmp_s_reg_588) + unsigned(ap_const_lv2_1));
    tmp_32_fu_627_p2 <= "1" when (tmp_s_reg_588 = ap_const_lv2_2) else "0";
    tmp_34_fu_649_p2 <= "1" when (unsigned(t_V_reg_599) < unsigned(ap_const_lv11_438)) else "0";
    tmp_35_fu_677_p2 <= "1" when (t_V_reg_599 = ap_const_lv11_1) else "0";
    tmp_36_fu_689_p2 <= "1" when (unsigned(t_V_reg_599) > unsigned(ap_const_lv11_438)) else "0";
    tmp_38_fu_699_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(t_V_cast_fu_633_p1));
    tmp_39_fu_719_p2 <= "1" when (signed(tmp_38_fu_699_p2) < signed(ap_const_lv12_438)) else "0";
    tmp_40_fu_753_p2 <= "1" when (signed(p_p2_i426_i_fu_745_p3) < signed(ap_const_lv12_438)) else "0";
    tmp_41_fu_815_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_63_fu_759_p1));
    tmp_42_fu_821_p3 <= 
        tmp_63_fu_759_p1 when (tmp_40_fu_753_p2(0) = '1') else 
        tmp_41_fu_815_p2;
    tmp_43_fu_829_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_58_fu_695_p1));
    tmp_44_fu_835_p3 <= 
        tmp_43_fu_829_p2 when (or_cond_i425_i_fu_725_p2(0) = '1') else 
        tmp_42_fu_821_p3;
    tmp_45_fu_849_p2 <= (tmp_58_fu_695_p1 xor ap_const_lv2_2);
    tmp_46_fu_865_p3 <= 
        tmp_94_fu_855_p2 when (tmp_75_fu_777_p3(0) = '1') else 
        tmp_95_fu_861_p1;
    tmp_47_fu_873_p3 <= 
        tmp_46_fu_865_p3 when (tmp_67_fu_769_p3(0) = '1') else 
        tmp_45_fu_849_p2;
    tmp_48_fu_887_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_58_fu_695_p1));
    tmp_49_fu_903_p3 <= 
        tmp_96_fu_893_p2 when (tmp_92_fu_803_p3(0) = '1') else 
        tmp_97_fu_899_p1;
    tmp_4_i_i1_fu_2540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_116_reg_3289),8));
    tmp_4_i_i4_fu_2485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_reg_3269),8));
    tmp_4_i_i_fu_2430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_104_reg_3249),8));
    tmp_50_fu_911_p3 <= 
        tmp_49_fu_903_p3 when (tmp_91_fu_795_p3(0) = '1') else 
        tmp_48_fu_887_p2;
    tmp_51_fu_977_p2 <= "1" when (signed(ImagLoc_x_fu_957_p2) < signed(ap_const_lv12_780)) else "0";
    tmp_528_0_0_not_fu_655_p2 <= (tmp_34_fu_649_p2 xor ap_const_lv1_1);
    tmp_52_fu_1011_p2 <= "1" when (signed(p_p2_i_i_fu_1003_p3) < signed(ap_const_lv12_780)) else "0";
    tmp_53_fu_1056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_cast_fu_1053_p1),64));
    tmp_572_0_1_fu_683_p2 <= "1" when (t_V_reg_599 = ap_const_lv11_0) else "0";
    tmp_57_fu_661_p4 <= t_V_reg_599(10 downto 1);
    tmp_58_fu_695_p1 <= t_V_reg_599(2 - 1 downto 0);
    tmp_60_fu_705_p3 <= tmp_38_fu_699_p2(11 downto 11);
    tmp_616_0_1_2_cast_c_fu_1736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_0_1_2_cast_fu_1732_p1),25));
    tmp_616_0_1_cast_fu_2121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_0_1_cast_fu_2118_p1),26));
    tmp_616_1_1_2_cast_c_fu_1875_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_1_1_2_cast_fu_1871_p1),25));
    tmp_616_1_1_cast_fu_2226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_1_1_cast_fu_2223_p1),26));
    tmp_616_2_1_2_cast_c_fu_2014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_2_1_2_cast_fu_2010_p1),25));
    tmp_616_2_1_cast_fu_2331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_2_1_cast_fu_2328_p1),26));
    tmp_61_fu_731_p3 <= tmp_38_fu_699_p2(11 downto 11);
    tmp_63_fu_759_p1 <= p_p2_i426_i_fu_745_p3(2 - 1 downto 0);
    tmp_67_fu_769_p3 <= p_assign_14_0_1_fu_763_p2(11 downto 11);
    tmp_75_fu_777_p3 <= p_assign_14_0_1_fu_763_p2(11 downto 11);
    tmp_83_fu_785_p1 <= t_V_reg_599(2 - 1 downto 0);
    tmp_91_fu_795_p3 <= p_assign_14_0_2_fu_789_p2(11 downto 11);
    tmp_92_fu_803_p3 <= p_assign_14_0_2_fu_789_p2(11 downto 11);
    tmp_93_fu_811_p1 <= t_V_reg_599(2 - 1 downto 0);
    tmp_94_fu_855_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_83_fu_785_p1));
    tmp_95_fu_861_p1 <= p_assign_14_0_1_fu_763_p2(2 - 1 downto 0);
    tmp_96_fu_893_p2 <= (tmp_93_fu_811_p1 xor ap_const_lv2_3);
    tmp_97_fu_899_p1 <= p_assign_14_0_2_fu_789_p2(2 - 1 downto 0);
    tmp_98_fu_941_p4 <= t_V_3_reg_610(10 downto 1);
    tmp_99_fu_963_p3 <= ImagLoc_x_fu_957_p2(11 downto 11);
        x_cast_fu_1053_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_reg_3011),32));

    x_fu_1031_p3 <= 
        ImagLoc_x_fu_957_p2 when (or_cond_i_i_fu_983_p2(0) = '1') else 
        p_p2_i_i_p_assign_s_fu_1023_p3;
end behav;
