const l=JSON.parse('{"key":"v-adb95c64","path":"/en/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html","title":"3.1 逻辑综合阶段","lang":"en-US","frontmatter":{"title":"3.1 逻辑综合阶段","order":1},"headers":[{"level":2,"title":"1 DC设计对象","slug":"_1-dc设计对象","link":"#_1-dc设计对象","children":[]},{"level":2,"title":"2 DC 工作原理","slug":"_2-dc-工作原理","link":"#_2-dc-工作原理","children":[]},{"level":2,"title":"3 DC 三个阶段","slug":"_3-dc-三个阶段","link":"#_3-dc-三个阶段","children":[]},{"level":2,"title":"4 DC 文件管理","slug":"_4-dc-文件管理","link":"#_4-dc-文件管理","children":[]},{"level":2,"title":"5 DC 基本流程","slug":"_5-dc-基本流程","link":"#_5-dc-基本流程","children":[]},{"level":2,"title":"6 DC 库文件","slug":"_6-dc-库文件","link":"#_6-dc-库文件","children":[{"level":3,"title":"target library","slug":"target-library","link":"#target-library","children":[]},{"level":3,"title":"link library","slug":"link-library","link":"#link-library","children":[]},{"level":3,"title":"symbol library","slug":"symbol-library","link":"#symbol-library","children":[]},{"level":3,"title":"synthetic library","slug":"synthetic-library","link":"#synthetic-library","children":[]}]},{"level":2,"title":"文章来源","slug":"文章来源","link":"#文章来源","children":[]}],"git":{"createdTime":1723131714000,"updatedTime":1723131714000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1}]},"readingTime":{"minutes":8.96,"words":2689},"filePathRelative":"en/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.md","localizedDate":"August 8, 2024","excerpt":"<p>逻辑综合上承 <strong>RTL级的电路设计(.v文件)</strong>，下启<strong>后端布局布线的物理设计</strong>，前后端的分界线，其目标是基于某个特定的工艺库，将RTL级描述的电路转换成门级网表描述的电路，使用 SDC约束体现PAP(性能、面积、功耗)。</p>\\n<p>Design Compiler，简称DC，是 Synopsys 公司用于做综合的核心工具，它可以方便地将HDL语言描述的电路转换到基于工艺库的门级网表。</p>\\n<p>逻辑综合是使用软件的方法来设计硬件，然后将门级电路实现与优化的工作留给综合工具的一种设计方法。它是根据一个系统逻辑功能与性能的要求，在一个包含众多结构、功能、性能均已知的逻辑元件的单元库的支持下， 寻找出一个逻辑网络结构的最佳实现方案。即在满足设计电路的功能、 速度及面积等限制条件下，将行为级描述转化为指定的技术库中单元电路的连接。</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{l as data};
