
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.488533                       # Number of seconds simulated
sim_ticks                                2488532572000                       # Number of ticks simulated
final_tick                               2488532572000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 443979                       # Simulator instruction rate (inst/s)
host_op_rate                                   443979                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            11367259735                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732364                       # Number of bytes of host memory used
host_seconds                                   218.92                       # Real time elapsed on the host
sim_insts                                    97196387                       # Number of instructions simulated
sim_ops                                      97196387                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        32566784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       138341440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          170912256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     32566784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32566784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     30077120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30077120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           508856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2161585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2670504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        469955                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             469955                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           13086742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           55591573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              68679935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      13086742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13086742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12086287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12086287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12086287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          13086742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          55591573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             80766223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2670504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     514403                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2670504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   514403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              170004672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  907584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31016768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               170912256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32921792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  14181                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29737                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           72                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            192816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            158568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            203440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            117804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            171214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            167780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            193783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            162757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            154085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           194635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           149431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           139430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           173952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           188334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             26424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            31764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33241                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       103                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2488532549000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2670504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               514403                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2574285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   78018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    350                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       589331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    341.100970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.019685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.946964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       216449     36.73%     36.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       134503     22.82%     59.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        53711      9.11%     68.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29928      5.08%     73.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22369      3.80%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14282      2.42%     79.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11025      1.87%     81.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10156      1.72%     83.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        96908     16.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       589331                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.197757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6159.353667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        27901     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27903                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.368634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.592067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     17.031013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         27604     98.93%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           135      0.48%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            41      0.15%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            23      0.08%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            13      0.05%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           15      0.05%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            3      0.01%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            4      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           14      0.05%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            7      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            6      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            3      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            9      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            9      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27903                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  19033351798                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             68839408048                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                13281615000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7165.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25915.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        68.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     68.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2179608                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  372020                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.76                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     781351.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1991009160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1086364125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             10255323000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1588222080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         162538827360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         193773980070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         1323142311000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1694376036795                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            680.873588                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 2199956971984                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   83097560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  205477959266                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2464333200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1344626250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             10463988600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1552225680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         162538827360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         194480162190                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         1322522853000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1695367016280                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            681.271806                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 2198914018750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   83097560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  206520912500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                24114369                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20413337                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            525586                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12238326                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9725415                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.466873                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1576597                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              43575                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17232675                       # DTB read hits
system.cpu.dtb.read_misses                      35861                       # DTB read misses
system.cpu.dtb.read_acv                           111                       # DTB read access violations
system.cpu.dtb.read_accesses                   871598                       # DTB read accesses
system.cpu.dtb.write_hits                     8908697                       # DTB write hits
system.cpu.dtb.write_misses                      3406                       # DTB write misses
system.cpu.dtb.write_acv                          183                       # DTB write access violations
system.cpu.dtb.write_accesses                  331195                       # DTB write accesses
system.cpu.dtb.data_hits                     26141372                       # DTB hits
system.cpu.dtb.data_misses                      39267                       # DTB misses
system.cpu.dtb.data_acv                           294                       # DTB access violations
system.cpu.dtb.data_accesses                  1202793                       # DTB accesses
system.cpu.itb.fetch_hits                     4536457                       # ITB hits
system.cpu.itb.fetch_misses                      8542                       # ITB misses
system.cpu.itb.fetch_acv                          473                       # ITB acv
system.cpu.itb.fetch_accesses                 4544999                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        572701496                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    97196387                       # Number of instructions committed
system.cpu.committedOps                      97196387                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                       3276005                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                      6246                       # Number of times Execute suspended instruction fetching
system.cpu.quiesceCycles                   4404363648                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.cpi                               5.892210                       # CPI: cycles per instruction
system.cpu.ipc                               0.169716                       # IPC: instructions per cycle
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7084                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     236244                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    82486     40.24%     40.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     117      0.06%     40.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2452      1.20%     41.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  119924     58.51%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               204979                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     80949     49.22%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      117      0.07%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2452      1.49%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    80949     49.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                164467                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2350970921500     94.47%     94.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               120320500      0.00%     94.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               979356500      0.04%     94.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            136458168000      5.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2488528766500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981367                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.675003                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.802360                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          8      2.19%      2.19% # number of syscalls executed
system.cpu.kern.syscall::3                         33      9.04%     11.23% # number of syscalls executed
system.cpu.kern.syscall::4                          4      1.10%     12.33% # number of syscalls executed
system.cpu.kern.syscall::6                         45     12.33%     24.66% # number of syscalls executed
system.cpu.kern.syscall::12                         2      0.55%     25.21% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.27%     25.48% # number of syscalls executed
system.cpu.kern.syscall::17                        18      4.93%     30.41% # number of syscalls executed
system.cpu.kern.syscall::19                        11      3.01%     33.42% # number of syscalls executed
system.cpu.kern.syscall::20                         6      1.64%     35.07% # number of syscalls executed
system.cpu.kern.syscall::23                         4      1.10%     36.16% # number of syscalls executed
system.cpu.kern.syscall::24                         8      2.19%     38.36% # number of syscalls executed
system.cpu.kern.syscall::33                        12      3.29%     41.64% # number of syscalls executed
system.cpu.kern.syscall::41                         2      0.55%     42.19% # number of syscalls executed
system.cpu.kern.syscall::45                        62     16.99%     59.18% # number of syscalls executed
system.cpu.kern.syscall::47                         8      2.19%     61.37% # number of syscalls executed
system.cpu.kern.syscall::48                        10      2.74%     64.11% # number of syscalls executed
system.cpu.kern.syscall::54                        11      3.01%     67.12% # number of syscalls executed
system.cpu.kern.syscall::58                         2      0.55%     67.67% # number of syscalls executed
system.cpu.kern.syscall::59                         7      1.92%     69.59% # number of syscalls executed
system.cpu.kern.syscall::71                        62     16.99%     86.58% # number of syscalls executed
system.cpu.kern.syscall::73                         5      1.37%     87.95% # number of syscalls executed
system.cpu.kern.syscall::74                        18      4.93%     92.88% # number of syscalls executed
system.cpu.kern.syscall::87                         2      0.55%     93.42% # number of syscalls executed
system.cpu.kern.syscall::90                         3      0.82%     94.25% # number of syscalls executed
system.cpu.kern.syscall::92                         9      2.47%     96.71% # number of syscalls executed
system.cpu.kern.syscall::97                         2      0.55%     97.26% # number of syscalls executed
system.cpu.kern.syscall::98                         2      0.55%     97.81% # number of syscalls executed
system.cpu.kern.syscall::132                        4      1.10%     98.90% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.55%     99.45% # number of syscalls executed
system.cpu.kern.syscall::147                        2      0.55%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    365                       # number of syscalls executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4508      2.11%      2.11% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.14% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.15% # number of callpals executed
system.cpu.kern.callpal::swpipl                196354     91.92%     94.07% # number of callpals executed
system.cpu.kern.callpal::rdps                    5795      2.71%     96.78% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.78% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.79% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.79% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.79% # number of callpals executed
system.cpu.kern.callpal::rti                     6055      2.83%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  561      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      235      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 213605                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6745                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1974                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2324                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2044                      
system.cpu.kern.mode_good::user                  1974                      
system.cpu.kern.mode_good::idle                    70                      
system.cpu.kern.mode_switch_good::kernel     0.303039                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.030120                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.370189                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       186810055000      7.51%      7.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           7719637500      0.31%      7.82% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2293999064000     92.18%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4509                       # number of times the context was actually changed
system.cpu.tickCycles                       153661684                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                       419039812                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.replacements           3826238                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.994276                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21513842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3826494                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.622338                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          71726250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.994276                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         107757886                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        107757886                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     13254669                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13254669                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7665309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7665309                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       278687                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       278687                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       315158                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       315158                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      20919978                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20919978                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     20919978                       # number of overall hits
system.cpu.dcache.overall_hits::total        20919978                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3552558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3552558                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       878913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       878913                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        37554                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        37554                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      4431471                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4431471                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4431471                       # number of overall misses
system.cpu.dcache.overall_misses::total       4431471                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 167199705119                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 167199705119                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  52996847636                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  52996847636                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    987646484                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    987646484                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 220196552755                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 220196552755                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 220196552755                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 220196552755                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16807227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16807227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8544222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8544222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       316241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       316241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       315158                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       315158                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25351449                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25351449                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25351449                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25351449                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.211371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.211371                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.102866                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.102866                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.118751                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.118751                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.174801                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.174801                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.174801                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.174801                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47064.595460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47064.595460                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60298.172443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60298.172443                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 26299.368483                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26299.368483                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49689.268587                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49689.268587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49689.268587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49689.268587                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1181314                       # number of writebacks
system.cpu.dcache.writebacks::total           1181314                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       244530                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       244530                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       397959                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       397959                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           29                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           29                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       642489                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       642489                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       642489                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       642489                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3308028                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3308028                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       480954                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       480954                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        37525                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        37525                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3788982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3788982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3788982                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3788982                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        10230                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10230                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        17203                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17203                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 155357272631                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 155357272631                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  27442442428                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27442442428                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    929047766                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    929047766                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 182799715059                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 182799715059                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 182799715059                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 182799715059                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1445562000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1445562000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data   2174529500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   2174529500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   3620091500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   3620091500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.196822                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.196822                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.056290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.118660                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.118660                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.149458                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.149458                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.149458                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.149458                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46963.711502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46963.711502                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57058.351585                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57058.351585                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 24758.101692                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24758.101692                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 48245.073494                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48245.073494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 48245.073494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48245.073494                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 207308.475549                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 207308.475549                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 212563.978495                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 212563.978495                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 210433.732489                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 210433.732489                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           2402263                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.969674                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33691811                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2402519                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.023536                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1236892250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.969674                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         146781038                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        146781038                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     33691811                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33691811                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      33691811                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33691811                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     33691811                       # number of overall hits
system.cpu.icache.overall_hits::total        33691811                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      2402759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2402759                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      2402759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2402759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      2402759                       # number of overall misses
system.cpu.icache.overall_misses::total       2402759                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  66486938668                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  66486938668                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  66486938668                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  66486938668                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  66486938668                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  66486938668                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     36094570                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     36094570                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     36094570                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     36094570                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     36094570                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     36094570                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.066568                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066568                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.066568                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066568                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.066568                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066568                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 27671.080898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27671.080898                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 27671.080898                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27671.080898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 27671.080898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27671.080898                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      2402759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2402759                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      2402759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2402759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      2402759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2402759                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  62667212332                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  62667212332                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  62667212332                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  62667212332                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  62667212332                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  62667212332                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.066568                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066568                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.066568                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066568                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.066568                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066568                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 26081.355780                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26081.355780                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 26081.355780                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26081.355780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 26081.355780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26081.355780                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2836480                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        368                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7183                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7183                       # Transaction distribution
system.iobus.trans_dist::WriteReq               54678                       # Transaction distribution
system.iobus.trans_dist::WriteResp              10230                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        44448                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          324                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34406                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        89316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        89316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  123722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        22240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        46074                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2896010                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5442000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               242000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              181000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            14618000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1893000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4586000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           258682593                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24176000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45109280                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                44642                       # number of replacements
system.iocache.tags.tagsinuse                0.234795                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44658                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2452014257000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.234795                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.014675                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.014675                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               401922                       # Number of tag accesses
system.iocache.tags.data_accesses              401922                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          210                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              210                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        44448                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        44448                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          210                       # number of demand (read+write) misses
system.iocache.demand_misses::total               210                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          210                       # number of overall misses
system.iocache.overall_misses::total              210                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     32197622                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     32197622                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   9565928691                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   9565928691                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     32197622                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     32197622                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     32197622                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     32197622                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          210                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            210                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44448                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44448                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          210                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             210                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          210                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            210                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 153322.009524                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 153322.009524                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215216.178253                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215216.178253                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 153322.009524                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 153322.009524                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 153322.009524                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 153322.009524                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         82906                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                12074                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.866490                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           44432                       # number of writebacks
system.iocache.writebacks::total                44432                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          210                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          210                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44448                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44448                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          210                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          210                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          210                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          210                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     21172112                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     21172112                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   7254562761                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   7254562761                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     21172112                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     21172112                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     21172112                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     21172112                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 100819.580952                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 100819.580952                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163214.604954                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163214.604954                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 100819.580952                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 100819.580952                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 100819.580952                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 100819.580952                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2667162                       # number of replacements
system.l2.tags.tagsinuse                  4049.813117                       # Cycle average of tags in use
system.l2.tags.total_refs                     4258013                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2671169                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.594063                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1354706750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      706.379393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1999.491642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1343.942082                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.172456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.488157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.328111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988724                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2760                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978271                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32794604                       # Number of tag accesses
system.l2.tags.data_accesses                 32794604                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst              1893847                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              1511743                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3405590                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1181314                       # number of Writeback hits
system.l2.Writeback_hits::total               1181314                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                 3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             152995                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                152995                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst               1893847                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1664738                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3558585                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1893847                       # number of overall hits
system.l2.overall_hits::cpu.data              1664738                       # number of overall hits
system.l2.overall_hits::total                 3558585                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst             508860                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1833798                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2342658                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data               8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data           327960                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              327960                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst              508860                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2161758                       # number of demand (read+write) misses
system.l2.demand_misses::total                2670618                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             508860                       # number of overall misses
system.l2.overall_misses::cpu.data            2161758                       # number of overall misses
system.l2.overall_misses::total               2670618                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst  40358919506                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 136937471064                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    177296390570                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  25350034186                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25350034186                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst   40358919506                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  162287505250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     202646424756                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  40358919506                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 162287505250                       # number of overall miss cycles
system.l2.overall_miss_latency::total    202646424756                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst          2402707                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          3345541                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             5748248                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1181314                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1181314                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         480955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            480955                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           2402707                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3826496                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6229203                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          2402707                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3826496                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6229203                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.211786                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.548132                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.407543                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.727273                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.681893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.681893                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.211786                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.564945                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.428725                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.211786                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.564945                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.428725                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 79312.422879                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 74674.239509                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 75681.721604                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 77296.115947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77296.115947                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 79312.422879                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75072.004012                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75879.974132                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 79312.422879                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75072.004012                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75879.974132                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               425523                       # number of writebacks
system.l2.writebacks::total                    425523                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu.inst               1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst        508859                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1833798                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2342657                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       327960                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         327960                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         508859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2161758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2670617                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        508859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2161758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2670617                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        10230                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10230                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        17203                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17203                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst  33965726744                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 113979403936                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 147945130680                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       142008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       142008                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  21249096814                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21249096814                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  33965726744                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 135228500750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 169194227494                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  33965726744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 135228500750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 169194227494                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1347935000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1347935000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu.data   2041539500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   2041539500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   3389474500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   3389474500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.211786                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.548132                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.407543                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.727273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.681893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.681893                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.211786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.564945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.428725                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.211786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.564945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.428725                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 66748.798280                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 62154.830541                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 63152.706811                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        17751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17751                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 64791.733181                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64791.733181                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66748.798280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 62554.874667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63353.984302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66748.798280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 62554.874667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63353.984302                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 193307.758497                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 193307.758497                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu.data 199563.978495                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 199563.978495                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 197028.105563                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 197028.105563                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             2349839                       # Transaction distribution
system.membus.trans_dist::ReadResp            2349837                       # Transaction distribution
system.membus.trans_dist::WriteReq              10230                       # Transaction distribution
system.membus.trans_dist::WriteResp             10230                       # Transaction distribution
system.membus.trans_dist::Writeback            469955                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44448                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44448                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               72                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              72                       # Transaction distribution
system.membus.trans_dist::ReadExReq            327896                       # Transaction distribution
system.membus.trans_dist::ReadExResp           327896                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       133601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       133601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5766658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5801068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5934669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5692352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5692352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        46074                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    198141696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    198187770                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               203880122                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              256                       # Total snoops (count)
system.membus.snoop_fanout::samples           3202543                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3202543    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3202543                       # Request fanout histogram
system.membus.reqLayer0.occupancy            32114999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5590142268                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           45585720                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        14192322998                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            5755483                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5755365                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10230                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10230                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1181314                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        44533                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           480955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          480955                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4805465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8868829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13674294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    153773184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    320551866                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              474325050                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44890                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7472526                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.005988                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.077148                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7427783     99.40%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  44743      0.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7472526                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4900320500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           142500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3711931668                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6234628675                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
