/*
 * Copyright (c) 2019, Raphael Lehmann
 * Copyright (c) 2021, Christopher Durand
 * Copyright (c) 2022, Rasmus Kleist Hørlyck Sørensen
 *
 * This file is part of the modm project.
 *
 * This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this
 * file, You can obtain one at http://mozilla.org/MPL/2.0/.
 */

#include <queue>
#include <array>
#include <algorithm>
#include <cstring>
#include <optional>

#include <modm/architecture/driver/atomic/queue.hpp>
#include <modm/platform/clock/rcc.hpp>
#include <modm/architecture/interface/delay.hpp>
#include <modm/architecture/interface/assert.hpp>
#include <modm/architecture/interface/interrupt.hpp>

#include "can_{{ id }}.hpp"

namespace {

using MessageRam = modm::platform::fdcan::MessageRam<
	{{ id - 1 }},
	modm::platform::fdcan::Fdcan{{id}}MessageRamConfig>;

%% if options["buffer.tx"] > 0
modm::atomic::Queue<modm::can::Message, {{ options["buffer.tx"] }}> txQueue;
%% endif

struct RxMessage {
	modm::can::Message message;
	uint8_t filter_id;
	uint16_t timestamp;
};
%% if options["buffer.rx"] > 0
modm::atomic::Queue<RxMessage, {{ options["buffer.rx"] }}> rxQueue;
%% endif

bool
isHardwareTxQueueFull()
{
	return (({{ reg }}->TXFQS & FDCAN_TXFQS_TFQF) != 0);
}

bool
rxFifo0HasMessage()
{
	return (({{ reg }}->RXF0S & FDCAN_RXF0S_F0FL_Msk) > 0);
}

bool
rxFifo1HasMessage()
{
	return (({{ reg }}->RXF1S & FDCAN_RXF1S_F1FL_Msk) > 0);
}

void
acknowledgeRxFifoRead(uint8_t fifoIndex, uint8_t getIndex)
{
	if (fifoIndex == 0) {
		{{ reg }}->RXF0A = getIndex;
	}
	else {
		{{ reg }}->RXF1A = getIndex;
	}
}

uint8_t
retrieveRxFifoGetIndex(uint8_t fifoIndex)
{
	if (fifoIndex == 0) {
		return (({{ reg }}->RXF0S & FDCAN_RXF0S_F0GI_Msk) >> FDCAN_RXF0S_F0GI_Pos);
	} else {
		return (({{ reg }}->RXF1S & FDCAN_RXF1S_F1GI_Msk) >> FDCAN_RXF1S_F1GI_Pos);
	}
}

uint8_t
retrieveTxFifoPutIndex()
{
	return (({{ reg }}->TXFQS & FDCAN_TXFQS_TFQPI_Msk) >> FDCAN_TXFQS_TFQPI_Pos);
}

// Internal function to receive a message from an RX Fifo.
// Called by RX interrupt or by getMessage()
void
readMsg(modm::can::Message& message, uint8_t fifoIndex, uint8_t* filter_id, uint16_t *timestamp)
{
	using namespace modm::platform;
	using CommonHeader = MessageRam::CommonFifoHeader;
	using RxFifoAddress = MessageRam::RxFifoAddress;

	// retrieve index of next frame in RX fifo
	const uint8_t getIndex = retrieveRxFifoGetIndex(fifoIndex);
	const RxFifoAddress address = {fifoIndex, getIndex};

	const auto [commonHeader, rxHeader] = MessageRam::readRxHeaders(address);

	message.setExtended(bool(commonHeader & CommonHeader::ExtendedId));
	message.setRemoteTransmitRequest(bool(commonHeader & CommonHeader::RemoteFrame));
	const auto id = MessageRam::CanId_t::get(commonHeader);
	if(message.isExtended()) {
		message.setIdentifier(id);
	} else {
		message.setIdentifier(id >> 18);
	}

	if (filter_id != nullptr) {
		*filter_id = MessageRam::FilterIndex_t::get(rxHeader);
	}

	if (timestamp != nullptr) {
		*timestamp = MessageRam::Timestamp_t::get(rxHeader);
	}

	const uint8_t dlcValue = MessageRam::RxDlc_t::get(rxHeader);
	message.setDataLengthCode(dlcValue);

	// required for optimization in MessageRam::readData()
	static_assert((std::size(decltype(message.data){}) % 4) == 0);

	MessageRam::readData(address, {&message.data[0], message.getLength()});
	acknowledgeRxFifoRead(fifoIndex, getIndex);
}

// Internal function to send a CAN message.
// called by sendMessage and by TX Interrupt.
bool
sendMsg(const modm::can::Message& message)
{
	using namespace modm::platform;

	if (isHardwareTxQueueFull()) {
		return false;
	}

	const uint8_t putIndex = retrieveTxFifoPutIndex();
	const auto commonHeader = MessageRam::headerFromMessage(message);
	const auto txHeader = MessageRam::txHeaderFromMessage(message);
	MessageRam::writeTxHeaders(putIndex, commonHeader, txHeader);

	// required for optimization in MessageRam::readData()
	static_assert((std::size(decltype(message.data){}) % 4) == 0);

	MessageRam::writeData(putIndex, {&message.data[0], message.getLength()});

	// Activate the corresponding transmission request
	{{ reg }}->TXBAR = (1u << putIndex);

	return true;
}

}

void
modm::platform::Fdcan{{ id }}::initializeWithPrescaler(
		CanBitTimingConfiguration standardTimings,
		std::optional<CanBitTimingConfiguration> fdDataTimings,
		uint32_t interruptPriority, Mode startupMode, bool overwriteOnOverrun)
{
	Rcc::enable<Peripheral::Fdcan1>();

	EnterInitMode init;

	// Configure nominal bitrate
	{{ reg }}->NBTP =
		((standardTimings.sjw - 1) << FDCAN_NBTP_NSJW_Pos) |
		((standardTimings.bs2 - 1) << FDCAN_NBTP_NTSEG2_Pos) |
		((standardTimings.bs1 - 1) << FDCAN_NBTP_NTSEG1_Pos) |
		((standardTimings.prescaler - 1) << FDCAN_NBTP_NBRP_Pos);

	if(fdDataTimings) {
		// Configure FD mode fast data bitrate
		const auto& timings = *fdDataTimings;
		{{ reg }}->DBTP =
			((timings.sjw - 1) << FDCAN_DBTP_DSJW_Pos) |
			((timings.bs2 - 1) << FDCAN_DBTP_DTSEG2_Pos) |
			((timings.bs1 - 1) << FDCAN_DBTP_DTSEG1_Pos) |
			((timings.prescaler - 1) << FDCAN_DBTP_DBRP_Pos)/* |
			FDCAN_DBTP_TDC*/; // enable "Transceiver Delay Compensation"
	}

	// Timestamp: FDCAN internal counter with prescaler=1
	// In CAN FD mode the internal timestamp counter TCP does not provide a constant time
	// base due to the different CAN bit times between arbitration phase and data phase.
	{{ reg }}->TSCC = (1 << FDCAN_TSCC_TSS_Pos);

	configureInterrupts(interruptPriority);

	// Select RX FIFO blocking/overwrite mode
%% if target["family"] == "h7"
	{{ reg }}->RXF0C = overwriteOnOverrun ? FDCAN_RXF0C_F0OM : 0;
	{{ reg }}->RXF1C = overwriteOnOverrun ? FDCAN_RXF1C_F1OM : 0;
%% else
	{{ reg }}->RXGFC = overwriteOnOverrun ? (FDCAN_RXGFC_F1OM | FDCAN_RXGFC_F0OM) : 0;
%% endif

	// reject non-matching frames
%% if target["family"] == "h7"
	{{ reg }}->GFC |= FDCAN_GFC_ANFE | FDCAN_GFC_ANFS;
%% else
	{{ reg }}->RXGFC |= FDCAN_RXGFC_ANFE | FDCAN_RXGFC_ANFS;
%% endif

	auto const messageRamBaseWords = modm::platform::fdcan::Fdcan{{id}}MessageRamBaseWords;
	auto const messageRamBoundWords = modm::platform::fdcan::Fdcan{{id}}MessageRamBoundWords;

	static_assert(messageRamBaseWords + MessageRam::Config.totalSectionWords() <= messageRamBoundWords);
	static_assert(MessageRam::Config.txFifoSectionOffset() + MessageRam::Config.txFifoSectionWords() == MessageRam::Config.totalSectionWords());

	MessageRam::setRamBase(SRAMCAN_BASE + (messageRamBaseWords * MessageRam::RamWordSize));

%% if target["family"] == "h7"
	// Configure number of elements in each RAM section
	{{ reg }}->SIDFC |= MessageRam::Config.filterCountStandard << FDCAN_SIDFC_LSS_Pos;
	{{ reg }}->XIDFC |= MessageRam::Config.filterCountExtended << FDCAN_XIDFC_LSE_Pos;
	{{ reg }}->RXF0C |= MessageRam::Config.rxFifo0Elements << FDCAN_RXF0C_F0S_Pos;
	{{ reg }}->RXF1C |= MessageRam::Config.rxFifo1Elements << FDCAN_RXF1C_F1S_Pos;
	// NB: RX buffer has no size configuration register; a write index is put
	// into filter settings if desired. We don't support RX buffers.
	{{ reg }}->TXEFC |= MessageRam::Config.txEventFifoElements << FDCAN_TXEFC_EFS_Pos;
	{{ reg }}->TXBC |= (MessageRam::Config.txFifoElements << FDCAN_TXBC_TFQS_Pos) | (0 << FDCAN_TXBC_NDTB_Pos);
	// Trigger memory elements unused, left at 0 (only supported on FDCAN1)
	// {{ reg }}->TTTMC |= 0 << FDCAN_TTTMC_TME_Pos;

	// Configure number of message data bytes stored in each message entry (maximum length)
	{{ reg }}->TXESC |= fdcan::elementSizeToSetting<MessageRam::Config.txFifoElementSizeBytes>() << FDCAN_TXESC_TBDS_Pos;
	{{ reg }}->RXESC |=
		(fdcan::elementSizeToSetting<MessageRam::Config.rxBufferElementSizeBytes>() << FDCAN_RXESC_RBDS_Pos)
		| (fdcan::elementSizeToSetting<MessageRam::Config.rxFifo0ElementSizeBytes>() << FDCAN_RXESC_F0DS_Pos)
		| (fdcan::elementSizeToSetting<MessageRam::Config.rxFifo1ElementSizeBytes>() << FDCAN_RXESC_F1DS_Pos);

	// Configure base address of each RAM section
	{{ reg }}->SIDFC |= (messageRamBaseWords + MessageRam::Config.standardFilterListSectionOffset()) << FDCAN_SIDFC_FLSSA_Pos;
	{{ reg }}->XIDFC |= (messageRamBaseWords + MessageRam::Config.extendedFilterListSectionOffset()) << FDCAN_XIDFC_FLESA_Pos;
	{{ reg }}->RXF0C |= (messageRamBaseWords + MessageRam::Config.rxFifo0SectionOffset()) << FDCAN_RXF0C_F0SA_Pos;
	{{ reg }}->RXF1C |= (messageRamBaseWords + MessageRam::Config.rxFifo1SectionOffset()) << FDCAN_RXF1C_F1SA_Pos;
	{{ reg }}->RXBC |= (messageRamBaseWords + MessageRam::Config.rxBufferSectionOffset()) << FDCAN_RXBC_RBSA_Pos;
	{{ reg }}->TXEFC |= (messageRamBaseWords + MessageRam::Config.txEventSectionOffset()) << FDCAN_TXEFC_EFSA_Pos;
	{{ reg }}->TXBC |= (messageRamBaseWords + MessageRam::Config.txFifoSectionOffset()) << FDCAN_TXBC_TBSA_Pos;
	// {{ reg }}->TTTMC |= 0 << FDCAN_TTTMC_TMSA_Pos;

%% else
	%# Series other than STM32H7 have a fixed message RAM layout.

	// NB: Before STM32H7, LSS and LSE determined the number of enabled filters;
	// other filters were present but ignored. In STM32H7, LSS and LSE determine
	// how many filters are present in the RAM. For pre-STM32H7 series we use
	// the max value and zero out (disable) all filters on initialization.
	{{ reg }}->RXGFC |= (MessageRam::Config.filterCountStandard << FDCAN_RXGFC_LSS_Pos) | (MessageRam::Config.filterCountExtended << FDCAN_RXGFC_LSE_Pos);
%%endif

	// Tx buffer: queue mode
	{{ reg }}->TXBC |= FDCAN_TXBC_TFQM;

	// Enable bit rate switching and CANFD frame format
	if(fdDataTimings) {
		{{ reg }}->CCCR |= FDCAN_CCCR_BRSE | FDCAN_CCCR_FDOE;
	} else {
		{{ reg }}->CCCR &= ~(FDCAN_CCCR_BRSE | FDCAN_CCCR_FDOE);
	}

	configureMode(startupMode);
}

// line 0 used as TX and error interrupt
// generated on finished frame transmission and error state
%% if shared_irq_it0
void
modm::platform::Fdcan{{ id }}::irqIT0()
%% else
MODM_ISR({{ reg }}_IT0)
%% endif
{
%% if options["buffer.tx"] > 0
	if ({{ reg }}->IR & FDCAN_IR_TC) {
		{{ reg }}->IR = FDCAN_IR_TC;
		if (txQueue.isNotEmpty()) {
			const bool success = sendMsg(txQueue.get());
			if (success) {
				txQueue.pop();
			}
		}
	}
%% endif

	const bool hasErrorInterrupt = ({{ reg }}->IR & (FDCAN_IR_BO | FDCAN_IR_EW | FDCAN_IR_EP));
	if (hasErrorInterrupt) {
		const auto callback = modm::platform::Fdcan{{ id }}::getErrorInterruptCallback();
		if (callback) {
			callback();
		}
		{{ reg }}->IR = FDCAN_IR_BO | FDCAN_IR_EW | FDCAN_IR_EP;
	}
}


// line 1 used as RX interrupt
// generated on received frame
%% if shared_irq_it1
void
modm::platform::Fdcan{{ id }}::irqIT1()
%% else
MODM_ISR({{ reg }}_IT1)
%% endif
{
%% if options["buffer.rx"] > 0
	int_fast16_t msgRetrieveLimit = rxQueue.getMaxSize() - rxQueue.getSize();

	RxMessage rxMessage;

	while (rxFifo0HasMessage() && (msgRetrieveLimit > 0)) {
		readMsg(rxMessage.message, 0, &rxMessage.filter_id, &rxMessage.timestamp);
		rxQueue.push(rxMessage);
		msgRetrieveLimit--;
	}

	while (rxFifo1HasMessage() && (msgRetrieveLimit > 0)) {
		readMsg(rxMessage.message, 1, &rxMessage.filter_id, &rxMessage.timestamp);
		rxQueue.push(rxMessage);
		msgRetrieveLimit--;
	}

	if (rxQueue.isFull()){
		modm_assert_continue_ignore(false, "fdcan.rx.buffer",
			"CAN receive software buffer full, not reading new message(s)!");
		// disable rx ISR until we read data from the rxQueue (IST for tx remains active)
		// The interrupt remains unacknowledged, so it fires again after the read.
		{{ reg }}->ILE &= ~FDCAN_ILE_EINT1;
	} else {
		{{ reg }}->IR = FDCAN_IR_RF0N | FDCAN_IR_RF1N;  // acknowledge interrupt flags
	}
%% endif
}


void
modm::platform::Fdcan{{ id }}::setMode(Mode mode)
{
	EnterInitMode init;
	{{ reg }}->CCCR |= FDCAN_CCCR_CCE;
	configureMode(mode);
}


void
modm::platform::Fdcan{{ id }}::configureMode(Mode mode)
{
	// Reset all mode register bits
	{{ reg }}->TEST = 0;
	{{ reg }}->CCCR &= ~(FDCAN_CCCR_ASM | FDCAN_CCCR_MON | FDCAN_CCCR_CSR | FDCAN_CCCR_TEST);

	// set mode
	switch(mode) {
		case Mode::Normal:
			break;
		case Mode::Restricted:
			{{ reg }}->CCCR |= FDCAN_CCCR_ASM;
			break;
		case Mode::Monitoring:
			{{ reg }}->CCCR |= FDCAN_CCCR_MON;
			break;
		case Mode::Sleep:
			{{ reg }}->CCCR |= FDCAN_CCCR_CSR;
			break;
		case Mode::TestExternalLoopback:
			{{ reg }}->CCCR |= FDCAN_CCCR_TEST;
			{{ reg }}->TEST = FDCAN_TEST_LBCK;
			break;
		case Mode::TestInternalLoopback:
			{{ reg }}->CCCR |= FDCAN_CCCR_TEST | FDCAN_CCCR_MON;
			{{ reg }}->TEST = FDCAN_TEST_LBCK;
			break;
	}
}


void
modm::platform::Fdcan{{ id }}::configureInterrupts(uint32_t interruptPriority)
{
%% if shared_irq_it0
	NVIC_SetPriority({{ shared_irq_it0 }}_IRQn, interruptPriority);
	NVIC_EnableIRQ({{ shared_irq_it0 }}_IRQn);
%% else
	NVIC_SetPriority({{ reg }}_IT0_IRQn, interruptPriority);
	NVIC_EnableIRQ({{ reg }}_IT0_IRQn);
%% endif

%% if shared_irq_it1
	NVIC_SetPriority({{ shared_irq_it1 }}_IRQn, interruptPriority);
	NVIC_EnableIRQ({{ shared_irq_it1 }}_IRQn);
%% else
	NVIC_SetPriority({{ reg }}_IT1_IRQn, interruptPriority);
	NVIC_EnableIRQ({{ reg }}_IT1_IRQn);
%% endif

	// enable both interrupts lines (0 and 1)
	{{ reg }}->ILE = FDCAN_ILE_EINT1 | FDCAN_ILE_EINT0;
	// assign receive interrupts to line 1

%% if target["family"] == "h7"
	{{ reg }}->ILS = (FDCAN_ILS_RF0NL | FDCAN_ILS_RF1NL);
%% else
	{{ reg }}->ILS = (FDCAN_ILS_RXFIFO0 | FDCAN_ILS_RXFIFO1);
%% endif

	{{ reg }}->IE = 0;
%% if options["buffer.tx"] > 0
	// enable transmission complete and fifo empty interrupt
	{{ reg }}->IE |= FDCAN_IE_TCE;
	// enable TX interrupts for all 3 buffers
	{{ reg }}->TXBTIE |= FDCAN_TXBTIE_TIE;
%% endif
%% if options["buffer.rx"] > 0
	// enable message receive interrupts for both RX FIFOs
	{{ reg }}->IE |= (FDCAN_IE_RF0NE | FDCAN_IE_RF1NE);
%% endif
}


void
modm::platform::Fdcan{{ id }}::setAutomaticRetransmission(bool retransmission)
{
	if (retransmission) {
		// Enable retransmission
		{{ reg }}->CCCR = ({{ reg }}->CCCR & ~FDCAN_CCCR_DAR);
	} else {
		// Disable retransmission
		{{ reg }}->CCCR = ({{ reg }}->CCCR | FDCAN_CCCR_DAR);
	}
}


bool
modm::platform::Fdcan{{ id }}::isMessageAvailable()
{
%% if options["buffer.rx"] > 0
	return rxQueue.isNotEmpty();
%% else
	return rxFifo0HasMessage() || rxFifo1HasMessage();
%% endif
}

bool
modm::platform::Fdcan{{ id }}::getMessage(can::Message& message, uint8_t *filter_id, uint16_t *timestamp)
{
%% if options["buffer.rx"] > 0
	if (rxQueue.isEmpty()) {
		// no message in the receive buffer
		return false;
	} else {
		auto& rxMessage = rxQueue.get();
		message = rxMessage.message;
		if (filter_id != nullptr) {
			(*filter_id) = rxMessage.filter_id;
		}
		if (timestamp != nullptr) {
			(*timestamp) = rxMessage.timestamp;
		}
		rxQueue.pop();
		{{ reg }}->ILE = FDCAN_ILE_EINT1 | FDCAN_ILE_EINT0; // reenable ISR, in case it was disabled due to rxQueue full
		return true;
	}
%% else
	if (rxFifo0HasMessage()) {
		readMsg(message, 0, filter_id, timestamp);
		releaseRxFifo0Message();
		return true;
	} else if (rxFifo1HasMessage()) {
		readMsg(message, 1, filter_id, timestamp);
		releaseRxFifo1Message();
		return true;
	}
	return false;
%% endif
}

bool
modm::platform::Fdcan{{ id }}::isReadyToSend()
{
%% if options["buffer.tx"] > 0
	return txQueue.isNotFull();
%% else
	return isHardwareTxQueueFull();
%% endif
}

bool
modm::platform::Fdcan{{ id }}::sendMessage(const can::Message& message)
{
%% if options["buffer.tx"] > 0
	/* Disable CAN interrupts to prevent race condition:
	 * sendMsg() could be called concurrently from the TX interrupt and
	 * simultaneously access the same TX buffer.
	 * isHardwareTxQueueFull() must be checked while interrupts are off to
	 * prevent a "time-of-check to time-of-use" bug. */
	struct Lock
	{
		const uint32_t flags;
		/* An edge case could occur where the RX interrupt gets disabled
		 * in the RX handler when the queue is full between reading ILE and
		 * writing ILE = 0. This will invoke the RX handler once
		 * after sendMessage() but not cause any further issues. */
		Lock() : flags({{ reg }}->ILE) { {{ reg }}->ILE = 0; }
		~Lock() { {{ reg }}->ILE = flags; }
	} lock;
%% endif

	if (isHardwareTxQueueFull()) {
%% if options["buffer.tx"] > 0
		if (txQueue.isFull()) {
			return false;
		}
		txQueue.push(message);
		return true;
%% else
		return false;
%% endif
	} else {
		return sendMsg(message);
	}
}

modm::platform::Fdcan{{ id }}::BusState
modm::platform::Fdcan{{ id }}::getBusState()
{
	if ({{ reg }}->PSR & FDCAN_PSR_BO) {
		return BusState::Off;
	}
	else if ({{ reg }}->PSR & FDCAN_PSR_EP) {
		return BusState::ErrorPassive;
	}
	else if ({{ reg }}->PSR & FDCAN_PSR_EW) {
		return BusState::ErrorWarning;
	}
	else {
		return BusState::Connected;
	}
}


bool
modm::platform::Fdcan{{ id }}::setStandardFilter(
	uint8_t standardIndex, FilterConfig config,
	modm::can::StandardIdentifier id,
	modm::can::StandardMask mask)
{
	if (standardIndex >= MessageRam::Config.filterCountStandard) {
		return false;
	}

	EnterInitMode init;

	MessageRam::setStandardFilter(standardIndex,
		MessageRam::FilterType::Classic,
		config, uint16_t(id), uint16_t(mask));

	return true;
}


bool
modm::platform::Fdcan{{ id }}::setStandardFilter(
	uint8_t standardIndex, FilterConfig config,
	modm::can::StandardIdentifier id0,
	modm::can::StandardIdentifier id1)
{
	if (standardIndex >= MessageRam::Config.filterCountStandard) {
		return false;
	}

	EnterInitMode init;

	MessageRam::setStandardFilter(standardIndex,
		MessageRam::FilterType::Dual,
		config, uint16_t(id0), uint16_t(id1));

	return true;
}


bool
modm::platform::Fdcan{{ id }}::setStandardRangeFilter(
	uint8_t standardIndex, FilterConfig config,
	modm::can::StandardIdentifier first,
	modm::can::StandardIdentifier last)
{
	if (standardIndex >= MessageRam::Config.filterCountStandard) {
		return false;
	}

	EnterInitMode init;

	MessageRam::setStandardFilter(standardIndex,
		MessageRam::FilterType::Range,
		config, uint16_t(first), uint16_t(last));

	return true;
}


bool
modm::platform::Fdcan{{ id }}::setExtendedFilter(
	uint8_t extendedIndex, FilterConfig config,
	modm::can::ExtendedIdentifier id,
	modm::can::ExtendedMask mask)
{
	if (extendedIndex >= MessageRam::Config.filterCountExtended) {
		return false;
	}

	EnterInitMode init;

	MessageRam::setExtendedFilter0(extendedIndex,
		config, uint32_t(id));
	MessageRam::setExtendedFilter1(extendedIndex,
		MessageRam::FilterType::Classic, uint32_t(mask));

	return true;
}


bool
modm::platform::Fdcan{{ id }}::setExtendedFilter(
	uint8_t extendedIndex, FilterConfig config,
	modm::can::ExtendedIdentifier id0,
	modm::can::ExtendedIdentifier id1)
{
	if (extendedIndex >= MessageRam::Config.filterCountExtended) {
		return false;
	}

	EnterInitMode init;

	MessageRam::setExtendedFilter0(extendedIndex,
		config, uint32_t(id0));
	MessageRam::setExtendedFilter1(extendedIndex,
		MessageRam::FilterType::Dual, uint32_t(id1));

	return true;
}


bool
modm::platform::Fdcan{{ id }}::setExtendedRangeFilter(
	uint8_t extendedIndex, FilterConfig config,
	modm::can::ExtendedIdentifier first,
	modm::can::ExtendedIdentifier last)
{
	if (extendedIndex >= MessageRam::Config.filterCountExtended) {
		return false;
	}

	EnterInitMode init;

	MessageRam::setExtendedFilter0(extendedIndex,
		config, uint32_t(first));
	MessageRam::setExtendedFilter1(extendedIndex,
		MessageRam::FilterType::Range, uint32_t(last));

	return true;
}


void
modm::platform::Fdcan{{ id }}::clearStandardFilters()
{
	EnterInitMode init;
	for (unsigned i = 0; i < MessageRam::Config.filterCountStandard; ++i) {
		MessageRam::setStandardFilterDisabled(i);
	}
}


void
modm::platform::Fdcan{{ id }}::clearExtendedFilters()
{
	EnterInitMode init;
	for (unsigned i = 0; i < MessageRam::Config.filterCountExtended; ++i) {
		MessageRam::setExtendedFilterDisabled(i);
	}
}
