// Seed: 3791197880
module module_0 (
    output wor id_0,
    output wire id_1,
    input supply1 id_2
);
  wire id_4;
  wire id_5;
  id_6(
      .id_0(id_5), .id_1(1'b0), .id_2(1), .id_3(id_2), .id_4(1)
  );
  wire id_9;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    output tri0  id_2,
    output uwire id_3,
    input  uwire id_4
);
  wor id_6, id_7;
  wire id_8;
  assign id_6 = 1'd0;
  module_0(
      id_2, id_0, id_4
  );
endmodule
