INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_4/lab_project_4.srcs/sources_1/imports/hdl/prime_design_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prime_design_wrapper'
