INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1 opened at Tue Mar 05 12:58:53 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.106 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.153 sec.
Command     ap_source done; 0.153 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.286 sec.
Execute   set_part xa7z030fbv484-1i -tool vivado 
Execute     add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute       get_default_platform 
Execute       license_isbetapart xa7z030 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/azynq/azynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'img_conv_5x5.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling img_conv_5x5.c as C
Execute       get_default_platform 
Execute       is_encrypted img_conv_5x5.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "G:/Vivadoshizzle/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "img_conv_5x5.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "G:/Vivadoshizzle/Vivado/2018.3/common/technology/autopilot" -I "G:/Vivadoshizzle/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c" 
INFO-FLOW: exec G:/Vivadoshizzle/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain G:/Vivadoshizzle/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E img_conv_5x5.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I G:/Vivadoshizzle/Vivado/2018.3/common/technology/autopilot -I G:/Vivadoshizzle/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c
Command       clang done; 2.85 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c std=gnu89 
INFO-FLOW: exec G:/Vivadoshizzle/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 1.698 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c  -fno-limit-debug-info -gcc-toolchain "G:/Vivadoshizzle/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "G:/Vivadoshizzle/Vivado/2018.3/common/technology/autopilot" -I "G:/Vivadoshizzle/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c"  -o "C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec G:/Vivadoshizzle/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain G:/Vivadoshizzle/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I G:/Vivadoshizzle/Vivado/2018.3/common/technology/autopilot -I G:/Vivadoshizzle/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c -o C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/useless.bc
Command       clang done; 1.841 sec.
INFO-FLOW: Done: GCC PP time: 6.4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c std=gnu89 -directive=C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec G:/Vivadoshizzle/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.112 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c std=gnu89 -directive=C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec G:/Vivadoshizzle/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.102 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr G:/Vivadoshizzle/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/xilinx-dataflow-lawyer.img_conv_5x5.pp.0.c.diag.yml C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/xilinx-dataflow-lawyer.img_conv_5x5.pp.0.c.out.log 2> C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/xilinx-dataflow-lawyer.img_conv_5x5.pp.0.c.err.log 
Command       ap_eval done; 1.109 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr G:/Vivadoshizzle/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/tidy-3.1.img_conv_5x5.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/tidy-3.1.img_conv_5x5.pp.0.c.out.log 2> C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/tidy-3.1.img_conv_5x5.pp.0.c.err.log 
Command         ap_eval done; 0.33 sec.
Execute         ap_eval exec -ignorestderr G:/Vivadoshizzle/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/xilinx-legacy-rewriter.img_conv_5x5.pp.0.c.out.log 2> C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/xilinx-legacy-rewriter.img_conv_5x5.pp.0.c.err.log 
Command         ap_eval done; 1.274 sec.
Command       tidy_31 done; 1.632 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pragma.1.c std=gnu89 
INFO-FLOW: exec G:/Vivadoshizzle/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.134 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pragma.2.c  -fno-limit-debug-info -gcc-toolchain G:/Vivadoshizzle/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "G:/Vivadoshizzle/Vivado/2018.3/common/technology/autopilot" -I "G:/Vivadoshizzle/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.bc" 
INFO-FLOW: exec G:/Vivadoshizzle/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain G:/Vivadoshizzle/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I G:/Vivadoshizzle/Vivado/2018.3/common/technology/autopilot -I G:/Vivadoshizzle/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.bc
Command       clang done; 1.132 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/img_conv_5x5.g.bc -hls-opt -except-internalize img_conv_5x5 -LG:/Vivadoshizzle/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1/.autopilot/db/a.g 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/Assignment/solution1 opened at Tue Mar 05 12:59:59 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.104 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.148 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.151 sec.
Command     ap_source done; 0.151 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.268 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.395 sec.
Command ap_source done; error code: 1; 0.673 sec.
Execute cleanup_all 
