#           time             counts unit events
     0.050097281         72,610,813      mem_inst_retired.any                                          (35.57%)
     0.050097281         51,420,368      branch-instructions                                           (35.58%)
     0.050097281            746,563      branch-misses             #    1.45% of all branches          (35.58%)
     0.050097281        272,566,074      instructions              #    2.12  insn per cycle           (43.64%)
     0.050097281        128,433,419      cycles                                                        (43.64%)
     0.050097281            284,418      L1-icache-load-misses                                         (40.25%)
     0.050097281         55,854,058      L1-dcache-loads                                               (40.25%)
     0.050097281            528,402      L1-dcache-load-misses     #    0.95% of all L1-dcache accesses  (40.27%)
     0.050097281             97,435      L2-loads                                                      (32.22%)
     0.050097281             19,546      L2-load-misses            #    3.66% of all LL-cache accesses  (32.21%)
     0.050097281            969,445      LLC-loads                                                     (32.20%)
     0.050097281            423,308      LLC-load-misses           #   79.35% of all LL-cache accesses  (32.20%)
     0.100635658         68,696,990      mem_inst_retired.any                                          (35.54%)
     0.100635658         40,986,140      branch-instructions                                           (36.67%)
     0.100635658          1,159,111      branch-misses             #    2.83% of all branches          (36.68%)
     0.100635658        154,401,832      instructions              #    1.18  insn per cycle           (44.60%)
     0.100635658        130,701,248      cycles                                                        (44.60%)
     0.100635658             32,755      L1-icache-load-misses                                         (40.74%)
     0.100635658         49,620,822      L1-dcache-loads                                               (39.56%)
     0.100635658          8,819,381      L1-dcache-load-misses     #   17.77% of all L1-dcache accesses  (39.57%)
     0.100635658          4,047,898      L2-loads                                                      (31.66%)
     0.100635658            256,061      L2-load-misses            #    6.13% of all LL-cache accesses  (31.66%)
     0.100635658          4,301,443      LLC-loads                                                     (31.66%)
     0.100635658            436,007      LLC-load-misses           #   10.44% of all LL-cache accesses  (31.66%)
     0.150968322         68,800,202      mem_inst_retired.any                                          (31.77%)
     0.150968322         40,258,796      branch-instructions                                           (36.41%)
     0.150968322          1,414,698      branch-misses             #    3.51% of all branches          (36.40%)
     0.150968322        153,330,954      instructions              #    1.18  insn per cycle           (44.35%)
     0.150968322        130,192,207      cycles                                                        (44.35%)
     0.150968322             25,625      L1-icache-load-misses                                         (44.37%)
     0.150968322         56,465,913      L1-dcache-loads                                               (39.75%)
     0.150968322          9,935,606      L1-dcache-load-misses     #   17.60% of all L1-dcache accesses  (39.75%)
     0.150968322          4,861,355      L2-loads                                                      (31.80%)
     0.150968322            214,302      L2-load-misses            #    4.44% of all LL-cache accesses  (31.80%)
     0.150968322          4,795,007      LLC-loads                                                     (31.81%)
     0.150968322            278,979      LLC-load-misses           #    5.78% of all LL-cache accesses  (31.80%)
     0.201296073         69,740,377      mem_inst_retired.any                                          (31.79%)
     0.201296073         41,573,327      branch-instructions                                           (33.95%)
     0.201296073          1,592,363      branch-misses             #    3.83% of all branches          (36.41%)
     0.201296073        154,136,270      instructions              #    1.18  insn per cycle           (44.36%)
     0.201296073        130,282,739      cycles                                                        (44.36%)
     0.201296073             13,896      L1-icache-load-misses                                         (44.36%)
     0.201296073         53,068,127      L1-dcache-loads                                               (42.22%)
     0.201296073          9,620,815      L1-dcache-load-misses     #   18.13% of all L1-dcache accesses  (39.74%)
     0.201296073          4,680,021      L2-loads                                                      (31.79%)
     0.201296073            197,951      L2-load-misses            #    4.17% of all LL-cache accesses  (31.79%)
     0.201296073          4,811,999      LLC-loads                                                     (31.79%)
     0.201296073            185,394      LLC-load-misses           #    3.91% of all LL-cache accesses  (31.79%)
     0.251643044         62,147,652      mem_inst_retired.any                                          (31.77%)
     0.251643044         37,502,638      branch-instructions                                           (31.78%)
     0.251643044          1,342,745      branch-misses             #    3.58% of all branches          (36.44%)
     0.251643044        147,005,157      instructions              #    1.13  insn per cycle           (44.39%)
     0.251643044        130,260,460      cycles                                                        (44.39%)
     0.251643044             19,460      L1-icache-load-misses                                         (44.40%)
     0.251643044         53,875,388      L1-dcache-loads                                               (44.40%)
     0.251643044         10,726,354      L1-dcache-load-misses     #   19.91% of all L1-dcache accesses  (39.73%)
     0.251643044          5,442,569      L2-loads                                                      (31.78%)
     0.251643044            568,834      L2-load-misses            #   10.55% of all LL-cache accesses  (31.77%)
     0.251643044          5,342,068      LLC-loads                                                     (31.77%)
     0.251643044            579,176      LLC-load-misses           #   10.74% of all LL-cache accesses  (31.77%)
     0.301985049         61,581,829      mem_inst_retired.any                                          (31.78%)
     0.301985049         37,380,730      branch-instructions                                           (31.78%)
     0.301985049          1,494,002      branch-misses             #    4.00% of all branches          (32.60%)
     0.301985049        140,395,098      instructions              #    1.08  insn per cycle           (44.38%)
     0.301985049        130,190,049      cycles                                                        (44.38%)
     0.301985049             17,281      L1-icache-load-misses                                         (44.38%)
     0.301985049         51,730,409      L1-dcache-loads                                               (44.38%)
     0.301985049          9,870,530      L1-dcache-load-misses     #   19.08% of all L1-dcache accesses  (43.59%)
     0.301985049          4,913,357      L2-loads                                                      (31.79%)
     0.301985049            485,291      L2-load-misses            #   10.01% of all LL-cache accesses  (31.79%)
     0.301985049          4,785,420      LLC-loads                                                     (31.78%)
     0.301985049            482,278      LLC-load-misses           #    9.95% of all LL-cache accesses  (31.78%)
     0.352300510         61,032,162      mem_inst_retired.any                                          (31.80%)
     0.352300510         36,654,527      branch-instructions                                           (31.80%)
     0.352300510          1,686,775      branch-misses             #    4.60% of all branches          (31.80%)
     0.352300510        136,818,599      instructions              #    1.05  insn per cycle           (43.86%)
     0.352300510        130,150,853      cycles                                                        (44.35%)
     0.352300510             18,547      L1-icache-load-misses                                         (44.35%)
     0.352300510         48,743,484      L1-dcache-loads                                               (44.35%)
     0.352300510          9,122,633      L1-dcache-load-misses     #   18.72% of all L1-dcache accesses  (44.35%)
     0.352300510          4,660,133      L2-loads                                                      (31.80%)
     0.352300510            410,168      L2-load-misses            #    8.92% of all LL-cache accesses  (31.80%)
     0.352300510          4,540,779      LLC-loads                                                     (31.80%)
     0.352300510            411,772      LLC-load-misses           #    8.95% of all LL-cache accesses  (31.80%)
     0.402627193         54,752,460      mem_inst_retired.any                                          (31.79%)
     0.402627193         34,058,755      branch-instructions                                           (31.79%)
     0.402627193          1,848,245      branch-misses             #    5.43% of all branches          (31.79%)
     0.402627193        128,320,783      instructions              #    0.99  insn per cycle           (39.74%)
     0.402627193        130,228,678      cycles                                                        (44.37%)
     0.402627193             15,153      L1-icache-load-misses                                         (44.37%)
     0.402627193         45,695,162      L1-dcache-loads                                               (44.37%)
     0.402627193          8,159,014      L1-dcache-load-misses     #   17.86% of all L1-dcache accesses  (44.37%)
     0.402627193          3,827,922      L2-loads                                                      (31.79%)
     0.402627193            371,369      L2-load-misses            #    9.73% of all LL-cache accesses  (31.79%)
     0.402627193          3,806,256      LLC-loads                                                     (31.79%)
     0.402627193            379,441      LLC-load-misses           #    9.94% of all LL-cache accesses  (31.79%)
     0.452937908         55,053,004      mem_inst_retired.any                                          (31.80%)
     0.452937908         34,661,543      branch-instructions                                           (31.80%)
     0.452937908          2,005,473      branch-misses             #    5.79% of all branches          (31.80%)
     0.452937908        129,756,137      instructions              #    1.00  insn per cycle           (39.75%)
     0.452937908        130,231,627      cycles                                                        (42.59%)
     0.452937908             13,182      L1-icache-load-misses                                         (44.35%)
     0.452937908         45,147,735      L1-dcache-loads                                               (44.35%)
     0.452937908          7,767,480      L1-dcache-load-misses     #   17.20% of all L1-dcache accesses  (44.35%)
     0.452937908          3,692,257      L2-loads                                                      (33.58%)
     0.452937908            315,648      L2-load-misses            #    8.67% of all LL-cache accesses  (31.80%)
     0.452937908          3,587,127      LLC-loads                                                     (31.80%)
     0.452937908            314,771      LLC-load-misses           #    8.65% of all LL-cache accesses  (31.80%)
     0.503249741         55,879,261      mem_inst_retired.any                                          (31.80%)
     0.503249741         34,481,129      branch-instructions                                           (31.80%)
     0.503249741          2,035,095      branch-misses             #    5.90% of all branches          (31.80%)
     0.503249741        124,274,832      instructions              #    0.95  insn per cycle           (39.74%)
     0.503249741        130,231,883      cycles                                                        (39.74%)
     0.503249741             11,695      L1-icache-load-misses                                         (44.35%)
     0.503249741         43,394,665      L1-dcache-loads                                               (44.35%)
     0.503249741          7,494,016      L1-dcache-load-misses     #   17.27% of all L1-dcache accesses  (44.35%)
     0.503249741          3,571,852      L2-loads                                                      (36.41%)
     0.503249741            127,709      L2-load-misses            #    3.61% of all LL-cache accesses  (31.80%)
     0.503249741          3,499,016      LLC-loads                                                     (31.80%)
     0.503249741            134,297      LLC-load-misses           #    3.80% of all LL-cache accesses  (31.80%)
     0.553581007         54,022,472      mem_inst_retired.any                                          (31.79%)
     0.553581007         34,289,437      branch-instructions                                           (31.79%)
     0.553581007          2,050,503      branch-misses             #    5.98% of all branches          (31.80%)
     0.553581007        124,942,775      instructions              #    0.96  insn per cycle           (39.74%)
     0.553581007        130,234,998      cycles                                                        (39.74%)
     0.553581007             20,652      L1-icache-load-misses                                         (41.33%)
     0.553581007         41,170,956      L1-dcache-loads                                               (44.36%)
     0.553581007          6,915,270      L1-dcache-load-misses     #   16.80% of all L1-dcache accesses  (44.36%)
     0.553581007          3,367,738      L2-loads                                                      (36.41%)
     0.553581007            285,266      L2-load-misses            #    8.27% of all LL-cache accesses  (34.84%)
     0.553581007          3,531,402      LLC-loads                                                     (31.79%)
     0.553581007            238,702      LLC-load-misses           #    6.92% of all LL-cache accesses  (31.79%)
     0.603922309         51,641,321      mem_inst_retired.any                                          (31.79%)
     0.603922309         31,254,231      branch-instructions                                           (31.79%)
     0.603922309          1,901,738      branch-misses             #    6.08% of all branches          (31.78%)
     0.603922309        108,877,973      instructions              #    0.84  insn per cycle           (39.72%)
     0.603922309        130,211,997      cycles                                                        (39.72%)
     0.603922309             36,764      L1-icache-load-misses                                         (39.72%)
     0.603922309         37,743,983      L1-dcache-loads                                               (44.38%)
     0.603922309          6,648,068      L1-dcache-load-misses     #   17.61% of all L1-dcache accesses  (44.38%)
     0.603922309          3,211,969      L2-loads                                                      (36.44%)
     0.603922309            318,136      L2-load-misses            #    9.98% of all LL-cache accesses  (36.44%)
     0.603922309          3,162,236      LLC-loads                                                     (31.78%)
     0.603922309            296,665      LLC-load-misses           #    9.31% of all LL-cache accesses  (31.78%)
     0.654259578         51,052,334      mem_inst_retired.any                                          (31.79%)
     0.654259578         31,792,272      branch-instructions                                           (31.79%)
     0.654259578          1,979,193      branch-misses             #    6.23% of all branches          (31.79%)
     0.654259578        112,936,233      instructions              #    0.87  insn per cycle           (39.73%)
     0.654259578        130,205,937      cycles                                                        (39.73%)
     0.654259578             16,106      L1-icache-load-misses                                         (39.73%)
     0.654259578         37,811,269      L1-dcache-loads                                               (39.98%)
     0.654259578          6,626,698      L1-dcache-load-misses     #   17.53% of all L1-dcache accesses  (44.37%)
     0.654259578          3,307,969      L2-loads                                                      (36.43%)
     0.654259578            317,132      L2-load-misses            #    9.74% of all LL-cache accesses  (36.43%)
     0.654259578          3,203,741      LLC-loads                                                     (36.19%)
     0.654259578            348,814      LLC-load-misses           #   10.71% of all LL-cache accesses  (31.79%)
     0.704593127         50,494,796      mem_inst_retired.any                                          (31.79%)
     0.704593127         31,970,241      branch-instructions                                           (31.79%)
     0.704593127          1,993,304      branch-misses             #    6.23% of all branches          (31.79%)
     0.704593127        117,225,857      instructions              #    0.90  insn per cycle           (39.74%)
     0.704593127        130,186,991      cycles                                                        (39.73%)
     0.704593127             20,326      L1-icache-load-misses                                         (39.74%)
     0.704593127         39,502,281      L1-dcache-loads                                               (39.74%)
     0.704593127          6,707,750      L1-dcache-load-misses     #   16.98% of all L1-dcache accesses  (43.29%)
     0.704593127          3,134,793      L2-loads                                                      (36.42%)
     0.704593127            339,527      L2-load-misses            #   10.79% of all LL-cache accesses  (36.42%)
     0.704593127          3,157,059      LLC-loads                                                     (36.42%)
     0.704593127            344,614      LLC-load-misses           #   10.95% of all LL-cache accesses  (32.88%)
     0.754909312         50,071,313      mem_inst_retired.any                                          (31.79%)
     0.754909312         31,722,377      branch-instructions                                           (31.80%)
     0.754909312          2,063,306      branch-misses             #    6.50% of all branches          (31.80%)
     0.754909312        120,179,731      instructions              #    0.92  insn per cycle           (39.75%)
     0.754909312        130,193,093      cycles                                                        (39.75%)
     0.754909312             11,898      L1-icache-load-misses                                         (39.75%)
     0.754909312         40,989,562      L1-dcache-loads                                               (39.75%)
     0.754909312          6,945,373      L1-dcache-load-misses     #   16.94% of all L1-dcache accesses  (39.75%)
     0.754909312          3,232,175      L2-loads                                                      (36.41%)
     0.754909312            287,298      L2-load-misses            #    9.02% of all LL-cache accesses  (36.40%)
     0.754909312          3,136,108      LLC-loads                                                     (36.40%)
     0.754909312            306,565      LLC-load-misses           #    9.63% of all LL-cache accesses  (36.40%)
     0.805227937         52,610,166      mem_inst_retired.any                                          (34.12%)
     0.805227937         33,454,229      branch-instructions                                           (31.80%)
     0.805227937          2,082,377      branch-misses             #    6.22% of all branches          (31.80%)
     0.805227937        122,609,854      instructions              #    0.94  insn per cycle           (39.74%)
     0.805227937        130,228,289      cycles                                                        (39.74%)
     0.805227937             15,316      L1-icache-load-misses                                         (39.74%)
     0.805227937         41,751,124      L1-dcache-loads                                               (39.74%)
     0.805227937          7,213,279      L1-dcache-load-misses     #   17.28% of all L1-dcache accesses  (39.74%)
     0.805227937          3,462,296      L2-loads                                                      (34.06%)
     0.805227937            245,158      L2-load-misses            #    7.04% of all LL-cache accesses  (36.41%)
     0.805227937          3,505,751      LLC-loads                                                     (36.41%)
     0.805227937            263,460      LLC-load-misses           #    7.56% of all LL-cache accesses  (36.41%)
     0.855556578         53,690,558      mem_inst_retired.any                                          (36.42%)
     0.855556578         33,637,147      branch-instructions                                           (31.79%)
     0.855556578          2,141,680      branch-misses             #    6.37% of all branches          (31.79%)
     0.855556578        124,504,213      instructions              #    0.96  insn per cycle           (39.74%)
     0.855556578        130,289,027      cycles                                                        (39.74%)
     0.855556578             10,232      L1-icache-load-misses                                         (39.74%)
     0.855556578         43,176,774      L1-dcache-loads                                               (39.74%)
     0.855556578          7,374,042      L1-dcache-load-misses     #   17.08% of all L1-dcache accesses  (39.74%)
     0.855556578          3,463,991      L2-loads                                                      (31.79%)
     0.855556578            108,536      L2-load-misses            #    3.16% of all LL-cache accesses  (36.42%)
     0.855556578          3,395,109      LLC-loads                                                     (36.42%)
     0.855556578            159,543      LLC-load-misses           #    4.65% of all LL-cache accesses  (36.42%)
     0.905889879         54,116,098      mem_inst_retired.any                                          (36.42%)
     0.905889879         34,125,059      branch-instructions                                           (35.44%)
     0.905889879          2,157,128      branch-misses             #    6.32% of all branches          (31.79%)
     0.905889879        125,766,055      instructions              #    0.97  insn per cycle           (39.74%)
     0.905889879        130,326,641      cycles                                                        (39.74%)
     0.905889879             16,615      L1-icache-load-misses                                         (39.74%)
     0.905889879         41,816,911      L1-dcache-loads                                               (39.73%)
     0.905889879          7,247,730      L1-dcache-load-misses     #   17.33% of all L1-dcache accesses  (39.73%)
     0.905889879          3,479,264      L2-loads                                                      (31.78%)
     0.905889879            224,505      L2-load-misses            #    6.49% of all LL-cache accesses  (32.76%)
     0.905889879          3,435,731      LLC-loads                                                     (36.42%)
     0.905889879            153,824      LLC-load-misses           #    4.45% of all LL-cache accesses  (36.43%)
     0.956204108         49,467,630      mem_inst_retired.any                                          (36.41%)
     0.956204108         31,627,481      branch-instructions                                           (36.41%)
     0.956204108          2,098,785      branch-misses             #    6.64% of all branches          (32.11%)
     0.956204108        120,090,810      instructions              #    0.92  insn per cycle           (40.06%)
     0.956204108        130,194,817      cycles                                                        (39.76%)
     0.956204108             12,829      L1-icache-load-misses                                         (39.76%)
     0.956204108         39,587,536      L1-dcache-loads                                               (39.76%)
     0.956204108          6,591,964      L1-dcache-load-misses     #   16.65% of all L1-dcache accesses  (39.76%)
     0.956204108          2,766,384      L2-loads                                                      (31.78%)
     0.956204108            253,374      L2-load-misses            #    9.40% of all LL-cache accesses  (31.78%)
     0.956204108          2,624,566      LLC-loads                                                     (36.07%)
     0.956204108            225,088      LLC-load-misses           #    8.35% of all LL-cache accesses  (36.39%)
     1.006531960         50,413,705      mem_inst_retired.any                                          (36.42%)
     1.006531960         31,886,739      branch-instructions                                           (36.42%)
     1.006531960          2,121,316      branch-misses             #    6.65% of all branches          (36.42%)
     1.006531960        117,006,628      instructions              #    0.90  insn per cycle           (44.37%)
     1.006531960        130,256,351      cycles                                                        (39.74%)
     1.006531960             14,831      L1-icache-load-misses                                         (39.74%)
     1.006531960         41,163,845      L1-dcache-loads                                               (39.74%)
     1.006531960          6,587,883      L1-dcache-load-misses     #   16.00% of all L1-dcache accesses  (39.74%)
     1.006531960          2,875,356      L2-loads                                                      (31.79%)
     1.006531960            252,620      L2-load-misses            #    8.79% of all LL-cache accesses  (31.79%)
     1.006531960          2,869,988      LLC-loads                                                     (31.79%)
     1.006531960            254,760      LLC-load-misses           #    8.87% of all LL-cache accesses  (36.42%)
     1.056847284         51,163,206      mem_inst_retired.any                                          (36.40%)
     1.056847284         32,881,037      branch-instructions                                           (36.40%)
     1.056847284          2,135,754      branch-misses             #    6.50% of all branches          (36.40%)
     1.056847284        120,817,939      instructions              #    0.93  insn per cycle           (44.35%)
     1.056847284        130,182,440      cycles                                                        (41.34%)
     1.056847284             11,957      L1-icache-load-misses                                         (39.75%)
     1.056847284         40,115,437      L1-dcache-loads                                               (39.75%)
     1.056847284          6,828,385      L1-dcache-load-misses     #   17.02% of all L1-dcache accesses  (39.75%)
     1.056847284          3,331,436      L2-loads                                                      (31.80%)
     1.056847284            240,884      L2-load-misses            #    7.15% of all LL-cache accesses  (31.80%)
     1.056847284          3,408,264      LLC-loads                                                     (31.80%)
     1.056847284            226,489      LLC-load-misses           #    6.72% of all LL-cache accesses  (34.80%)
     1.107162178         53,320,912      mem_inst_retired.any                                          (36.40%)
     1.107162178         33,447,546      branch-instructions                                           (36.40%)
     1.107162178          2,186,821      branch-misses             #    6.54% of all branches          (36.40%)
     1.107162178        120,928,419      instructions              #    0.93  insn per cycle           (44.35%)
     1.107162178        130,273,033      cycles                                                        (44.35%)
     1.107162178             11,663      L1-icache-load-misses                                         (39.75%)
     1.107162178         40,734,439      L1-dcache-loads                                               (39.75%)
     1.107162178          7,439,778      L1-dcache-load-misses     #   18.26% of all L1-dcache accesses  (39.75%)
     1.107162178          3,561,908      L2-loads                                                      (31.80%)
     1.107162178            142,491      L2-load-misses            #    3.94% of all LL-cache accesses  (31.80%)
     1.107162178          3,669,024      LLC-loads                                                     (31.80%)
     1.107162178             75,316      LLC-load-misses           #    2.08% of all LL-cache accesses  (31.80%)
     1.157488287         51,956,674      mem_inst_retired.any                                          (33.56%)
     1.157488287         32,884,105      branch-instructions                                           (36.40%)
     1.157488287          2,149,197      branch-misses             #    6.54% of all branches          (36.40%)
     1.157488287        121,986,011      instructions              #    0.94  insn per cycle           (44.35%)
     1.157488287        130,228,770      cycles                                                        (44.35%)
     1.157488287             10,765      L1-icache-load-misses                                         (42.62%)
     1.157488287         41,448,704      L1-dcache-loads                                               (39.75%)
     1.157488287          7,390,109      L1-dcache-load-misses     #   17.83% of all L1-dcache accesses  (39.75%)
     1.157488287          3,526,249      L2-loads                                                      (31.80%)
     1.157488287            170,607      L2-load-misses            #    4.81% of all LL-cache accesses  (31.80%)
     1.157488287          3,572,507      LLC-loads                                                     (31.80%)
     1.157488287            147,892      LLC-load-misses           #    4.17% of all LL-cache accesses  (31.80%)
     1.207806668         50,553,193      mem_inst_retired.any                                          (31.79%)
     1.207806668         32,176,852      branch-instructions                                           (36.42%)
     1.207806668          2,145,977      branch-misses             #    6.67% of all branches          (36.42%)
     1.207806668        119,272,174      instructions              #    0.92  insn per cycle           (44.36%)
     1.207806668        130,314,109      cycles                                                        (44.36%)
     1.207806668              9,743      L1-icache-load-misses                                         (44.37%)
     1.207806668         41,518,753      L1-dcache-loads                                               (39.74%)
     1.207806668          7,495,224      L1-dcache-load-misses     #   18.05% of all L1-dcache accesses  (39.74%)
     1.207806668          3,368,435      L2-loads                                                      (31.79%)
     1.207806668            194,998      L2-load-misses            #    5.74% of all LL-cache accesses  (31.79%)
     1.207806668          3,428,602      LLC-loads                                                     (31.79%)
     1.207806668            227,214      LLC-load-misses           #    6.69% of all LL-cache accesses  (31.79%)
     1.258136836         52,454,834      mem_inst_retired.any                                          (31.80%)
     1.258136836         32,797,773      branch-instructions                                           (32.27%)
     1.258136836          2,143,912      branch-misses             #    6.54% of all branches          (36.40%)
     1.258136836        118,652,954      instructions              #    0.91  insn per cycle           (44.35%)
     1.258136836        130,229,463      cycles                                                        (44.35%)
     1.258136836             13,750      L1-icache-load-misses                                         (44.35%)
     1.258136836         39,949,498      L1-dcache-loads                                               (43.90%)
     1.258136836          7,188,245      L1-dcache-load-misses     #   17.99% of all L1-dcache accesses  (39.75%)
     1.258136836          3,318,324      L2-loads                                                      (31.80%)
     1.258136836            242,147      L2-load-misses            #    7.31% of all LL-cache accesses  (31.80%)
     1.258136836          3,309,190      LLC-loads                                                     (31.80%)
     1.258136836            244,635      LLC-load-misses           #    7.38% of all LL-cache accesses  (31.80%)
#           time             counts unit events
     1.308470774         50,248,835      mem_inst_retired.any                                          (31.79%)
     1.308470774         31,917,665      branch-instructions                                           (31.79%)
     1.308470774          2,168,867      branch-misses             #    6.80% of all branches          (35.60%)
     1.308470774        119,268,658      instructions              #    0.92  insn per cycle           (44.37%)
     1.308470774        130,264,293      cycles                                                        (44.37%)
     1.308470774             13,584      L1-icache-load-misses                                         (44.37%)
     1.308470774         41,597,886      L1-dcache-loads                                               (44.37%)
     1.308470774          7,058,083      L1-dcache-load-misses     #   16.97% of all L1-dcache accesses  (40.58%)
     1.308470774          3,305,306      L2-loads                                                      (31.79%)
     1.308470774            248,338      L2-load-misses            #    7.53% of all LL-cache accesses  (31.79%)
     1.308470774          3,292,337      LLC-loads                                                     (31.79%)
     1.308470774            235,446      LLC-load-misses           #    7.14% of all LL-cache accesses  (31.79%)
     1.358794286         50,989,639      mem_inst_retired.any                                          (31.80%)
     1.358794286         32,752,668      branch-instructions                                           (31.80%)
     1.358794286          2,237,592      branch-misses             #    6.83% of all branches          (31.80%)
     1.358794286        118,804,549      instructions              #    0.91  insn per cycle           (44.37%)
     1.358794286        130,313,511      cycles                                                        (44.37%)
     1.358794286              9,718      L1-icache-load-misses                                         (44.37%)
     1.358794286         41,494,768      L1-dcache-loads                                               (44.37%)
     1.358794286          7,120,345      L1-dcache-load-misses     #   17.16% of all L1-dcache accesses  (44.35%)
     1.358794286          3,251,869      L2-loads                                                      (31.78%)
     1.358794286             71,079      L2-load-misses            #    2.16% of all LL-cache accesses  (31.78%)
     1.358794286          3,319,204      LLC-loads                                                     (31.78%)
     1.358794286             59,379      LLC-load-misses           #    1.81% of all LL-cache accesses  (31.80%)
     1.409105274         51,031,280      mem_inst_retired.any                                          (31.80%)
     1.409105274         32,456,519      branch-instructions                                           (31.80%)
     1.409105274          2,181,183      branch-misses             #    6.72% of all branches          (31.80%)
     1.409105274        116,219,315      instructions              #    0.89  insn per cycle           (42.25%)
     1.409105274        130,269,297      cycles                                                        (44.34%)
     1.409105274              8,785      L1-icache-load-misses                                         (44.35%)
     1.409105274         40,435,897      L1-dcache-loads                                               (44.35%)
     1.409105274          7,483,719      L1-dcache-load-misses     #   18.51% of all L1-dcache accesses  (44.35%)
     1.409105274          3,512,331      L2-loads                                                      (31.81%)
     1.409105274             75,916      L2-load-misses            #    2.18% of all LL-cache accesses  (31.81%)
     1.409105274          3,455,448      LLC-loads                                                     (31.80%)
     1.409105274             99,432      LLC-load-misses           #    2.85% of all LL-cache accesses  (31.80%)
     1.459432150         50,693,309      mem_inst_retired.any                                          (31.79%)
     1.459432150         32,630,202      branch-instructions                                           (31.79%)
     1.459432150          2,208,974      branch-misses             #    6.77% of all branches          (31.79%)
     1.459432150        119,574,827      instructions              #    0.92  insn per cycle           (39.74%)
     1.459432150        130,346,282      cycles                                                        (44.36%)
     1.459432150             12,669      L1-icache-load-misses                                         (44.37%)
     1.459432150         40,114,796      L1-dcache-loads                                               (44.36%)
     1.459432150          7,240,722      L1-dcache-load-misses     #   18.05% of all L1-dcache accesses  (44.36%)
     1.459432150          3,401,253      L2-loads                                                      (31.79%)
     1.459432150            105,199      L2-load-misses            #    3.09% of all LL-cache accesses  (31.79%)
     1.459432150          3,404,346      LLC-loads                                                     (31.79%)
     1.459432150             56,434      LLC-load-misses           #    1.66% of all LL-cache accesses  (31.79%)
     1.509745468         48,956,061      mem_inst_retired.any                                          (31.80%)
     1.509745468         31,150,490      branch-instructions                                           (31.80%)
     1.509745468          2,145,380      branch-misses             #    6.89% of all branches          (31.80%)
     1.509745468        114,907,182      instructions              #    0.88  insn per cycle           (39.75%)
     1.509745468        130,229,431      cycles                                                        (40.98%)
     1.509745468             12,264      L1-icache-load-misses                                         (44.35%)
     1.509745468         39,020,229      L1-dcache-loads                                               (44.35%)
     1.509745468          7,023,865      L1-dcache-load-misses     #   18.00% of all L1-dcache accesses  (44.35%)
     1.509745468          3,266,832      L2-loads                                                      (35.18%)
     1.509745468            183,469      L2-load-misses            #    5.64% of all LL-cache accesses  (31.80%)
     1.509745468          3,235,179      LLC-loads                                                     (31.80%)
     1.509745468            212,987      LLC-load-misses           #    6.55% of all LL-cache accesses  (31.80%)
     1.560062102         51,578,249      mem_inst_retired.any                                          (31.80%)
     1.560062102         33,098,746      branch-instructions                                           (31.80%)
     1.560062102          2,254,168      branch-misses             #    6.81% of all branches          (31.80%)
     1.560062102        118,003,462      instructions              #    0.91  insn per cycle           (39.75%)
     1.560062102        130,292,265      cycles                                                        (39.75%)
     1.560062102              9,868      L1-icache-load-misses                                         (44.33%)
     1.560062102         39,942,700      L1-dcache-loads                                               (44.35%)
     1.560062102          7,013,584      L1-dcache-load-misses     #   17.56% of all L1-dcache accesses  (44.35%)
     1.560062102          3,282,548      L2-loads                                                      (36.40%)
     1.560062102            177,004      L2-load-misses            #    5.32% of all LL-cache accesses  (31.83%)
     1.560062102          3,374,588      LLC-loads                                                     (31.80%)
     1.560062102            113,762      LLC-load-misses           #    3.42% of all LL-cache accesses  (31.80%)
     1.610393346         47,323,221      mem_inst_retired.any                                          (31.79%)
     1.610393346         29,718,549      branch-instructions                                           (31.79%)
     1.610393346          2,057,336      branch-misses             #    6.92% of all branches          (31.78%)
     1.610393346        106,706,895      instructions              #    0.82  insn per cycle           (39.73%)
     1.610393346        130,190,688      cycles                                                        (39.72%)
     1.610393346             20,761      L1-icache-load-misses                                         (39.73%)
     1.610393346         37,659,265      L1-dcache-loads                                               (44.37%)
     1.610393346          6,873,956      L1-dcache-load-misses     #   18.25% of all L1-dcache accesses  (44.37%)
     1.610393346          3,268,829      L2-loads                                                      (36.43%)
     1.610393346             92,402      L2-load-misses            #    2.80% of all LL-cache accesses  (36.43%)
     1.610393346          3,320,602      LLC-loads                                                     (31.79%)
     1.610393346             70,271      LLC-load-misses           #    2.13% of all LL-cache accesses  (31.80%)
     1.660712243         50,060,556      mem_inst_retired.any                                          (31.80%)
     1.660712243         32,528,765      branch-instructions                                           (31.80%)
     1.660712243          2,182,593      branch-misses             #    6.71% of all branches          (31.80%)
     1.660712243        115,129,731      instructions              #    0.88  insn per cycle           (39.75%)
     1.660712243        130,245,277      cycles                                                        (39.75%)
     1.660712243             18,691      L1-icache-load-misses                                         (39.74%)
     1.660712243         36,849,095      L1-dcache-loads                                               (43.04%)
     1.660712243          6,575,861      L1-dcache-load-misses     #   17.85% of all L1-dcache accesses  (44.35%)
     1.660712243          3,096,004      L2-loads                                                      (36.40%)
     1.660712243            196,954      L2-load-misses            #    6.37% of all LL-cache accesses  (36.40%)
     1.660712243          3,083,430      LLC-loads                                                     (33.12%)
     1.660712243            162,978      LLC-load-misses           #    5.27% of all LL-cache accesses  (31.80%)
     1.711024309         47,452,634      mem_inst_retired.any                                          (31.80%)
     1.711024309         30,591,766      branch-instructions                                           (31.80%)
     1.711024309          2,217,172      branch-misses             #    7.25% of all branches          (31.80%)
     1.711024309        111,244,813      instructions              #    0.85  insn per cycle           (39.75%)
     1.711024309        130,230,690      cycles                                                        (39.75%)
     1.711024309             18,280      L1-icache-load-misses                                         (39.75%)
     1.711024309         37,777,753      L1-dcache-loads                                               (39.75%)
     1.711024309          6,552,242      L1-dcache-load-misses     #   17.34% of all L1-dcache accesses  (44.35%)
     1.711024309          2,946,096      L2-loads                                                      (36.40%)
     1.711024309            165,387      L2-load-misses            #    5.53% of all LL-cache accesses  (36.40%)
     1.711024309          3,039,965      LLC-loads                                                     (36.40%)
     1.711024309            157,572      LLC-load-misses           #    5.26% of all LL-cache accesses  (31.80%)
     1.761350765         47,254,122      mem_inst_retired.any                                          (31.79%)
     1.761350765         30,078,391      branch-instructions                                           (31.79%)
     1.761350765          2,237,588      branch-misses             #    7.44% of all branches          (31.79%)
     1.761350765        108,644,622      instructions              #    0.83  insn per cycle           (39.74%)
     1.761350765        130,247,480      cycles                                                        (39.74%)
     1.761350765             23,075      L1-icache-load-misses                                         (39.74%)
     1.761350765         36,844,523      L1-dcache-loads                                               (39.74%)
     1.761350765          6,181,368      L1-dcache-load-misses     #   16.78% of all L1-dcache accesses  (41.78%)
     1.761350765          2,835,719      L2-loads                                                      (36.41%)
     1.761350765            189,659      L2-load-misses            #    6.57% of all LL-cache accesses  (36.41%)
     1.761350765          2,940,747      LLC-loads                                                     (36.42%)
     1.761350765            162,743      LLC-load-misses           #    5.63% of all LL-cache accesses  (34.39%)
     1.811691997         46,291,119      mem_inst_retired.any                                          (31.78%)
     1.811691997         29,893,336      branch-instructions                                           (31.78%)
     1.811691997          2,231,578      branch-misses             #    7.47% of all branches          (31.78%)
     1.811691997        105,133,143      instructions              #    0.81  insn per cycle           (39.73%)
     1.811691997        130,283,255      cycles                                                        (39.73%)
     1.811691997             21,002      L1-icache-load-misses                                         (39.73%)
     1.811691997         35,016,268      L1-dcache-loads                                               (39.73%)
     1.811691997          6,094,804      L1-dcache-load-misses     #   17.41% of all L1-dcache accesses  (39.73%)
     1.811691997          2,785,205      L2-loads                                                      (36.44%)
     1.811691997            160,224      L2-load-misses            #    5.71% of all LL-cache accesses  (36.44%)
     1.811691997          2,827,044      LLC-loads                                                     (36.44%)
     1.811691997            188,021      LLC-load-misses           #    6.70% of all LL-cache accesses  (36.44%)
     1.862047541         46,366,782      mem_inst_retired.any                                          (35.73%)
     1.862047541         30,223,351      branch-instructions                                           (31.77%)
     1.862047541          2,315,602      branch-misses             #    7.66% of all branches          (31.77%)
     1.862047541        110,559,202      instructions              #    0.85  insn per cycle           (39.72%)
     1.862047541        130,359,426      cycles                                                        (39.72%)
     1.862047541             18,061      L1-icache-load-misses                                         (39.72%)
     1.862047541         36,717,712      L1-dcache-loads                                               (39.72%)
     1.862047541          5,984,847      L1-dcache-load-misses     #   16.30% of all L1-dcache accesses  (39.72%)
     1.862047541          2,560,560      L2-loads                                                      (32.48%)
     1.862047541            124,057      L2-load-misses            #    4.76% of all LL-cache accesses  (36.45%)
     1.862047541          2,646,928      LLC-loads                                                     (36.45%)
     1.862047541            134,385      LLC-load-misses           #    5.16% of all LL-cache accesses  (36.45%)
     1.912381183         45,775,725      mem_inst_retired.any                                          (36.41%)
     1.912381183         29,541,519      branch-instructions                                           (32.42%)
     1.912381183          2,319,410      branch-misses             #    7.85% of all branches          (31.77%)
     1.912381183        105,245,367      instructions              #    0.81  insn per cycle           (39.72%)
     1.912381183        130,234,326      cycles                                                        (39.73%)
     1.912381183             19,843      L1-icache-load-misses                                         (39.74%)
     1.912381183         35,010,838      L1-dcache-loads                                               (39.74%)
     1.912381183          5,658,277      L1-dcache-load-misses     #   16.16% of all L1-dcache accesses  (39.74%)
     1.912381183          2,476,876      L2-loads                                                      (31.79%)
     1.912381183            141,672      L2-load-misses            #    5.69% of all LL-cache accesses  (35.77%)
     1.912381183          2,501,455      LLC-loads                                                     (36.43%)
     1.912381183            128,346      LLC-load-misses           #    5.16% of all LL-cache accesses  (36.43%)
     1.962722447         46,002,827      mem_inst_retired.any                                          (36.44%)
     1.962722447         29,814,826      branch-instructions                                           (36.43%)
     1.962722447          2,374,948      branch-misses             #    7.97% of all branches          (31.78%)
     1.962722447        105,918,149      instructions              #    0.81  insn per cycle           (39.73%)
     1.962722447        130,295,137      cycles                                                        (39.72%)
     1.962722447             25,744      L1-icache-load-misses                                         (39.73%)
     1.962722447         35,016,213      L1-dcache-loads                                               (39.73%)
     1.962722447          5,463,306      L1-dcache-load-misses     #   15.60% of all L1-dcache accesses  (39.73%)
     1.962722447          2,400,593      L2-loads                                                      (31.78%)
     1.962722447            117,994      L2-load-misses            #    4.94% of all LL-cache accesses  (31.78%)
     1.962722447          2,377,576      LLC-loads                                                     (36.44%)
     1.962722447            123,710      LLC-load-misses           #    5.18% of all LL-cache accesses  (36.44%)
     2.013046171         46,213,893      mem_inst_retired.any                                          (36.41%)
     2.013046171         29,344,706      branch-instructions                                           (36.41%)
     2.013046171          2,354,730      branch-misses             #    8.02% of all branches          (33.77%)
     2.013046171        105,398,460      instructions              #    0.81  insn per cycle           (41.72%)
     2.013046171        130,227,847      cycles                                                        (39.74%)
     2.013046171             26,021      L1-icache-load-misses                                         (39.74%)
     2.013046171         34,484,772      L1-dcache-loads                                               (39.74%)
     2.013046171          5,303,884      L1-dcache-load-misses     #   15.38% of all L1-dcache accesses  (39.74%)
     2.013046171          2,216,144      L2-loads                                                      (31.79%)
     2.013046171            170,471      L2-load-misses            #    7.65% of all LL-cache accesses  (31.79%)
     2.013046171          2,237,745      LLC-loads                                                     (34.42%)
     2.013046171            157,120      LLC-load-misses           #    7.06% of all LL-cache accesses  (36.41%)
     2.063383451         44,863,619      mem_inst_retired.any                                          (36.44%)
     2.063383451         27,943,267      branch-instructions                                           (36.44%)
     2.063383451          2,278,537      branch-misses             #    8.15% of all branches          (36.43%)
     2.063383451         97,172,952      instructions              #    0.75  insn per cycle           (44.37%)
     2.063383451        130,218,177      cycles                                                        (39.72%)
     2.063383451             22,535      L1-icache-load-misses                                         (39.72%)
     2.063383451         32,545,093      L1-dcache-loads                                               (39.73%)
     2.063383451          4,976,233      L1-dcache-load-misses     #   15.29% of all L1-dcache accesses  (39.73%)
     2.063383451          2,132,564      L2-loads                                                      (31.79%)
     2.063383451            185,557      L2-load-misses            #    8.72% of all LL-cache accesses  (31.78%)
     2.063383451          2,122,863      LLC-loads                                                     (31.79%)
     2.063383451            185,730      LLC-load-misses           #    8.73% of all LL-cache accesses  (36.44%)
     2.113700030         39,388,955      mem_inst_retired.any                                          (36.40%)
     2.113700030         25,848,971      branch-instructions                                           (36.40%)
     2.113700030          2,207,111      branch-misses             #    8.54% of all branches          (36.40%)
     2.113700030         97,027,076      instructions              #    0.75  insn per cycle           (44.35%)
     2.113700030        130,089,486      cycles                                                        (43.04%)
     2.113700030             29,070      L1-icache-load-misses                                         (39.75%)
     2.113700030         32,867,170      L1-dcache-loads                                               (39.75%)
     2.113700030          4,899,375      L1-dcache-load-misses     #   14.91% of all L1-dcache accesses  (39.75%)
     2.113700030          2,017,505      L2-loads                                                      (31.80%)
     2.113700030            290,951      L2-load-misses            #   14.77% of all LL-cache accesses  (31.80%)
     2.113700030          1,922,054      LLC-loads                                                     (31.80%)
     2.113700030            263,688      LLC-load-misses           #   13.39% of all LL-cache accesses  (33.10%)
     2.164010455         41,976,187      mem_inst_retired.any                                          (36.38%)
     2.164010455         27,449,882      branch-instructions                                           (36.39%)
     2.164010455          2,340,980      branch-misses             #    8.53% of all branches          (36.39%)
     2.164010455         99,379,386      instructions              #    0.76  insn per cycle           (44.34%)
     2.164010455        130,001,494      cycles                                                        (44.32%)
     2.164010455             29,437      L1-icache-load-misses                                         (39.75%)
     2.164010455         32,410,350      L1-dcache-loads                                               (39.75%)
     2.164010455          4,776,959      L1-dcache-load-misses     #   14.74% of all L1-dcache accesses  (39.75%)
     2.164010455          1,971,879      L2-loads                                                      (31.82%)
     2.164010455            242,025      L2-load-misses            #   12.34% of all LL-cache accesses  (31.81%)
     2.164010455          1,949,738      LLC-loads                                                     (31.81%)
     2.164010455            267,285      LLC-load-misses           #   13.63% of all LL-cache accesses  (31.81%)
     2.214362762         42,893,341      mem_inst_retired.any                                          (31.87%)
     2.214362762         27,563,993      branch-instructions                                           (36.45%)
     2.214362762          2,295,270      branch-misses             #    8.33% of all branches          (36.45%)
     2.214362762         97,230,940      instructions              #    0.75  insn per cycle           (44.40%)
     2.214362762        130,168,090      cycles                                                        (44.38%)
     2.214362762             23,712      L1-icache-load-misses                                         (44.32%)
     2.214362762         32,829,027      L1-dcache-loads                                               (39.71%)
     2.214362762          4,815,352      L1-dcache-load-misses     #   14.67% of all L1-dcache accesses  (39.72%)
     2.214362762          1,974,851      L2-loads                                                      (31.78%)
     2.214362762            240,202      L2-load-misses            #   12.14% of all LL-cache accesses  (31.78%)
     2.214362762          1,983,559      LLC-loads                                                     (31.78%)
     2.214362762            239,704      LLC-load-misses           #   12.11% of all LL-cache accesses  (31.78%)
     2.264685300         39,761,766      mem_inst_retired.any                                          (31.79%)
     2.264685300         26,385,315      branch-instructions                                           (35.15%)
     2.264685300          2,215,531      branch-misses             #    8.40% of all branches          (36.42%)
     2.264685300         93,818,547      instructions              #    0.72  insn per cycle           (44.37%)
     2.264685300        130,127,359      cycles                                                        (44.37%)
     2.264685300             32,098      L1-icache-load-misses                                         (44.37%)
     2.264685300         31,063,202      L1-dcache-loads                                               (41.03%)
     2.264685300          4,674,895      L1-dcache-load-misses     #   15.05% of all L1-dcache accesses  (39.73%)
     2.264685300          1,900,830      L2-loads                                                      (31.79%)
     2.264685300            283,940      L2-load-misses            #   15.09% of all LL-cache accesses  (31.79%)
     2.264685300          1,863,526      LLC-loads                                                     (31.78%)
     2.264685300            287,620      LLC-load-misses           #   15.28% of all LL-cache accesses  (31.79%)
     2.315099041         44,013,052      mem_inst_retired.any                                          (31.74%)
     2.315099041         28,977,985      branch-instructions                                           (31.74%)
     2.315099041          2,387,616      branch-misses             #    8.24% of all branches          (36.52%)
     2.315099041        100,664,167      instructions              #    0.77  insn per cycle           (44.45%)
     2.315099041        130,422,041      cycles                                                        (44.45%)
     2.315099041             21,082      L1-icache-load-misses                                         (44.45%)
     2.315099041         31,110,145      L1-dcache-loads                                               (44.45%)
     2.315099041          4,593,325      L1-dcache-load-misses     #   14.76% of all L1-dcache accesses  (39.68%)
     2.315099041          1,844,826      L2-loads                                                      (31.74%)
     2.315099041            269,729      L2-load-misses            #   14.40% of all LL-cache accesses  (31.74%)
     2.315099041          1,901,771      LLC-loads                                                     (31.74%)
     2.315099041            255,761      LLC-load-misses           #   13.65% of all LL-cache accesses  (31.75%)
     2.365467149         44,983,834      mem_inst_retired.any                                          (31.77%)
     2.365467149         29,752,236      branch-instructions                                           (31.77%)
     2.365467149          2,503,415      branch-misses             #    8.41% of all branches          (33.67%)
     2.365467149        104,847,795      instructions              #    0.80  insn per cycle           (44.41%)
     2.365467149        130,316,067      cycles                                                        (44.40%)
     2.365467149             15,397      L1-icache-load-misses                                         (44.40%)
     2.365467149         33,241,146      L1-dcache-loads                                               (44.40%)
     2.365467149          4,837,684      L1-dcache-load-misses     #   14.55% of all L1-dcache accesses  (42.53%)
     2.365467149          1,942,258      L2-loads                                                      (31.77%)
     2.365467149            168,594      L2-load-misses            #    8.63% of all LL-cache accesses  (31.77%)
     2.365467149          1,962,766      LLC-loads                                                     (31.77%)
     2.365467149            154,079      LLC-load-misses           #    7.89% of all LL-cache accesses  (31.77%)
     2.415783709         43,225,556      mem_inst_retired.any                                          (31.80%)
     2.415783709         28,706,536      branch-instructions                                           (31.80%)
     2.415783709          2,400,152      branch-misses             #    8.36% of all branches          (31.80%)
     2.415783709        101,715,513      instructions              #    0.78  insn per cycle           (44.35%)
     2.415783709        130,218,701      cycles                                                        (44.35%)
     2.415783709             17,167      L1-icache-load-misses                                         (44.36%)
     2.415783709         33,931,431      L1-dcache-loads                                               (44.36%)
     2.415783709          5,005,819      L1-dcache-load-misses     #   14.75% of all L1-dcache accesses  (44.36%)
     2.415783709          1,999,778      L2-loads                                                      (31.80%)
     2.415783709            152,015      L2-load-misses            #    7.62% of all LL-cache accesses  (31.80%)
     2.415783709          1,989,941      LLC-loads                                                     (31.80%)
     2.415783709            168,114      LLC-load-misses           #    8.43% of all LL-cache accesses  (31.79%)
     2.466133566         44,035,245      mem_inst_retired.any                                          (31.78%)
     2.466133566         28,755,329      branch-instructions                                           (31.78%)
     2.466133566          2,361,481      branch-misses             #    8.21% of all branches          (31.78%)
     2.466133566         97,513,851      instructions              #    0.75  insn per cycle           (40.25%)
     2.466133566        130,213,667      cycles                                                        (44.38%)
     2.466133566             19,085      L1-icache-load-misses                                         (44.38%)
     2.466133566         32,084,041      L1-dcache-loads                                               (44.38%)
     2.466133566          4,871,258      L1-dcache-load-misses     #   15.18% of all L1-dcache accesses  (44.38%)
     2.466133566          1,963,970      L2-loads                                                      (31.78%)
     2.466133566            179,718      L2-load-misses            #    9.20% of all LL-cache accesses  (31.78%)
     2.466133566          1,941,508      LLC-loads                                                     (31.78%)
     2.466133566            164,312      LLC-load-misses           #    8.41% of all LL-cache accesses  (31.78%)
     2.516483832         45,953,253      mem_inst_retired.any                                          (31.78%)
     2.516483832         30,179,849      branch-instructions                                           (31.78%)
     2.516483832          2,564,743      branch-misses             #    8.50% of all branches          (31.78%)
     2.516483832        106,515,194      instructions              #    0.82  insn per cycle           (39.72%)
     2.516483832        130,354,253      cycles                                                        (43.53%)
     2.516483832             14,446      L1-icache-load-misses                                         (44.38%)
     2.516483832         33,968,294      L1-dcache-loads                                               (44.38%)
     2.516483832          4,967,760      L1-dcache-load-misses     #   14.62% of all L1-dcache accesses  (44.38%)
     2.516483832          2,005,946      L2-loads                                                      (32.65%)
     2.516483832            133,690      L2-load-misses            #    6.64% of all LL-cache accesses  (31.78%)
     2.516483832          2,023,269      LLC-loads                                                     (31.78%)
     2.516483832            113,726      LLC-load-misses           #    5.65% of all LL-cache accesses  (31.78%)
#           time             counts unit events
     2.566787262         42,721,942      mem_inst_retired.any                                          (31.80%)
     2.566787262         27,919,730      branch-instructions                                           (31.80%)
     2.566787262          2,398,528      branch-misses             #    8.59% of all branches          (31.80%)
     2.566787262        101,031,039      instructions              #    0.78  insn per cycle           (39.75%)
     2.566787262        130,181,879      cycles                                                        (39.75%)
     2.566787262             12,223      L1-icache-load-misses                                         (44.34%)
     2.566787262         34,230,814      L1-dcache-loads                                               (44.34%)
     2.566787262          5,116,461      L1-dcache-load-misses     #   14.95% of all L1-dcache accesses  (44.34%)
     2.566787262          2,063,581      L2-loads                                                      (36.39%)
     2.566787262            191,125      L2-load-misses            #    9.34% of all LL-cache accesses  (31.81%)
     2.566787262          2,028,057      LLC-loads                                                     (31.81%)
     2.566787262            227,986      LLC-load-misses           #   11.14% of all LL-cache accesses  (31.81%)
     2.617117234         45,588,614      mem_inst_retired.any                                          (31.79%)
     2.617117234         29,813,794      branch-instructions                                           (31.79%)
     2.617117234          2,500,787      branch-misses             #    8.39% of all branches          (31.79%)
     2.617117234        105,367,144      instructions              #    0.81  insn per cycle           (39.74%)
     2.617117234        130,288,384      cycles                                                        (39.74%)
     2.617117234             11,176      L1-icache-load-misses                                         (42.25%)
     2.617117234         33,494,826      L1-dcache-loads                                               (44.36%)
     2.617117234          5,016,816      L1-dcache-load-misses     #   14.98% of all L1-dcache accesses  (44.36%)
     2.617117234          2,019,481      L2-loads                                                      (36.41%)
     2.617117234            163,983      L2-load-misses            #    8.12% of all LL-cache accesses  (33.92%)
     2.617117234          2,018,632      LLC-loads                                                     (31.79%)
     2.617117234            165,209      LLC-load-misses           #    8.18% of all LL-cache accesses  (31.79%)
     2.667474056         45,556,616      mem_inst_retired.any                                          (31.77%)
     2.667474056         29,948,137      branch-instructions                                           (31.77%)
     2.667474056          2,547,999      branch-misses             #    8.51% of all branches          (31.77%)
     2.667474056        105,998,872      instructions              #    0.81  insn per cycle           (39.71%)
     2.667474056        130,387,580      cycles                                                        (39.71%)
     2.667474056              8,802      L1-icache-load-misses                                         (39.71%)
     2.667474056         34,477,162      L1-dcache-loads                                               (44.40%)
     2.667474056          5,158,936      L1-dcache-load-misses     #   14.96% of all L1-dcache accesses  (44.40%)
     2.667474056          2,061,298      L2-loads                                                      (36.46%)
     2.667474056            126,686      L2-load-misses            #    6.15% of all LL-cache accesses  (36.46%)
     2.667474056          2,060,523      LLC-loads                                                     (31.77%)
     2.667474056            136,842      LLC-load-misses           #    6.64% of all LL-cache accesses  (31.77%)
     2.717814783         44,316,356      mem_inst_retired.any                                          (31.79%)
     2.717814783         29,358,537      branch-instructions                                           (31.78%)
     2.717814783          2,529,246      branch-misses             #    8.62% of all branches          (31.78%)
     2.717814783        104,865,234      instructions              #    0.80  insn per cycle           (39.73%)
     2.717814783        130,343,739      cycles                                                        (39.73%)
     2.717814783              9,461      L1-icache-load-misses                                         (39.73%)
     2.717814783         33,903,072      L1-dcache-loads                                               (40.88%)
     2.717814783          5,163,020      L1-dcache-load-misses     #   15.23% of all L1-dcache accesses  (44.38%)
     2.717814783          2,067,016      L2-loads                                                      (36.43%)
     2.717814783            119,118      L2-load-misses            #    5.74% of all LL-cache accesses  (36.43%)
     2.717814783          2,080,746      LLC-loads                                                     (35.30%)
     2.717814783            107,494      LLC-load-misses           #    5.18% of all LL-cache accesses  (31.78%)
     2.768128998         45,307,823      mem_inst_retired.any                                          (31.80%)
     2.768128998         29,792,226      branch-instructions                                           (31.80%)
     2.768128998          2,529,026      branch-misses             #    8.49% of all branches          (31.80%)
     2.768128998        105,507,610      instructions              #    0.81  insn per cycle           (39.75%)
     2.768128998        130,259,191      cycles                                                        (39.75%)
     2.768128998              9,248      L1-icache-load-misses                                         (39.75%)
     2.768128998         34,685,979      L1-dcache-loads                                               (39.75%)
     2.768128998          5,248,296      L1-dcache-load-misses     #   15.13% of all L1-dcache accesses  (44.19%)
     2.768128998          2,121,566      L2-loads                                                      (36.40%)
     2.768128998            148,163      L2-load-misses            #    7.01% of all LL-cache accesses  (36.40%)
     2.768128998          2,105,261      LLC-loads                                                     (36.40%)
     2.768128998            149,514      LLC-load-misses           #    7.07% of all LL-cache accesses  (31.97%)
     2.818460144         44,880,962      mem_inst_retired.any                                          (31.79%)
     2.818460144         29,598,057      branch-instructions                                           (31.79%)
     2.818460144          2,468,858      branch-misses             #    8.34% of all branches          (31.79%)
     2.818460144        103,863,972      instructions              #    0.80  insn per cycle           (39.73%)
     2.818460144        130,294,005      cycles                                                        (39.73%)
     2.818460144              9,351      L1-icache-load-misses                                         (39.74%)
     2.818460144         33,493,010      L1-dcache-loads                                               (39.74%)
     2.818460144          5,111,131      L1-dcache-load-misses     #   15.26% of all L1-dcache accesses  (39.74%)
     2.818460144          2,080,632      L2-loads                                                      (36.42%)
     2.818460144            170,814      L2-load-misses            #    8.19% of all LL-cache accesses  (36.42%)
     2.818460144          2,091,368      LLC-loads                                                     (36.42%)
     2.818460144            177,032      LLC-load-misses           #    8.49% of all LL-cache accesses  (36.42%)
     2.868817953         43,077,516      mem_inst_retired.any                                          (33.28%)
     2.868817953         28,235,089      branch-instructions                                           (31.77%)
     2.868817953          2,432,946      branch-misses             #    8.62% of all branches          (31.77%)
     2.868817953        102,611,779      instructions              #    0.79  insn per cycle           (39.71%)
     2.868817953        130,342,258      cycles                                                        (39.71%)
     2.868817953             10,200      L1-icache-load-misses                                         (39.71%)
     2.868817953         34,220,864      L1-dcache-loads                                               (39.72%)
     2.868817953          5,118,791      L1-dcache-load-misses     #   14.96% of all L1-dcache accesses  (39.72%)
     2.868817953          2,031,806      L2-loads                                                      (34.93%)
     2.868817953            179,767      L2-load-misses            #    8.89% of all LL-cache accesses  (36.46%)
     2.868817953          2,014,563      LLC-loads                                                     (36.45%)
     2.868817953            214,059      LLC-load-misses           #   10.58% of all LL-cache accesses  (36.45%)
     2.919131717         45,208,369      mem_inst_retired.any                                          (36.40%)
     2.919131717         30,197,368      branch-instructions                                           (31.80%)
     2.919131717          2,566,044      branch-misses             #    8.50% of all branches          (31.80%)
     2.919131717        106,567,609      instructions              #    0.82  insn per cycle           (39.75%)
     2.919131717        130,286,672      cycles                                                        (39.75%)
     2.919131717              9,371      L1-icache-load-misses                                         (39.75%)
     2.919131717         34,102,685      L1-dcache-loads                                               (39.75%)
     2.919131717          5,104,125      L1-dcache-load-misses     #   14.97% of all L1-dcache accesses  (39.75%)
     2.919131717          2,043,354      L2-loads                                                      (31.80%)
     2.919131717            118,780      L2-load-misses            #    5.80% of all LL-cache accesses  (36.40%)
     2.919131717          2,050,068      LLC-loads                                                     (36.40%)
     2.919131717            131,210      LLC-load-misses           #    6.41% of all LL-cache accesses  (36.40%)
     2.969465368         44,125,125      mem_inst_retired.any                                          (36.43%)
     2.969465368         28,708,520      branch-instructions                                           (34.60%)
     2.969465368          2,517,012      branch-misses             #    8.77% of all branches          (31.79%)
     2.969465368        103,445,476      instructions              #    0.79  insn per cycle           (39.74%)
     2.969465368        130,244,609      cycles                                                        (39.72%)
     2.969465368             13,208      L1-icache-load-misses                                         (39.72%)
     2.969465368         33,419,362      L1-dcache-loads                                               (39.73%)
     2.969465368          5,066,466      L1-dcache-load-misses     #   15.16% of all L1-dcache accesses  (39.73%)
     2.969465368          2,063,880      L2-loads                                                      (31.80%)
     2.969465368            116,817      L2-load-misses            #    5.70% of all LL-cache accesses  (33.61%)
     2.969465368          2,035,533      LLC-loads                                                     (36.43%)
     2.969465368            130,525      LLC-load-misses           #    6.37% of all LL-cache accesses  (36.43%)
     3.019802703         44,866,538      mem_inst_retired.any                                          (36.43%)
     3.019802703         29,634,204      branch-instructions                                           (36.44%)
     3.019802703          2,528,988      branch-misses             #    8.53% of all branches          (31.78%)
     3.019802703        105,409,195      instructions              #    0.81  insn per cycle           (39.72%)
     3.019802703        130,370,045      cycles                                                        (39.73%)
     3.019802703             24,331      L1-icache-load-misses                                         (39.72%)
     3.019802703         31,771,348      L1-dcache-loads                                               (39.72%)
     3.019802703          4,952,316      L1-dcache-load-misses     #   15.59% of all L1-dcache accesses  (39.72%)
     3.019802703          2,021,810      L2-loads                                                      (31.77%)
     3.019802703            118,622      L2-load-misses            #    5.85% of all LL-cache accesses  (31.78%)
     3.019802703          2,035,335      LLC-loads                                                     (36.45%)
     3.019802703            113,127      LLC-load-misses           #    5.58% of all LL-cache accesses  (36.45%)
     3.070128730         43,990,933      mem_inst_retired.any                                          (36.40%)
     3.070128730         28,786,077      branch-instructions                                           (36.39%)
     3.070128730          2,532,066      branch-misses             #    8.80% of all branches          (35.91%)
     3.070128730        104,714,518      instructions              #    0.80  insn per cycle           (43.86%)
     3.070128730        130,208,413      cycles                                                        (39.73%)
     3.070128730              9,180      L1-icache-load-misses                                         (39.76%)
     3.070128730         33,930,043      L1-dcache-loads                                               (39.76%)
     3.070128730          5,210,310      L1-dcache-load-misses     #   15.36% of all L1-dcache accesses  (39.76%)
     3.070128730          2,124,019      L2-loads                                                      (31.81%)
     3.070128730            121,088      L2-load-misses            #    5.73% of all LL-cache accesses  (31.81%)
     3.070128730          2,104,347      LLC-loads                                                     (32.27%)
     3.070128730            121,367      LLC-load-misses           #    5.74% of all LL-cache accesses  (36.41%)
     3.120453407         45,023,124      mem_inst_retired.any                                          (36.41%)
     3.120453407         29,589,258      branch-instructions                                           (36.41%)
     3.120453407          2,529,245      branch-misses             #    8.55% of all branches          (36.41%)
     3.120453407        105,511,905      instructions              #    0.81  insn per cycle           (44.36%)
     3.120453407        130,266,615      cycles                                                        (40.54%)
     3.120453407             10,434      L1-icache-load-misses                                         (39.74%)
     3.120453407         34,109,316      L1-dcache-loads                                               (39.74%)
     3.120453407          5,158,289      L1-dcache-load-misses     #   15.12% of all L1-dcache accesses  (39.74%)
     3.120453407          2,076,459      L2-loads                                                      (31.80%)
     3.120453407             99,576      L2-load-misses            #    4.80% of all LL-cache accesses  (31.80%)
     3.120453407          2,069,812      LLC-loads                                                     (31.80%)
     3.120453407            104,398      LLC-load-misses           #    5.04% of all LL-cache accesses  (35.60%)
     3.170765279         45,048,995      mem_inst_retired.any                                          (36.40%)
     3.170765279         29,495,522      branch-instructions                                           (36.40%)
     3.170765279          2,531,760      branch-misses             #    8.58% of all branches          (36.40%)
     3.170765279        104,214,676      instructions              #    0.80  insn per cycle           (44.35%)
     3.170765279        130,277,466      cycles                                                        (44.35%)
     3.170765279             10,649      L1-icache-load-misses                                         (39.75%)
     3.170765279         34,251,949      L1-dcache-loads                                               (39.75%)
     3.170765279          5,152,574      L1-dcache-load-misses     #   15.04% of all L1-dcache accesses  (39.75%)
     3.170765279          2,089,806      L2-loads                                                      (31.80%)
     3.170765279            129,291      L2-load-misses            #    6.20% of all LL-cache accesses  (31.80%)
     3.170765279          2,082,592      LLC-loads                                                     (31.80%)
     3.170765279            117,630      LLC-load-misses           #    5.64% of all LL-cache accesses  (31.80%)
     3.221078870         44,866,505      mem_inst_retired.any                                          (34.37%)
     3.221078870         29,298,368      branch-instructions                                           (36.40%)
     3.221078870          2,538,484      branch-misses             #    8.66% of all branches          (36.40%)
     3.221078870        103,489,958      instructions              #    0.79  insn per cycle           (44.35%)
     3.221078870        130,251,764      cycles                                                        (44.34%)
     3.221078870              9,777      L1-icache-load-misses                                         (41.80%)
     3.221078870         33,999,122      L1-dcache-loads                                               (39.75%)
     3.221078870          5,159,110      L1-dcache-load-misses     #   15.17% of all L1-dcache accesses  (39.75%)
     3.221078870          2,098,969      L2-loads                                                      (31.80%)
     3.221078870            107,693      L2-load-misses            #    5.17% of all LL-cache accesses  (31.80%)
     3.221078870          2,068,653      LLC-loads                                                     (31.80%)
     3.221078870            107,543      LLC-load-misses           #    5.16% of all LL-cache accesses  (31.80%)
     3.271434496         45,238,936      mem_inst_retired.any                                          (31.78%)
     3.271434496         29,628,461      branch-instructions                                           (36.46%)
     3.271434496          2,563,119      branch-misses             #    8.65% of all branches          (36.46%)
     3.271434496        105,022,691      instructions              #    0.81  insn per cycle           (44.41%)
     3.271434496        130,375,301      cycles                                                        (44.41%)
     3.271434496             10,804      L1-icache-load-misses                                         (44.41%)
     3.271434496         33,728,900      L1-dcache-loads                                               (39.73%)
     3.271434496          5,151,927      L1-dcache-load-misses     #   15.27% of all L1-dcache accesses  (39.73%)
     3.271434496          2,118,729      L2-loads                                                      (31.76%)
     3.271434496            126,430      L2-load-misses            #    5.96% of all LL-cache accesses  (31.76%)
     3.271434496          2,121,383      LLC-loads                                                     (31.76%)
     3.271434496            127,077      LLC-load-misses           #    5.99% of all LL-cache accesses  (31.76%)
     3.321766988         44,662,904      mem_inst_retired.any                                          (31.79%)
     3.321766988         28,607,510      branch-instructions                                           (33.02%)
     3.321766988          2,469,080      branch-misses             #    8.63% of all branches          (36.42%)
     3.321766988        102,110,056      instructions              #    0.78  insn per cycle           (44.37%)
     3.321766988        130,294,217      cycles                                                        (44.37%)
     3.321766988             12,328      L1-icache-load-misses                                         (44.37%)
     3.321766988         34,317,001      L1-dcache-loads                                               (43.16%)
     3.321766988          5,237,956      L1-dcache-load-misses     #   15.26% of all L1-dcache accesses  (39.74%)
     3.321766988          2,154,173      L2-loads                                                      (31.79%)
     3.321766988            105,647      L2-load-misses            #    4.89% of all LL-cache accesses  (31.79%)
     3.321766988          2,166,942      LLC-loads                                                     (31.79%)
     3.321766988            106,876      LLC-load-misses           #    4.95% of all LL-cache accesses  (31.79%)
     3.372094730         45,059,769      mem_inst_retired.any                                          (31.79%)
     3.372094730         29,778,561      branch-instructions                                           (31.79%)
     3.372094730          2,533,543      branch-misses             #    8.51% of all branches          (36.33%)
     3.372094730        103,545,231      instructions              #    0.79  insn per cycle           (44.36%)
     3.372094730        130,276,107      cycles                                                        (44.36%)
     3.372094730             11,909      L1-icache-load-misses                                         (44.36%)
     3.372094730         32,704,616      L1-dcache-loads                                               (44.36%)
     3.372094730          5,150,706      L1-dcache-load-misses     #   15.75% of all L1-dcache accesses  (39.84%)
     3.372094730          2,167,087      L2-loads                                                      (31.80%)
     3.372094730            147,376      L2-load-misses            #    6.83% of all LL-cache accesses  (31.80%)
     3.372094730          2,149,681      LLC-loads                                                     (31.79%)
     3.372094730            141,182      LLC-load-misses           #    6.54% of all LL-cache accesses  (31.79%)
     3.422416963         44,695,931      mem_inst_retired.any                                          (31.80%)
     3.422416963         29,386,452      branch-instructions                                           (31.79%)
     3.422416963          2,491,277      branch-misses             #    8.48% of all branches          (31.79%)
     3.422416963        102,015,425      instructions              #    0.78  insn per cycle           (44.36%)
     3.422416963        130,293,276      cycles                                                        (44.36%)
     3.422416963             11,474      L1-icache-load-misses                                         (44.36%)
     3.422416963         33,296,451      L1-dcache-loads                                               (44.36%)
     3.422416963          5,258,648      L1-dcache-load-misses     #   15.79% of all L1-dcache accesses  (44.36%)
     3.422416963          2,183,099      L2-loads                                                      (31.80%)
     3.422416963            182,119      L2-load-misses            #    8.36% of all LL-cache accesses  (31.79%)
     3.422416963          2,175,294      LLC-loads                                                     (31.79%)
     3.422416963            172,536      LLC-load-misses           #    7.92% of all LL-cache accesses  (31.80%)
     3.472731212         41,327,945      mem_inst_retired.any                                          (31.80%)
     3.472731212         27,616,956      branch-instructions                                           (31.80%)
     3.472731212          2,457,809      branch-misses             #    8.90% of all branches          (31.80%)
     3.472731212        100,026,091      instructions              #    0.77  insn per cycle           (43.00%)
     3.472731212        130,213,927      cycles                                                        (44.35%)
     3.472731212             12,887      L1-icache-load-misses                                         (44.35%)
     3.472731212         32,786,249      L1-dcache-loads                                               (44.35%)
     3.472731212          5,138,449      L1-dcache-load-misses     #   15.67% of all L1-dcache accesses  (44.35%)
     3.472731212          2,135,973      L2-loads                                                      (31.80%)
     3.472731212            193,140      L2-load-misses            #    9.03% of all LL-cache accesses  (31.80%)
     3.472731212          2,141,103      LLC-loads                                                     (31.80%)
     3.472731212            195,819      LLC-load-misses           #    9.16% of all LL-cache accesses  (31.80%)
     3.523055847         42,855,827      mem_inst_retired.any                                          (31.79%)
     3.523055847         28,191,738      branch-instructions                                           (31.79%)
     3.523055847          2,451,722      branch-misses             #    8.70% of all branches          (31.79%)
     3.523055847         98,604,682      instructions              #    0.76  insn per cycle           (39.74%)
     3.523055847        130,269,181      cycles                                                        (44.36%)
     3.523055847             12,618      L1-icache-load-misses                                         (44.36%)
     3.523055847         32,363,897      L1-dcache-loads                                               (44.36%)
     3.523055847          5,078,746      L1-dcache-load-misses     #   15.69% of all L1-dcache accesses  (44.36%)
     3.523055847          2,129,757      L2-loads                                                      (31.79%)
     3.523055847            189,089      L2-load-misses            #    8.89% of all LL-cache accesses  (31.79%)
     3.523055847          2,125,314      LLC-loads                                                     (31.79%)
     3.523055847            183,936      LLC-load-misses           #    8.65% of all LL-cache accesses  (31.79%)
     3.573383483         42,576,704      mem_inst_retired.any                                          (31.79%)
     3.573383483         27,571,906      branch-instructions                                           (31.79%)
     3.573383483          2,423,770      branch-misses             #    8.79% of all branches          (31.79%)
     3.573383483         98,582,776      instructions              #    0.76  insn per cycle           (39.74%)
     3.573383483        130,231,362      cycles                                                        (41.72%)
     3.573383483             15,037      L1-icache-load-misses                                         (44.36%)
     3.573383483         31,460,536      L1-dcache-loads                                               (44.36%)
     3.573383483          4,852,100      L1-dcache-load-misses     #   15.42% of all L1-dcache accesses  (44.36%)
     3.573383483          2,091,167      L2-loads                                                      (34.45%)
     3.573383483            286,031      L2-load-misses            #   13.74% of all LL-cache accesses  (31.79%)
     3.573383483          2,071,034      LLC-loads                                                     (31.79%)
     3.573383483            237,514      LLC-load-misses           #   11.41% of all LL-cache accesses  (31.79%)
     3.623702267         41,142,633      mem_inst_retired.any                                          (31.80%)
     3.623702267         27,610,099      branch-instructions                                           (31.80%)
     3.623702267          2,462,422      branch-misses             #    8.92% of all branches          (31.80%)
     3.623702267         99,983,820      instructions              #    0.77  insn per cycle           (39.74%)
     3.623702267        130,233,706      cycles                                                        (39.75%)
     3.623702267             10,536      L1-icache-load-misses                                         (44.36%)
     3.623702267         32,367,669      L1-dcache-loads                                               (44.36%)
     3.623702267          4,972,747      L1-dcache-load-misses     #   15.36% of all L1-dcache accesses  (44.36%)
     3.623702267          2,047,419      L2-loads                                                      (36.41%)
     3.623702267            235,867      L2-load-misses            #   11.47% of all LL-cache accesses  (31.80%)
     3.623702267          2,065,696      LLC-loads                                                     (31.80%)
     3.623702267            223,081      LLC-load-misses           #   10.85% of all LL-cache accesses  (31.80%)
     3.674049291         41,974,351      mem_inst_retired.any                                          (31.78%)
     3.674049291         27,998,976      branch-instructions                                           (31.78%)
     3.674049291          2,472,226      branch-misses             #    8.83% of all branches          (31.78%)
     3.674049291        100,063,167      instructions              #    0.77  insn per cycle           (39.72%)
     3.674049291        130,332,494      cycles                                                        (39.72%)
     3.674049291             15,726      L1-icache-load-misses                                         (40.42%)
     3.674049291         32,813,075      L1-dcache-loads                                               (44.38%)
     3.674049291          5,060,768      L1-dcache-load-misses     #   15.42% of all L1-dcache accesses  (44.38%)
     3.674049291          2,085,751      L2-loads                                                      (36.44%)
     3.674049291            130,823      L2-load-misses            #    6.28% of all LL-cache accesses  (35.76%)
     3.674049291          2,081,096      LLC-loads                                                     (31.78%)
     3.674049291            129,227      LLC-load-misses           #    6.20% of all LL-cache accesses  (31.78%)
     3.724374364         44,734,905      mem_inst_retired.any                                          (31.79%)
     3.724374364         29,464,102      branch-instructions                                           (31.79%)
     3.724374364          2,564,481      branch-misses             #    8.70% of all branches          (31.79%)
     3.724374364        104,284,967      instructions              #    0.80  insn per cycle           (39.74%)
     3.724374364        130,297,076      cycles                                                        (39.74%)
     3.724374364             10,500      L1-icache-load-misses                                         (39.74%)
     3.724374364         32,931,674      L1-dcache-loads                                               (43.72%)
     3.724374364          5,011,264      L1-dcache-load-misses     #   15.22% of all L1-dcache accesses  (44.36%)
     3.724374364          2,002,869      L2-loads                                                      (36.41%)
     3.724374364            122,020      L2-load-misses            #    6.02% of all LL-cache accesses  (36.41%)
     3.724374364          2,047,931      LLC-loads                                                     (32.45%)
     3.724374364            123,925      LLC-load-misses           #    6.12% of all LL-cache accesses  (31.79%)
     3.774689729         43,299,618      mem_inst_retired.any                                          (31.80%)
     3.774689729         28,702,077      branch-instructions                                           (31.80%)
     3.774689729          2,489,340      branch-misses             #    8.67% of all branches          (31.80%)
     3.774689729         99,651,345      instructions              #    0.77  insn per cycle           (39.75%)
     3.774689729        130,261,025      cycles                                                        (39.75%)
     3.774689729             11,709      L1-icache-load-misses                                         (39.75%)
     3.774689729         33,162,253      L1-dcache-loads                                               (39.75%)
     3.774689729          4,916,523      L1-dcache-load-misses     #   14.83% of all L1-dcache accesses  (44.35%)
     3.774689729          1,954,639      L2-loads                                                      (36.40%)
     3.774689729            121,584      L2-load-misses            #    6.16% of all LL-cache accesses  (36.40%)
     3.774689729          1,990,721      LLC-loads                                                     (36.40%)
     3.774689729            127,834      LLC-load-misses           #    6.48% of all LL-cache accesses  (31.80%)
#           time             counts unit events
     3.825006831         43,729,647      mem_inst_retired.any                                          (31.80%)
     3.825006831         28,648,372      branch-instructions                                           (31.80%)
     3.825006831          2,565,338      branch-misses             #    8.95% of all branches          (31.80%)
     3.825006831        102,263,080      instructions              #    0.79  insn per cycle           (39.75%)
     3.825006831        130,238,880      cycles                                                        (39.75%)
     3.825006831             12,244      L1-icache-load-misses                                         (39.75%)
     3.825006831         32,979,912      L1-dcache-loads                                               (39.75%)
     3.825006831          4,888,947      L1-dcache-load-misses     #   14.82% of all L1-dcache accesses  (42.45%)
     3.825006831          1,990,130      L2-loads                                                      (36.40%)
     3.825006831            143,530      L2-load-misses            #    7.21% of all LL-cache accesses  (36.40%)
     3.825006831          1,989,018      LLC-loads                                                     (36.41%)
     3.825006831            144,350      LLC-load-misses           #    7.26% of all LL-cache accesses  (33.72%)
     3.875339516         44,587,698      mem_inst_retired.any                                          (31.79%)
     3.875339516         29,537,742      branch-instructions                                           (31.79%)
     3.875339516          2,583,560      branch-misses             #    8.75% of all branches          (31.79%)
     3.875339516        103,851,167      instructions              #    0.80  insn per cycle           (39.74%)
     3.875339516        130,233,501      cycles                                                        (39.72%)
     3.875339516             11,632      L1-icache-load-misses                                         (39.72%)
     3.875339516         33,482,377      L1-dcache-loads                                               (39.72%)
     3.875339516          4,978,178      L1-dcache-load-misses     #   14.87% of all L1-dcache accesses  (39.72%)
     3.875339516          1,975,535      L2-loads                                                      (36.43%)
     3.875339516            146,012      L2-load-misses            #    7.41% of all LL-cache accesses  (36.43%)
     3.875339516          1,964,502      LLC-loads                                                     (36.43%)
     3.875339516            152,017      LLC-load-misses           #    7.72% of all LL-cache accesses  (36.43%)
     3.925657369         43,499,189      mem_inst_retired.any                                          (34.98%)
     3.925657369         28,733,634      branch-instructions                                           (31.80%)
     3.925657369          2,531,689      branch-misses             #    8.81% of all branches          (31.80%)
     3.925657369        101,399,007      instructions              #    0.78  insn per cycle           (39.74%)
     3.925657369        130,241,864      cycles                                                        (39.74%)
     3.925657369             11,516      L1-icache-load-misses                                         (39.74%)
     3.925657369         33,059,114      L1-dcache-loads                                               (39.75%)
     3.925657369          4,973,048      L1-dcache-load-misses     #   15.04% of all L1-dcache accesses  (39.75%)
     3.925657369          2,010,616      L2-loads                                                      (33.20%)
     3.925657369            191,491      L2-load-misses            #    9.58% of all LL-cache accesses  (36.41%)
     3.925657369          1,988,390      LLC-loads                                                     (36.40%)
     3.925657369            187,645      LLC-load-misses           #    9.38% of all LL-cache accesses  (36.41%)
     3.975990842         43,076,600      mem_inst_retired.any                                          (36.42%)
     3.975990842         28,555,921      branch-instructions                                           (31.79%)
     3.975990842          2,547,632      branch-misses             #    8.92% of all branches          (31.79%)
     3.975990842        101,660,102      instructions              #    0.78  insn per cycle           (39.73%)
     3.975990842        130,261,082      cycles                                                        (39.73%)
     3.975990842             11,023      L1-icache-load-misses                                         (39.73%)
     3.975990842         32,910,389      L1-dcache-loads                                               (39.73%)
     3.975990842          5,042,411      L1-dcache-load-misses     #   15.32% of all L1-dcache accesses  (39.74%)
     3.975990842          2,053,023      L2-loads                                                      (31.79%)
     3.975990842            179,211      L2-load-misses            #    8.83% of all LL-cache accesses  (36.42%)
     3.975990842          2,008,139      LLC-loads                                                     (36.42%)
     3.975990842            196,861      LLC-load-misses           #    9.69% of all LL-cache accesses  (36.42%)
     4.026315428         43,729,653      mem_inst_retired.any                                          (36.42%)
     4.026315428         28,946,825      branch-instructions                                           (36.30%)
     4.026315428          2,471,347      branch-misses             #    8.54% of all branches          (31.81%)
     4.026315428         98,319,679      instructions              #    0.76  insn per cycle           (39.75%)
     4.026315428        130,212,704      cycles                                                        (39.75%)
     4.026315428             27,955      L1-icache-load-misses                                         (39.75%)
     4.026315428         31,506,693      L1-dcache-loads                                               (39.75%)
     4.026315428          5,011,763      L1-dcache-load-misses     #   15.91% of all L1-dcache accesses  (39.75%)
     4.026315428          2,053,565      L2-loads                                                      (31.77%)
     4.026315428            141,823      L2-load-misses            #    6.81% of all LL-cache accesses  (31.89%)
     4.026315428          2,111,078      LLC-loads                                                     (36.39%)
     4.026315428            167,400      LLC-load-misses           #    8.04% of all LL-cache accesses  (36.39%)
     4.076631471         44,254,550      mem_inst_retired.any                                          (36.42%)
     4.076631471         29,213,623      branch-instructions                                           (36.42%)
     4.076631471          2,575,412      branch-misses             #    8.82% of all branches          (32.96%)
     4.076631471        103,374,353      instructions              #    0.79  insn per cycle           (40.92%)
     4.076631471        130,190,179      cycles                                                        (39.72%)
     4.076631471             12,357      L1-icache-load-misses                                         (39.72%)
     4.076631471         33,370,472      L1-dcache-loads                                               (39.72%)
     4.076631471          5,217,512      L1-dcache-load-misses     #   15.64% of all L1-dcache accesses  (39.72%)
     4.076631471          2,176,561      L2-loads                                                      (31.81%)
     4.076631471            143,540      L2-load-misses            #    6.61% of all LL-cache accesses  (31.81%)
     4.076631471          2,165,300      LLC-loads                                                     (35.25%)
     4.076631471            144,223      LLC-load-misses           #    6.64% of all LL-cache accesses  (36.42%)
     4.126945676         44,026,041      mem_inst_retired.any                                          (36.40%)
     4.126945676         29,089,930      branch-instructions                                           (36.40%)
     4.126945676          2,562,537      branch-misses             #    8.81% of all branches          (36.40%)
     4.126945676        103,675,285      instructions              #    0.80  insn per cycle           (44.35%)
     4.126945676        130,265,565      cycles                                                        (39.75%)
     4.126945676              9,363      L1-icache-load-misses                                         (39.75%)
     4.126945676         33,171,873      L1-dcache-loads                                               (39.75%)
     4.126945676          5,217,066      L1-dcache-load-misses     #   15.73% of all L1-dcache accesses  (39.75%)
     4.126945676          2,194,712      L2-loads                                                      (31.80%)
     4.126945676            184,819      L2-load-misses            #    8.42% of all LL-cache accesses  (31.80%)
     4.126945676          2,196,210      LLC-loads                                                     (31.80%)
     4.126945676            175,293      LLC-load-misses           #    7.98% of all LL-cache accesses  (36.40%)
     4.177270586         44,303,763      mem_inst_retired.any                                          (36.42%)
     4.177270586         29,167,649      branch-instructions                                           (36.42%)
     4.177270586          2,556,360      branch-misses             #    8.76% of all branches          (36.42%)
     4.177270586        102,682,245      instructions              #    0.79  insn per cycle           (44.37%)
     4.177270586        130,164,661      cycles                                                        (42.15%)
     4.177270586             13,277      L1-icache-load-misses                                         (39.72%)
     4.177270586         33,403,110      L1-dcache-loads                                               (39.72%)
     4.177270586          5,281,642      L1-dcache-load-misses     #   15.81% of all L1-dcache accesses  (39.72%)
     4.177270586          2,214,633      L2-loads                                                      (31.81%)
     4.177270586            158,326      L2-load-misses            #    7.13% of all LL-cache accesses  (31.80%)
     4.177270586          2,227,947      LLC-loads                                                     (31.80%)
     4.177270586            142,492      LLC-load-misses           #    6.41% of all LL-cache accesses  (33.98%)
     4.227609173         43,997,646      mem_inst_retired.any                                          (36.43%)
     4.227609173         29,012,325      branch-instructions                                           (36.43%)
     4.227609173          2,563,314      branch-misses             #    8.84% of all branches          (36.43%)
     4.227609173        102,894,986      instructions              #    0.79  insn per cycle           (44.38%)
     4.227609173        130,346,330      cycles                                                        (44.38%)
     4.227609173             10,095      L1-icache-load-misses                                         (39.73%)
     4.227609173         33,571,081      L1-dcache-loads                                               (39.73%)
     4.227609173          5,313,632      L1-dcache-load-misses     #   15.83% of all L1-dcache accesses  (39.73%)
     4.227609173          2,227,280      L2-loads                                                      (31.79%)
     4.227609173            159,970      L2-load-misses            #    7.13% of all LL-cache accesses  (31.79%)
     4.227609173          2,258,657      LLC-loads                                                     (31.78%)
     4.227609173            169,993      LLC-load-misses           #    7.58% of all LL-cache accesses  (31.78%)
     4.277941687         42,989,834      mem_inst_retired.any                                          (32.66%)
     4.277941687         28,745,537      branch-instructions                                           (36.41%)
     4.277941687          2,559,273      branch-misses             #    8.90% of all branches          (36.41%)
     4.277941687        102,917,403      instructions              #    0.79  insn per cycle           (44.36%)
     4.277941687        130,242,768      cycles                                                        (44.36%)
     4.277941687             10,457      L1-icache-load-misses                                         (43.51%)
     4.277941687         33,210,704      L1-dcache-loads                                               (39.74%)
     4.277941687          5,352,479      L1-dcache-load-misses     #   16.12% of all L1-dcache accesses  (39.74%)
     4.277941687          2,253,426      L2-loads                                                      (31.80%)
     4.277941687            155,886      L2-load-misses            #    6.90% of all LL-cache accesses  (31.80%)
     4.277941687          2,267,413      LLC-loads                                                     (31.80%)
     4.277941687            141,222      LLC-load-misses           #    6.25% of all LL-cache accesses  (31.80%)
     4.328263704         43,760,099      mem_inst_retired.any                                          (31.80%)
     4.328263704         28,769,083      branch-instructions                                           (36.01%)
     4.328263704          2,530,999      branch-misses             #    8.80% of all branches          (36.41%)
     4.328263704        102,245,286      instructions              #    0.79  insn per cycle           (44.36%)
     4.328263704        130,220,065      cycles                                                        (44.37%)
     4.328263704             10,985      L1-icache-load-misses                                         (44.37%)
     4.328263704         33,442,555      L1-dcache-loads                                               (40.19%)
     4.328263704          5,382,055      L1-dcache-load-misses     #   16.09% of all L1-dcache accesses  (39.76%)
     4.328263704          2,284,491      L2-loads                                                      (31.78%)
     4.328263704            164,440      L2-load-misses            #    7.18% of all LL-cache accesses  (31.78%)
     4.328263704          2,296,935      LLC-loads                                                     (31.78%)
     4.328263704            174,663      LLC-load-misses           #    7.62% of all LL-cache accesses  (31.78%)
     4.378577945         43,853,942      mem_inst_retired.any                                          (31.80%)
     4.378577945         28,996,163      branch-instructions                                           (31.80%)
     4.378577945          2,561,015      branch-misses             #    8.83% of all branches          (36.40%)
     4.378577945        102,161,620      instructions              #    0.78  insn per cycle           (44.35%)
     4.378577945        130,291,960      cycles                                                        (44.35%)
     4.378577945              9,055      L1-icache-load-misses                                         (44.35%)
     4.378577945         33,711,609      L1-dcache-loads                                               (44.35%)
     4.378577945          5,493,960      L1-dcache-load-misses     #   16.30% of all L1-dcache accesses  (39.75%)
     4.378577945          2,266,605      L2-loads                                                      (31.80%)
     4.378577945             99,849      L2-load-misses            #    4.44% of all LL-cache accesses  (31.80%)
     4.378577945          2,226,412      LLC-loads                                                     (31.80%)
     4.378577945            139,874      LLC-load-misses           #    6.23% of all LL-cache accesses  (31.80%)
     4.428896394         42,372,882      mem_inst_retired.any                                          (31.80%)
     4.428896394         28,054,103      branch-instructions                                           (31.80%)
     4.428896394          2,492,842      branch-misses             #    8.89% of all branches          (34.73%)
     4.428896394        100,059,670      instructions              #    0.77  insn per cycle           (44.35%)
     4.428896394        130,221,908      cycles                                                        (44.35%)
     4.428896394              9,757      L1-icache-load-misses                                         (44.35%)
     4.428896394         32,751,299      L1-dcache-loads                                               (44.35%)
     4.428896394          5,271,607      L1-dcache-load-misses     #   16.10% of all L1-dcache accesses  (41.44%)
     4.428896394          2,194,456      L2-loads                                                      (31.80%)
     4.428896394            243,009      L2-load-misses            #   11.08% of all LL-cache accesses  (31.80%)
     4.428896394          2,192,225      LLC-loads                                                     (31.80%)
     4.428896394            252,082      LLC-load-misses           #   11.49% of all LL-cache accesses  (31.80%)
     4.479233971         38,890,944      mem_inst_retired.any                                          (31.79%)
     4.479233971         25,108,903      branch-instructions                                           (31.78%)
     4.479233971          2,164,977      branch-misses             #    8.62% of all branches          (31.78%)
     4.479233971         87,232,695      instructions              #    0.67  insn per cycle           (44.37%)
     4.479233971        130,203,102      cycles                                                        (44.37%)
     4.479233971             22,668      L1-icache-load-misses                                         (44.37%)
     4.479233971         29,340,005      L1-dcache-loads                                               (44.38%)
     4.479233971          4,979,356      L1-dcache-load-misses     #   16.97% of all L1-dcache accesses  (44.39%)
     4.479233971          2,229,579      L2-loads                                                      (31.78%)
     4.479233971            228,665      L2-load-misses            #   10.25% of all LL-cache accesses  (31.78%)
     4.479233971          2,231,894      LLC-loads                                                     (31.78%)
     4.479233971            281,304      LLC-load-misses           #   12.61% of all LL-cache accesses  (31.78%)
     4.529708517         36,176,697      mem_inst_retired.any                                          (31.70%)
     4.529708517         23,631,004      branch-instructions                                           (31.70%)
     4.529708517          2,154,883      branch-misses             #    9.12% of all branches          (31.70%)
     4.529708517         86,136,364      instructions              #    0.66  insn per cycle           (41.23%)
     4.529708517        130,418,282      cycles                                                        (44.52%)
     4.529708517             32,805      L1-icache-load-misses                                         (44.53%)
     4.529708517         27,425,199      L1-dcache-loads                                               (44.52%)
     4.529708517          4,703,255      L1-dcache-load-misses     #   17.15% of all L1-dcache accesses  (44.52%)
     4.529708517          2,055,303      L2-loads                                                      (31.71%)
     4.529708517            352,728      L2-load-misses            #   16.94% of all LL-cache accesses  (31.70%)
     4.529708517          2,109,262      LLC-loads                                                     (31.70%)
     4.529708517            357,188      LLC-load-misses           #   17.15% of all LL-cache accesses  (31.70%)
     4.580202310         38,492,168      mem_inst_retired.any                                          (31.69%)
     4.580202310         27,491,024      branch-instructions                                           (31.69%)
     4.580202310          2,443,135      branch-misses             #    8.89% of all branches          (31.69%)
     4.580202310         97,951,227      instructions              #    0.75  insn per cycle           (39.61%)
     4.580202310        130,663,671      cycles                                                        (44.25%)
     4.580202310             14,281      L1-icache-load-misses                                         (44.55%)
     4.580202310         27,006,951      L1-dcache-loads                                               (44.55%)
     4.580202310          4,421,047      L1-dcache-load-misses     #   16.37% of all L1-dcache accesses  (44.55%)
     4.580202310          1,620,164      L2-loads                                                      (32.02%)
     4.580202310            301,418      L2-load-misses            #   17.45% of all LL-cache accesses  (31.68%)
     4.580202310          1,835,111      LLC-loads                                                     (31.68%)
     4.580202310            313,878      LLC-load-misses           #   18.17% of all LL-cache accesses  (31.68%)
     4.630680154         43,221,045      mem_inst_retired.any                                          (31.70%)
     4.630680154         28,633,816      branch-instructions                                           (31.70%)
     4.630680154          2,536,039      branch-misses             #    8.86% of all branches          (31.71%)
     4.630680154        101,519,212      instructions              #    0.78  insn per cycle           (39.63%)
     4.630680154        130,623,853      cycles                                                        (39.63%)
     4.630680154             12,779      L1-icache-load-misses                                         (44.52%)
     4.630680154         31,444,736      L1-dcache-loads                                               (44.51%)
     4.630680154          5,429,238      L1-dcache-load-misses     #   17.27% of all L1-dcache accesses  (44.51%)
     4.630680154          2,404,695      L2-loads                                                      (36.58%)
     4.630680154            269,800      L2-load-misses            #   10.87% of all LL-cache accesses  (31.70%)
     4.630680154          2,561,031      LLC-loads                                                     (31.70%)
     4.630680154            221,161      LLC-load-misses           #    8.91% of all LL-cache accesses  (31.70%)
     4.681020050         42,286,289      mem_inst_retired.any                                          (31.79%)
     4.681020050         27,294,172      branch-instructions                                           (31.78%)
     4.681020050          2,413,267      branch-misses             #    8.84% of all branches          (31.78%)
     4.681020050         95,589,090      instructions              #    0.73  insn per cycle           (39.73%)
     4.681020050        130,244,987      cycles                                                        (39.72%)
     4.681020050             17,371      L1-icache-load-misses                                         (42.45%)
     4.681020050         31,748,863      L1-dcache-loads                                               (44.38%)
     4.681020050          5,616,471      L1-dcache-load-misses     #   17.69% of all L1-dcache accesses  (44.38%)
     4.681020050          2,523,774      L2-loads                                                      (36.44%)
     4.681020050            179,922      L2-load-misses            #    7.10% of all LL-cache accesses  (33.74%)
     4.681020050          2,545,792      LLC-loads                                                     (31.79%)
     4.681020050            198,927      LLC-load-misses           #    7.85% of all LL-cache accesses  (31.79%)
     4.731435930         37,395,707      mem_inst_retired.any                                          (31.73%)
     4.731435930         23,995,953      branch-instructions                                           (31.73%)
     4.731435930          2,126,954      branch-misses             #    8.86% of all branches          (31.73%)
     4.731435930         87,812,001      instructions              #    0.67  insn per cycle           (39.67%)
     4.731435930        130,363,510      cycles                                                        (39.67%)
     4.731435930             24,531      L1-icache-load-misses                                         (39.67%)
     4.731435930         32,555,507      L1-dcache-loads                                               (44.46%)
     4.731435930          5,780,094      L1-dcache-load-misses     #   17.75% of all L1-dcache accesses  (44.46%)
     4.731435930          2,547,152      L2-loads                                                      (36.53%)
     4.731435930            257,105      L2-load-misses            #   10.20% of all LL-cache accesses  (36.53%)
     4.731435930          2,492,988      LLC-loads                                                     (31.74%)
     4.731435930            264,809      LLC-load-misses           #   10.51% of all LL-cache accesses  (31.74%)
     4.781747171         43,078,688      mem_inst_retired.any                                          (31.81%)
     4.781747171         28,222,025      branch-instructions                                           (31.80%)
     4.781747171          2,494,100      branch-misses             #    8.84% of all branches          (31.80%)
     4.781747171        100,225,283      instructions              #    0.77  insn per cycle           (39.75%)
     4.781747171        130,162,161      cycles                                                        (39.75%)
     4.781747171             17,205      L1-icache-load-misses                                         (39.75%)
     4.781747171         33,044,405      L1-dcache-loads                                               (40.97%)
     4.781747171          5,998,203      L1-dcache-load-misses     #   18.15% of all L1-dcache accesses  (44.35%)
     4.781747171          2,679,283      L2-loads                                                      (36.40%)
     4.781747171            177,808      L2-load-misses            #    6.70% of all LL-cache accesses  (36.40%)
     4.781747171          2,627,710      LLC-loads                                                     (35.19%)
     4.781747171            173,242      LLC-load-misses           #    6.53% of all LL-cache accesses  (31.80%)
     4.832064006         43,109,297      mem_inst_retired.any                                          (31.80%)
     4.832064006         28,286,575      branch-instructions                                           (31.80%)
     4.832064006          2,509,946      branch-misses             #    8.87% of all branches          (31.80%)
     4.832064006        101,104,561      instructions              #    0.78  insn per cycle           (39.75%)
     4.832064006        130,220,624      cycles                                                        (39.74%)
     4.832064006             16,820      L1-icache-load-misses                                         (39.75%)
     4.832064006         33,699,299      L1-dcache-loads                                               (39.75%)
     4.832064006          6,152,772      L1-dcache-load-misses     #   18.26% of all L1-dcache accesses  (44.33%)
     4.832064006          2,779,178      L2-loads                                                      (36.40%)
     4.832064006            171,294      L2-load-misses            #    6.18% of all LL-cache accesses  (36.40%)
     4.832064006          2,761,809      LLC-loads                                                     (36.40%)
     4.832064006            182,412      LLC-load-misses           #    6.58% of all LL-cache accesses  (31.84%)
     4.882379257         43,713,269      mem_inst_retired.any                                          (31.80%)
     4.882379257         28,757,065      branch-instructions                                           (31.80%)
     4.882379257          2,525,171      branch-misses             #    8.78% of all branches          (31.80%)
     4.882379257        102,542,976      instructions              #    0.79  insn per cycle           (39.75%)
     4.882379257        130,269,054      cycles                                                        (39.75%)
     4.882379257             11,414      L1-icache-load-misses                                         (39.75%)
     4.882379257         34,082,506      L1-dcache-loads                                               (39.75%)
     4.882379257          6,413,316      L1-dcache-load-misses     #   18.82% of all L1-dcache accesses  (39.75%)
     4.882379257          2,906,567      L2-loads                                                      (36.40%)
     4.882379257            110,124      L2-load-misses            #    3.80% of all LL-cache accesses  (36.40%)
     4.882379257          2,882,878      LLC-loads                                                     (36.40%)
     4.882379257            148,181      LLC-load-misses           #    5.12% of all LL-cache accesses  (36.40%)
     4.932688455         44,297,658      mem_inst_retired.any                                          (33.06%)
     4.932688455         29,085,356      branch-instructions                                           (31.80%)
     4.932688455          2,548,380      branch-misses             #    8.76% of all branches          (31.80%)
     4.932688455        104,366,145      instructions              #    0.80  insn per cycle           (39.76%)
     4.932688455        130,274,226      cycles                                                        (39.76%)
     4.932688455             11,862      L1-icache-load-misses                                         (39.75%)
     4.932688455         34,113,303      L1-dcache-loads                                               (39.75%)
     4.932688455          6,365,601      L1-dcache-load-misses     #   18.66% of all L1-dcache accesses  (39.75%)
     4.932688455          2,923,974      L2-loads                                                      (35.12%)
     4.932688455            184,267      L2-load-misses            #    6.31% of all LL-cache accesses  (36.39%)
     4.932688455          2,917,776      LLC-loads                                                     (36.39%)
     4.932688455            117,635      LLC-load-misses           #    4.03% of all LL-cache accesses  (36.39%)
     4.983019052         42,801,599      mem_inst_retired.any                                          (36.41%)
     4.983019052         27,919,992      branch-instructions                                           (31.77%)
     4.983019052          2,423,296      branch-misses             #    8.68% of all branches          (31.77%)
     4.983019052         99,384,940      instructions              #    0.76  insn per cycle           (39.69%)
     4.983019052        130,051,057      cycles                                                        (39.69%)
     4.983019052             15,413      L1-icache-load-misses                                         (39.73%)
     4.983019052         32,924,111      L1-dcache-loads                                               (39.74%)
     4.983019052          6,317,117      L1-dcache-load-misses     #   19.19% of all L1-dcache accesses  (39.73%)
     4.983019052          3,012,031      L2-loads                                                      (31.81%)
     4.983019052            300,558      L2-load-misses            #   10.03% of all LL-cache accesses  (36.45%)
     4.983019052          2,980,760      LLC-loads                                                     (36.45%)
     4.983019052            275,247      LLC-load-misses           #    9.19% of all LL-cache accesses  (36.46%)
     5.033418838         39,228,685      mem_inst_retired.any                                          (36.51%)
     5.033418838         26,288,270      branch-instructions                                           (34.46%)
     5.033418838          2,195,360      branch-misses             #    8.35% of all branches          (31.75%)
     5.033418838         91,292,905      instructions              #    0.70  insn per cycle           (39.68%)
     5.033418838        130,345,713      cycles                                                        (39.68%)
     5.033418838             26,870      L1-icache-load-misses                                         (39.68%)
     5.033418838         30,916,426      L1-dcache-loads                                               (39.68%)
     5.033418838          5,923,906      L1-dcache-load-misses     #   19.16% of all L1-dcache accesses  (39.68%)
     5.033418838          2,560,256      L2-loads                                                      (31.75%)
     5.033418838            430,911      L2-load-misses            #   16.77% of all LL-cache accesses  (33.78%)
     5.033418838          2,579,499      LLC-loads                                                     (36.50%)
     5.033418838            417,111      LLC-load-misses           #   16.23% of all LL-cache accesses  (36.50%)
#           time             counts unit events
     5.083737609         38,279,980      mem_inst_retired.any                                          (36.41%)
     5.083737609         24,622,032      branch-instructions                                           (36.41%)
     5.083737609          2,049,940      branch-misses             #    8.33% of all branches          (31.80%)
     5.083737609         87,736,263      instructions              #    0.67  insn per cycle           (39.75%)
     5.083737609        130,053,137      cycles                                                        (39.74%)
     5.083737609             19,758      L1-icache-load-misses                                         (39.74%)
     5.083737609         29,310,148      L1-dcache-loads                                               (39.75%)
     5.083737609          5,492,834      L1-dcache-load-misses     #   18.74% of all L1-dcache accesses  (39.75%)
     5.083737609          2,726,035      L2-loads                                                      (31.79%)
     5.083737609            428,881      L2-load-misses            #   15.49% of all LL-cache accesses  (31.80%)
     5.083737609          2,810,414      LLC-loads                                                     (36.41%)
     5.083737609            417,891      LLC-load-misses           #   15.10% of all LL-cache accesses  (36.41%)
     5.134114290         32,819,615      mem_inst_retired.any                                          (36.48%)
     5.134114290         23,232,537      branch-instructions                                           (36.48%)
     5.134114290          1,931,189      branch-misses             #    8.31% of all branches          (35.87%)
     5.134114290         82,829,647      instructions              #    0.64  insn per cycle           (43.80%)
     5.134114290        130,250,625      cycles                                                        (39.70%)
     5.134114290             16,765      L1-icache-load-misses                                         (39.70%)
     5.134114290         26,230,852      L1-dcache-loads                                               (39.71%)
     5.134114290          5,346,181      L1-dcache-load-misses     #   20.38% of all L1-dcache accesses  (39.69%)
     5.134114290          2,313,387      L2-loads                                                      (31.76%)
     5.134114290            461,957      L2-load-misses            #   20.18% of all LL-cache accesses  (31.75%)
     5.134114290          2,264,647      LLC-loads                                                     (32.36%)
     5.134114290            385,371      LLC-load-misses           #   16.84% of all LL-cache accesses  (36.48%)
     5.184428288         37,439,480      mem_inst_retired.any                                          (36.44%)
     5.184428288         24,462,351      branch-instructions                                           (36.44%)
     5.184428288          2,081,619      branch-misses             #    8.51% of all branches          (36.44%)
     5.184428288         85,205,326      instructions              #    0.66  insn per cycle           (44.39%)
     5.184428288        129,887,859      cycles                                                        (40.55%)
     5.184428288             18,748      L1-icache-load-misses                                         (39.79%)
     5.184428288         27,173,368      L1-dcache-loads                                               (39.80%)
     5.184428288          5,506,509      L1-dcache-load-misses     #   20.26% of all L1-dcache accesses  (39.68%)
     5.184428288          2,585,647      L2-loads                                                      (31.72%)
     5.184428288            380,249      L2-load-misses            #   13.90% of all LL-cache accesses  (31.72%)
     5.184428288          2,884,893      LLC-loads                                                     (31.72%)
     5.184428288            430,339      LLC-load-misses           #   15.73% of all LL-cache accesses  (35.68%)
     5.234830119         40,873,674      mem_inst_retired.any                                          (36.55%)
     5.234830119         26,045,605      branch-instructions                                           (36.54%)
     5.234830119          2,195,903      branch-misses             #    8.43% of all branches          (36.50%)
     5.234830119         94,255,886      instructions              #    0.72  insn per cycle           (44.45%)
     5.234830119        130,231,611      cycles                                                        (44.45%)
     5.234830119             39,051      L1-icache-load-misses                                         (39.66%)
     5.234830119         31,512,025      L1-dcache-loads                                               (39.67%)
     5.234830119          6,372,858      L1-dcache-load-misses     #   20.22% of all L1-dcache accesses  (39.67%)
     5.234830119          3,137,147      L2-loads                                                      (31.72%)
     5.234830119            313,029      L2-load-misses            #    9.85% of all LL-cache accesses  (31.73%)
     5.234830119          3,219,663      LLC-loads                                                     (31.73%)
     5.234830119            326,082      LLC-load-misses           #   10.26% of all LL-cache accesses  (31.78%)
     5.285161564         39,763,723      mem_inst_retired.any                                          (34.23%)
     5.285161564         26,228,396      branch-instructions                                           (36.40%)
     5.285161564          2,223,580      branch-misses             #    8.48% of all branches          (36.40%)
     5.285161564         96,094,563      instructions              #    0.74  insn per cycle           (44.36%)
     5.285161564        129,740,342      cycles                                                        (44.34%)
     5.285161564             52,317      L1-icache-load-misses                                         (41.95%)
     5.285161564         28,261,092      L1-dcache-loads                                               (39.79%)
     5.285161564          5,803,130      L1-dcache-load-misses     #   20.53% of all L1-dcache accesses  (39.74%)
     5.285161564          2,546,903      L2-loads                                                      (31.80%)
     5.285161564            274,566      L2-load-misses            #   10.10% of all LL-cache accesses  (31.78%)
     5.285161564          2,892,131      LLC-loads                                                     (31.78%)
     5.285161564            368,333      LLC-load-misses           #   13.54% of all LL-cache accesses  (31.82%)
     5.335480692         30,521,539      mem_inst_retired.any                                          (31.79%)
     5.335480692         20,763,664      branch-instructions                                           (36.42%)
     5.335480692          1,785,979      branch-misses             #    8.60% of all branches          (36.42%)
     5.335480692         82,919,745      instructions              #    0.64  insn per cycle           (44.37%)
     5.335480692        130,163,190      cycles                                                        (44.37%)
     5.335480692             33,796      L1-icache-load-misses                                         (44.37%)
     5.335480692         32,090,645      L1-dcache-loads                                               (39.74%)
     5.335480692          6,893,784      L1-dcache-load-misses     #   21.48% of all L1-dcache accesses  (39.73%)
     5.335480692          3,344,054      L2-loads                                                      (31.79%)
     5.335480692            347,948      L2-load-misses            #   11.00% of all LL-cache accesses  (31.79%)
     5.335480692          2,983,897      LLC-loads                                                     (31.78%)
     5.335480692            301,076      LLC-load-misses           #    9.52% of all LL-cache accesses  (31.79%)
     5.385984600         37,969,172      mem_inst_retired.any                                          (31.68%)
     5.385984600         24,248,724      branch-instructions                                           (32.81%)
     5.385984600          1,895,571      branch-misses             #    7.82% of all branches          (36.62%)
     5.385984600         83,789,799      instructions              #    0.64  insn per cycle           (44.54%)
     5.385984600        130,463,968      cycles                                                        (44.54%)
     5.385984600             44,188      L1-icache-load-misses                                         (44.54%)
     5.385984600         28,452,074      L1-dcache-loads                                               (43.45%)
     5.385984600          6,506,559      L1-dcache-load-misses     #   22.87% of all L1-dcache accesses  (39.61%)
     5.385984600          3,236,341      L2-loads                                                      (31.69%)
     5.385984600            464,254      L2-load-misses            #   14.19% of all LL-cache accesses  (31.69%)
     5.385984600          3,307,899      LLC-loads                                                     (31.69%)
     5.385984600            475,795      LLC-load-misses           #   14.54% of all LL-cache accesses  (31.69%)
     5.436314560         37,744,022      mem_inst_retired.any                                          (31.81%)
     5.436314560         24,488,855      branch-instructions                                           (31.80%)
     5.436314560          1,936,282      branch-misses             #    7.91% of all branches          (35.92%)
     5.436314560         86,819,747      instructions              #    0.67  insn per cycle           (44.38%)
     5.436314560        129,919,972      cycles                                                        (44.33%)
     5.436314560             69,126      L1-icache-load-misses                                         (44.33%)
     5.436314560         28,900,578      L1-dcache-loads                                               (44.33%)
     5.436314560          6,561,338      L1-dcache-load-misses     #   22.70% of all L1-dcache accesses  (40.25%)
     5.436314560          3,409,400      L2-loads                                                      (31.82%)
     5.436314560            404,801      L2-load-misses            #   11.89% of all LL-cache accesses  (31.81%)
     5.436314560          3,399,619      LLC-loads                                                     (31.81%)
     5.436314560            424,826      LLC-load-misses           #   12.48% of all LL-cache accesses  (31.81%)
     5.486631476         30,712,337      mem_inst_retired.any                                          (31.80%)
     5.486631476         19,672,490      branch-instructions                                           (31.78%)
     5.486631476          1,687,220      branch-misses             #    8.58% of all branches          (31.77%)
     5.486631476         81,580,274      instructions              #    0.63  insn per cycle           (44.34%)
     5.486631476        130,019,401      cycles                                                        (44.34%)
     5.486631476             37,173      L1-icache-load-misses                                         (44.34%)
     5.486631476         29,738,410      L1-dcache-loads                                               (44.37%)
     5.486631476          6,693,795      L1-dcache-load-misses     #   22.51% of all L1-dcache accesses  (44.37%)
     5.486631476          3,128,474      L2-loads                                                      (31.81%)
     5.486631476            400,148      L2-load-misses            #   13.35% of all LL-cache accesses  (31.81%)
     5.486631476          2,866,682      LLC-loads                                                     (31.81%)
     5.486631476            378,631      LLC-load-misses           #   12.63% of all LL-cache accesses  (31.80%)
     5.536949826         41,941,990      mem_inst_retired.any                                          (31.80%)
     5.536949826         27,372,393      branch-instructions                                           (31.80%)
     5.536949826          2,191,785      branch-misses             #    8.01% of all branches          (31.80%)
     5.536949826        100,004,605      instructions              #    0.77  insn per cycle           (42.58%)
     5.536949826        130,088,038      cycles                                                        (44.34%)
     5.536949826             18,774      L1-icache-load-misses                                         (44.34%)
     5.536949826         32,374,770      L1-dcache-loads                                               (44.34%)
     5.536949826          7,111,630      L1-dcache-load-misses     #   21.97% of all L1-dcache accesses  (44.34%)
     5.536949826          3,440,251      L2-loads                                                      (31.81%)
     5.536949826            448,871      L2-load-misses            #   12.71% of all LL-cache accesses  (31.80%)
     5.536949826          3,620,325      LLC-loads                                                     (31.80%)
     5.536949826            468,818      LLC-load-misses           #   13.28% of all LL-cache accesses  (31.80%)
     5.587283508         40,480,504      mem_inst_retired.any                                          (31.78%)
     5.587283508         26,431,461      branch-instructions                                           (31.79%)
     5.587283508          2,063,286      branch-misses             #    7.81% of all branches          (31.79%)
     5.587283508         94,864,819      instructions              #    0.73  insn per cycle           (39.74%)
     5.587283508        130,230,988      cycles                                                        (44.37%)
     5.587283508             23,530      L1-icache-load-misses                                         (44.38%)
     5.587283508         33,499,509      L1-dcache-loads                                               (44.37%)
     5.587283508          7,975,101      L1-dcache-load-misses     #   23.81% of all L1-dcache accesses  (44.38%)
     5.587283508          4,209,245      L2-loads                                                      (31.79%)
     5.587283508            506,232      L2-load-misses            #   12.00% of all LL-cache accesses  (31.78%)
     5.587283508          4,227,408      LLC-loads                                                     (31.79%)
     5.587283508            511,221      LLC-load-misses           #   12.12% of all LL-cache accesses  (31.78%)
     5.637620763         43,370,423      mem_inst_retired.any                                          (31.79%)
     5.637620763         28,100,014      branch-instructions                                           (31.79%)
     5.637620763          2,070,924      branch-misses             #    7.37% of all branches          (31.79%)
     5.637620763        102,722,118      instructions              #    0.79  insn per cycle           (39.73%)
     5.637620763        130,206,665      cycles                                                        (41.26%)
     5.637620763             21,040      L1-icache-load-misses                                         (44.37%)
     5.637620763         35,808,377      L1-dcache-loads                                               (44.37%)
     5.637620763          9,314,425      L1-dcache-load-misses     #   26.01% of all L1-dcache accesses  (44.38%)
     5.637620763          4,987,351      L2-loads                                                      (34.92%)
     5.637620763            429,439      L2-load-misses            #    8.57% of all LL-cache accesses  (31.79%)
     5.637620763          5,030,822      LLC-loads                                                     (31.78%)
     5.637620763            433,226      LLC-load-misses           #    8.65% of all LL-cache accesses  (31.79%)
     5.687945657         43,251,760      mem_inst_retired.any                                          (31.80%)
     5.687945657         27,813,771      branch-instructions                                           (31.80%)
     5.687945657          1,946,261      branch-misses             #    7.00% of all branches          (31.80%)
     5.687945657        104,156,202      instructions              #    0.80  insn per cycle           (39.75%)
     5.687945657        130,200,691      cycles                                                        (39.75%)
     5.687945657             13,975      L1-icache-load-misses                                         (44.38%)
     5.687945657         37,137,653      L1-dcache-loads                                               (44.38%)
     5.687945657         10,637,506      L1-dcache-load-misses     #   28.64% of all L1-dcache accesses  (44.38%)
     5.687945657          5,672,004      L2-loads                                                      (36.40%)
     5.687945657            520,793      L2-load-misses            #    9.26% of all LL-cache accesses  (31.77%)
     5.687945657          5,573,060      LLC-loads                                                     (31.77%)
     5.687945657            563,509      LLC-load-misses           #   10.02% of all LL-cache accesses  (31.77%)
     5.738288477         44,874,861      mem_inst_retired.any                                          (31.78%)
     5.738288477         28,929,622      branch-instructions                                           (31.78%)
     5.738288477          1,721,153      branch-misses             #    5.95% of all branches          (31.78%)
     5.738288477        108,196,664      instructions              #    0.83  insn per cycle           (39.73%)
     5.738288477        130,276,980      cycles                                                        (39.73%)
     5.738288477             10,602      L1-icache-load-misses                                         (39.94%)
     5.738288477         40,772,258      L1-dcache-loads                                               (44.38%)
     5.738288477         13,453,972      L1-dcache-load-misses     #   33.00% of all L1-dcache accesses  (44.38%)
     5.738288477          7,409,813      L2-loads                                                      (36.43%)
     5.738288477            611,851      L2-load-misses            #    8.52% of all LL-cache accesses  (36.24%)
     5.738288477          6,955,812      LLC-loads                                                     (31.78%)
     5.738288477            638,308      LLC-load-misses           #    8.89% of all LL-cache accesses  (31.78%)
     5.788625711         46,765,886      mem_inst_retired.any                                          (31.78%)
     5.788625711         30,523,294      branch-instructions                                           (31.78%)
     5.788625711          1,371,241      branch-misses             #    4.49% of all branches          (31.78%)
     5.788625711        115,666,567      instructions              #    0.89  insn per cycle           (39.73%)
     5.788625711        130,261,332      cycles                                                        (39.73%)
     5.788625711              9,591      L1-icache-load-misses                                         (39.73%)
     5.788625711         46,442,104      L1-dcache-loads                                               (43.23%)
     5.788625711         17,893,725      L1-dcache-load-misses     #   38.53% of all L1-dcache accesses  (44.37%)
     5.788625711         10,178,219      L2-loads                                                      (36.43%)
     5.788625711            742,282      L2-load-misses            #    7.70% of all LL-cache accesses  (36.43%)
     5.788625711          9,089,731      LLC-loads                                                     (32.94%)
     5.788625711            742,803      LLC-load-misses           #    7.71% of all LL-cache accesses  (31.79%)
     5.838953169         48,235,258      mem_inst_retired.any                                          (31.79%)
     5.838953169         28,030,401      branch-instructions                                           (31.79%)
     5.838953169            249,877      branch-misses             #    0.89% of all branches          (31.79%)
     5.838953169        143,441,388      instructions              #    1.10  insn per cycle           (39.74%)
     5.838953169        130,224,402      cycles                                                        (39.73%)
     5.838953169            351,350      L1-icache-load-misses                                         (39.73%)
     5.838953169         33,817,490      L1-dcache-loads                                               (39.73%)
     5.838953169         13,713,087      L1-dcache-load-misses     #   40.55% of all L1-dcache accesses  (44.37%)
     5.838953169          7,104,797      L2-loads                                                      (36.43%)
     5.838953169            543,030      L2-load-misses            #    5.72% of all LL-cache accesses  (36.43%)
     5.838953169         11,882,867      LLC-loads                                                     (36.43%)
     5.838953169            754,780      LLC-load-misses           #    7.95% of all LL-cache accesses  (31.79%)
     5.889454306         41,653,154      mem_inst_retired.any                                          (31.69%)
     5.889454306         15,007,668      branch-instructions                                           (31.69%)
     5.889454306            543,099      branch-misses             #    3.62% of all branches          (31.68%)
     5.889454306         92,054,832      instructions              #    0.71  insn per cycle           (39.60%)
     5.889454306        130,569,965      cycles                                                        (39.60%)
     5.889454306            153,856      L1-icache-load-misses                                         (39.61%)
     5.889454306         36,443,293      L1-dcache-loads                                               (39.61%)
     5.889454306         12,924,102      L1-dcache-load-misses     #   35.46% of all L1-dcache accesses  (41.78%)
     5.889454306          3,431,402      L2-loads                                                      (36.62%)
     5.889454306             52,616      L2-load-misses            #    1.57% of all LL-cache accesses  (36.62%)
     5.889454306          3,287,308      LLC-loads                                                     (36.62%)
     5.889454306             54,019      LLC-load-misses           #    1.61% of all LL-cache accesses  (34.48%)
     5.939768667         61,476,497      mem_inst_retired.any                                          (31.80%)
     5.939768667         20,076,797      branch-instructions                                           (31.80%)
     5.939768667            678,967      branch-misses             #    3.38% of all branches          (31.80%)
     5.939768667        125,672,096      instructions              #    0.96  insn per cycle           (39.75%)
     5.939768667        130,275,086      cycles                                                        (39.75%)
     5.939768667             72,750      L1-icache-load-misses                                         (39.75%)
     5.939768667         39,777,468      L1-dcache-loads                                               (39.75%)
     5.939768667         12,710,722      L1-dcache-load-misses     #   31.95% of all L1-dcache accesses  (39.75%)
     5.939768667          4,341,786      L2-loads                                                      (36.41%)
     5.939768667             35,118      L2-load-misses            #    0.88% of all LL-cache accesses  (36.40%)
     5.939768667          3,671,019      LLC-loads                                                     (36.40%)
     5.939768667             34,764      LLC-load-misses           #    0.87% of all LL-cache accesses  (36.41%)
     5.990203290         54,568,377      mem_inst_retired.any                                          (35.98%)
     5.990203290         19,951,356      branch-instructions                                           (31.72%)
     5.990203290            545,336      branch-misses             #    2.73% of all branches          (31.72%)
     5.990203290        117,397,690      instructions              #    0.90  insn per cycle           (39.65%)
     5.990203290        130,495,476      cycles                                                        (39.65%)
     5.990203290             75,571      L1-icache-load-misses                                         (39.65%)
     5.990203290         42,239,238      L1-dcache-loads                                               (39.66%)
     5.990203290         16,828,971      L1-dcache-load-misses     #   39.84% of all L1-dcache accesses  (39.66%)
     5.990203290          6,586,901      L2-loads                                                      (32.28%)
     5.990203290             27,067      L2-load-misses            #    0.44% of all LL-cache accesses  (36.55%)
     5.990203290          5,698,183      LLC-loads                                                     (36.55%)
     5.990203290             30,234      LLC-load-misses           #    0.49% of all LL-cache accesses  (36.54%)
     6.040521704         58,491,469      mem_inst_retired.any                                          (36.40%)
     6.040521704         19,054,144      branch-instructions                                           (32.73%)
     6.040521704            485,549      branch-misses             #    2.55% of all branches          (31.79%)
     6.040521704        115,779,984      instructions              #    0.89  insn per cycle           (39.74%)
     6.040521704        130,164,349      cycles                                                        (39.74%)
     6.040521704             78,233      L1-icache-load-misses                                         (39.75%)
     6.040521704         43,205,100      L1-dcache-loads                                               (39.75%)
     6.040521704         14,681,825      L1-dcache-load-misses     #   33.98% of all L1-dcache accesses  (39.75%)
     6.040521704          4,959,063      L2-loads                                                      (31.80%)
     6.040521704            429,239      L2-load-misses            #    8.69% of all LL-cache accesses  (35.46%)
     6.040521704          4,922,310      LLC-loads                                                     (36.41%)
     6.040521704            235,588      LLC-load-misses           #    4.77% of all LL-cache accesses  (36.40%)
     6.090843820         78,442,237      mem_inst_retired.any                                          (36.42%)
     6.090843820         16,438,986      branch-instructions                                           (36.42%)
     6.090843820            807,880      branch-misses             #    4.91% of all branches          (31.79%)
     6.090843820        128,875,015      instructions              #    0.99  insn per cycle           (39.74%)
     6.090843820        130,023,054      cycles                                                        (39.74%)
     6.090843820            128,313      L1-icache-load-misses                                         (39.73%)
     6.090843820         33,716,908      L1-dcache-loads                                               (39.73%)
     6.090843820          5,727,049      L1-dcache-load-misses     #   16.99% of all L1-dcache accesses  (39.74%)
     6.090843820          2,250,848      L2-loads                                                      (31.79%)
     6.090843820            584,389      L2-load-misses            #   21.58% of all LL-cache accesses  (31.79%)
     6.090843820          3,165,371      LLC-loads                                                     (36.42%)
     6.090843820            480,986      LLC-load-misses           #   17.76% of all LL-cache accesses  (36.42%)
     6.141196879         79,523,624      mem_inst_retired.any                                          (36.44%)
     6.141196879         17,817,176      branch-instructions                                           (36.45%)
     6.141196879            966,669      branch-misses             #    5.43% of all branches          (34.05%)
     6.141196879        140,661,811      instructions              #    1.08  insn per cycle           (42.00%)
     6.141196879        130,206,451      cycles                                                        (39.72%)
     6.141196879            241,024      L1-icache-load-misses                                         (39.72%)
     6.141196879         36,715,609      L1-dcache-loads                                               (39.72%)
     6.141196879          7,203,878      L1-dcache-load-misses     #   19.62% of all L1-dcache accesses  (39.72%)
     6.141196879          2,910,319      L2-loads                                                      (31.78%)
     6.141196879            510,233      L2-load-misses            #   17.84% of all LL-cache accesses  (31.78%)
     6.141196879          2,809,428      LLC-loads                                                     (34.16%)
     6.141196879            484,187      LLC-load-misses           #   16.93% of all LL-cache accesses  (36.45%)
     6.191543257         36,071,603      mem_inst_retired.any                                          (36.46%)
     6.191543257         30,716,378      branch-instructions                                           (36.45%)
     6.191543257            902,987      branch-misses             #    2.94% of all branches          (36.45%)
     6.191543257        117,024,932      instructions              #    0.90  insn per cycle           (44.40%)
     6.191543257        130,159,602      cycles                                                        (39.71%)
     6.191543257             18,493      L1-icache-load-misses                                         (39.71%)
     6.191543257         31,134,050      L1-dcache-loads                                               (39.71%)
     6.191543257          5,521,094      L1-dcache-load-misses     #   17.73% of all L1-dcache accesses  (39.71%)
     6.191543257          1,696,700      L2-loads                                                      (31.78%)
     6.191543257          1,424,449      L2-load-misses            #   76.50% of all LL-cache accesses  (31.78%)
     6.191543257          2,027,232      LLC-loads                                                     (31.78%)
     6.191543257          1,017,905      LLC-load-misses           #   54.67% of all LL-cache accesses  (36.44%)
     6.241872381         33,286,721      mem_inst_retired.any                                          (36.42%)
     6.241872381         25,933,606      branch-instructions                                           (36.42%)
     6.241872381          1,770,317      branch-misses             #    6.83% of all branches          (36.42%)
     6.241872381         86,382,105      instructions              #    0.66  insn per cycle           (44.37%)
     6.241872381        130,331,819      cycles                                                        (43.37%)
     6.241872381              8,430      L1-icache-load-misses                                         (39.73%)
     6.241872381         26,623,776      L1-dcache-loads                                               (39.73%)
     6.241872381          4,472,399      L1-dcache-load-misses     #   16.80% of all L1-dcache accesses  (39.74%)
     6.241872381          2,685,897      L2-loads                                                      (31.79%)
     6.241872381            843,769      L2-load-misses            #   31.18% of all LL-cache accesses  (31.79%)
     6.241872381          2,726,325      LLC-loads                                                     (31.79%)
     6.241872381            959,292      LLC-load-misses           #   35.45% of all LL-cache accesses  (32.78%)
     6.292302380         32,934,802      mem_inst_retired.any                                          (36.06%)
     6.292302380         26,322,511      branch-instructions                                           (36.54%)
     6.292302380          1,737,028      branch-misses             #    6.60% of all branches          (36.54%)
     6.292302380         87,988,702      instructions              #    0.67  insn per cycle           (44.47%)
     6.292302380        130,506,566      cycles                                                        (44.47%)
     6.292302380              9,757      L1-icache-load-misses                                         (40.16%)
     6.292302380         25,583,882      L1-dcache-loads                                               (39.66%)
     6.292302380          4,740,813      L1-dcache-load-misses     #   18.53% of all L1-dcache accesses  (39.66%)
     6.292302380          2,755,926      L2-loads                                                      (31.74%)
     6.292302380          1,443,145      L2-load-misses            #   53.09% of all LL-cache accesses  (31.73%)
     6.292302380          2,680,240      LLC-loads                                                     (31.73%)
     6.292302380          1,436,512      LLC-load-misses           #   52.85% of all LL-cache accesses  (31.73%)
#           time             counts unit events
     6.342628871         33,873,344      mem_inst_retired.any                                          (31.80%)
     6.342628871         23,757,945      branch-instructions                                           (36.42%)
     6.342628871          1,679,367      branch-misses             #    7.07% of all branches          (36.42%)
     6.342628871         80,604,915      instructions              #    0.62  insn per cycle           (44.37%)
     6.342628871        130,297,996      cycles                                                        (44.37%)
     6.342628871             11,517      L1-icache-load-misses                                         (44.37%)
     6.342628871         21,459,341      L1-dcache-loads                                               (39.74%)
     6.342628871          3,830,376      L1-dcache-load-misses     #   17.85% of all L1-dcache accesses  (39.73%)
     6.342628871          2,280,784      L2-loads                                                      (31.78%)
     6.342628871            991,307      L2-load-misses            #   39.88% of all LL-cache accesses  (31.79%)
     6.342628871          2,690,204      LLC-loads                                                     (31.79%)
     6.342628871            616,664      LLC-load-misses           #   24.81% of all LL-cache accesses  (31.79%)
     6.392950101         40,178,208      mem_inst_retired.any                                          (31.80%)
     6.392950101         33,177,348      branch-instructions                                           (34.63%)
     6.392950101          1,412,446      branch-misses             #    4.26% of all branches          (36.40%)
     6.392950101         92,567,683      instructions              #    0.71  insn per cycle           (44.36%)
     6.392950101        130,254,573      cycles                                                        (44.35%)
     6.392950101             10,050      L1-icache-load-misses                                         (44.35%)
     6.392950101         26,608,278      L1-dcache-loads                                               (41.54%)
     6.392950101          4,523,931      L1-dcache-load-misses     #   17.00% of all L1-dcache accesses  (39.75%)
     6.392950101          2,474,947      L2-loads                                                      (31.80%)
     6.392950101            591,304      L2-load-misses            #   24.77% of all LL-cache accesses  (31.80%)
     6.392950101          2,299,840      LLC-loads                                                     (31.80%)
     6.392950101            786,872      LLC-load-misses           #   32.96% of all LL-cache accesses  (31.80%)
     6.443290315         36,633,154      mem_inst_retired.any                                          (31.78%)
     6.443290315         30,124,603      branch-instructions                                           (31.78%)
     6.443290315          1,457,376      branch-misses             #    4.84% of all branches          (36.43%)
     6.443290315         88,502,021      instructions              #    0.68  insn per cycle           (44.38%)
     6.443290315        130,337,751      cycles                                                        (44.38%)
     6.443290315             10,750      L1-icache-load-misses                                         (44.38%)
     6.443290315         27,785,544      L1-dcache-loads                                               (44.38%)
     6.443290315          4,672,831      L1-dcache-load-misses     #   16.82% of all L1-dcache accesses  (39.73%)
     6.443290315          2,574,785      L2-loads                                                      (31.78%)
     6.443290315            617,308      L2-load-misses            #   25.74% of all LL-cache accesses  (31.78%)
     6.443290315          2,220,862      LLC-loads                                                     (31.79%)
     6.443290315            899,617      LLC-load-misses           #   37.52% of all LL-cache accesses  (31.78%)
     6.493648130         48,294,363      mem_inst_retired.any                                          (31.77%)
     6.493648130         35,774,064      branch-instructions                                           (31.77%)
     6.493648130          1,949,494      branch-misses             #    5.45% of all branches          (33.29%)
     6.493648130        114,069,481      instructions              #    0.87  insn per cycle           (44.40%)
     6.493648130        130,388,188      cycles                                                        (44.40%)
     6.493648130              9,523      L1-icache-load-misses                                         (44.40%)
     6.493648130         34,214,725      L1-dcache-loads                                               (44.40%)
     6.493648130          4,828,815      L1-dcache-load-misses     #   14.11% of all L1-dcache accesses  (42.90%)
     6.493648130          2,065,978      L2-loads                                                      (31.77%)
     6.493648130            864,563      L2-load-misses            #   42.41% of all LL-cache accesses  (31.77%)
     6.493648130          2,010,967      LLC-loads                                                     (31.77%)
     6.493648130            574,044      LLC-load-misses           #   28.16% of all LL-cache accesses  (31.77%)
     6.543964598         47,831,213      mem_inst_retired.any                                          (31.80%)
     6.543964598         34,093,005      branch-instructions                                           (31.80%)
     6.543964598          1,459,874      branch-misses             #    4.28% of all branches          (31.80%)
     6.543964598        100,477,911      instructions              #    0.77  insn per cycle           (44.35%)
     6.543964598        130,305,363      cycles                                                        (44.35%)
     6.543964598              9,138      L1-icache-load-misses                                         (44.35%)
     6.543964598         32,104,700      L1-dcache-loads                                               (44.35%)
     6.543964598          5,103,048      L1-dcache-load-misses     #   15.90% of all L1-dcache accesses  (44.35%)
     6.543964598          2,184,060      L2-loads                                                      (31.80%)
     6.543964598            557,588      L2-load-misses            #   25.08% of all LL-cache accesses  (31.80%)
     6.543964598          2,262,959      LLC-loads                                                     (31.80%)
     6.543964598            364,398      LLC-load-misses           #   16.39% of all LL-cache accesses  (31.80%)
     6.594311169         48,617,537      mem_inst_retired.any                                          (31.78%)
     6.594311169         35,621,338      branch-instructions                                           (31.78%)
     6.594311169          1,849,323      branch-misses             #    5.19% of all branches          (31.78%)
     6.594311169        111,553,532      instructions              #    0.86  insn per cycle           (39.90%)
     6.594311169        130,326,670      cycles                                                        (44.38%)
     6.594311169             15,468      L1-icache-load-misses                                         (44.38%)
     6.594311169         29,347,791      L1-dcache-loads                                               (44.38%)
     6.594311169          5,231,495      L1-dcache-load-misses     #   17.83% of all L1-dcache accesses  (44.38%)
     6.594311169          2,049,710      L2-loads                                                      (31.78%)
     6.594311169            513,606      L2-load-misses            #   25.12% of all LL-cache accesses  (31.78%)
     6.594311169          2,040,176      LLC-loads                                                     (31.78%)
     6.594311169            475,711      LLC-load-misses           #   23.26% of all LL-cache accesses  (31.78%)
     6.644642228         49,520,231      mem_inst_retired.any                                          (31.79%)
     6.644642228         35,617,387      branch-instructions                                           (31.79%)
     6.644642228          1,835,158      branch-misses             #    5.15% of all branches          (31.79%)
     6.644642228        117,351,601      instructions              #    0.90  insn per cycle           (39.74%)
     6.644642228        130,324,984      cycles                                                        (43.20%)
     6.644642228             13,475      L1-icache-load-misses                                         (44.36%)
     6.644642228         34,553,886      L1-dcache-loads                                               (44.36%)
     6.644642228          5,130,446      L1-dcache-load-misses     #   14.85% of all L1-dcache accesses  (44.36%)
     6.644642228          2,122,773      L2-loads                                                      (32.97%)
     6.644642228            393,512      L2-load-misses            #   18.94% of all LL-cache accesses  (31.79%)
     6.644642228          2,033,055      LLC-loads                                                     (31.79%)
     6.644642228            494,046      LLC-load-misses           #   23.78% of all LL-cache accesses  (31.79%)
     6.694960406         50,653,333      mem_inst_retired.any                                          (31.80%)
     6.694960406         36,640,973      branch-instructions                                           (31.80%)
     6.694960406          2,024,973      branch-misses             #    5.53% of all branches          (31.80%)
     6.694960406        114,380,225      instructions              #    0.88  insn per cycle           (39.75%)
     6.694960406        130,265,051      cycles                                                        (39.75%)
     6.694960406              8,224      L1-icache-load-misses                                         (44.36%)
     6.694960406         25,512,252      L1-dcache-loads                                               (44.36%)
     6.694960406          5,972,018      L1-dcache-load-misses     #   23.41% of all L1-dcache accesses  (44.36%)
     6.694960406          1,729,419      L2-loads                                                      (36.41%)
     6.694960406            485,188      L2-load-misses            #   26.68% of all LL-cache accesses  (31.79%)
     6.694960406          1,907,400      LLC-loads                                                     (31.79%)
     6.694960406            319,579      LLC-load-misses           #   17.57% of all LL-cache accesses  (31.79%)
     6.745308544         42,954,079      mem_inst_retired.any                                          (31.78%)
     6.745308544         16,172,191      branch-instructions                                           (31.78%)
     6.745308544            448,909      branch-misses             #    2.78% of all branches          (31.77%)
     6.745308544         92,859,604      instructions              #    0.71  insn per cycle           (39.72%)
     6.745308544        130,312,884      cycles                                                        (39.72%)
     6.745308544             45,523      L1-icache-load-misses                                         (41.89%)
     6.745308544         23,487,449      L1-dcache-loads                                               (44.39%)
     6.745308544          6,622,200      L1-dcache-load-misses     #   28.19% of all L1-dcache accesses  (44.38%)
     6.745308544          1,119,158      L2-loads                                                      (36.44%)
     6.745308544            421,460      L2-load-misses            #   33.94% of all LL-cache accesses  (34.30%)
     6.745308544          1,364,040      LLC-loads                                                     (31.78%)
     6.745308544            627,571      LLC-load-misses           #   50.55% of all LL-cache accesses  (31.78%)
     6.795662260         82,635,375      mem_inst_retired.any                                          (31.78%)
     6.795662260         56,557,856      branch-instructions                                           (31.77%)
     6.795662260            958,941      branch-misses             #    1.70% of all branches          (31.77%)
     6.795662260        174,652,482      instructions              #    1.34  insn per cycle           (39.72%)
     6.795662260        130,296,779      cycles                                                        (39.71%)
     6.795662260             26,032      L1-icache-load-misses                                         (39.71%)
     6.795662260         48,143,937      L1-dcache-loads                                               (44.40%)
     6.795662260          5,837,645      L1-dcache-load-misses     #   12.13% of all L1-dcache accesses  (44.39%)
     6.795662260          1,441,702      L2-loads                                                      (36.45%)
     6.795662260            156,916      L2-load-misses            #   11.66% of all LL-cache accesses  (36.45%)
     6.795662260          1,249,621      LLC-loads                                                     (31.77%)
     6.795662260            199,575      LLC-load-misses           #   14.83% of all LL-cache accesses  (31.78%)
     6.846148619         70,704,934      mem_inst_retired.any                                          (31.69%)
     6.846148619         45,347,135      branch-instructions                                           (31.70%)
     6.846148619          1,373,328      branch-misses             #    3.03% of all branches          (31.70%)
     6.846148619        158,145,389      instructions              #    1.21  insn per cycle           (39.63%)
     6.846148619        130,564,176      cycles                                                        (39.60%)
     6.846148619             31,136      L1-icache-load-misses                                         (39.61%)
     6.846148619         58,604,724      L1-dcache-loads                                               (40.37%)
     6.846148619          7,864,731      L1-dcache-load-misses     #   13.42% of all L1-dcache accesses  (44.53%)
     6.846148619          3,154,754      L2-loads                                                      (36.63%)
     6.846148619            359,943      L2-load-misses            #   11.75% of all LL-cache accesses  (36.62%)
     6.846148619          2,969,527      LLC-loads                                                     (35.87%)
     6.846148619            408,246      LLC-load-misses           #   13.33% of all LL-cache accesses  (31.70%)
     6.896461983         70,646,687      mem_inst_retired.any                                          (31.80%)
     6.896461983         42,448,347      branch-instructions                                           (31.80%)
     6.896461983          1,438,535      branch-misses             #    3.39% of all branches          (31.80%)
     6.896461983        153,254,948      instructions              #    1.18  insn per cycle           (39.75%)
     6.896461983        130,277,002      cycles                                                        (39.75%)
     6.896461983             18,246      L1-icache-load-misses                                         (39.75%)
     6.896461983         51,674,939      L1-dcache-loads                                               (39.75%)
     6.896461983          7,961,027      L1-dcache-load-misses     #   15.41% of all L1-dcache accesses  (43.53%)
     6.896461983          3,543,106      L2-loads                                                      (36.40%)
     6.896461983            398,924      L2-load-misses            #   10.89% of all LL-cache accesses  (36.39%)
     6.896461983          3,784,240      LLC-loads                                                     (36.39%)
     6.896461983            455,584      LLC-load-misses           #   12.44% of all LL-cache accesses  (32.63%)
     6.946788661         63,310,786      mem_inst_retired.any                                          (31.79%)
     6.946788661         39,650,216      branch-instructions                                           (31.79%)
     6.946788661          1,599,029      branch-misses             #    4.03% of all branches          (31.79%)
     6.946788661        141,881,157      instructions              #    1.09  insn per cycle           (39.74%)
     6.946788661        130,327,472      cycles                                                        (39.74%)
     6.946788661             13,471      L1-icache-load-misses                                         (39.74%)
     6.946788661         47,769,270      L1-dcache-loads                                               (39.74%)
     6.946788661          7,827,879      L1-dcache-load-misses     #   16.39% of all L1-dcache accesses  (39.74%)
     6.946788661          3,683,395      L2-loads                                                      (36.42%)
     6.946788661            412,773      L2-load-misses            #   11.28% of all LL-cache accesses  (36.42%)
     6.946788661          3,636,437      LLC-loads                                                     (36.42%)
     6.946788661            426,329      LLC-load-misses           #   11.65% of all LL-cache accesses  (36.42%)
     6.997101980         56,353,353      mem_inst_retired.any                                          (33.91%)
     6.997101980         34,437,452      branch-instructions                                           (31.83%)
     6.997101980          1,939,105      branch-misses             #    5.63% of all branches          (31.75%)
     6.997101980        121,072,871      instructions              #    0.93  insn per cycle           (39.71%)
     6.997101980        130,103,275      cycles                                                        (39.70%)
     6.997101980             31,893      L1-icache-load-misses                                         (39.70%)
     6.997101980         40,374,670      L1-dcache-loads                                               (39.70%)
     6.997101980          6,241,938      L1-dcache-load-misses     #   15.46% of all L1-dcache accesses  (39.78%)
     6.997101980          3,253,400      L2-loads                                                      (34.33%)
     6.997101980            408,897      L2-load-misses            #   12.01% of all LL-cache accesses  (36.42%)
     6.997101980          3,555,227      LLC-loads                                                     (36.42%)
     6.997101980            406,602      LLC-load-misses           #   11.94% of all LL-cache accesses  (36.42%)
     7.047435849         51,910,123      mem_inst_retired.any                                          (36.43%)
     7.047435849         32,901,053      branch-instructions                                           (31.78%)
     7.047435849          1,694,096      branch-misses             #    5.15% of all branches          (31.78%)
     7.047435849        120,728,914      instructions              #    0.93  insn per cycle           (39.73%)
     7.047435849        130,223,410      cycles                                                        (39.73%)
     7.047435849             32,911      L1-icache-load-misses                                         (39.73%)
     7.047435849         41,627,682      L1-dcache-loads                                               (39.74%)
     7.047435849          7,194,645      L1-dcache-load-misses     #   17.28% of all L1-dcache accesses  (39.73%)
     7.047435849          3,392,948      L2-loads                                                      (31.79%)
     7.047435849            414,005      L2-load-misses            #   12.17% of all LL-cache accesses  (36.43%)
     7.047435849          3,413,192      LLC-loads                                                     (36.43%)
     7.047435849            430,422      LLC-load-misses           #   12.65% of all LL-cache accesses  (36.43%)
     7.097759995         49,278,691      mem_inst_retired.any                                          (36.41%)
     7.097759995         31,695,871      branch-instructions                                           (35.19%)
     7.097759995          2,084,324      branch-misses             #    6.58% of all branches          (31.79%)
     7.097759995        111,291,739      instructions              #    0.85  insn per cycle           (39.74%)
     7.097759995        130,215,019      cycles                                                        (39.74%)
     7.097759995             24,908      L1-icache-load-misses                                         (39.74%)
     7.097759995         36,541,661      L1-dcache-loads                                               (39.74%)
     7.097759995          6,297,681      L1-dcache-load-misses     #   17.23% of all L1-dcache accesses  (39.74%)
     7.097759995          3,272,906      L2-loads                                                      (31.80%)
     7.097759995            389,051      L2-load-misses            #   11.64% of all LL-cache accesses  (33.01%)
     7.097759995          3,409,207      LLC-loads                                                     (36.41%)
     7.097759995            387,890      LLC-load-misses           #   11.61% of all LL-cache accesses  (36.41%)
     7.148103920         50,753,933      mem_inst_retired.any                                          (36.44%)
     7.148103920         32,047,611      branch-instructions                                           (36.43%)
     7.148103920          1,810,568      branch-misses             #    5.65% of all branches          (31.88%)
     7.148103920        118,043,375      instructions              #    0.91  insn per cycle           (39.83%)
     7.148103920        130,287,084      cycles                                                        (39.73%)
     7.148103920             27,731      L1-icache-load-misses                                         (39.73%)
     7.148103920         41,772,439      L1-dcache-loads                                               (39.73%)
     7.148103920          8,030,153      L1-dcache-load-misses     #   19.22% of all L1-dcache accesses  (39.73%)
     7.148103920          4,110,617      L2-loads                                                      (31.78%)
     7.148103920            478,168      L2-load-misses            #   11.86% of all LL-cache accesses  (31.78%)
     7.148103920          3,954,684      LLC-loads                                                     (36.32%)
     7.148103920            452,288      LLC-load-misses           #   11.22% of all LL-cache accesses  (36.43%)
     7.198418868         51,738,264      mem_inst_retired.any                                          (36.41%)
     7.198418868         32,196,612      branch-instructions                                           (36.41%)
     7.198418868          1,737,649      branch-misses             #    5.40% of all branches          (36.40%)
     7.198418868        120,028,799      instructions              #    0.92  insn per cycle           (44.35%)
     7.198418868        130,225,572      cycles                                                        (39.74%)
     7.198418868             20,812      L1-icache-load-misses                                         (39.75%)
     7.198418868         42,366,545      L1-dcache-loads                                               (39.74%)
     7.198418868          9,104,791      L1-dcache-load-misses     #   21.49% of all L1-dcache accesses  (39.75%)
     7.198418868          5,263,256      L2-loads                                                      (31.80%)
     7.198418868            597,824      L2-load-misses            #   11.89% of all LL-cache accesses  (31.80%)
     7.198418868          4,796,589      LLC-loads                                                     (31.80%)
     7.198418868            547,336      LLC-load-misses           #   10.88% of all LL-cache accesses  (36.41%)
     7.248759741         50,107,706      mem_inst_retired.any                                          (36.43%)
     7.248759741         32,052,295      branch-instructions                                           (36.43%)
     7.248759741          1,757,465      branch-misses             #    5.48% of all branches          (36.43%)
     7.248759741        119,418,188      instructions              #    0.92  insn per cycle           (44.38%)
     7.248759741        130,339,954      cycles                                                        (41.14%)
     7.248759741              9,768      L1-icache-load-misses                                         (39.73%)
     7.248759741         40,774,024      L1-dcache-loads                                               (39.73%)
     7.248759741          8,386,763      L1-dcache-load-misses     #   20.57% of all L1-dcache accesses  (39.73%)
     7.248759741          4,239,638      L2-loads                                                      (31.78%)
     7.248759741            515,958      L2-load-misses            #   11.84% of all LL-cache accesses  (31.78%)
     7.248759741          4,475,664      LLC-loads                                                     (31.78%)
     7.248759741            509,404      LLC-load-misses           #   11.69% of all LL-cache accesses  (35.01%)
     7.299080055         48,064,664      mem_inst_retired.any                                          (36.40%)
     7.299080055         30,266,293      branch-instructions                                           (36.41%)
     7.299080055          1,895,471      branch-misses             #    6.26% of all branches          (36.41%)
     7.299080055        112,354,721      instructions              #    0.86  insn per cycle           (44.36%)
     7.299080055        130,320,218      cycles                                                        (44.36%)
     7.299080055              6,959      L1-icache-load-misses                                         (39.75%)
     7.299080055         39,970,891      L1-dcache-loads                                               (39.75%)
     7.299080055          7,997,994      L1-dcache-load-misses     #   20.01% of all L1-dcache accesses  (39.75%)
     7.299080055          4,134,052      L2-loads                                                      (31.80%)
     7.299080055            489,987      L2-load-misses            #   11.37% of all LL-cache accesses  (31.80%)
     7.299080055          4,481,712      LLC-loads                                                     (31.79%)
     7.299080055            574,567      LLC-load-misses           #   13.34% of all LL-cache accesses  (31.79%)
     7.349399629         50,875,461      mem_inst_retired.any                                          (33.68%)
     7.349399629         31,115,843      branch-instructions                                           (36.34%)
     7.349399629          1,677,029      branch-misses             #    5.39% of all branches          (36.43%)
     7.349399629        116,608,853      instructions              #    0.90  insn per cycle           (44.39%)
     7.349399629        130,096,463      cycles                                                        (44.39%)
     7.349399629             20,373      L1-icache-load-misses                                         (42.48%)
     7.349399629         41,084,553      L1-dcache-loads                                               (39.78%)
     7.349399629          8,418,915      L1-dcache-load-misses     #   20.49% of all L1-dcache accesses  (39.78%)
     7.349399629          4,380,385      L2-loads                                                      (31.83%)
     7.349399629            497,065      L2-load-misses            #   11.78% of all LL-cache accesses  (31.83%)
     7.349399629          4,057,980      LLC-loads                                                     (31.74%)
     7.349399629            508,428      LLC-load-misses           #   12.05% of all LL-cache accesses  (31.74%)
     7.399747129         50,291,970      mem_inst_retired.any                                          (31.78%)
     7.399747129         31,464,001      branch-instructions                                           (36.44%)
     7.399747129          1,792,471      branch-misses             #    5.70% of all branches          (36.44%)
     7.399747129        119,537,168      instructions              #    0.92  insn per cycle           (44.39%)
     7.399747129        130,379,168      cycles                                                        (44.39%)
     7.399747129              6,871      L1-icache-load-misses                                         (44.39%)
     7.399747129         42,130,904      L1-dcache-loads                                               (39.72%)
     7.399747129          9,104,383      L1-dcache-load-misses     #   21.61% of all L1-dcache accesses  (39.72%)
     7.399747129          4,834,460      L2-loads                                                      (31.78%)
     7.399747129            596,713      L2-load-misses            #   12.19% of all LL-cache accesses  (31.78%)
     7.399747129          4,958,844      LLC-loads                                                     (31.78%)
     7.399747129            574,918      LLC-load-misses           #   11.74% of all LL-cache accesses  (31.78%)
     7.450090135         50,516,412      mem_inst_retired.any                                          (31.78%)
     7.450090135         30,863,175      branch-instructions                                           (32.39%)
     7.450090135          1,491,517      branch-misses             #    4.83% of all branches          (36.43%)
     7.450090135        117,026,735      instructions              #    0.90  insn per cycle           (44.38%)
     7.450090135        130,345,481      cycles                                                        (44.38%)
     7.450090135              7,289      L1-icache-load-misses                                         (44.38%)
     7.450090135         42,935,007      L1-dcache-loads                                               (43.79%)
     7.450090135          9,240,759      L1-dcache-load-misses     #   21.52% of all L1-dcache accesses  (39.73%)
     7.450090135          4,692,235      L2-loads                                                      (31.78%)
     7.450090135            556,376      L2-load-misses            #   11.67% of all LL-cache accesses  (31.78%)
     7.450090135          4,842,334      LLC-loads                                                     (31.78%)
     7.450090135            601,594      LLC-load-misses           #   12.62% of all LL-cache accesses  (31.78%)
     7.500430152         52,593,047      mem_inst_retired.any                                          (31.78%)
     7.500430152         32,294,035      branch-instructions                                           (31.78%)
     7.500430152          1,478,971      branch-misses             #    4.58% of all branches          (35.68%)
     7.500430152        122,168,528      instructions              #    0.94  insn per cycle           (44.37%)
     7.500430152        130,334,249      cycles                                                        (44.37%)
     7.500430152              6,873      L1-icache-load-misses                                         (44.38%)
     7.500430152         44,883,017      L1-dcache-loads                                               (44.38%)
     7.500430152         10,676,847      L1-dcache-load-misses     #   23.79% of all L1-dcache accesses  (40.50%)
     7.500430152          6,623,877      L2-loads                                                      (31.79%)
     7.500430152            781,694      L2-load-misses            #   11.84% of all LL-cache accesses  (31.79%)
     7.500430152          6,580,537      LLC-loads                                                     (31.79%)
     7.500430152            754,903      LLC-load-misses           #   11.43% of all LL-cache accesses  (31.79%)
     7.550787395         54,041,146      mem_inst_retired.any                                          (31.77%)
     7.550787395         33,537,557      branch-instructions                                           (31.77%)
     7.550787395            879,704      branch-misses             #    2.62% of all branches          (31.77%)
     7.550787395        130,632,231      instructions              #    1.00  insn per cycle           (44.40%)
     7.550787395        130,400,078      cycles                                                        (44.40%)
     7.550787395              6,792      L1-icache-load-misses                                         (44.40%)
     7.550787395         48,078,022      L1-dcache-loads                                               (44.40%)
     7.550787395         11,556,149      L1-dcache-load-misses     #   24.04% of all L1-dcache accesses  (44.40%)
     7.550787395          6,441,554      L2-loads                                                      (31.77%)
     7.550787395            812,791      L2-load-misses            #   12.21% of all LL-cache accesses  (31.77%)
     7.550787395          6,874,433      LLC-loads                                                     (31.77%)
     7.550787395            861,457      LLC-load-misses           #   12.94% of all LL-cache accesses  (31.77%)
#           time             counts unit events
     7.601127840         44,559,806      mem_inst_retired.any                                          (31.79%)
     7.601127840         27,973,642      branch-instructions                                           (31.79%)
     7.601127840            150,977      branch-misses             #    0.54% of all branches          (31.78%)
     7.601127840        104,217,940      instructions              #    0.80  insn per cycle           (42.24%)
     7.601127840        130,190,420      cycles                                                        (44.36%)
     7.601127840             15,886      L1-icache-load-misses                                         (44.37%)
     7.601127840         47,541,532      L1-dcache-loads                                               (44.37%)
     7.601127840         16,301,792      L1-dcache-load-misses     #   34.29% of all L1-dcache accesses  (44.38%)
     7.601127840         10,265,063      L2-loads                                                      (31.79%)
     7.601127840          1,302,530      L2-load-misses            #   12.66% of all LL-cache accesses  (31.79%)
     7.601127840         10,307,770      LLC-loads                                                     (31.79%)
     7.601127840          1,350,106      LLC-load-misses           #   13.13% of all LL-cache accesses  (31.79%)
     7.651494280         35,405,028      mem_inst_retired.any                                          (31.76%)
     7.651494280         24,598,130      branch-instructions                                           (31.76%)
     7.651494280             69,594      branch-misses             #    0.28% of all branches          (31.77%)
     7.651494280         88,440,941      instructions              #    0.68  insn per cycle           (39.71%)
     7.651494280        130,256,666      cycles                                                        (44.42%)
     7.651494280             16,125      L1-icache-load-misses                                         (44.42%)
     7.651494280         36,737,549      L1-dcache-loads                                               (44.42%)
     7.651494280         14,830,596      L1-dcache-load-misses     #   40.37% of all L1-dcache accesses  (44.42%)
     7.651494280          9,215,760      L2-loads                                                      (31.76%)
     7.651494280          1,524,492      L2-load-misses            #   16.90% of all LL-cache accesses  (31.76%)
     7.651494280          8,820,729      LLC-loads                                                     (31.76%)
     7.651494280          1,532,135      LLC-load-misses           #   16.99% of all LL-cache accesses  (31.76%)
     7.701930133         38,227,527      mem_inst_retired.any                                          (31.73%)
     7.701930133         26,654,045      branch-instructions                                           (31.73%)
     7.701930133             81,757      branch-misses             #    0.31% of all branches          (31.73%)
     7.701930133        102,509,225      instructions              #    0.79  insn per cycle           (39.66%)
     7.701930133        130,372,139      cycles                                                        (40.75%)
     7.701930133             20,027      L1-icache-load-misses                                         (44.47%)
     7.701930133         39,415,805      L1-dcache-loads                                               (44.47%)
     7.701930133         14,989,281      L1-dcache-load-misses     #   38.03% of all L1-dcache accesses  (44.47%)
     7.701930133          8,713,610      L2-loads                                                      (35.47%)
     7.701930133          1,411,379      L2-load-misses            #   15.96% of all LL-cache accesses  (31.73%)
     7.701930133          8,967,628      LLC-loads                                                     (31.74%)
     7.701930133          1,406,140      LLC-load-misses           #   15.91% of all LL-cache accesses  (31.74%)
     7.752270373         16,903,423      mem_inst_retired.any                                          (31.79%)
     7.752270373         10,987,008      branch-instructions                                           (31.78%)
     7.752270373              9,842      branch-misses             #    0.09% of all branches          (31.78%)
     7.752270373         36,429,580      instructions              #    0.28  insn per cycle           (39.73%)
     7.752270373        130,236,629      cycles                                                        (39.72%)
     7.752270373              9,326      L1-icache-load-misses                                         (43.94%)
     7.752270373         21,317,899      L1-dcache-loads                                               (44.38%)
     7.752270373          8,878,833      L1-dcache-load-misses     #   41.65% of all L1-dcache accesses  (44.38%)
     7.752270373          7,218,716      L2-loads                                                      (36.43%)
     7.752270373          2,550,558      L2-load-misses            #   33.79% of all LL-cache accesses  (32.24%)
     7.752270373          7,876,711      LLC-loads                                                     (31.78%)
     7.752270373          3,082,371      LLC-load-misses           #   40.84% of all LL-cache accesses  (31.78%)
     7.802743517         21,109,084      mem_inst_retired.any                                          (31.71%)
     7.802743517         15,445,836      branch-instructions                                           (31.70%)
     7.802743517             18,576      branch-misses             #    0.12% of all branches          (31.70%)
     7.802743517        114,957,603      instructions              #    0.88  insn per cycle           (39.62%)
     7.802743517        130,512,403      cycles                                                        (39.62%)
     7.802743517            890,461      L1-icache-load-misses                                         (39.62%)
     7.802743517         29,606,975      L1-dcache-loads                                               (44.52%)
     7.802743517          4,483,236      L1-dcache-load-misses     #   15.14% of all L1-dcache accesses  (44.53%)
     7.802743517          1,050,533      L2-loads                                                      (36.60%)
     7.802743517            641,906      L2-load-misses            #   58.30% of all LL-cache accesses  (36.60%)
     7.802743517          1,151,579      LLC-loads                                                     (31.70%)
     7.802743517          1,216,270      LLC-load-misses           #  110.46% of all LL-cache accesses  (31.70%)
     7.853211020         47,801,085      mem_inst_retired.any                                          (31.70%)
     7.853211020         20,220,834      branch-instructions                                           (31.70%)
     7.853211020            296,720      branch-misses             #    1.47% of all branches          (31.71%)
     7.853211020        111,787,348      instructions              #    0.86  insn per cycle           (39.63%)
     7.853211020        130,550,484      cycles                                                        (39.63%)
     7.853211020             28,113      L1-icache-load-misses                                         (39.63%)
     7.853211020         41,296,688      L1-dcache-loads                                               (42.21%)
     7.853211020         19,922,107      L1-dcache-load-misses     #   48.24% of all L1-dcache accesses  (44.51%)
     7.853211020          5,612,746      L2-loads                                                      (36.59%)
     7.853211020             21,261      L2-load-misses            #    0.33% of all LL-cache accesses  (36.60%)
     7.853211020          7,453,167      LLC-loads                                                     (34.02%)
     7.853211020             11,428      LLC-load-misses           #    0.17% of all LL-cache accesses  (31.70%)
     7.903700045         48,474,998      mem_inst_retired.any                                          (31.69%)
     7.903700045         19,440,335      branch-instructions                                           (31.68%)
     7.903700045            216,399      branch-misses             #    1.11% of all branches          (31.69%)
     7.903700045        109,181,789      instructions              #    0.84  insn per cycle           (39.61%)
     7.903700045        130,654,071      cycles                                                        (39.61%)
     7.903700045             10,652      L1-icache-load-misses                                         (39.61%)
     7.903700045         48,187,554      L1-dcache-loads                                               (39.62%)
     7.903700045         23,101,745      L1-dcache-load-misses     #   47.94% of all L1-dcache accesses  (44.54%)
     7.903700045          8,629,174      L2-loads                                                      (36.62%)
     7.903700045             18,664      L2-load-misses            #    0.25% of all LL-cache accesses  (36.62%)
     7.903700045          6,441,264      LLC-loads                                                     (36.62%)
     7.903700045             23,042      LLC-load-misses           #    0.31% of all LL-cache accesses  (31.69%)
     7.954030850         50,224,000      mem_inst_retired.any                                          (31.78%)
     7.954030850         21,098,861      branch-instructions                                           (31.78%)
     7.954030850             30,529      branch-misses             #    0.14% of all branches          (31.78%)
     7.954030850        105,845,106      instructions              #    0.81  insn per cycle           (39.73%)
     7.954030850        130,243,860      cycles                                                        (39.72%)
     7.954030850              9,996      L1-icache-load-misses                                         (39.74%)
     7.954030850         49,414,807      L1-dcache-loads                                               (39.74%)
     7.954030850         19,209,926      L1-dcache-load-misses     #   38.87% of all L1-dcache accesses  (40.44%)
     7.954030850          6,836,128      L2-loads                                                      (36.43%)
     7.954030850            537,135      L2-load-misses            #    7.17% of all LL-cache accesses  (36.43%)
     7.954030850          8,146,116      LLC-loads                                                     (36.43%)
     7.954030850            137,041      LLC-load-misses           #    1.83% of all LL-cache accesses  (35.75%)
     8.004363118         65,649,383      mem_inst_retired.any                                          (32.40%)
     8.004363118         46,902,048      branch-instructions                                           (31.79%)
     8.004363118          1,609,990      branch-misses             #    3.43% of all branches          (31.79%)
     8.004363118        156,256,488      instructions              #    1.20  insn per cycle           (39.74%)
     8.004363118        130,257,932      cycles                                                        (39.73%)
     8.004363118             12,106      L1-icache-load-misses                                         (39.74%)
     8.004363118         42,393,853      L1-dcache-loads                                               (39.74%)
     8.004363118          5,552,590      L1-dcache-load-misses     #   13.10% of all L1-dcache accesses  (39.74%)
     8.004363118          2,372,364      L2-loads                                                      (35.80%)
     8.004363118            962,809      L2-load-misses            #   37.32% of all LL-cache accesses  (36.41%)
     8.004363118          2,787,649      LLC-loads                                                     (36.42%)
     8.004363118            820,486      LLC-load-misses           #   31.80% of all LL-cache accesses  (36.42%)
     8.054707385         53,726,051      mem_inst_retired.any                                          (36.44%)
     8.054707385         37,375,186      branch-instructions                                           (31.78%)
     8.054707385          1,459,964      branch-misses             #    3.91% of all branches          (31.78%)
     8.054707385        117,061,762      instructions              #    0.90  insn per cycle           (39.72%)
     8.054707385        130,274,699      cycles                                                        (39.72%)
     8.054707385             15,704      L1-icache-load-misses                                         (39.72%)
     8.054707385         39,471,535      L1-dcache-loads                                               (39.73%)
     8.054707385          5,245,617      L1-dcache-load-misses     #   13.29% of all L1-dcache accesses  (39.72%)
     8.054707385          1,767,461      L2-loads                                                      (31.78%)
     8.054707385            438,002      L2-load-misses            #   24.26% of all LL-cache accesses  (36.44%)
     8.054707385          1,843,014      LLC-loads                                                     (36.44%)
     8.054707385            425,944      LLC-load-misses           #   23.59% of all LL-cache accesses  (36.44%)
     8.105038908         52,680,023      mem_inst_retired.any                                          (36.42%)
     8.105038908         37,751,838      branch-instructions                                           (33.75%)
     8.105038908          1,843,101      branch-misses             #    4.88% of all branches          (31.79%)
     8.105038908        140,035,928      instructions              #    1.07  insn per cycle           (39.73%)
     8.105038908        130,287,931      cycles                                                        (39.74%)
     8.105038908             14,396      L1-icache-load-misses                                         (39.74%)
     8.105038908         34,886,532      L1-dcache-loads                                               (39.74%)
     8.105038908          5,822,993      L1-dcache-load-misses     #   16.69% of all L1-dcache accesses  (39.73%)
     8.105038908            367,511      L2-loads                                                      (31.79%)
     8.105038908             65,856      L2-load-misses            #   10.03% of all LL-cache accesses  (34.44%)
     8.105038908            945,368      LLC-loads                                                     (36.42%)
     8.105038908            272,404      LLC-load-misses           #   41.50% of all LL-cache accesses  (36.42%)
     8.155384544         58,288,345      mem_inst_retired.any                                          (36.44%)
     8.155384544         24,951,210      branch-instructions                                           (36.44%)
     8.155384544            276,315      branch-misses             #    1.11% of all branches          (31.78%)
     8.155384544        184,933,361      instructions              #    1.42  insn per cycle           (39.73%)
     8.155384544        130,261,329      cycles                                                        (39.72%)
     8.155384544             22,593      L1-icache-load-misses                                         (39.72%)
     8.155384544         79,635,842      L1-dcache-loads                                               (39.72%)
     8.155384544          6,614,849      L1-dcache-load-misses     #    8.31% of all L1-dcache accesses  (39.72%)
     8.155384544          1,208,966      L2-loads                                                      (31.77%)
     8.155384544             88,975      L2-load-misses            #    7.54% of all LL-cache accesses  (31.78%)
     8.155384544          1,152,505      LLC-loads                                                     (36.44%)
     8.155384544             75,322      LLC-load-misses           #    6.38% of all LL-cache accesses  (36.44%)
     8.205869468         76,585,265      mem_inst_retired.any                                          (36.62%)
     8.205869468         43,703,538      branch-instructions                                           (36.61%)
     8.205869468          1,192,587      branch-misses             #    2.73% of all branches          (35.29%)
     8.205869468        166,197,751      instructions              #    1.27  insn per cycle           (43.22%)
     8.205869468        130,587,332      cycles                                                        (39.61%)
     8.205869468             24,088      L1-icache-load-misses                                         (39.60%)
     8.205869468         69,035,369      L1-dcache-loads                                               (39.62%)
     8.205869468          7,603,605      L1-dcache-load-misses     #   11.01% of all L1-dcache accesses  (39.62%)
     8.205869468          1,438,523      L2-loads                                                      (31.70%)
     8.205869468            106,825      L2-load-misses            #    7.44% of all LL-cache accesses  (31.70%)
     8.205869468          1,434,932      LLC-loads                                                     (33.00%)
     8.205869468            100,460      LLC-load-misses           #    6.99% of all LL-cache accesses  (36.62%)
     8.256182328         75,974,698      mem_inst_retired.any                                          (36.39%)
     8.256182328         49,097,542      branch-instructions                                           (36.40%)
     8.256182328          1,581,660      branch-misses             #    3.22% of all branches          (36.40%)
     8.256182328        184,789,443      instructions              #    1.42  insn per cycle           (44.35%)
     8.256182328        130,222,436      cycles                                                        (40.02%)
     8.256182328             20,479      L1-icache-load-misses                                         (39.76%)
     8.256182328         63,673,549      L1-dcache-loads                                               (39.75%)
     8.256182328          7,283,405      L1-dcache-load-misses     #   11.44% of all L1-dcache accesses  (39.75%)
     8.256182328          1,423,604      L2-loads                                                      (31.80%)
     8.256182328            119,704      L2-load-misses            #    8.59% of all LL-cache accesses  (31.80%)
     8.256182328          1,363,785      LLC-loads                                                     (31.80%)
     8.256182328            123,256      LLC-load-misses           #    8.84% of all LL-cache accesses  (36.11%)
     8.306505363         68,652,215      mem_inst_retired.any                                          (36.41%)
     8.306505363         43,145,824      branch-instructions                                           (36.41%)
     8.306505363          1,873,402      branch-misses             #    4.34% of all branches          (36.41%)
     8.306505363        158,835,987      instructions              #    1.22  insn per cycle           (44.36%)
     8.306505363        130,312,305      cycles                                                        (44.36%)
     8.306505363             17,644      L1-icache-load-misses                                         (39.74%)
     8.306505363         54,177,929      L1-dcache-loads                                               (39.74%)
     8.306505363          6,154,426      L1-dcache-load-misses     #   11.36% of all L1-dcache accesses  (39.74%)
     8.306505363          1,338,002      L2-loads                                                      (31.79%)
     8.306505363             91,546      L2-load-misses            #    6.85% of all LL-cache accesses  (31.79%)
     8.306505363          1,335,613      LLC-loads                                                     (31.80%)
     8.306505363            103,805      LLC-load-misses           #    7.77% of all LL-cache accesses  (31.80%)
     8.356817382         56,496,750      mem_inst_retired.any                                          (34.89%)
     8.356817382         37,210,060      branch-instructions                                           (36.39%)
     8.356817382          2,072,720      branch-misses             #    5.57% of all branches          (36.39%)
     8.356817382        139,673,729      instructions              #    1.07  insn per cycle           (44.35%)
     8.356817382        130,241,042      cycles                                                        (44.34%)
     8.356817382             16,859      L1-icache-load-misses                                         (41.28%)
     8.356817382         48,577,751      L1-dcache-loads                                               (39.75%)
     8.356817382          5,505,171      L1-dcache-load-misses     #   11.33% of all L1-dcache accesses  (39.75%)
     8.356817382          1,383,857      L2-loads                                                      (31.80%)
     8.356817382            127,631      L2-load-misses            #    9.29% of all LL-cache accesses  (31.80%)
     8.356817382          1,364,637      LLC-loads                                                     (31.80%)
     8.356817382            112,012      LLC-load-misses           #    8.15% of all LL-cache accesses  (31.80%)
     8.407131604         59,964,359      mem_inst_retired.any                                          (31.80%)
     8.407131604         37,353,991      branch-instructions                                           (36.40%)
     8.407131604          2,209,643      branch-misses             #    5.92% of all branches          (36.40%)
     8.407131604        133,409,446      instructions              #    1.02  insn per cycle           (44.35%)
     8.407131604        130,295,095      cycles                                                        (44.35%)
     8.407131604             15,302      L1-icache-load-misses                                         (44.35%)
     8.407131604         43,919,170      L1-dcache-loads                                               (39.75%)
     8.407131604          5,120,143      L1-dcache-load-misses     #   11.66% of all L1-dcache accesses  (39.75%)
     8.407131604          1,216,695      L2-loads                                                      (31.80%)
     8.407131604             92,742      L2-load-misses            #    7.52% of all LL-cache accesses  (31.80%)
     8.407131604          1,249,900      LLC-loads                                                     (31.80%)
     8.407131604             92,935      LLC-load-misses           #    7.54% of all LL-cache accesses  (31.80%)
     8.457453921         61,253,899      mem_inst_retired.any                                          (31.80%)
     8.457453921         38,569,922      branch-instructions                                           (33.63%)
     8.457453921          2,130,536      branch-misses             #    5.52% of all branches          (36.41%)
     8.457453921        139,161,191      instructions              #    1.07  insn per cycle           (44.36%)
     8.457453921        130,274,243      cycles                                                        (44.36%)
     8.457453921             21,365      L1-icache-load-misses                                         (44.36%)
     8.457453921         43,204,706      L1-dcache-loads                                               (42.54%)
     8.457453921          5,108,487      L1-dcache-load-misses     #   11.82% of all L1-dcache accesses  (39.74%)
     8.457453921          1,218,397      L2-loads                                                      (31.79%)
     8.457453921            102,795      L2-load-misses            #    8.53% of all LL-cache accesses  (31.79%)
     8.457453921          1,193,005      LLC-loads                                                     (31.80%)
     8.457453921             94,537      LLC-load-misses           #    7.84% of all LL-cache accesses  (31.80%)
     8.507766297         46,928,543      mem_inst_retired.any                                          (31.80%)
     8.507766297         28,803,133      branch-instructions                                           (31.80%)
     8.507766297          1,541,288      branch-misses             #    5.35% of all branches          (36.39%)
     8.507766297        115,387,104      instructions              #    0.89  insn per cycle           (44.34%)
     8.507766297        130,142,308      cycles                                                        (44.35%)
     8.507766297             31,308      L1-icache-load-misses                                         (44.35%)
     8.507766297         46,049,085      L1-dcache-loads                                               (44.36%)
     8.507766297          5,456,910      L1-dcache-load-misses     #   11.85% of all L1-dcache accesses  (39.76%)
     8.507766297          1,337,885      L2-loads                                                      (31.81%)
     8.507766297            112,484      L2-load-misses            #    8.40% of all LL-cache accesses  (31.80%)
     8.507766297          1,340,464      LLC-loads                                                     (31.79%)
     8.507766297            118,267      LLC-load-misses           #    8.83% of all LL-cache accesses  (31.79%)
     8.558128490         49,843,000      mem_inst_retired.any                                          (31.77%)
     8.558128490         30,982,836      branch-instructions                                           (31.77%)
     8.558128490          2,029,956      branch-misses             #    6.55% of all branches          (32.34%)
     8.558128490        116,561,435      instructions              #    0.90  insn per cycle           (44.40%)
     8.558128490        130,189,352      cycles                                                        (44.40%)
     8.558128490             33,030      L1-icache-load-misses                                         (44.40%)
     8.558128490         44,412,980      L1-dcache-loads                                               (44.40%)
     8.558128490          5,524,526      L1-dcache-load-misses     #   12.44% of all L1-dcache accesses  (43.85%)
     8.558128490          1,389,104      L2-loads                                                      (31.77%)
     8.558128490            142,058      L2-load-misses            #   10.20% of all LL-cache accesses  (31.77%)
     8.558128490          1,397,298      LLC-loads                                                     (31.77%)
     8.558128490            150,577      LLC-load-misses           #   10.81% of all LL-cache accesses  (31.77%)
     8.608532302         55,277,986      mem_inst_retired.any                                          (31.74%)
     8.608532302         34,449,045      branch-instructions                                           (31.75%)
     8.608532302          1,873,489      branch-misses             #    5.44% of all branches          (31.74%)
     8.608532302        127,422,842      instructions              #    0.98  insn per cycle           (43.49%)
     8.608532302        130,292,461      cycles                                                        (44.43%)
     8.608532302             30,076      L1-icache-load-misses                                         (44.44%)
     8.608532302         44,264,449      L1-dcache-loads                                               (44.44%)
     8.608532302          5,176,652      L1-dcache-load-misses     #   11.69% of all L1-dcache accesses  (44.44%)
     8.608532302          1,151,627      L2-loads                                                      (31.75%)
     8.608532302            117,873      L2-load-misses            #   10.08% of all LL-cache accesses  (31.76%)
     8.608532302          1,186,801      LLC-loads                                                     (31.76%)
     8.608532302            136,007      LLC-load-misses           #   11.63% of all LL-cache accesses  (31.75%)
     8.658848394         51,269,343      mem_inst_retired.any                                          (31.79%)
     8.658848394         33,290,923      branch-instructions                                           (31.79%)
     8.658848394          1,934,148      branch-misses             #    5.81% of all branches          (31.79%)
     8.658848394        122,963,664      instructions              #    0.94  insn per cycle           (39.74%)
     8.658848394        130,161,101      cycles                                                        (44.35%)
     8.658848394             34,473      L1-icache-load-misses                                         (44.36%)
     8.658848394         42,456,469      L1-dcache-loads                                               (44.36%)
     8.658848394          5,126,769      L1-dcache-load-misses     #   12.08% of all L1-dcache accesses  (44.36%)
     8.658848394          1,375,987      L2-loads                                                      (31.80%)
     8.658848394            182,977      L2-load-misses            #   13.13% of all LL-cache accesses  (31.80%)
     8.658848394          1,411,613      LLC-loads                                                     (31.80%)
     8.658848394            201,916      LLC-load-misses           #   14.49% of all LL-cache accesses  (31.80%)
     8.709227458         56,364,447      mem_inst_retired.any                                          (31.76%)
     8.709227458         34,077,349      branch-instructions                                           (31.76%)
     8.709227458          1,900,913      branch-misses             #    5.58% of all branches          (31.76%)
     8.709227458        127,311,166      instructions              #    0.98  insn per cycle           (39.70%)
     8.709227458        130,284,202      cycles                                                        (42.09%)
     8.709227458             38,309      L1-icache-load-misses                                         (44.41%)
     8.709227458         44,632,874      L1-dcache-loads                                               (44.41%)
     8.709227458          5,414,385      L1-dcache-load-misses     #   12.13% of all L1-dcache accesses  (44.41%)
     8.709227458          1,352,814      L2-loads                                                      (34.11%)
     8.709227458            157,468      L2-load-misses            #   11.16% of all LL-cache accesses  (31.76%)
     8.709227458          1,467,996      LLC-loads                                                     (31.77%)
     8.709227458            186,904      LLC-load-misses           #   13.25% of all LL-cache accesses  (31.76%)
     8.759547422         63,018,918      mem_inst_retired.any                                          (31.79%)
     8.759547422         39,213,559      branch-instructions                                           (31.79%)
     8.759547422          1,852,839      branch-misses             #    4.72% of all branches          (31.80%)
     8.759547422        148,392,201      instructions              #    1.14  insn per cycle           (39.75%)
     8.759547422        130,206,992      cycles                                                        (39.75%)
     8.759547422             20,147      L1-icache-load-misses                                         (44.36%)
     8.759547422         50,154,239      L1-dcache-loads                                               (44.36%)
     8.759547422          5,993,096      L1-dcache-load-misses     #   11.95% of all L1-dcache accesses  (44.36%)
     8.759547422          1,596,483      L2-loads                                                      (36.41%)
     8.759547422            166,353      L2-load-misses            #   10.31% of all LL-cache accesses  (31.79%)
     8.759547422          1,630,745      LLC-loads                                                     (31.79%)
     8.759547422            165,451      LLC-load-misses           #   10.25% of all LL-cache accesses  (31.79%)
     8.809863481         67,326,870      mem_inst_retired.any                                          (31.80%)
     8.809863481         41,585,423      branch-instructions                                           (31.80%)
     8.809863481          1,935,672      branch-misses             #    4.65% of all branches          (31.80%)
     8.809863481        147,926,835      instructions              #    1.14  insn per cycle           (39.75%)
     8.809863481        130,238,006      cycles                                                        (39.75%)
     8.809863481             24,051      L1-icache-load-misses                                         (40.75%)
     8.809863481         48,455,722      L1-dcache-loads                                               (44.35%)
     8.809863481          5,714,909      L1-dcache-load-misses     #   11.79% of all L1-dcache accesses  (44.35%)
     8.809863481          1,410,120      L2-loads                                                      (36.40%)
     8.809863481            170,856      L2-load-misses            #   12.60% of all LL-cache accesses  (35.42%)
     8.809863481          1,302,017      LLC-loads                                                     (31.80%)
     8.809863481            133,938      LLC-load-misses           #    9.88% of all LL-cache accesses  (31.80%)
#           time             counts unit events
     8.860172445         65,071,135      mem_inst_retired.any                                          (31.81%)
     8.860172445         40,384,149      branch-instructions                                           (31.81%)
     8.860172445          1,889,329      branch-misses             #    4.68% of all branches          (31.80%)
     8.860172445        149,701,831      instructions              #    1.15  insn per cycle           (39.75%)
     8.860172445        130,197,521      cycles                                                        (39.75%)
     8.860172445             19,243      L1-icache-load-misses                                         (39.75%)
     8.860172445         50,377,628      L1-dcache-loads                                               (44.11%)
     8.860172445          5,723,608      L1-dcache-load-misses     #   11.36% of all L1-dcache accesses  (44.34%)
     8.860172445          1,420,103      L2-loads                                                      (36.39%)
     8.860172445            138,843      L2-load-misses            #    9.53% of all LL-cache accesses  (36.39%)
     8.860172445          1,494,198      LLC-loads                                                     (32.06%)
     8.860172445            146,019      LLC-load-misses           #   10.02% of all LL-cache accesses  (31.81%)
     8.910492477         69,079,929      mem_inst_retired.any                                          (31.80%)
     8.910492477         42,575,457      branch-instructions                                           (31.80%)
     8.910492477          1,868,343      branch-misses             #    4.39% of all branches          (31.80%)
     8.910492477        156,975,217      instructions              #    1.21  insn per cycle           (39.74%)
     8.910492477        130,251,064      cycles                                                        (39.74%)
     8.910492477             15,172      L1-icache-load-misses                                         (39.74%)
     8.910492477         53,413,606      L1-dcache-loads                                               (39.74%)
     8.910492477          6,230,744      L1-dcache-load-misses     #   11.67% of all L1-dcache accesses  (44.36%)
     8.910492477          1,546,215      L2-loads                                                      (36.41%)
     8.910492477            161,812      L2-load-misses            #   10.27% of all LL-cache accesses  (36.41%)
     8.910492477          1,605,307      LLC-loads                                                     (36.41%)
     8.910492477            148,547      LLC-load-misses           #    9.43% of all LL-cache accesses  (31.80%)
     8.960808326         68,902,217      mem_inst_retired.any                                          (31.81%)
     8.960808326         41,690,310      branch-instructions                                           (31.81%)
     8.960808326          1,898,259      branch-misses             #    4.55% of all branches          (31.81%)
     8.960808326        151,171,081      instructions              #    1.16  insn per cycle           (39.76%)
     8.960808326        130,190,860      cycles                                                        (39.76%)
     8.960808326             17,906      L1-icache-load-misses                                         (39.76%)
     8.960808326         51,317,885      L1-dcache-loads                                               (39.76%)
     8.960808326          6,017,471      L1-dcache-load-misses     #   11.73% of all L1-dcache accesses  (42.85%)
     8.960808326          1,471,589      L2-loads                                                      (36.38%)
     8.960808326            137,921      L2-load-misses            #    9.47% of all LL-cache accesses  (36.39%)
     8.960808326          1,442,113      LLC-loads                                                     (36.38%)
     8.960808326            132,509      LLC-load-misses           #    9.10% of all LL-cache accesses  (33.31%)
     9.011119029         63,887,855      mem_inst_retired.any                                          (31.81%)
     9.011119029         37,374,427      branch-instructions                                           (31.80%)
     9.011119029          1,866,479      branch-misses             #    4.99% of all branches          (31.80%)
     9.011119029        138,257,618      instructions              #    1.06  insn per cycle           (39.75%)
     9.011119029        130,155,164      cycles                                                        (39.75%)
     9.011119029             29,380      L1-icache-load-misses                                         (39.75%)
     9.011119029         48,868,554      L1-dcache-loads                                               (39.75%)
     9.011119029          5,776,511      L1-dcache-load-misses     #   11.82% of all L1-dcache accesses  (39.76%)
     9.011119029          1,465,464      L2-loads                                                      (36.40%)
     9.011119029            152,617      L2-load-misses            #   10.36% of all LL-cache accesses  (36.40%)
     9.011119029          1,480,710      LLC-loads                                                     (36.40%)
     9.011119029            150,822      LLC-load-misses           #   10.24% of all LL-cache accesses  (36.40%)
     9.061450939         55,622,399      mem_inst_retired.any                                          (34.56%)
     9.061450939         33,550,552      branch-instructions                                           (31.79%)
     9.061450939          2,099,209      branch-misses             #    6.26% of all branches          (31.79%)
     9.061450939        120,695,769      instructions              #    0.93  insn per cycle           (39.73%)
     9.061450939        130,177,336      cycles                                                        (39.73%)
     9.061450939             23,111      L1-icache-load-misses                                         (39.73%)
     9.061450939         40,703,216      L1-dcache-loads                                               (39.72%)
     9.061450939          4,887,148      L1-dcache-load-misses     #   12.01% of all L1-dcache accesses  (39.73%)
     9.061450939          1,234,331      L2-loads                                                      (33.63%)
     9.061450939            194,176      L2-load-misses            #   15.07% of all LL-cache accesses  (36.43%)
     9.061450939          1,342,591      LLC-loads                                                     (36.44%)
     9.061450939            209,136      LLC-load-misses           #   16.23% of all LL-cache accesses  (36.44%)
     9.111939384         51,671,708      mem_inst_retired.any                                          (36.63%)
     9.111939384         32,941,165      branch-instructions                                           (31.70%)
     9.111939384          1,783,709      branch-misses             #    5.41% of all branches          (31.69%)
     9.111939384        112,722,595      instructions              #    0.86  insn per cycle           (39.61%)
     9.111939384        130,416,545      cycles                                                        (39.61%)
     9.111939384             22,523      L1-icache-load-misses                                         (39.61%)
     9.111939384         35,488,489      L1-dcache-loads                                               (39.61%)
     9.111939384          4,644,683      L1-dcache-load-misses     #   13.09% of all L1-dcache accesses  (39.61%)
     9.111939384          1,192,172      L2-loads                                                      (31.69%)
     9.111939384            198,096      L2-load-misses            #   16.40% of all LL-cache accesses  (36.61%)
     9.111939384          1,223,765      LLC-loads                                                     (36.61%)
     9.111939384            178,800      LLC-load-misses           #   14.80% of all LL-cache accesses  (36.62%)
     9.162414351         53,036,293      mem_inst_retired.any                                          (36.60%)
     9.162414351         32,669,065      branch-instructions                                           (36.38%)
     9.162414351          1,883,053      branch-misses             #    5.76% of all branches          (31.70%)
     9.162414351        121,357,139      instructions              #    0.93  insn per cycle           (39.62%)
     9.162414351        130,489,376      cycles                                                        (39.62%)
     9.162414351             22,994      L1-icache-load-misses                                         (39.62%)
     9.162414351         41,836,308      L1-dcache-loads                                               (39.62%)
     9.162414351          5,143,154      L1-dcache-load-misses     #   12.29% of all L1-dcache accesses  (39.62%)
     9.162414351          1,452,893      L2-loads                                                      (31.70%)
     9.162414351            238,885      L2-load-misses            #   16.47% of all LL-cache accesses  (31.90%)
     9.162414351          1,448,194      LLC-loads                                                     (36.60%)
     9.162414351            234,086      LLC-load-misses           #   16.14% of all LL-cache accesses  (36.60%)
     9.212748751         58,528,450      mem_inst_retired.any                                          (36.37%)
     9.212748751         35,524,627      branch-instructions                                           (36.37%)
     9.212748751          1,937,897      branch-misses             #    5.46% of all branches          (33.20%)
     9.212748751        138,870,318      instructions              #    1.07  insn per cycle           (41.16%)
     9.212748751        130,101,317      cycles                                                        (39.77%)
     9.212748751             19,527      L1-icache-load-misses                                         (39.77%)
     9.212748751         49,285,988      L1-dcache-loads                                               (39.77%)
     9.212748751          5,784,282      L1-dcache-load-misses     #   11.74% of all L1-dcache accesses  (39.77%)
     9.212748751          1,569,723      L2-loads                                                      (31.81%)
     9.212748751            202,424      L2-load-misses            #   12.74% of all LL-cache accesses  (31.81%)
     9.212748751          1,608,104      LLC-loads                                                     (34.97%)
     9.212748751            199,096      LLC-load-misses           #   12.53% of all LL-cache accesses  (36.37%)
     9.263073433         56,272,290      mem_inst_retired.any                                          (36.42%)
     9.263073433         34,897,079      branch-instructions                                           (36.42%)
     9.263073433          1,958,205      branch-misses             #    5.61% of all branches          (36.42%)
     9.263073433        128,977,197      instructions              #    0.99  insn per cycle           (44.37%)
     9.263073433        130,201,599      cycles                                                        (39.74%)
     9.263073433             31,216      L1-icache-load-misses                                         (39.74%)
     9.263073433         44,737,994      L1-dcache-loads                                               (39.74%)
     9.263073433          5,702,149      L1-dcache-load-misses     #   12.75% of all L1-dcache accesses  (39.74%)
     9.263073433          1,826,984      L2-loads                                                      (31.79%)
     9.263073433            200,205      L2-load-misses            #   10.75% of all LL-cache accesses  (31.79%)
     9.263073433          1,898,968      LLC-loads                                                     (31.79%)
     9.263073433            197,251      LLC-load-misses           #   10.59% of all LL-cache accesses  (36.42%)
     9.313391377         50,201,662      mem_inst_retired.any                                          (36.39%)
     9.313391377         32,723,323      branch-instructions                                           (36.38%)
     9.313391377          2,109,686      branch-misses             #    6.45% of all branches          (36.38%)
     9.313391377        122,182,240      instructions              #    0.94  insn per cycle           (44.34%)
     9.313391377        130,128,220      cycles                                                        (42.43%)
     9.313391377             15,033      L1-icache-load-misses                                         (39.76%)
     9.313391377         40,775,682      L1-dcache-loads                                               (39.76%)
     9.313391377          5,106,635      L1-dcache-load-misses     #   12.52% of all L1-dcache accesses  (39.76%)
     9.313391377          1,430,774      L2-loads                                                      (31.80%)
     9.313391377            146,656      L2-load-misses            #   10.38% of all LL-cache accesses  (31.81%)
     9.313391377          1,395,016      LLC-loads                                                     (31.81%)
     9.313391377            155,499      LLC-load-misses           #   11.01% of all LL-cache accesses  (33.70%)
     9.363708904         48,600,359      mem_inst_retired.any                                          (36.41%)
     9.363708904         31,187,650      branch-instructions                                           (36.41%)
     9.363708904          2,327,208      branch-misses             #    7.46% of all branches          (36.41%)
     9.363708904        112,046,027      instructions              #    0.86  insn per cycle           (44.36%)
     9.363708904        130,243,873      cycles                                                        (44.36%)
     9.363708904             12,204      L1-icache-load-misses                                         (39.75%)
     9.363708904         37,313,011      L1-dcache-loads                                               (39.75%)
     9.363708904          4,671,021      L1-dcache-load-misses     #   12.52% of all L1-dcache accesses  (39.74%)
     9.363708904          1,434,426      L2-loads                                                      (31.80%)
     9.363708904            146,108      L2-load-misses            #   10.64% of all LL-cache accesses  (31.80%)
     9.363708904          1,311,125      LLC-loads                                                     (31.79%)
     9.363708904            128,610      LLC-load-misses           #    9.37% of all LL-cache accesses  (31.80%)
     9.414048629         50,406,762      mem_inst_retired.any                                          (32.48%)
     9.414048629         31,583,060      branch-instructions                                           (36.43%)
     9.414048629          2,327,288      branch-misses             #    7.37% of all branches          (36.43%)
     9.414048629        113,713,266      instructions              #    0.87  insn per cycle           (44.38%)
     9.414048629        130,225,237      cycles                                                        (44.37%)
     9.414048629             17,002      L1-icache-load-misses                                         (43.71%)
     9.414048629         37,589,091      L1-dcache-loads                                               (39.73%)
     9.414048629          4,721,088      L1-dcache-load-misses     #   12.56% of all L1-dcache accesses  (39.73%)
     9.414048629          1,422,347      L2-loads                                                      (31.79%)
     9.414048629            153,221      L2-load-misses            #   10.58% of all LL-cache accesses  (31.79%)
     9.414048629          1,473,396      LLC-loads                                                     (31.79%)
     9.414048629            160,257      LLC-load-misses           #   11.07% of all LL-cache accesses  (31.79%)
     9.464360810         53,648,807      mem_inst_retired.any                                          (31.80%)
     9.464360810         33,002,191      branch-instructions                                           (35.79%)
     9.464360810          2,262,928      branch-misses             #    6.86% of all branches          (36.39%)
     9.464360810        119,734,684      instructions              #    0.92  insn per cycle           (44.34%)
     9.464360810        130,191,866      cycles                                                        (44.34%)
     9.464360810             12,924      L1-icache-load-misses                                         (44.34%)
     9.464360810         40,105,237      L1-dcache-loads                                               (40.37%)
     9.464360810          5,364,780      L1-dcache-load-misses     #   13.38% of all L1-dcache accesses  (39.75%)
     9.464360810          1,874,930      L2-loads                                                      (31.80%)
     9.464360810            207,362      L2-load-misses            #   11.67% of all LL-cache accesses  (31.80%)
     9.464360810          1,679,447      LLC-loads                                                     (31.80%)
     9.464360810            168,271      LLC-load-misses           #    9.47% of all LL-cache accesses  (31.80%)
     9.514725103         52,910,712      mem_inst_retired.any                                          (31.77%)
     9.514725103         32,299,484      branch-instructions                                           (31.77%)
     9.514725103          2,263,767      branch-misses             #    7.01% of all branches          (36.47%)
     9.514725103        119,494,229      instructions              #    0.92  insn per cycle           (44.41%)
     9.514725103        130,382,321      cycles                                                        (44.41%)
     9.514725103             14,483      L1-icache-load-misses                                         (44.41%)
     9.514725103         40,883,919      L1-dcache-loads                                               (44.41%)
     9.514725103          4,842,571      L1-dcache-load-misses     #   11.84% of all L1-dcache accesses  (39.71%)
     9.514725103          1,403,951      L2-loads                                                      (31.76%)
     9.514725103            154,150      L2-load-misses            #   10.87% of all LL-cache accesses  (31.77%)
     9.514725103          1,433,352      LLC-loads                                                     (31.77%)
     9.514725103            155,448      LLC-load-misses           #   10.96% of all LL-cache accesses  (31.77%)
     9.565058565         53,038,977      mem_inst_retired.any                                          (31.79%)
     9.565058565         32,538,601      branch-instructions                                           (31.79%)
     9.565058565          2,313,795      branch-misses             #    7.11% of all branches          (34.43%)
     9.565058565        118,750,514      instructions              #    0.91  insn per cycle           (44.37%)
     9.565058565        130,283,652      cycles                                                        (44.36%)
     9.565058565             12,746      L1-icache-load-misses                                         (44.36%)
     9.565058565         40,718,874      L1-dcache-loads                                               (44.36%)
     9.565058565          5,005,112      L1-dcache-load-misses     #   12.29% of all L1-dcache accesses  (41.75%)
     9.565058565          1,531,870      L2-loads                                                      (31.79%)
     9.565058565            155,522      L2-load-misses            #   10.10% of all LL-cache accesses  (31.79%)
     9.565058565          1,548,584      LLC-loads                                                     (31.79%)
     9.565058565            151,265      LLC-load-misses           #    9.82% of all LL-cache accesses  (31.79%)
     9.615370106         53,016,533      mem_inst_retired.any                                          (31.79%)
     9.615370106         32,494,326      branch-instructions                                           (31.80%)
     9.615370106          2,312,684      branch-misses             #    7.12% of all branches          (31.80%)
     9.615370106        120,105,364      instructions              #    0.92  insn per cycle           (44.34%)
     9.615370106        130,268,864      cycles                                                        (44.35%)
     9.615370106             12,563      L1-icache-load-misses                                         (44.35%)
     9.615370106         41,196,670      L1-dcache-loads                                               (44.35%)
     9.615370106          5,270,165      L1-dcache-load-misses     #   12.79% of all L1-dcache accesses  (44.35%)
     9.615370106          1,704,932      L2-loads                                                      (31.81%)
     9.615370106            171,274      L2-load-misses            #   10.72% of all LL-cache accesses  (31.80%)
     9.615370106          1,489,907      LLC-loads                                                     (31.80%)
     9.615370106            147,753      LLC-load-misses           #    9.25% of all LL-cache accesses  (31.80%)
     9.665680742         52,437,728      mem_inst_retired.any                                          (31.80%)
     9.665680742         32,218,305      branch-instructions                                           (31.80%)
     9.665680742          2,272,479      branch-misses             #    7.05% of all branches          (31.80%)
     9.665680742        117,304,182      instructions              #    0.90  insn per cycle           (41.11%)
     9.665680742        130,180,507      cycles                                                        (44.34%)
     9.665680742             26,753      L1-icache-load-misses                                         (44.34%)
     9.665680742         40,005,876      L1-dcache-loads                                               (44.34%)
     9.665680742          4,816,697      L1-dcache-load-misses     #   12.04% of all L1-dcache accesses  (44.34%)
     9.665680742          1,356,392      L2-loads                                                      (31.81%)
     9.665680742            128,949      L2-load-misses            #    9.49% of all LL-cache accesses  (31.81%)
     9.665680742          1,360,867      LLC-loads                                                     (31.81%)
     9.665680742            130,811      LLC-load-misses           #    9.63% of all LL-cache accesses  (31.80%)
     9.715993604         49,870,757      mem_inst_retired.any                                          (31.81%)
     9.715993604         30,833,846      branch-instructions                                           (31.81%)
     9.715993604          2,172,747      branch-misses             #    7.05% of all branches          (31.80%)
     9.715993604        117,639,455      instructions              #    0.90  insn per cycle           (39.76%)
     9.715993604        130,059,017      cycles                                                        (44.32%)
     9.715993604             23,195      L1-icache-load-misses                                         (44.33%)
     9.715993604         41,368,195      L1-dcache-loads                                               (44.33%)
     9.715993604          5,208,984      L1-dcache-load-misses     #   12.59% of all L1-dcache accesses  (44.34%)
     9.715993604          1,439,791      L2-loads                                                      (31.82%)
     9.715993604            175,656      L2-load-misses            #   12.00% of all LL-cache accesses  (31.82%)
     9.715993604          1,487,865      LLC-loads                                                     (31.81%)
     9.715993604            227,790      LLC-load-misses           #   15.56% of all LL-cache accesses  (31.81%)
     9.766309048         60,258,802      mem_inst_retired.any                                          (31.80%)
     9.766309048         36,277,872      branch-instructions                                           (31.80%)
     9.766309048          2,074,581      branch-misses             #    5.72% of all branches          (31.80%)
     9.766309048        133,326,739      instructions              #    1.02  insn per cycle           (39.75%)
     9.766309048        130,240,995      cycles                                                        (39.86%)
     9.766309048             19,678      L1-icache-load-misses                                         (44.35%)
     9.766309048         45,095,587      L1-dcache-loads                                               (44.35%)
     9.766309048          5,469,301      L1-dcache-load-misses     #   12.13% of all L1-dcache accesses  (44.35%)
     9.766309048          1,452,074      L2-loads                                                      (36.30%)
     9.766309048            145,073      L2-load-misses            #    9.94% of all LL-cache accesses  (31.80%)
     9.766309048          1,467,113      LLC-loads                                                     (31.80%)
     9.766309048            136,412      LLC-load-misses           #    9.35% of all LL-cache accesses  (31.80%)
     9.816615556         55,881,201      mem_inst_retired.any                                          (31.81%)
     9.816615556         33,802,604      branch-instructions                                           (31.80%)
     9.816615556          2,129,873      branch-misses             #    6.30% of all branches          (31.80%)
     9.816615556        128,243,707      instructions              #    0.98  insn per cycle           (39.75%)
     9.816615556        130,245,071      cycles                                                        (39.75%)
     9.816615556             21,624      L1-icache-load-misses                                         (43.22%)
     9.816615556         45,461,389      L1-dcache-loads                                               (44.34%)
     9.816615556          5,767,954      L1-dcache-load-misses     #   12.69% of all L1-dcache accesses  (44.34%)
     9.816615556          1,546,199      L2-loads                                                      (36.39%)
     9.816615556            124,709      L2-load-misses            #    8.14% of all LL-cache accesses  (32.94%)
     9.816615556          1,517,977      LLC-loads                                                     (31.81%)
     9.816615556            129,529      LLC-load-misses           #    8.45% of all LL-cache accesses  (31.81%)
     9.866946666         62,842,459      mem_inst_retired.any                                          (31.79%)
     9.866946666         40,233,000      branch-instructions                                           (31.79%)
     9.866946666          1,679,573      branch-misses             #    4.17% of all branches          (31.79%)
     9.866946666        161,809,554      instructions              #    1.24  insn per cycle           (39.73%)
     9.866946666        130,286,326      cycles                                                        (39.73%)
     9.866946666             12,845      L1-icache-load-misses                                         (39.73%)
     9.866946666         57,343,328      L1-dcache-loads                                               (44.37%)
     9.866946666          7,067,785      L1-dcache-load-misses     #   12.33% of all L1-dcache accesses  (44.37%)
     9.866946666          2,057,904      L2-loads                                                      (36.42%)
     9.866946666            188,298      L2-load-misses            #    9.73% of all LL-cache accesses  (36.43%)
     9.866946666          1,814,017      LLC-loads                                                     (31.79%)
     9.866946666            183,338      LLC-load-misses           #    9.47% of all LL-cache accesses  (31.79%)
     9.917294139         77,397,944      mem_inst_retired.any                                          (31.79%)
     9.917294139         46,527,421      branch-instructions                                           (31.78%)
     9.917294139          1,454,107      branch-misses             #    3.13% of all branches          (31.78%)
     9.917294139        173,443,074      instructions              #    1.33  insn per cycle           (39.73%)
     9.917294139        130,277,460      cycles                                                        (39.73%)
     9.917294139             15,623      L1-icache-load-misses                                         (39.73%)
     9.917294139         58,903,285      L1-dcache-loads                                               (41.92%)
     9.917294139          7,660,917      L1-dcache-load-misses     #   13.01% of all L1-dcache accesses  (44.39%)
     9.917294139          2,441,549      L2-loads                                                      (36.44%)
     9.917294139            288,480      L2-load-misses            #   11.58% of all LL-cache accesses  (36.43%)
     9.917294139          2,542,133      LLC-loads                                                     (34.26%)
     9.917294139            272,010      LLC-load-misses           #   10.92% of all LL-cache accesses  (31.77%)
     9.967616869         78,452,522      mem_inst_retired.any                                          (31.79%)
     9.967616869         46,363,665      branch-instructions                                           (31.79%)
     9.967616869          1,514,166      branch-misses             #    3.27% of all branches          (31.79%)
     9.967616869        173,163,418      instructions              #    1.33  insn per cycle           (39.74%)
     9.967616869        130,266,765      cycles                                                        (39.74%)
     9.967616869             15,217      L1-icache-load-misses                                         (39.74%)
     9.967616869         60,220,190      L1-dcache-loads                                               (39.74%)
     9.967616869          7,583,492      L1-dcache-load-misses     #   12.59% of all L1-dcache accesses  (44.36%)
     9.967616869          2,207,393      L2-loads                                                      (36.41%)
     9.967616869            253,241      L2-load-misses            #   11.38% of all LL-cache accesses  (36.41%)
     9.967616869          2,243,167      LLC-loads                                                     (36.41%)
     9.967616869            245,017      LLC-load-misses           #   11.01% of all LL-cache accesses  (31.79%)
    10.017977317         75,431,093      mem_inst_retired.any                                          (31.77%)
    10.017977317         44,630,291      branch-instructions                                           (31.77%)
    10.017977317          1,555,692      branch-misses             #    3.49% of all branches          (31.78%)
    10.017977317        162,699,343      instructions              #    1.25  insn per cycle           (39.71%)
    10.017977317        130,357,275      cycles                                                        (39.71%)
    10.017977317             20,151      L1-icache-load-misses                                         (39.71%)
    10.017977317         57,982,429      L1-dcache-loads                                               (39.71%)
    10.017977317          8,054,363      L1-dcache-load-misses     #   13.89% of all L1-dcache accesses  (40.57%)
    10.017977317          2,508,765      L2-loads                                                      (36.45%)
    10.017977317            275,455      L2-load-misses            #   11.45% of all LL-cache accesses  (36.45%)
    10.017977317          2,303,822      LLC-loads                                                     (36.45%)
    10.017977317            259,077      LLC-load-misses           #   10.77% of all LL-cache accesses  (35.62%)
    10.068285685         74,177,411      mem_inst_retired.any                                          (32.28%)
    10.068285685         43,020,272      branch-instructions                                           (31.82%)
    10.068285685          1,203,048      branch-misses             #    2.80% of all branches          (31.81%)
    10.068285685        161,756,084      instructions              #    1.24  insn per cycle           (39.77%)
    10.068285685        130,027,084      cycles                                                        (39.72%)
    10.068285685             36,121      L1-icache-load-misses                                         (39.72%)
    10.068285685         56,271,623      L1-dcache-loads                                               (39.72%)
    10.068285685          7,988,172      L1-dcache-load-misses     #   14.20% of all L1-dcache accesses  (39.72%)
    10.068285685          2,790,253      L2-loads                                                      (35.94%)
    10.068285685            350,997      L2-load-misses            #   12.92% of all LL-cache accesses  (36.41%)
    10.068285685          2,641,493      LLC-loads                                                     (36.41%)
    10.068285685            324,467      LLC-load-misses           #   11.95% of all LL-cache accesses  (36.41%)
#           time             counts unit events
    10.118593556         75,021,941      mem_inst_retired.any                                          (36.39%)
    10.118593556         44,484,689      branch-instructions                                           (31.80%)
    10.118593556          1,447,198      branch-misses             #    3.25% of all branches          (31.80%)
    10.118593556        161,573,532      instructions              #    1.24  insn per cycle           (39.75%)
    10.118593556        130,242,139      cycles                                                        (39.75%)
    10.118593556             14,302      L1-icache-load-misses                                         (39.75%)
    10.118593556         55,099,308      L1-dcache-loads                                               (39.75%)
    10.118593556          8,133,821      L1-dcache-load-misses     #   14.76% of all L1-dcache accesses  (39.75%)
    10.118593556          3,086,615      L2-loads                                                      (31.80%)
    10.118593556            375,727      L2-load-misses            #   12.21% of all LL-cache accesses  (36.39%)
    10.118593556          3,065,398      LLC-loads                                                     (36.39%)
    10.118593556            369,437      LLC-load-misses           #   12.01% of all LL-cache accesses  (36.39%)
    10.168934853         75,859,030      mem_inst_retired.any                                          (36.43%)
    10.168934853         45,640,912      branch-instructions                                           (33.54%)
    10.168934853          1,203,961      branch-misses             #    2.64% of all branches          (31.78%)
    10.168934853        171,890,192      instructions              #    1.32  insn per cycle           (39.73%)
    10.168934853        130,318,219      cycles                                                        (39.73%)
    10.168934853             17,614      L1-icache-load-misses                                         (39.73%)
    10.168934853         60,267,635      L1-dcache-loads                                               (39.73%)
    10.168934853          9,270,978      L1-dcache-load-misses     #   15.38% of all L1-dcache accesses  (39.73%)
    10.168934853          3,520,337      L2-loads                                                      (31.78%)
    10.168934853            431,362      L2-load-misses            #   12.61% of all LL-cache accesses  (34.67%)
    10.168934853          3,321,396      LLC-loads                                                     (36.43%)
    10.168934853            389,555      LLC-load-misses           #   11.39% of all LL-cache accesses  (36.44%)
    10.219252145         73,764,240      mem_inst_retired.any                                          (36.40%)
    10.219252145         44,091,499      branch-instructions                                           (36.40%)
    10.219252145          1,350,573      branch-misses             #    3.06% of all branches          (31.79%)
    10.219252145        164,030,824      instructions              #    1.26  insn per cycle           (39.74%)
    10.219252145        130,235,552      cycles                                                        (39.74%)
    10.219252145             17,145      L1-icache-load-misses                                         (39.75%)
    10.219252145         54,176,956      L1-dcache-loads                                               (39.75%)
    10.219252145          7,852,016      L1-dcache-load-misses     #   14.49% of all L1-dcache accesses  (39.75%)
    10.219252145          3,026,426      L2-loads                                                      (31.80%)
    10.219252145            408,601      L2-load-misses            #   12.68% of all LL-cache accesses  (31.80%)
    10.219252145          3,419,312      LLC-loads                                                     (36.40%)
    10.219252145            456,373      LLC-load-misses           #   14.16% of all LL-cache accesses  (36.41%)
    10.269569711         74,815,819      mem_inst_retired.any                                          (36.41%)
    10.269569711         44,632,536      branch-instructions                                           (36.40%)
    10.269569711          1,116,570      branch-misses             #    2.50% of all branches          (34.82%)
    10.269569711        171,507,643      instructions              #    1.32  insn per cycle           (42.77%)
    10.269569711        130,240,373      cycles                                                        (39.74%)
    10.269569711             14,387      L1-icache-load-misses                                         (39.74%)
    10.269569711         61,243,203      L1-dcache-loads                                               (39.74%)
    10.269569711          9,825,874      L1-dcache-load-misses     #   16.04% of all L1-dcache accesses  (39.74%)
    10.269569711          3,944,133      L2-loads                                                      (31.80%)
    10.269569711            522,807      L2-load-misses            #   13.20% of all LL-cache accesses  (31.80%)
    10.269569711          3,974,326      LLC-loads                                                     (33.37%)
    10.269569711            505,653      LLC-load-misses           #   12.77% of all LL-cache accesses  (36.41%)
    10.319896834         75,641,474      mem_inst_retired.any                                          (36.43%)
    10.319896834         44,875,830      branch-instructions                                           (36.43%)
    10.319896834            967,735      branch-misses             #    2.16% of all branches          (36.43%)
    10.319896834        170,697,958      instructions              #    1.31  insn per cycle           (44.38%)
    10.319896834        130,262,984      cycles                                                        (39.72%)
    10.319896834             15,932      L1-icache-load-misses                                         (39.73%)
    10.319896834         59,100,196      L1-dcache-loads                                               (39.72%)
    10.319896834          9,859,798      L1-dcache-load-misses     #   16.68% of all L1-dcache accesses  (39.72%)
    10.319896834          3,979,736      L2-loads                                                      (31.80%)
    10.319896834            504,259      L2-load-misses            #   12.38% of all LL-cache accesses  (31.80%)
    10.319896834          4,167,615      LLC-loads                                                     (31.80%)
    10.319896834            555,093      LLC-load-misses           #   13.63% of all LL-cache accesses  (36.43%)
    10.370241941         78,603,671      mem_inst_retired.any                                          (36.44%)
    10.370241941         45,817,884      branch-instructions                                           (36.44%)
    10.370241941            971,996      branch-misses             #    2.12% of all branches          (36.44%)
    10.370241941        173,651,376      instructions              #    1.33  insn per cycle           (44.38%)
    10.370241941        130,361,243      cycles                                                        (44.08%)
    10.370241941              9,779      L1-icache-load-misses                                         (39.72%)
    10.370241941         61,325,641      L1-dcache-loads                                               (39.73%)
    10.370241941         10,679,084      L1-dcache-load-misses     #   17.41% of all L1-dcache accesses  (39.73%)
    10.370241941          4,626,056      L2-loads                                                      (31.78%)
    10.370241941            591,785      L2-load-misses            #   12.88% of all LL-cache accesses  (31.78%)
    10.370241941          4,565,792      LLC-loads                                                     (31.78%)
    10.370241941            581,703      LLC-load-misses           #   12.66% of all LL-cache accesses  (32.07%)
    10.420559903         49,143,726      mem_inst_retired.any                                          (35.40%)
    10.420559903         35,725,697      branch-instructions                                           (36.40%)
    10.420559903            390,560      branch-misses             #    1.09% of all branches          (36.40%)
    10.420559903        147,317,609      instructions              #    1.13  insn per cycle           (44.35%)
    10.420559903        130,260,295      cycles                                                        (44.35%)
    10.420559903             10,890      L1-icache-load-misses                                         (40.77%)
    10.420559903         61,059,157      L1-dcache-loads                                               (39.75%)
    10.420559903         15,717,393      L1-dcache-load-misses     #   25.74% of all L1-dcache accesses  (39.75%)
    10.420559903          7,476,382      L2-loads                                                      (31.80%)
    10.420559903          1,178,802      L2-load-misses            #   14.31% of all LL-cache accesses  (31.80%)
    10.420559903          9,001,618      LLC-loads                                                     (31.80%)
    10.420559903          1,401,239      LLC-load-misses           #   17.01% of all LL-cache accesses  (31.80%)
    10.470890915         15,179,840      mem_inst_retired.any                                          (31.78%)
    10.470890915         10,831,804      branch-instructions                                           (36.42%)
    10.470890915             55,593      branch-misses             #    0.51% of all branches          (36.43%)
    10.470890915         74,857,929      instructions              #    0.57  insn per cycle           (44.37%)
    10.470890915        130,293,308      cycles                                                        (44.38%)
    10.470890915             15,394      L1-icache-load-misses                                         (44.38%)
    10.470890915         35,268,981      L1-dcache-loads                                               (39.74%)
    10.470890915         12,432,694      L1-dcache-load-misses     #   35.25% of all L1-dcache accesses  (39.73%)
    10.470890915          4,976,403      L2-loads                                                      (31.78%)
    10.470890915          1,949,535      L2-load-misses            #   57.11% of all LL-cache accesses  (31.78%)
    10.470890915          1,851,298      LLC-loads                                                     (31.78%)
    10.470890915            813,049      LLC-load-misses           #   23.82% of all LL-cache accesses  (31.78%)
    10.521376224         45,040,839      mem_inst_retired.any                                          (31.69%)
    10.521376224         15,646,775      branch-instructions                                           (34.00%)
    10.521376224             67,013      branch-misses             #    0.43% of all branches          (36.62%)
    10.521376224         59,556,279      instructions              #    0.46  insn per cycle           (44.54%)
    10.521376224        130,597,030      cycles                                                        (44.54%)
    10.521376224             27,024      L1-icache-load-misses                                         (44.55%)
    10.521376224         20,126,809      L1-dcache-loads                                               (42.26%)
    10.521376224          4,758,612      L1-dcache-load-misses     #   23.64% of all L1-dcache accesses  (39.61%)
    10.521376224          1,220,418      L2-loads                                                      (31.68%)
    10.521376224             41,386      L2-load-misses            #    2.10% of all LL-cache accesses  (31.68%)
    10.521376224          2,719,636      LLC-loads                                                     (31.69%)
    10.521376224             12,803      LLC-load-misses           #    0.65% of all LL-cache accesses  (31.69%)
    10.571901196         41,215,819      mem_inst_retired.any                                          (31.67%)
    10.571901196         17,565,345      branch-instructions                                           (31.67%)
    10.571901196             43,831      branch-misses             #    0.25% of all branches          (36.67%)
    10.571901196         86,077,185      instructions              #    0.66  insn per cycle           (44.58%)
    10.571901196        130,817,228      cycles                                                        (44.58%)
    10.571901196             41,217      L1-icache-load-misses                                         (44.58%)
    10.571901196         38,117,060      L1-dcache-loads                                               (44.58%)
    10.571901196         19,981,723      L1-dcache-load-misses     #   52.42% of all L1-dcache accesses  (39.59%)
    10.571901196          8,771,695      L2-loads                                                      (31.67%)
    10.571901196              2,791      L2-load-misses            #    0.03% of all LL-cache accesses  (31.67%)
    10.571901196         10,127,719      LLC-loads                                                     (31.67%)
    10.571901196              1,875      LLC-load-misses           #    0.02% of all LL-cache accesses  (31.67%)
    10.622230564         42,026,241      mem_inst_retired.any                                          (31.79%)
    10.622230564         18,149,305      branch-instructions                                           (31.79%)
    10.622230564             40,285      branch-misses             #    0.22% of all branches          (32.10%)
    10.622230564         91,283,922      instructions              #    0.70  insn per cycle           (44.37%)
    10.622230564        130,293,862      cycles                                                        (44.37%)
    10.622230564             17,643      L1-icache-load-misses                                         (44.37%)
    10.622230564         41,867,160      L1-dcache-loads                                               (44.37%)
    10.622230564         21,586,895      L1-dcache-load-misses     #   51.56% of all L1-dcache accesses  (44.08%)
    10.622230564         10,127,217      L2-loads                                                      (31.79%)
    10.622230564              3,001      L2-load-misses            #    0.03% of all LL-cache accesses  (31.79%)
    10.622230564         10,108,477      LLC-loads                                                     (31.78%)
    10.622230564              1,959      LLC-load-misses           #    0.02% of all LL-cache accesses  (31.79%)
    10.672539768         48,362,670      mem_inst_retired.any                                          (31.81%)
    10.672539768         27,260,343      branch-instructions                                           (31.80%)
    10.672539768            610,470      branch-misses             #    2.24% of all branches          (31.80%)
    10.672539768        108,825,663      instructions              #    0.84  insn per cycle           (43.37%)
    10.672539768        130,205,303      cycles                                                        (44.34%)
    10.672539768             17,925      L1-icache-load-misses                                         (44.34%)
    10.672539768         38,915,061      L1-dcache-loads                                               (44.34%)
    10.672539768         19,744,958      L1-dcache-load-misses     #   50.74% of all L1-dcache accesses  (44.35%)
    10.672539768         10,487,668      L2-loads                                                      (31.81%)
    10.672539768                424      L2-load-misses            #    0.00% of all LL-cache accesses  (31.81%)
    10.672539768          9,237,487      LLC-loads                                                     (31.81%)
    10.672539768            220,772      LLC-load-misses           #    2.24% of all LL-cache accesses  (31.80%)
    10.722893295         36,845,502      mem_inst_retired.any                                          (31.78%)
    10.722893295         15,607,151      branch-instructions                                           (31.78%)
    10.722893295             46,029      branch-misses             #    0.29% of all branches          (31.77%)
    10.722893295         80,757,610      instructions              #    0.62  insn per cycle           (39.72%)
    10.722893295        130,244,775      cycles                                                        (44.38%)
    10.722893295             19,262      L1-icache-load-misses                                         (44.39%)
    10.722893295         42,825,558      L1-dcache-loads                                               (44.39%)
    10.722893295         20,257,862      L1-dcache-load-misses     #   47.30% of all L1-dcache accesses  (44.39%)
    10.722893295          5,937,003      L2-loads                                                      (31.78%)
    10.722893295              6,787      L2-load-misses            #    0.11% of all LL-cache accesses  (31.78%)
    10.722893295          6,711,605      LLC-loads                                                     (31.78%)
    10.722893295              5,518      LLC-load-misses           #    0.09% of all LL-cache accesses  (31.78%)
    10.773376690         36,127,204      mem_inst_retired.any                                          (31.70%)
    10.773376690         15,991,186      branch-instructions                                           (31.70%)
    10.773376690             38,601      branch-misses             #    0.24% of all branches          (31.69%)
    10.773376690         80,987,460      instructions              #    0.62  insn per cycle           (39.62%)
    10.773376690        130,620,314      cycles                                                        (41.91%)
    10.773376690             30,125      L1-icache-load-misses                                         (44.53%)
    10.773376690         36,150,713      L1-dcache-loads                                               (44.53%)
    10.773376690         18,907,107      L1-dcache-load-misses     #   52.30% of all L1-dcache accesses  (44.53%)
    10.773376690          6,332,173      L2-loads                                                      (34.34%)
    10.773376690              4,833      L2-load-misses            #    0.08% of all LL-cache accesses  (31.70%)
    10.773376690          6,165,378      LLC-loads                                                     (31.70%)
    10.773376690              4,394      LLC-load-misses           #    0.07% of all LL-cache accesses  (31.70%)
    10.823827796         40,270,327      mem_inst_retired.any                                          (31.71%)
    10.823827796         17,160,505      branch-instructions                                           (31.71%)
    10.823827796             29,983      branch-misses             #    0.17% of all branches          (31.71%)
    10.823827796         88,220,057      instructions              #    0.68  insn per cycle           (39.64%)
    10.823827796        130,534,401      cycles                                                        (39.64%)
    10.823827796             23,399      L1-icache-load-misses                                         (44.50%)
    10.823827796         38,610,483      L1-dcache-loads                                               (44.50%)
    10.823827796         19,521,877      L1-dcache-load-misses     #   50.56% of all L1-dcache accesses  (44.50%)
    10.823827796          6,398,477      L2-loads                                                      (36.58%)
    10.823827796              2,626      L2-load-misses            #    0.04% of all LL-cache accesses  (31.72%)
    10.823827796          7,310,286      LLC-loads                                                     (31.72%)
    10.823827796              2,951      LLC-load-misses           #    0.04% of all LL-cache accesses  (31.71%)
    10.874301381         37,090,100      mem_inst_retired.any                                          (31.71%)
    10.874301381         23,145,932      branch-instructions                                           (31.70%)
    10.874301381             74,867      branch-misses             #    0.32% of all branches          (31.69%)
    10.874301381        117,826,380      instructions              #    0.90  insn per cycle           (39.62%)
    10.874301381        130,453,323      cycles                                                        (39.60%)
    10.874301381             53,412      L1-icache-load-misses                                         (40.05%)
    10.874301381         37,323,887      L1-dcache-loads                                               (44.52%)
    10.874301381         19,411,726      L1-dcache-load-misses     #   52.01% of all L1-dcache accesses  (44.52%)
    10.874301381          6,628,321      L2-loads                                                      (36.61%)
    10.874301381             42,434      L2-load-misses            #    0.67% of all LL-cache accesses  (36.19%)
    10.874301381          6,029,126      LLC-loads                                                     (31.71%)
    10.874301381            790,577      LLC-load-misses           #   12.49% of all LL-cache accesses  (31.71%)
    10.924795177         36,227,706      mem_inst_retired.any                                          (31.69%)
    10.924795177         15,428,628      branch-instructions                                           (31.69%)
    10.924795177             37,072      branch-misses             #    0.24% of all branches          (31.69%)
    10.924795177         77,599,421      instructions              #    0.59  insn per cycle           (39.61%)
    10.924795177        130,650,438      cycles                                                        (39.61%)
    10.924795177             24,296      L1-icache-load-misses                                         (39.61%)
    10.924795177         35,661,550      L1-dcache-loads                                               (43.08%)
    10.924795177         19,082,926      L1-dcache-load-misses     #   53.51% of all L1-dcache accesses  (44.55%)
    10.924795177          7,479,655      L2-loads                                                      (36.62%)
    10.924795177              4,902      L2-load-misses            #    0.07% of all LL-cache accesses  (36.62%)
    10.924795177          6,505,848      LLC-loads                                                     (33.16%)
    10.924795177              3,345      LLC-load-misses           #    0.05% of all LL-cache accesses  (31.68%)
    10.975121358         36,955,109      mem_inst_retired.any                                          (31.79%)
    10.975121358         15,606,674      branch-instructions                                           (31.79%)
    10.975121358             36,188      branch-misses             #    0.23% of all branches          (31.79%)
    10.975121358         77,651,674      instructions              #    0.60  insn per cycle           (39.74%)
    10.975121358        130,192,643      cycles                                                        (39.74%)
    10.975121358             29,104      L1-icache-load-misses                                         (39.74%)
    10.975121358         35,732,724      L1-dcache-loads                                               (39.74%)
    10.975121358         18,859,789      L1-dcache-load-misses     #   52.78% of all L1-dcache accesses  (44.37%)
    10.975121358          7,694,252      L2-loads                                                      (36.42%)
    10.975121358              3,196      L2-load-misses            #    0.04% of all LL-cache accesses  (36.42%)
    10.975121358          7,457,543      LLC-loads                                                     (36.42%)
    10.975121358              3,064      LLC-load-misses           #    0.04% of all LL-cache accesses  (31.79%)
    11.025575232         36,125,676      mem_inst_retired.any                                          (31.72%)
    11.025575232         15,205,780      branch-instructions                                           (31.72%)
    11.025575232             18,614      branch-misses             #    0.12% of all branches          (31.71%)
    11.025575232         81,043,728      instructions              #    0.62  insn per cycle           (39.64%)
    11.025575232        130,508,884      cycles                                                        (39.64%)
    11.025575232             15,637      L1-icache-load-misses                                         (39.63%)
    11.025575232         39,236,172      L1-dcache-loads                                               (39.64%)
    11.025575232         17,760,350      L1-dcache-load-misses     #   45.27% of all L1-dcache accesses  (41.47%)
    11.025575232          4,464,626      L2-loads                                                      (36.57%)
    11.025575232             48,636      L2-load-misses            #    1.07% of all LL-cache accesses  (36.58%)
    11.025575232          4,667,307      LLC-loads                                                     (36.58%)
    11.025575232              6,742      LLC-load-misses           #    0.15% of all LL-cache accesses  (34.76%)
    11.076080084         43,964,135      mem_inst_retired.any                                          (31.72%)
    11.076080084         25,650,025      branch-instructions                                           (31.67%)
    11.076080084            111,297      branch-misses             #    0.43% of all branches          (31.67%)
    11.076080084        132,241,700      instructions              #    1.01  insn per cycle           (39.59%)
    11.076080084        130,655,408      cycles                                                        (39.59%)
    11.076080084             12,166      L1-icache-load-misses                                         (39.59%)
    11.076080084         39,294,251      L1-dcache-loads                                               (39.60%)
    11.076080084         20,096,294      L1-dcache-load-misses     #   51.14% of all L1-dcache accesses  (39.60%)
    11.076080084          5,919,278      L2-loads                                                      (36.58%)
    11.076080084            165,289      L2-load-misses            #    2.52% of all LL-cache accesses  (36.65%)
    11.076080084          7,223,350      LLC-loads                                                     (36.64%)
    11.076080084            491,562      LLC-load-misses           #    7.48% of all LL-cache accesses  (36.64%)
    11.126565622         36,224,280      mem_inst_retired.any                                          (36.62%)
    11.126565622         15,538,632      branch-instructions                                           (31.69%)
    11.126565622             39,318      branch-misses             #    0.25% of all branches          (31.69%)
    11.126565622         79,690,419      instructions              #    0.61  insn per cycle           (39.61%)
    11.126565622        130,610,142      cycles                                                        (39.61%)
    11.126565622             22,462      L1-icache-load-misses                                         (39.61%)
    11.126565622         36,540,169      L1-dcache-loads                                               (39.62%)
    11.126565622         19,306,254      L1-dcache-load-misses     #   52.84% of all L1-dcache accesses  (39.62%)
    11.126565622          6,995,338      L2-loads                                                      (31.69%)
    11.126565622              4,651      L2-load-misses            #    0.07% of all LL-cache accesses  (36.61%)
    11.126565622          7,260,549      LLC-loads                                                     (36.61%)
    11.126565622              5,529      LLC-load-misses           #    0.08% of all LL-cache accesses  (36.62%)
    11.176949884         38,552,821      mem_inst_retired.any                                          (36.49%)
    11.176949884         15,946,300      branch-instructions                                           (33.53%)
    11.176949884             35,100      branch-misses             #    0.22% of all branches          (31.75%)
    11.176949884         80,490,819      instructions              #    0.62  insn per cycle           (39.70%)
    11.176949884        130,349,218      cycles                                                        (39.69%)
    11.176949884             22,725      L1-icache-load-misses                                         (39.69%)
    11.176949884         40,709,862      L1-dcache-loads                                               (39.70%)
    11.176949884         21,368,309      L1-dcache-load-misses     #   52.49% of all L1-dcache accesses  (39.70%)
    11.176949884         10,498,707      L2-loads                                                      (31.76%)
    11.176949884              1,366      L2-load-misses            #    0.01% of all LL-cache accesses  (34.70%)
    11.176949884          8,953,238      LLC-loads                                                     (36.49%)
    11.176949884              1,702      LLC-load-misses           #    0.02% of all LL-cache accesses  (36.48%)
    11.227271788         40,373,074      mem_inst_retired.any                                          (36.41%)
    11.227271788         17,870,256      branch-instructions                                           (36.42%)
    11.227271788             20,120      branch-misses             #    0.11% of all branches          (31.80%)
    11.227271788         94,715,647      instructions              #    0.73  insn per cycle           (39.75%)
    11.227271788        130,352,349      cycles                                                        (39.75%)
    11.227271788             23,399      L1-icache-load-misses                                         (39.75%)
    11.227271788         38,616,626      L1-dcache-loads                                               (39.75%)
    11.227271788         16,483,784      L1-dcache-load-misses     #   42.69% of all L1-dcache accesses  (39.74%)
    11.227271788          4,550,394      L2-loads                                                      (31.78%)
    11.227271788             24,897      L2-load-misses            #    0.47% of all LL-cache accesses  (31.78%)
    11.227271788          6,154,890      LLC-loads                                                     (36.41%)
    11.227271788              3,234      LLC-load-misses           #    0.06% of all LL-cache accesses  (36.42%)
    11.277754398         37,442,025      mem_inst_retired.any                                          (36.62%)
    11.277754398         16,114,587      branch-instructions                                           (36.62%)
    11.277754398             51,994      branch-misses             #    0.32% of all branches          (35.08%)
    11.277754398         81,010,542      instructions              #    0.62  insn per cycle           (43.00%)
    11.277754398        130,624,480      cycles                                                        (39.62%)
    11.277754398             28,268      L1-icache-load-misses                                         (39.61%)
    11.277754398         37,577,155      L1-dcache-loads                                               (39.62%)
    11.277754398         19,579,813      L1-dcache-load-misses     #   52.11% of all L1-dcache accesses  (39.61%)
    11.277754398          6,130,892      L2-loads                                                      (31.69%)
    11.277754398              4,240      L2-load-misses            #    0.07% of all LL-cache accesses  (31.69%)
    11.277754398          6,554,481      LLC-loads                                                     (33.22%)
    11.277754398              4,037      LLC-load-misses           #    0.06% of all LL-cache accesses  (36.61%)
    11.328079886         37,075,956      mem_inst_retired.any                                          (36.41%)
    11.328079886         16,078,844      branch-instructions                                           (36.41%)
    11.328079886             35,703      branch-misses             #    0.22% of all branches          (36.41%)
    11.328079886         80,919,670      instructions              #    0.62  insn per cycle           (44.36%)
    11.328079886        130,116,969      cycles                                                        (39.81%)
    11.328079886             28,299      L1-icache-load-misses                                         (39.74%)
    11.328079886         36,871,531      L1-dcache-loads                                               (39.75%)
    11.328079886         19,677,372      L1-dcache-load-misses     #   53.37% of all L1-dcache accesses  (39.75%)
    11.328079886          8,042,095      L2-loads                                                      (31.80%)
    11.328079886              3,642      L2-load-misses            #    0.05% of all LL-cache accesses  (31.79%)
    11.328079886          7,501,695      LLC-loads                                                     (31.79%)
    11.328079886              2,903      LLC-load-misses           #    0.04% of all LL-cache accesses  (36.33%)
#           time             counts unit events
    11.378521137         37,300,496      mem_inst_retired.any                                          (36.57%)
    11.378521137         14,830,126      branch-instructions                                           (36.56%)
    11.378521137             62,717      branch-misses             #    0.42% of all branches          (36.56%)
    11.378521137         80,592,366      instructions              #    0.62  insn per cycle           (44.49%)
    11.378521137        130,507,702      cycles                                                        (44.49%)
    11.378521137             20,426      L1-icache-load-misses                                         (39.64%)
    11.378521137         40,343,884      L1-dcache-loads                                               (39.65%)
    11.378521137         20,546,945      L1-dcache-load-misses     #   50.93% of all L1-dcache accesses  (39.65%)
    11.378521137          6,457,148      L2-loads                                                      (31.72%)
    11.378521137              2,449      L2-load-misses            #    0.04% of all LL-cache accesses  (31.72%)
    11.378521137          6,258,289      LLC-loads                                                     (31.72%)
    11.378521137             50,292      LLC-load-misses           #    0.79% of all LL-cache accesses  (31.72%)
    11.428847645         37,760,393      mem_inst_retired.any                                          (34.85%)
    11.428847645         20,485,117      branch-instructions                                           (36.41%)
    11.428847645            273,325      branch-misses             #    1.33% of all branches          (36.41%)
    11.428847645         87,583,854      instructions              #    0.67  insn per cycle           (44.36%)
    11.428847645        130,106,803      cycles                                                        (44.35%)
    11.428847645             25,045      L1-icache-load-misses                                         (41.33%)
    11.428847645         38,769,931      L1-dcache-loads                                               (39.73%)
    11.428847645         18,105,644      L1-dcache-load-misses     #   46.70% of all L1-dcache accesses  (39.73%)
    11.428847645          6,200,563      L2-loads                                                      (31.80%)
    11.428847645              5,330      L2-load-misses            #    0.08% of all LL-cache accesses  (31.80%)
    11.428847645          6,881,723      LLC-loads                                                     (31.80%)
    11.428847645              4,635      LLC-load-misses           #    0.07% of all LL-cache accesses  (31.80%)
    11.479305079         37,501,229      mem_inst_retired.any                                          (31.71%)
    11.479305079         15,870,967      branch-instructions                                           (36.58%)
    11.479305079             38,083      branch-misses             #    0.24% of all branches          (36.58%)
    11.479305079         80,156,928      instructions              #    0.61  insn per cycle           (44.51%)
    11.479305079        130,580,882      cycles                                                        (44.51%)
    11.479305079             27,744      L1-icache-load-misses                                         (44.51%)
    11.479305079         36,243,439      L1-dcache-loads                                               (39.64%)
    11.479305079         19,219,654      L1-dcache-load-misses     #   53.03% of all L1-dcache accesses  (39.64%)
    11.479305079          7,749,341      L2-loads                                                      (31.71%)
    11.479305079              2,841      L2-load-misses            #    0.03% of all LL-cache accesses  (31.71%)
    11.479305079          8,501,867      LLC-loads                                                     (31.71%)
    11.479305079              2,538      LLC-load-misses           #    0.03% of all LL-cache accesses  (31.71%)
    11.529789621         38,269,789      mem_inst_retired.any                                          (31.70%)
    11.529789621         16,539,515      branch-instructions                                           (33.17%)
    11.529789621             29,259      branch-misses             #    0.18% of all branches          (36.61%)
    11.529789621         82,515,109      instructions              #    0.63  insn per cycle           (44.54%)
    11.529789621        130,571,828      cycles                                                        (44.54%)
    11.529789621             22,945      L1-icache-load-misses                                         (44.53%)
    11.529789621         38,618,601      L1-dcache-loads                                               (43.08%)
    11.529789621         20,012,019      L1-dcache-load-misses     #   51.82% of all L1-dcache accesses  (39.62%)
    11.529789621          7,555,783      L2-loads                                                      (31.69%)
    11.529789621              2,530      L2-load-misses            #    0.04% of all LL-cache accesses  (31.69%)
    11.529789621          6,714,017      LLC-loads                                                     (31.69%)
    11.529789621              2,419      LLC-load-misses           #    0.03% of all LL-cache accesses  (31.69%)
    11.580250279         38,255,020      mem_inst_retired.any                                          (31.70%)
    11.580250279         24,350,078      branch-instructions                                           (31.70%)
    11.580250279            385,649      branch-misses             #    1.58% of all branches          (36.19%)
    11.580250279         90,711,943      instructions              #    0.70  insn per cycle           (44.50%)
    11.580250279        130,431,081      cycles                                                        (44.51%)
    11.580250279             33,801      L1-icache-load-misses                                         (44.51%)
    11.580250279         36,773,201      L1-dcache-loads                                               (44.52%)
    11.580250279         19,418,434      L1-dcache-load-misses     #   52.81% of all L1-dcache accesses  (40.05%)
    11.580250279          6,535,389      L2-loads                                                      (31.72%)
    11.580250279            208,234      L2-load-misses            #    3.30% of all LL-cache accesses  (31.71%)
    11.580250279          6,092,531      LLC-loads                                                     (31.70%)
    11.580250279            442,082      LLC-load-misses           #    7.00% of all LL-cache accesses  (31.71%)
    11.630747755         35,510,155      mem_inst_retired.any                                          (31.69%)
    11.630747755         14,968,121      branch-instructions                                           (31.70%)
    11.630747755             41,885      branch-misses             #    0.28% of all branches          (31.70%)
    11.630747755         77,136,827      instructions              #    0.59  insn per cycle           (44.56%)
    11.630747755        130,589,385      cycles                                                        (44.55%)
    11.630747755             24,248      L1-icache-load-misses                                         (44.54%)
    11.630747755         39,251,793      L1-dcache-loads                                               (44.53%)
    11.630747755         18,750,533      L1-dcache-load-misses     #   47.77% of all L1-dcache accesses  (44.53%)
    11.630747755          7,042,884      L2-loads                                                      (31.68%)
    11.630747755              5,591      L2-load-misses            #    0.09% of all LL-cache accesses  (31.69%)
    11.630747755          5,976,026      LLC-loads                                                     (31.69%)
    11.630747755              7,117      LLC-load-misses           #    0.11% of all LL-cache accesses  (31.70%)
    11.681082591         35,471,612      mem_inst_retired.any                                          (31.79%)
    11.681082591         14,681,339      branch-instructions                                           (31.79%)
    11.681082591             36,245      branch-misses             #    0.25% of all branches          (31.78%)
    11.681082591         76,471,962      instructions              #    0.59  insn per cycle           (42.32%)
    11.681082591        130,121,116      cycles                                                        (44.36%)
    11.681082591             18,840      L1-icache-load-misses                                         (44.37%)
    11.681082591         37,732,987      L1-dcache-loads                                               (44.37%)
    11.681082591         19,634,720      L1-dcache-load-misses     #   52.04% of all L1-dcache accesses  (44.38%)
    11.681082591          5,980,871      L2-loads                                                      (31.79%)
    11.681082591              4,126      L2-load-misses            #    0.07% of all LL-cache accesses  (31.79%)
    11.681082591          6,227,292      LLC-loads                                                     (31.79%)
    11.681082591              4,463      LLC-load-misses           #    0.07% of all LL-cache accesses  (31.79%)
    11.731585221         37,845,413      mem_inst_retired.any                                          (31.68%)
    11.731585221         15,731,953      branch-instructions                                           (31.68%)
    11.731585221             26,094      branch-misses             #    0.17% of all branches          (31.68%)
    11.731585221         77,872,953      instructions              #    0.60  insn per cycle           (39.60%)
    11.731585221        130,713,791      cycles                                                        (44.56%)
    11.731585221             20,567      L1-icache-load-misses                                         (44.56%)
    11.731585221         36,220,769      L1-dcache-loads                                               (44.56%)
    11.731585221         18,830,812      L1-dcache-load-misses     #   51.99% of all L1-dcache accesses  (44.56%)
    11.731585221          7,306,254      L2-loads                                                      (31.69%)
    11.731585221              2,619      L2-load-misses            #    0.04% of all LL-cache accesses  (31.68%)
    11.731585221          7,651,266      LLC-loads                                                     (31.68%)
    11.731585221              2,525      LLC-load-misses           #    0.03% of all LL-cache accesses  (31.68%)
    11.781929192         52,594,429      mem_inst_retired.any                                          (31.78%)
    11.781929192         29,119,868      branch-instructions                                           (31.78%)
    11.781929192            608,275      branch-misses             #    2.09% of all branches          (31.78%)
    11.781929192        102,726,428      instructions              #    0.79  insn per cycle           (39.72%)
    11.781929192        130,145,557      cycles                                                        (40.64%)
    11.781929192             41,035      L1-icache-load-misses                                         (44.38%)
    11.781929192         35,766,304      L1-dcache-loads                                               (44.38%)
    11.781929192         17,640,191      L1-dcache-load-misses     #   49.32% of all L1-dcache accesses  (44.38%)
    11.781929192          9,080,656      L2-loads                                                      (35.54%)
    11.781929192             44,788      L2-load-misses            #    0.52% of all LL-cache accesses  (31.78%)
    11.781929192          8,199,997      LLC-loads                                                     (31.79%)
    11.781929192            389,259      LLC-load-misses           #    4.51% of all LL-cache accesses  (31.79%)
    11.832471784         37,948,487      mem_inst_retired.any                                          (31.66%)
    11.832471784         15,907,541      branch-instructions                                           (31.66%)
    11.832471784             50,066      branch-misses             #    0.31% of all branches          (31.66%)
    11.832471784         78,206,949      instructions              #    0.60  insn per cycle           (39.57%)
    11.832471784        130,690,397      cycles                                                        (39.57%)
    11.832471784             36,353      L1-icache-load-misses                                         (43.77%)
    11.832471784         36,897,403      L1-dcache-loads                                               (44.59%)
    11.832471784         17,866,709      L1-dcache-load-misses     #   48.42% of all L1-dcache accesses  (44.59%)
    11.832471784          4,387,177      L2-loads                                                      (36.68%)
    11.832471784             10,041      L2-load-misses            #    0.17% of all LL-cache accesses  (32.51%)
    11.832471784          7,413,120      LLC-loads                                                     (31.67%)
    11.832471784              6,012      LLC-load-misses           #    0.10% of all LL-cache accesses  (31.67%)
    11.882909221         36,274,025      mem_inst_retired.any                                          (31.70%)
    11.882909221         15,516,156      branch-instructions                                           (31.70%)
    11.882909221             36,571      branch-misses             #    0.24% of all branches          (31.71%)
    11.882909221         80,841,694      instructions              #    0.62  insn per cycle           (39.63%)
    11.882909221        130,368,049      cycles                                                        (39.63%)
    11.882909221             15,959      L1-icache-load-misses                                         (39.66%)
    11.882909221         40,445,587      L1-dcache-loads                                               (44.50%)
    11.882909221         21,497,708      L1-dcache-load-misses     #   53.15% of all L1-dcache accesses  (44.50%)
    11.882909221          9,320,045      L2-loads                                                      (36.57%)
    11.882909221              3,324      L2-load-misses            #    0.04% of all LL-cache accesses  (36.58%)
    11.882909221          7,272,711      LLC-loads                                                     (31.72%)
    11.882909221              3,514      LLC-load-misses           #    0.04% of all LL-cache accesses  (31.72%)
    11.933356900         40,201,278      mem_inst_retired.any                                          (31.72%)
    11.933356900         16,586,838      branch-instructions                                           (31.72%)
    11.933356900             31,801      branch-misses             #    0.19% of all branches          (31.72%)
    11.933356900         81,487,351      instructions              #    0.62  insn per cycle           (39.65%)
    11.933356900        130,498,803      cycles                                                        (39.64%)
    11.933356900             33,874      L1-icache-load-misses                                         (39.65%)
    11.933356900         37,502,986      L1-dcache-loads                                               (41.90%)
    11.933356900         19,693,013      L1-dcache-load-misses     #   52.51% of all L1-dcache accesses  (44.49%)
    11.933356900          9,005,312      L2-loads                                                      (36.56%)
    11.933356900              3,949      L2-load-misses            #    0.04% of all LL-cache accesses  (36.56%)
    11.933356900         10,311,867      LLC-loads                                                     (34.33%)
    11.933356900              2,203      LLC-load-misses           #    0.02% of all LL-cache accesses  (31.72%)
    11.977327173         31,883,700      mem_inst_retired.any                                          (36.41%)
    11.977327173         15,546,992      branch-instructions                                           (36.49%)
    11.977327173            100,649      branch-misses             #    0.65% of all branches          (36.41%)
    11.977327173        126,025,014      instructions              #    1.11  insn per cycle           (45.52%)
    11.977327173        113,520,973      cycles                                                        (45.75%)
    11.977327173             87,632      L1-icache-load-misses                                         (45.54%)
    11.977327173         44,147,554      L1-dcache-loads                                               (39.16%)
    11.977327173          4,407,996      L1-dcache-load-misses     #    9.98% of all L1-dcache accesses  (36.25%)
    11.977327173          5,256,034      L2-loads                                                      (26.91%)
    11.977327173             46,200      L2-load-misses            #    0.77% of all LL-cache accesses  (27.13%)
    11.977327173          6,782,799      LLC-loads                                                     (33.44%)
    11.977327173            329,897      LLC-load-misses           #    5.48% of all LL-cache accesses  (36.44%)
