#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f92510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f926a0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1fa3a00 .functor NOT 1, L_0x1fd2000, C4<0>, C4<0>, C4<0>;
L_0x1fd1d90 .functor XOR 1, L_0x1fd1c30, L_0x1fd1cf0, C4<0>, C4<0>;
L_0x1fd1ef0 .functor XOR 1, L_0x1fd1d90, L_0x1fd1e50, C4<0>, C4<0>;
v0x1fcbff0_0 .net *"_ivl_10", 0 0, L_0x1fd1e50;  1 drivers
v0x1fcc0f0_0 .net *"_ivl_12", 0 0, L_0x1fd1ef0;  1 drivers
v0x1fcc1d0_0 .net *"_ivl_2", 0 0, L_0x1fcec80;  1 drivers
v0x1fcc290_0 .net *"_ivl_4", 0 0, L_0x1fd1c30;  1 drivers
v0x1fcc370_0 .net *"_ivl_6", 0 0, L_0x1fd1cf0;  1 drivers
v0x1fcc4a0_0 .net *"_ivl_8", 0 0, L_0x1fd1d90;  1 drivers
v0x1fcc580_0 .net "a", 0 0, v0x1fc7f70_0;  1 drivers
v0x1fcc620_0 .net "b", 0 0, v0x1fc8010_0;  1 drivers
v0x1fcc6c0_0 .net "c", 0 0, v0x1fc80b0_0;  1 drivers
v0x1fcc760_0 .var "clk", 0 0;
v0x1fcc800_0 .net "d", 0 0, v0x1fc8220_0;  1 drivers
v0x1fcc8a0_0 .net "out_dut", 0 0, L_0x1fd1ad0;  1 drivers
v0x1fcc940_0 .net "out_ref", 0 0, L_0x1fcd800;  1 drivers
v0x1fcc9e0_0 .var/2u "stats1", 159 0;
v0x1fcca80_0 .var/2u "strobe", 0 0;
v0x1fccb20_0 .net "tb_match", 0 0, L_0x1fd2000;  1 drivers
v0x1fccbe0_0 .net "tb_mismatch", 0 0, L_0x1fa3a00;  1 drivers
v0x1fccca0_0 .net "wavedrom_enable", 0 0, v0x1fc8310_0;  1 drivers
v0x1fccd40_0 .net "wavedrom_title", 511 0, v0x1fc83b0_0;  1 drivers
L_0x1fcec80 .concat [ 1 0 0 0], L_0x1fcd800;
L_0x1fd1c30 .concat [ 1 0 0 0], L_0x1fcd800;
L_0x1fd1cf0 .concat [ 1 0 0 0], L_0x1fd1ad0;
L_0x1fd1e50 .concat [ 1 0 0 0], L_0x1fcd800;
L_0x1fd2000 .cmp/eeq 1, L_0x1fcec80, L_0x1fd1ef0;
S_0x1f92830 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1f926a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1f92fb0 .functor NOT 1, v0x1fc80b0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa42c0 .functor NOT 1, v0x1fc8010_0, C4<0>, C4<0>, C4<0>;
L_0x1fccf50 .functor AND 1, L_0x1f92fb0, L_0x1fa42c0, C4<1>, C4<1>;
L_0x1fccff0 .functor NOT 1, v0x1fc8220_0, C4<0>, C4<0>, C4<0>;
L_0x1fcd120 .functor NOT 1, v0x1fc7f70_0, C4<0>, C4<0>, C4<0>;
L_0x1fcd220 .functor AND 1, L_0x1fccff0, L_0x1fcd120, C4<1>, C4<1>;
L_0x1fcd300 .functor OR 1, L_0x1fccf50, L_0x1fcd220, C4<0>, C4<0>;
L_0x1fcd3c0 .functor AND 1, v0x1fc7f70_0, v0x1fc80b0_0, C4<1>, C4<1>;
L_0x1fcd480 .functor AND 1, L_0x1fcd3c0, v0x1fc8220_0, C4<1>, C4<1>;
L_0x1fcd540 .functor OR 1, L_0x1fcd300, L_0x1fcd480, C4<0>, C4<0>;
L_0x1fcd6b0 .functor AND 1, v0x1fc8010_0, v0x1fc80b0_0, C4<1>, C4<1>;
L_0x1fcd720 .functor AND 1, L_0x1fcd6b0, v0x1fc8220_0, C4<1>, C4<1>;
L_0x1fcd800 .functor OR 1, L_0x1fcd540, L_0x1fcd720, C4<0>, C4<0>;
v0x1fa3c70_0 .net *"_ivl_0", 0 0, L_0x1f92fb0;  1 drivers
v0x1fa3d10_0 .net *"_ivl_10", 0 0, L_0x1fcd220;  1 drivers
v0x1fc6760_0 .net *"_ivl_12", 0 0, L_0x1fcd300;  1 drivers
v0x1fc6820_0 .net *"_ivl_14", 0 0, L_0x1fcd3c0;  1 drivers
v0x1fc6900_0 .net *"_ivl_16", 0 0, L_0x1fcd480;  1 drivers
v0x1fc6a30_0 .net *"_ivl_18", 0 0, L_0x1fcd540;  1 drivers
v0x1fc6b10_0 .net *"_ivl_2", 0 0, L_0x1fa42c0;  1 drivers
v0x1fc6bf0_0 .net *"_ivl_20", 0 0, L_0x1fcd6b0;  1 drivers
v0x1fc6cd0_0 .net *"_ivl_22", 0 0, L_0x1fcd720;  1 drivers
v0x1fc6db0_0 .net *"_ivl_4", 0 0, L_0x1fccf50;  1 drivers
v0x1fc6e90_0 .net *"_ivl_6", 0 0, L_0x1fccff0;  1 drivers
v0x1fc6f70_0 .net *"_ivl_8", 0 0, L_0x1fcd120;  1 drivers
v0x1fc7050_0 .net "a", 0 0, v0x1fc7f70_0;  alias, 1 drivers
v0x1fc7110_0 .net "b", 0 0, v0x1fc8010_0;  alias, 1 drivers
v0x1fc71d0_0 .net "c", 0 0, v0x1fc80b0_0;  alias, 1 drivers
v0x1fc7290_0 .net "d", 0 0, v0x1fc8220_0;  alias, 1 drivers
v0x1fc7350_0 .net "out", 0 0, L_0x1fcd800;  alias, 1 drivers
S_0x1fc74b0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1f926a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1fc7f70_0 .var "a", 0 0;
v0x1fc8010_0 .var "b", 0 0;
v0x1fc80b0_0 .var "c", 0 0;
v0x1fc8180_0 .net "clk", 0 0, v0x1fcc760_0;  1 drivers
v0x1fc8220_0 .var "d", 0 0;
v0x1fc8310_0 .var "wavedrom_enable", 0 0;
v0x1fc83b0_0 .var "wavedrom_title", 511 0;
S_0x1fc7750 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1fc74b0;
 .timescale -12 -12;
v0x1fc79b0_0 .var/2s "count", 31 0;
E_0x1f8d460/0 .event negedge, v0x1fc8180_0;
E_0x1f8d460/1 .event posedge, v0x1fc8180_0;
E_0x1f8d460 .event/or E_0x1f8d460/0, E_0x1f8d460/1;
E_0x1f8d6b0 .event negedge, v0x1fc8180_0;
E_0x1f769f0 .event posedge, v0x1fc8180_0;
S_0x1fc7ab0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1fc74b0;
 .timescale -12 -12;
v0x1fc7cb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fc7d90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1fc74b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fc8510 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1f926a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1fcd960 .functor NOT 1, v0x1fc7f70_0, C4<0>, C4<0>, C4<0>;
L_0x1fcd9d0 .functor NOT 1, v0x1fc8010_0, C4<0>, C4<0>, C4<0>;
L_0x1fcda60 .functor AND 1, L_0x1fcd960, L_0x1fcd9d0, C4<1>, C4<1>;
L_0x1fcdb70 .functor NOT 1, v0x1fc80b0_0, C4<0>, C4<0>, C4<0>;
L_0x1fcdc10 .functor AND 1, L_0x1fcda60, L_0x1fcdb70, C4<1>, C4<1>;
L_0x1fcdd20 .functor NOT 1, v0x1fc8220_0, C4<0>, C4<0>, C4<0>;
L_0x1fcddd0 .functor AND 1, L_0x1fcdc10, L_0x1fcdd20, C4<1>, C4<1>;
L_0x1fcdee0 .functor NOT 1, v0x1fc7f70_0, C4<0>, C4<0>, C4<0>;
L_0x1fcdfa0 .functor NOT 1, v0x1fc8010_0, C4<0>, C4<0>, C4<0>;
L_0x1fce010 .functor AND 1, L_0x1fcdee0, L_0x1fcdfa0, C4<1>, C4<1>;
L_0x1fce180 .functor NOT 1, v0x1fc80b0_0, C4<0>, C4<0>, C4<0>;
L_0x1fce300 .functor AND 1, L_0x1fce010, L_0x1fce180, C4<1>, C4<1>;
L_0x1fce430 .functor AND 1, L_0x1fce300, v0x1fc8220_0, C4<1>, C4<1>;
L_0x1fce600 .functor OR 1, L_0x1fcddd0, L_0x1fce430, C4<0>, C4<0>;
L_0x1fce3c0 .functor NOT 1, v0x1fc7f70_0, C4<0>, C4<0>, C4<0>;
L_0x1fce8a0 .functor NOT 1, v0x1fc8010_0, C4<0>, C4<0>, C4<0>;
L_0x1fceab0 .functor AND 1, L_0x1fce3c0, L_0x1fce8a0, C4<1>, C4<1>;
L_0x1fcebc0 .functor AND 1, L_0x1fceab0, v0x1fc80b0_0, C4<1>, C4<1>;
L_0x1fced20 .functor NOT 1, v0x1fc8220_0, C4<0>, C4<0>, C4<0>;
L_0x1fced90 .functor AND 1, L_0x1fcebc0, L_0x1fced20, C4<1>, C4<1>;
L_0x1fcef50 .functor OR 1, L_0x1fce600, L_0x1fced90, C4<0>, C4<0>;
L_0x1fcf060 .functor NOT 1, v0x1fc7f70_0, C4<0>, C4<0>, C4<0>;
L_0x1fcf190 .functor AND 1, L_0x1fcf060, v0x1fc8010_0, C4<1>, C4<1>;
L_0x1fcf250 .functor AND 1, L_0x1fcf190, v0x1fc80b0_0, C4<1>, C4<1>;
L_0x1fcf3e0 .functor AND 1, L_0x1fcf250, v0x1fc8220_0, C4<1>, C4<1>;
L_0x1fcf4a0 .functor OR 1, L_0x1fcef50, L_0x1fcf3e0, C4<0>, C4<0>;
L_0x1fcf690 .functor NOT 1, v0x1fc7f70_0, C4<0>, C4<0>, C4<0>;
L_0x1fcf700 .functor AND 1, L_0x1fcf690, v0x1fc8010_0, C4<1>, C4<1>;
L_0x1fcf8b0 .functor AND 1, L_0x1fcf700, v0x1fc8220_0, C4<1>, C4<1>;
L_0x1fcf970 .functor OR 1, L_0x1fcf4a0, L_0x1fcf8b0, C4<0>, C4<0>;
L_0x1fcfb80 .functor NOT 1, v0x1fc8010_0, C4<0>, C4<0>, C4<0>;
L_0x1fcfbf0 .functor AND 1, v0x1fc7f70_0, L_0x1fcfb80, C4<1>, C4<1>;
L_0x1fcfdc0 .functor NOT 1, v0x1fc80b0_0, C4<0>, C4<0>, C4<0>;
L_0x1fcfe30 .functor AND 1, L_0x1fcfbf0, L_0x1fcfdc0, C4<1>, C4<1>;
L_0x1fd0060 .functor NOT 1, v0x1fc8220_0, C4<0>, C4<0>, C4<0>;
L_0x1fd00d0 .functor AND 1, L_0x1fcfe30, L_0x1fd0060, C4<1>, C4<1>;
L_0x1fd0310 .functor OR 1, L_0x1fcf970, L_0x1fd00d0, C4<0>, C4<0>;
L_0x1fd0420 .functor NOT 1, v0x1fc8010_0, C4<0>, C4<0>, C4<0>;
L_0x1fd05d0 .functor AND 1, v0x1fc7f70_0, L_0x1fd0420, C4<1>, C4<1>;
L_0x1fd0690 .functor AND 1, L_0x1fd05d0, v0x1fc80b0_0, C4<1>, C4<1>;
L_0x1fd08a0 .functor NOT 1, v0x1fc8220_0, C4<0>, C4<0>, C4<0>;
L_0x1fd0910 .functor AND 1, L_0x1fd0690, L_0x1fd08a0, C4<1>, C4<1>;
L_0x1fd0b80 .functor OR 1, L_0x1fd0310, L_0x1fd0910, C4<0>, C4<0>;
L_0x1fd0c90 .functor AND 1, v0x1fc7f70_0, v0x1fc8010_0, C4<1>, C4<1>;
L_0x1fd0e70 .functor NOT 1, v0x1fc80b0_0, C4<0>, C4<0>, C4<0>;
L_0x1fd0ee0 .functor AND 1, L_0x1fd0c90, L_0x1fd0e70, C4<1>, C4<1>;
L_0x1fd1170 .functor AND 1, L_0x1fd0ee0, v0x1fc8220_0, C4<1>, C4<1>;
L_0x1fd1230 .functor OR 1, L_0x1fd0b80, L_0x1fd1170, C4<0>, C4<0>;
L_0x1fd14d0 .functor AND 1, v0x1fc7f70_0, v0x1fc8010_0, C4<1>, C4<1>;
L_0x1fd1540 .functor AND 1, L_0x1fd14d0, v0x1fc80b0_0, C4<1>, C4<1>;
L_0x1fd17a0 .functor NOT 1, v0x1fc8220_0, C4<0>, C4<0>, C4<0>;
L_0x1fd1810 .functor AND 1, L_0x1fd1540, L_0x1fd17a0, C4<1>, C4<1>;
L_0x1fd1ad0 .functor OR 1, L_0x1fd1230, L_0x1fd1810, C4<0>, C4<0>;
v0x1fc8800_0 .net *"_ivl_0", 0 0, L_0x1fcd960;  1 drivers
v0x1fc88e0_0 .net *"_ivl_10", 0 0, L_0x1fcdd20;  1 drivers
v0x1fc89c0_0 .net *"_ivl_100", 0 0, L_0x1fd17a0;  1 drivers
v0x1fc8ab0_0 .net *"_ivl_102", 0 0, L_0x1fd1810;  1 drivers
v0x1fc8b90_0 .net *"_ivl_12", 0 0, L_0x1fcddd0;  1 drivers
v0x1fc8cc0_0 .net *"_ivl_14", 0 0, L_0x1fcdee0;  1 drivers
v0x1fc8da0_0 .net *"_ivl_16", 0 0, L_0x1fcdfa0;  1 drivers
v0x1fc8e80_0 .net *"_ivl_18", 0 0, L_0x1fce010;  1 drivers
v0x1fc8f60_0 .net *"_ivl_2", 0 0, L_0x1fcd9d0;  1 drivers
v0x1fc9040_0 .net *"_ivl_20", 0 0, L_0x1fce180;  1 drivers
v0x1fc9120_0 .net *"_ivl_22", 0 0, L_0x1fce300;  1 drivers
v0x1fc9200_0 .net *"_ivl_24", 0 0, L_0x1fce430;  1 drivers
v0x1fc92e0_0 .net *"_ivl_26", 0 0, L_0x1fce600;  1 drivers
v0x1fc93c0_0 .net *"_ivl_28", 0 0, L_0x1fce3c0;  1 drivers
v0x1fc94a0_0 .net *"_ivl_30", 0 0, L_0x1fce8a0;  1 drivers
v0x1fc9580_0 .net *"_ivl_32", 0 0, L_0x1fceab0;  1 drivers
v0x1fc9660_0 .net *"_ivl_34", 0 0, L_0x1fcebc0;  1 drivers
v0x1fc9850_0 .net *"_ivl_36", 0 0, L_0x1fced20;  1 drivers
v0x1fc9930_0 .net *"_ivl_38", 0 0, L_0x1fced90;  1 drivers
v0x1fc9a10_0 .net *"_ivl_4", 0 0, L_0x1fcda60;  1 drivers
v0x1fc9af0_0 .net *"_ivl_40", 0 0, L_0x1fcef50;  1 drivers
v0x1fc9bd0_0 .net *"_ivl_42", 0 0, L_0x1fcf060;  1 drivers
v0x1fc9cb0_0 .net *"_ivl_44", 0 0, L_0x1fcf190;  1 drivers
v0x1fc9d90_0 .net *"_ivl_46", 0 0, L_0x1fcf250;  1 drivers
v0x1fc9e70_0 .net *"_ivl_48", 0 0, L_0x1fcf3e0;  1 drivers
v0x1fc9f50_0 .net *"_ivl_50", 0 0, L_0x1fcf4a0;  1 drivers
v0x1fca030_0 .net *"_ivl_52", 0 0, L_0x1fcf690;  1 drivers
v0x1fca110_0 .net *"_ivl_54", 0 0, L_0x1fcf700;  1 drivers
v0x1fca1f0_0 .net *"_ivl_56", 0 0, L_0x1fcf8b0;  1 drivers
v0x1fca2d0_0 .net *"_ivl_58", 0 0, L_0x1fcf970;  1 drivers
v0x1fca3b0_0 .net *"_ivl_6", 0 0, L_0x1fcdb70;  1 drivers
v0x1fca490_0 .net *"_ivl_60", 0 0, L_0x1fcfb80;  1 drivers
v0x1fca570_0 .net *"_ivl_62", 0 0, L_0x1fcfbf0;  1 drivers
v0x1fca860_0 .net *"_ivl_64", 0 0, L_0x1fcfdc0;  1 drivers
v0x1fca940_0 .net *"_ivl_66", 0 0, L_0x1fcfe30;  1 drivers
v0x1fcaa20_0 .net *"_ivl_68", 0 0, L_0x1fd0060;  1 drivers
v0x1fcab00_0 .net *"_ivl_70", 0 0, L_0x1fd00d0;  1 drivers
v0x1fcabe0_0 .net *"_ivl_72", 0 0, L_0x1fd0310;  1 drivers
v0x1fcacc0_0 .net *"_ivl_74", 0 0, L_0x1fd0420;  1 drivers
v0x1fcada0_0 .net *"_ivl_76", 0 0, L_0x1fd05d0;  1 drivers
v0x1fcae80_0 .net *"_ivl_78", 0 0, L_0x1fd0690;  1 drivers
v0x1fcaf60_0 .net *"_ivl_8", 0 0, L_0x1fcdc10;  1 drivers
v0x1fcb040_0 .net *"_ivl_80", 0 0, L_0x1fd08a0;  1 drivers
v0x1fcb120_0 .net *"_ivl_82", 0 0, L_0x1fd0910;  1 drivers
v0x1fcb200_0 .net *"_ivl_84", 0 0, L_0x1fd0b80;  1 drivers
v0x1fcb2e0_0 .net *"_ivl_86", 0 0, L_0x1fd0c90;  1 drivers
v0x1fcb3c0_0 .net *"_ivl_88", 0 0, L_0x1fd0e70;  1 drivers
v0x1fcb4a0_0 .net *"_ivl_90", 0 0, L_0x1fd0ee0;  1 drivers
v0x1fcb580_0 .net *"_ivl_92", 0 0, L_0x1fd1170;  1 drivers
v0x1fcb660_0 .net *"_ivl_94", 0 0, L_0x1fd1230;  1 drivers
v0x1fcb740_0 .net *"_ivl_96", 0 0, L_0x1fd14d0;  1 drivers
v0x1fcb820_0 .net *"_ivl_98", 0 0, L_0x1fd1540;  1 drivers
v0x1fcb900_0 .net "a", 0 0, v0x1fc7f70_0;  alias, 1 drivers
v0x1fcb9a0_0 .net "b", 0 0, v0x1fc8010_0;  alias, 1 drivers
v0x1fcba90_0 .net "c", 0 0, v0x1fc80b0_0;  alias, 1 drivers
v0x1fcbb80_0 .net "d", 0 0, v0x1fc8220_0;  alias, 1 drivers
v0x1fcbc70_0 .net "out", 0 0, L_0x1fd1ad0;  alias, 1 drivers
S_0x1fcbdd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1f926a0;
 .timescale -12 -12;
E_0x1f8d200 .event anyedge, v0x1fcca80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fcca80_0;
    %nor/r;
    %assign/vec4 v0x1fcca80_0, 0;
    %wait E_0x1f8d200;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fc74b0;
T_3 ;
    %fork t_1, S_0x1fc7750;
    %jmp t_0;
    .scope S_0x1fc7750;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fc79b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc8220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc80b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc8010_0, 0;
    %assign/vec4 v0x1fc7f70_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f769f0;
    %load/vec4 v0x1fc79b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1fc79b0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc8220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc80b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc8010_0, 0;
    %assign/vec4 v0x1fc7f70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f8d6b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fc7d90;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f8d460;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc7f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc8010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc80b0_0, 0;
    %assign/vec4 v0x1fc8220_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1fc74b0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1f926a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fcc760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fcca80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f926a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fcc760_0;
    %inv;
    %store/vec4 v0x1fcc760_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f926a0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fc8180_0, v0x1fccbe0_0, v0x1fcc580_0, v0x1fcc620_0, v0x1fcc6c0_0, v0x1fcc800_0, v0x1fcc940_0, v0x1fcc8a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f926a0;
T_7 ;
    %load/vec4 v0x1fcc9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1fcc9e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fcc9e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1fcc9e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fcc9e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fcc9e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fcc9e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f926a0;
T_8 ;
    %wait E_0x1f8d460;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fcc9e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcc9e0_0, 4, 32;
    %load/vec4 v0x1fccb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1fcc9e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcc9e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fcc9e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcc9e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1fcc940_0;
    %load/vec4 v0x1fcc940_0;
    %load/vec4 v0x1fcc8a0_0;
    %xor;
    %load/vec4 v0x1fcc940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1fcc9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcc9e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1fcc9e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcc9e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/kmap2/iter4/response2/top_module.sv";
