-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "12/08/2024 10:37:16"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	taxi IS
    PORT (
	b : OUT std_logic_vector(0 TO 6);
	clock : IN std_logic;
	reset : IN std_logic;
	mode : IN std_logic;
	d : OUT std_logic_vector(0 TO 6);
	g : OUT std_logic_vector(0 TO 6);
	s : OUT std_logic_vector(0 TO 6);
	t : OUT std_logic_vector(0 TO 6);
	u : OUT std_logic_vector(0 TO 6)
	);
END taxi;

-- Design Ports Information
-- b[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- s[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- s[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- s[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- s[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- s[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- s[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- s[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- t[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- u[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- u[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- u[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- u[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- u[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- u[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- u[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mode	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF taxi IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_b : std_logic_vector(0 TO 6);
SIGNAL ww_clock : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_mode : std_logic;
SIGNAL ww_d : std_logic_vector(0 TO 6);
SIGNAL ww_g : std_logic_vector(0 TO 6);
SIGNAL ww_s : std_logic_vector(0 TO 6);
SIGNAL ww_t : std_logic_vector(0 TO 6);
SIGNAL ww_u : std_logic_vector(0 TO 6);
SIGNAL \inst|Mult0~8_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|Mult0~8_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|Mult0~8_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|Mult0~8_AX_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|Mult0~8_AY_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \inst|Mult0~28\ : std_logic;
SIGNAL \inst|Mult0~29\ : std_logic;
SIGNAL \inst|Mult0~30\ : std_logic;
SIGNAL \inst|Mult0~31\ : std_logic;
SIGNAL \inst|Mult0~32\ : std_logic;
SIGNAL \inst|Mult0~33\ : std_logic;
SIGNAL \inst|Mult0~34\ : std_logic;
SIGNAL \inst|Mult0~35\ : std_logic;
SIGNAL \inst|Mult0~36\ : std_logic;
SIGNAL \inst|Mult0~37\ : std_logic;
SIGNAL \inst|Mult0~38\ : std_logic;
SIGNAL \inst|Mult0~39\ : std_logic;
SIGNAL \inst|Mult0~40\ : std_logic;
SIGNAL \inst|Mult0~41\ : std_logic;
SIGNAL \inst|Mult0~42\ : std_logic;
SIGNAL \inst|Mult0~43\ : std_logic;
SIGNAL \inst|Mult0~44\ : std_logic;
SIGNAL \inst|Mult0~45\ : std_logic;
SIGNAL \inst|Mult0~46\ : std_logic;
SIGNAL \inst|Mult0~47\ : std_logic;
SIGNAL \inst|Mult0~48\ : std_logic;
SIGNAL \inst|Mult0~49\ : std_logic;
SIGNAL \inst|Mult0~50\ : std_logic;
SIGNAL \inst|Mult0~51\ : std_logic;
SIGNAL \inst|Mult0~52\ : std_logic;
SIGNAL \inst|Mult0~53\ : std_logic;
SIGNAL \inst|Mult0~54\ : std_logic;
SIGNAL \inst|Mult0~55\ : std_logic;
SIGNAL \inst|Mult0~56\ : std_logic;
SIGNAL \inst|Mult0~57\ : std_logic;
SIGNAL \inst|Mult0~58\ : std_logic;
SIGNAL \inst|Mult0~59\ : std_logic;
SIGNAL \inst|Mult0~60\ : std_logic;
SIGNAL \inst|Mult0~61\ : std_logic;
SIGNAL \inst|Mult0~62\ : std_logic;
SIGNAL \inst|Mult0~63\ : std_logic;
SIGNAL \inst|Mult0~64\ : std_logic;
SIGNAL \inst|Mult0~65\ : std_logic;
SIGNAL \inst|Mult0~66\ : std_logic;
SIGNAL \inst|Mult0~67\ : std_logic;
SIGNAL \inst|Mult0~68\ : std_logic;
SIGNAL \inst|Mult0~69\ : std_logic;
SIGNAL \inst|Mult0~70\ : std_logic;
SIGNAL \inst|Mult0~71\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \inst|pulse_count[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|Add1~9_sumout\ : std_logic;
SIGNAL \inst|Add1~10\ : std_logic;
SIGNAL \inst|Add1~5_sumout\ : std_logic;
SIGNAL \inst|Add1~6\ : std_logic;
SIGNAL \inst|Add1~77_sumout\ : std_logic;
SIGNAL \inst|Add1~78\ : std_logic;
SIGNAL \inst|Add1~73_sumout\ : std_logic;
SIGNAL \inst|Add1~74\ : std_logic;
SIGNAL \inst|Add1~69_sumout\ : std_logic;
SIGNAL \inst|Add1~70\ : std_logic;
SIGNAL \inst|Add1~65_sumout\ : std_logic;
SIGNAL \inst|pulse_count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|Add1~66\ : std_logic;
SIGNAL \inst|Add1~61_sumout\ : std_logic;
SIGNAL \inst|Add1~62\ : std_logic;
SIGNAL \inst|Add1~57_sumout\ : std_logic;
SIGNAL \inst|Add1~58\ : std_logic;
SIGNAL \inst|Add1~1_sumout\ : std_logic;
SIGNAL \inst|Add1~2\ : std_logic;
SIGNAL \inst|Add1~53_sumout\ : std_logic;
SIGNAL \inst|Add1~54\ : std_logic;
SIGNAL \inst|Add1~49_sumout\ : std_logic;
SIGNAL \inst|Add1~50\ : std_logic;
SIGNAL \inst|Add1~45_sumout\ : std_logic;
SIGNAL \inst|Add1~46\ : std_logic;
SIGNAL \inst|Add1~41_sumout\ : std_logic;
SIGNAL \inst|Add1~42\ : std_logic;
SIGNAL \inst|Add1~37_sumout\ : std_logic;
SIGNAL \inst|Add1~38\ : std_logic;
SIGNAL \inst|Add1~33_sumout\ : std_logic;
SIGNAL \inst|Add1~34\ : std_logic;
SIGNAL \inst|Add1~29_sumout\ : std_logic;
SIGNAL \inst|Add1~30\ : std_logic;
SIGNAL \inst|Add1~25_sumout\ : std_logic;
SIGNAL \inst|Add1~26\ : std_logic;
SIGNAL \inst|Add1~21_sumout\ : std_logic;
SIGNAL \inst|Add1~22\ : std_logic;
SIGNAL \inst|Add1~17_sumout\ : std_logic;
SIGNAL \inst|Add1~18\ : std_logic;
SIGNAL \inst|Add1~13_sumout\ : std_logic;
SIGNAL \inst|Equal0~0_combout\ : std_logic;
SIGNAL \inst|pulse_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|Equal0~2_combout\ : std_logic;
SIGNAL \inst|pulse_count[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|Equal0~1_combout\ : std_logic;
SIGNAL \inst|Equal0~3_combout\ : std_logic;
SIGNAL \inst|co~q\ : std_logic;
SIGNAL \mode~input_o\ : std_logic;
SIGNAL \inst11|y[1]~1_combout\ : std_logic;
SIGNAL \inst11|LessThan0~0_combout\ : std_logic;
SIGNAL \inst11|Add0~18\ : std_logic;
SIGNAL \inst11|Add0~13_sumout\ : std_logic;
SIGNAL \inst11|LessThan0~2_combout\ : std_logic;
SIGNAL \inst11|Add0~14\ : std_logic;
SIGNAL \inst11|Add0~9_sumout\ : std_logic;
SIGNAL \inst11|LessThan0~1_combout\ : std_logic;
SIGNAL \inst11|y[0]~10_combout\ : std_logic;
SIGNAL \inst11|Add0~38_cout\ : std_logic;
SIGNAL \inst11|Add0~29_sumout\ : std_logic;
SIGNAL \inst11|y[1]~3_combout\ : std_logic;
SIGNAL \inst11|y[1]~_emulated_q\ : std_logic;
SIGNAL \inst11|y[1]~2_combout\ : std_logic;
SIGNAL \inst11|Add0~30\ : std_logic;
SIGNAL \inst11|Add0~33_sumout\ : std_logic;
SIGNAL \inst11|y[2]~5_combout\ : std_logic;
SIGNAL \inst11|y[2]~7_combout\ : std_logic;
SIGNAL \inst11|y[2]~_emulated_q\ : std_logic;
SIGNAL \inst11|y[2]~6_combout\ : std_logic;
SIGNAL \inst11|Add0~34\ : std_logic;
SIGNAL \inst11|Add0~1_sumout\ : std_logic;
SIGNAL \inst11|Add0~2\ : std_logic;
SIGNAL \inst11|Add0~5_sumout\ : std_logic;
SIGNAL \inst11|Add0~6\ : std_logic;
SIGNAL \inst11|Add0~25_sumout\ : std_logic;
SIGNAL \inst11|Add0~26\ : std_logic;
SIGNAL \inst11|Add0~21_sumout\ : std_logic;
SIGNAL \inst11|Add0~22\ : std_logic;
SIGNAL \inst11|Add0~17_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~14\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~15\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~38_cout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[53]~5_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[53]~4_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[51]~9_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[50]~12_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[49]~17_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~38_cout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[61]~0_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[61]~3_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[60]~6_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[59]~13_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[58]~14_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[58]~18_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[57]~20_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|StageOut[56]~21_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_10~38_cout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_10~34_cout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_10~30_cout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_10~18_cout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_10~14_cout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_10~10_cout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst3|seg2[0]~0_combout\ : std_logic;
SIGNAL \inst3|seg2[1]~1_combout\ : std_logic;
SIGNAL \inst3|seg2[3]~3_combout\ : std_logic;
SIGNAL \inst3|seg2[2]~2_combout\ : std_logic;
SIGNAL \inst10|WideOr0~0_combout\ : std_logic;
SIGNAL \inst10|WideOr1~0_combout\ : std_logic;
SIGNAL \inst10|WideOr2~0_combout\ : std_logic;
SIGNAL \inst10|WideOr3~0_combout\ : std_logic;
SIGNAL \inst10|WideOr4~0_combout\ : std_logic;
SIGNAL \inst10|WideOr5~0_combout\ : std_logic;
SIGNAL \inst10|WideOr6~0_combout\ : std_logic;
SIGNAL \inst|km[0]~0_combout\ : std_logic;
SIGNAL \inst|km[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|km[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|Add0~1_sumout\ : std_logic;
SIGNAL \inst|km[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|Add0~2\ : std_logic;
SIGNAL \inst|Add0~5_sumout\ : std_logic;
SIGNAL \inst|km[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|Add0~6\ : std_logic;
SIGNAL \inst|Add0~9_sumout\ : std_logic;
SIGNAL \inst|km[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|Add0~10\ : std_logic;
SIGNAL \inst|Add0~13_sumout\ : std_logic;
SIGNAL \inst|km[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|Add0~14\ : std_logic;
SIGNAL \inst|Add0~17_sumout\ : std_logic;
SIGNAL \inst|km[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|Add0~18\ : std_logic;
SIGNAL \inst|Add0~21_sumout\ : std_logic;
SIGNAL \inst|km[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|Add0~22\ : std_logic;
SIGNAL \inst|Add0~25_sumout\ : std_logic;
SIGNAL \inst|km[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|Add0~26\ : std_logic;
SIGNAL \inst|Add0~29_sumout\ : std_logic;
SIGNAL \inst|km[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|Add0~30\ : std_logic;
SIGNAL \inst|Add0~33_sumout\ : std_logic;
SIGNAL \inst|km[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|Add0~34\ : std_logic;
SIGNAL \inst|Add0~37_sumout\ : std_logic;
SIGNAL \inst|Mult0~25\ : std_logic;
SIGNAL \inst|Mult0~24\ : std_logic;
SIGNAL \inst|Mult0~23\ : std_logic;
SIGNAL \inst|Mult0~22\ : std_logic;
SIGNAL \inst|Mult0~21\ : std_logic;
SIGNAL \inst|Mult0~20\ : std_logic;
SIGNAL \inst|Mult0~19\ : std_logic;
SIGNAL \inst|Mult0~18\ : std_logic;
SIGNAL \inst|Mult0~17\ : std_logic;
SIGNAL \inst|Mult0~16\ : std_logic;
SIGNAL \inst|Mult0~15\ : std_logic;
SIGNAL \inst|Mult0~14\ : std_logic;
SIGNAL \inst|Mult0~13\ : std_logic;
SIGNAL \inst|Mult0~12\ : std_logic;
SIGNAL \inst|Mult0~11\ : std_logic;
SIGNAL \inst|Mult0~10\ : std_logic;
SIGNAL \inst|Mult0~9\ : std_logic;
SIGNAL \inst|Mult0~8_resulta\ : std_logic;
SIGNAL \inst|Add2~78\ : std_logic;
SIGNAL \inst|Add2~74\ : std_logic;
SIGNAL \inst|Add2~70\ : std_logic;
SIGNAL \inst|Add2~66\ : std_logic;
SIGNAL \inst|Add2~62\ : std_logic;
SIGNAL \inst|Add2~50\ : std_logic;
SIGNAL \inst|Add2~46\ : std_logic;
SIGNAL \inst|Add2~2\ : std_logic;
SIGNAL \inst|Add2~6\ : std_logic;
SIGNAL \inst|Add2~10\ : std_logic;
SIGNAL \inst|Add2~14\ : std_logic;
SIGNAL \inst|Add2~34\ : std_logic;
SIGNAL \inst|Add2~38\ : std_logic;
SIGNAL \inst|Add2~42\ : std_logic;
SIGNAL \inst|Add2~18\ : std_logic;
SIGNAL \inst|Add2~22\ : std_logic;
SIGNAL \inst|Add2~26\ : std_logic;
SIGNAL \inst|Add2~29_sumout\ : std_logic;
SIGNAL \inst|Add2~25_sumout\ : std_logic;
SIGNAL \inst|Add2~21_sumout\ : std_logic;
SIGNAL \inst|Add2~17_sumout\ : std_logic;
SIGNAL \inst|Add2~41_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\ : std_logic;
SIGNAL \inst|Mult0~27\ : std_logic;
SIGNAL \inst|Mult0~26\ : std_logic;
SIGNAL \inst|Add2~30\ : std_logic;
SIGNAL \inst|Add2~54\ : std_logic;
SIGNAL \inst|Add2~57_sumout\ : std_logic;
SIGNAL \inst|Add2~53_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~22\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~27\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[52]~96_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[53]~108_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[53]~107_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[51]~105_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[51]~106_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[49]~99_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[49]~100_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ : std_logic;
SIGNAL \inst|Add2~37_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~34_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~22\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~38\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~30_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[52]~97_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[51]~92_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[50]~85_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[50]~86_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[49]~73_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[48]~64_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~5_sumout\ : std_logic;
SIGNAL \inst|Add2~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~38_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~22\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[61]~95_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_18~37_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~30\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~34_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[61]~98_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[60]~91_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[60]~93_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[59]~87_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[58]~72_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[58]~74_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[57]~65_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[56]~55_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_19~5_sumout\ : std_logic;
SIGNAL \inst|Add2~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~14_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~22\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~30\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~34\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~38\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~10_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[68]~84_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[68]~88_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[67]~75_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[66]~63_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[66]~66_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[65]~56_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[64]~46_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~5_sumout\ : std_logic;
SIGNAL \inst|Add2~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~18_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[77]~83_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[69]~90_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_20~37_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[69]~94_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~14_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[77]~89_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[76]~71_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[76]~76_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[75]~67_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[74]~54_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[74]~57_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[73]~47_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[72]~30_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \inst|Add2~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~18_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[83]~58_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[82]~45_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[82]~48_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[81]~31_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[80]~21_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \inst|Add2~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[85]~70_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[85]~77_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[84]~62_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[84]~68_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~22_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[92]~53_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[92]~59_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[91]~49_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[90]~29_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[90]~32_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[89]~22_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[88]~12_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \inst|Add2~45_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~38_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[101]~52_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[93]~61_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[93]~69_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[101]~60_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[100]~44_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[99]~33_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[98]~20_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[98]~23_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[97]~13_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[96]~3_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \inst|Add2~49_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~38_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~22_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[107]~24_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[106]~11_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[106]~14_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[105]~4_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[104]~38_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \inst|Add2~61_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~38_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[109]~43_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[109]~51_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[108]~28_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[108]~34_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[125]~18_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[116]~19_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[116]~25_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[115]~15_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[114]~2_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[114]~5_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[113]~39_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[112]~79_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \inst|Add2~65_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~38_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[117]~27_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[117]~35_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[125]~26_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[124]~10_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[124]~16_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[123]~6_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[122]~37_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[122]~40_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[121]~80_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[120]~102_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \inst|Add2~69_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~38_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~34\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~30\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[132]~1_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[132]~7_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[131]~41_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[130]~78_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[130]~81_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[129]~103_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[128]~109_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~33_sumout\ : std_logic;
SIGNAL \inst|Add2~73_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~38_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~34\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[141]~0_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[133]~9_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[133]~17_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[141]~8_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[140]~36_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[140]~42_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[139]~82_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[138]~101_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[138]~104_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[137]~110_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|StageOut[136]~111_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_11~33_sumout\ : std_logic;
SIGNAL \inst|Add2~77_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~38_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~34_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~30_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~26_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~22_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~18_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~14_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~10_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~6_cout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~26_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_18~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_18~7\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_18~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_18~11\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_18~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_18~15\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_18~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_18~19\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_18~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_18~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_18~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[36]~46_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[36]~47_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_18~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_19~14_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_19~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_19~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_19~22\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_19~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_19~10_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_19~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[36]~44_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_19~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[35]~40_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_19~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_19~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_20~18_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_20~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_20~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_20~22\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_20~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_20~14_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[42]~43_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_20~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[42]~45_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[41]~41_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_20~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[40]~36_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_20~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_20~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~22_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~18_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[47]~39_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[47]~42_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[46]~37_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[45]~32_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~26_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[57]~31_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[52]~35_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[52]~38_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[51]~33_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[50]~28_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~14_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~10_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[57]~34_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[56]~29_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[55]~24_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[60]~20_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_7~22_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[62]~27_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[62]~30_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[61]~25_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_7~18_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~19_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[67]~23_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[67]~26_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[66]~21_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[65]~16_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_8~26_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~22_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[71]~17_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[70]~12_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_9~14_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_9~10_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[77]~15_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[77]~18_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[76]~13_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[75]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~18_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~14_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[81]~9_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[80]~4_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~22_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[82]~11_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[82]~14_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~18_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[87]~7_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[87]~10_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[86]~5_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[85]~2_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~22_cout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[95]~0_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[97]~3_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~6_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|StageOut[96]~1_combout\ : std_logic;
SIGNAL \inst7|WideOr0~0_combout\ : std_logic;
SIGNAL \inst7|WideOr1~0_combout\ : std_logic;
SIGNAL \inst7|WideOr2~0_combout\ : std_logic;
SIGNAL \inst7|WideOr3~0_combout\ : std_logic;
SIGNAL \inst7|WideOr4~0_combout\ : std_logic;
SIGNAL \inst7|WideOr5~0_combout\ : std_logic;
SIGNAL \inst7|WideOr6~0_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_5~22_cout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[18]~26_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[18]~27_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_5~18_cout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[17]~24_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[17]~25_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[16]~22_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[15]~16_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[21]~17_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[20]~12_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_7~14_cout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_7~10_cout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[26]~13_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[25]~8_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[27]~15_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[27]~18_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_8~14_cout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[32]~14_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[31]~9_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[30]~4_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_9~22_cout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_9~18_cout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[35]~2_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[37]~7_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[37]~10_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[48]~6_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[46]~1_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[47]~3_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|StageOut[45]~0_combout\ : std_logic;
SIGNAL \inst8|WideOr0~0_combout\ : std_logic;
SIGNAL \inst8|WideOr1~0_combout\ : std_logic;
SIGNAL \inst8|WideOr2~0_combout\ : std_logic;
SIGNAL \inst8|WideOr3~0_combout\ : std_logic;
SIGNAL \inst8|WideOr4~0_combout\ : std_logic;
SIGNAL \inst8|WideOr5~0_combout\ : std_logic;
SIGNAL \inst8|WideOr6~0_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[18]~22_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[18]~23_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[16]~18_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_5~22_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_5~18_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_5~7\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_5~11\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_5~15\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_5~19\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[21]~18_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[21]~19_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[17]~20_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[16]~13_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[21]~16_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[20]~12_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[22]~12_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[22]~14_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[21]~10_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_7~26_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_7~14_cout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_7~10_cout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[27]~15_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[27]~17_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[26]~13_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[25]~8_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[27]~8_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[27]~11_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[26]~6_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_8~26_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_8~14_cout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[37]~7_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[32]~11_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[32]~14_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[31]~9_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[30]~4_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[31]~2_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_9~26_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_9~22_cout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_9~18_cout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[36]~5_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[35]~2_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[37]~0_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[37]~3_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[36]~16_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_10~18_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_10~14_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_10~10_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[45]~0_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[47]~3_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|StageOut[46]~1_combout\ : std_logic;
SIGNAL \inst9|WideOr0~0_combout\ : std_logic;
SIGNAL \inst9|WideOr1~0_combout\ : std_logic;
SIGNAL \inst9|WideOr2~0_combout\ : std_logic;
SIGNAL \inst9|WideOr3~0_combout\ : std_logic;
SIGNAL \inst9|WideOr4~0_combout\ : std_logic;
SIGNAL \inst9|WideOr5~0_combout\ : std_logic;
SIGNAL \inst9|WideOr6~0_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~58\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~59\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~54\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~55\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~50\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~51\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~46\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~47\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~42\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~43\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~38\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~39\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~34\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~35\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~26\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~27\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~6\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~7\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~11\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~14\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~30\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~31\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~22\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[204]~10_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[204]~11_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[202]~28_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[202]~29_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~37_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[200]~49_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[200]~50_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~41_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[198]~67_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~45_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[198]~66_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~49_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~53_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~57_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~66_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~62\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~58\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~54\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~50\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~46\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~42\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~38\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[208]~38_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[208]~37_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~29_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[206]~22_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[206]~23_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~22_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[205]~17_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[205]~18_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[204]~12_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[203]~2_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[203]~3_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[202]~30_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[201]~41_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[201]~42_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[200]~51_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~37_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[199]~58_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~41_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[199]~59_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[198]~68_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~45_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[197]~75_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~49_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[197]~76_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[196]~85_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~53_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[195]~92_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~57_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~61_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~66_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~62\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~58\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~54\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~50\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~46\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~42\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~38\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[207]~35_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[207]~36_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[206]~24_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[237]~16_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[222]~21_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[222]~25_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[221]~19_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[220]~9_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[220]~13_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[219]~4_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[218]~27_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[218]~31_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[217]~43_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[216]~48_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[216]~52_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[215]~60_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~37_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[214]~65_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~41_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[214]~69_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[213]~77_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~45_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[212]~82_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~49_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[212]~86_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[211]~93_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~53_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[210]~98_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~57_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_8~61_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~66_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~62\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~58\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~54\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~50\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~46\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~42\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~38\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[237]~20_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[236]~14_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[235]~1_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[235]~5_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[234]~32_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[233]~40_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[233]~44_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[232]~53_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[231]~57_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[231]~61_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[230]~70_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~37_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[229]~74_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~41_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[229]~78_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[228]~87_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~45_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~49_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[227]~91_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[227]~94_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[226]~99_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~53_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[225]~103_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~57_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_9~61_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~66_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~62\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~58\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~54\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~50\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~46\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~42\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~38\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~34\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~30\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[267]~0_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[252]~8_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[252]~15_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[251]~6_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[250]~26_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[250]~33_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[249]~45_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[248]~47_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[248]~54_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[247]~62_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~29_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[246]~64_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[246]~71_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[245]~79_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~37_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[244]~81_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~41_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[244]~88_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[243]~95_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~45_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[242]~97_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~49_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[242]~100_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[241]~104_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~53_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[240]~106_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~57_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_10~61_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~66_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~62\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~58\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~54\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~50\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~46\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~42\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~38\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~34\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[267]~7_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[266]~34_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[265]~39_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[265]~46_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[264]~55_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[263]~56_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[263]~63_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[262]~72_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[261]~73_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[261]~80_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[260]~89_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~37_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[259]~90_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~41_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[259]~96_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[258]~101_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~45_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~49_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[257]~102_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[257]~105_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[256]~107_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~53_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|StageOut[255]~108_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~57_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_11~61_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~66_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~62_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~58_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~54_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~50_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~46_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~42_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~38_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~34_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~30_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~26_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~22_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~18_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~14_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~10_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~6_cout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst1|seg0[0]~0_combout\ : std_logic;
SIGNAL \inst1|seg0[1]~1_combout\ : std_logic;
SIGNAL \inst1|seg0[3]~3_combout\ : std_logic;
SIGNAL \inst1|seg0[2]~2_combout\ : std_logic;
SIGNAL \inst4|WideOr0~0_combout\ : std_logic;
SIGNAL \inst4|WideOr1~0_combout\ : std_logic;
SIGNAL \inst4|WideOr2~0_combout\ : std_logic;
SIGNAL \inst4|WideOr3~0_combout\ : std_logic;
SIGNAL \inst4|WideOr4~0_combout\ : std_logic;
SIGNAL \inst4|WideOr5~0_combout\ : std_logic;
SIGNAL \inst4|WideOr6~0_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~6\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~7\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~11\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~15\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~19\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~26\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~27\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~30\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~31\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~34\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~35\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~38\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~39\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~42\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~43\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~22\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~23\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[107]~82_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[108]~84_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[108]~85_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[106]~98_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[106]~99_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[104]~97_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[104]~96_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[102]~58_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[102]~59_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[100]~56_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[100]~57_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~50_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~46\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~22_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[107]~83_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[106]~80_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[105]~75_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[105]~76_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[104]~70_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[103]~62_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[103]~63_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[102]~39_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[101]~28_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[101]~29_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[100]~17_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[99]~4_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~50_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[118]~79_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[118]~81_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[117]~77_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[116]~69_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[116]~71_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[115]~64_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[114]~38_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[114]~40_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[113]~30_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[112]~16_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[112]~18_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[111]~5_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[110]~48_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~50_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~22_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[129]~74_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[129]~78_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[128]~72_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[127]~61_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[127]~65_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[126]~41_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[125]~27_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[125]~31_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[124]~19_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[123]~3_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[123]~6_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[122]~49_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[121]~89_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~50_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~46\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~42\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[140]~68_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[140]~73_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[139]~66_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[138]~37_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[138]~42_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[137]~32_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[136]~15_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[136]~20_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[135]~7_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[134]~47_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[134]~50_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[133]~90_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[132]~102_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_6~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~50_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~46\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~42\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~38\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~22_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[162]~36_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[151]~60_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[151]~67_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[150]~43_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[149]~26_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[149]~33_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[148]~21_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[147]~2_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[147]~8_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[146]~51_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[145]~88_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[145]~91_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[144]~103_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[143]~110_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_7~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~50_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~46\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~42\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~38\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[162]~44_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[161]~34_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[160]~14_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[160]~22_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[159]~9_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[158]~46_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[158]~52_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[157]~92_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[156]~101_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[156]~104_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[155]~111_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[154]~116_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_8~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~50_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~46\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~42\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~38\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[172]~23_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[171]~1_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[171]~10_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[170]~53_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[169]~87_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[169]~93_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[168]~105_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[167]~109_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[167]~112_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[165]~121_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~50_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~46\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~42\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~38\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~34\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~30\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[173]~25_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[173]~35_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[184]~13_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[184]~24_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[183]~11_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[182]~45_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[182]~54_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[181]~94_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[180]~106_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[179]~113_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[178]~115_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[178]~118_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[177]~122_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[176]~124_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_10~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~50_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~46\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~42\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~38\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~34\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~22_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~7\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~11\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~15\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~19\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[51]~32_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[51]~33_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~26_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[51]~34_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[50]~28_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~14_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~10_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[57]~31_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[56]~29_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[55]~24_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[67]~23_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[62]~27_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[61]~25_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[60]~20_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_7~22_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_7~18_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[67]~26_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[66]~21_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[65]~16_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_8~26_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[71]~17_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[70]~12_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~14_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~19_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~22_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~10_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[77]~15_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[77]~18_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[76]~13_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[75]~8_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~18_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~14_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[82]~11_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[82]~14_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[81]~9_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[80]~4_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~18_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[195]~0_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[195]~12_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[194]~55_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[193]~86_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[193]~95_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[192]~107_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[191]~108_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[191]~114_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[190]~119_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[189]~120_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[189]~123_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[188]~125_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|StageOut[187]~126_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_11~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~50_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~46_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~42_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~38_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~34_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~30_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~26_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~22_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~18_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~14_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~10_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~6_cout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~26_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[87]~7_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[87]~10_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[86]~5_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[85]~2_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~22_cout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[96]~1_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[98]~6_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[97]~3_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|StageOut[95]~0_combout\ : std_logic;
SIGNAL \inst6|WideOr0~0_combout\ : std_logic;
SIGNAL \inst1|seg1[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst6|WideOr1~0_combout\ : std_logic;
SIGNAL \inst6|WideOr2~0_combout\ : std_logic;
SIGNAL \inst6|WideOr3~0_combout\ : std_logic;
SIGNAL \inst6|WideOr4~0_combout\ : std_logic;
SIGNAL \inst6|WideOr5~0_combout\ : std_logic;
SIGNAL \inst6|WideOr6~0_combout\ : std_logic;
SIGNAL \inst3|seg1\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|pulse_count\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \inst3|seg2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|seg2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|seg0\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|seg0\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|seg1\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|km\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \inst11|y\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|mtr\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \inst1|ALT_INV_seg1[0]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|ALT_INV_pulse_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|ALT_INV_pulse_count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|ALT_INV_pulse_count[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|ALT_INV_pulse_count[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_mode~input_o\ : std_logic;
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \inst11|ALT_INV_y[2]~5_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_y[1]~1_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[255]~108_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~107_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~106_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[257]~105_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[241]~104_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~103_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[257]~102_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~101_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[242]~100_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[226]~99_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~98_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[242]~97_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[187]~126_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[259]~96_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~95_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~94_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~93_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~92_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~91_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[259]~90_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[188]~125_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[176]~124_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[260]~89_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~88_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~87_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~86_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~85_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~84_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~83_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~82_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~81_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_km\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~123_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~122_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~121_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~120_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~80_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~79_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~78_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~77_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~76_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~75_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~74_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~73_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[190]~119_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[178]~118_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~117_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[154]~116_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[178]~115_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[262]~72_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~71_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~70_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[214]~69_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~68_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~67_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~66_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[214]~65_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~64_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~47_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~46_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[136]~111_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~21_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~114_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[179]~113_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~112_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~111_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[143]~110_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~109_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~108_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~63_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~62_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~61_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[215]~60_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~59_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~58_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~57_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~56_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[42]~45_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~44_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[42]~43_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[47]~42_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[41]~41_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[35]~40_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[47]~39_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[137]~110_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[128]~109_combout\ : std_logic;
SIGNAL \inst|ALT_INV_km[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|ALT_INV_km[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|ALT_INV_km[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|ALT_INV_km[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|ALT_INV_km[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|ALT_INV_km[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|ALT_INV_km[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|ALT_INV_km[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|ALT_INV_km[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|ALT_INV_km[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|ALT_INV_km[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[53]~108_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[53]~107_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~20_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[192]~107_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~106_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~105_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~104_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~103_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~102_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~101_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~100_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~99_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~98_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~97_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~96_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[264]~55_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~54_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[232]~53_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~52_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~51_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~50_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~49_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~48_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~47_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~106_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~105_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[138]~104_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~103_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[120]~102_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[138]~101_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~100_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~99_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~18_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~17_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~16_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~15_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~14_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~35_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~34_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~33_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~32_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~31_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~30_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~29_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~28_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~27_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~26_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~25_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~24_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~23_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~95_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[181]~94_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[169]~93_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~92_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~91_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[133]~90_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~89_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~88_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[169]~87_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~86_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~85_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~84_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[107]~83_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[107]~82_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[118]~81_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~80_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[118]~79_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~78_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~77_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~76_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~75_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~74_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[140]~73_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~72_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[116]~71_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~70_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[116]~69_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[140]~68_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[151]~67_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~66_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~65_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[115]~64_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~63_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~62_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~61_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[151]~60_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~46_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~45_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[233]~44_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~43_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~42_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~41_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[233]~40_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~39_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~38_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~37_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~36_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~35_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~23_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~22_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~21_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~20_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[18]~27_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[18]~26_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[17]~25_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[17]~24_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~38_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[46]~37_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[40]~36_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~35_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~98_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[52]~97_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[52]~96_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~95_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~34_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~33_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[45]~32_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~31_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~94_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[60]~93_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~92_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[60]~91_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~90_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~30_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~29_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~28_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~27_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[77]~89_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[68]~88_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[59]~87_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[50]~86_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[50]~85_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[68]~84_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[77]~83_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~26_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~25_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~24_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~23_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[139]~82_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[130]~81_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[121]~80_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~79_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[130]~78_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~77_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[76]~76_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~75_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[58]~74_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~73_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[58]~72_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[76]~71_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~70_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~69_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[84]~68_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[75]~67_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[66]~66_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~65_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[48]~64_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[66]~63_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[84]~62_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~61_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~60_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[92]~59_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[83]~58_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[74]~57_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[65]~56_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[56]~55_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[74]~54_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[92]~53_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~52_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[109]~51_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~50_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[91]~49_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[82]~48_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~47_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[64]~46_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[82]~45_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~44_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[109]~43_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~13_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~11_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~59_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~58_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~57_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~56_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[194]~55_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~54_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[170]~53_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~52_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~51_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[134]~50_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[122]~49_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~48_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[134]~47_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~46_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~45_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[266]~34_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[250]~33_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~32_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~31_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~30_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~29_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~28_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~27_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[250]~26_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~18_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~17_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~19_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~18_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~16_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~15_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[140]~42_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[131]~41_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~40_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[113]~39_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~38_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~37_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[140]~36_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~10_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~7_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~6_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~22_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~21_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~20_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~19_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~44_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~43_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~42_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~41_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~40_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~39_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~38_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~37_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~36_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~18_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~17_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~16_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~15_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~35_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~34_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~33_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~32_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[125]~31_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[113]~30_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~29_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~28_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[125]~27_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~26_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~25_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~14_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~13_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~12_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~11_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~24_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[172]~23_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[160]~22_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~21_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~20_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[124]~19_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~18_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~17_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~16_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~15_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[160]~14_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~13_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~10_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[81]~9_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~8_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~7_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~12_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[183]~11_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~10_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~9_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~8_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~7_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[111]~5_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~4_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~3_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~2_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~1_combout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~0_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~25_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~24_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~23_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~22_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~21_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[237]~20_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~19_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~18_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~17_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[237]~16_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~15_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~14_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~13_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~12_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~11_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~10_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~9_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~8_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~7_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[251]~6_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~5_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~4_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~3_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~2_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~1_combout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~14_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~13_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[27]~17_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~16_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~11_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~9_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~8_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[32]~14_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[26]~13_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[20]~12_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[32]~11_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~7_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~6_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~5_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~4_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[37]~10_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[31]~9_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[37]~7_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~3_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~2_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~1_combout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~23_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~22_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~21_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~20_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~18_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~17_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[15]~16_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~14_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~13_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[20]~12_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~11_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~10_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~9_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~7_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~22_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~21_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~20_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~19_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[117]~35_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[108]~34_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~33_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[90]~32_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[81]~31_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[72]~30_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[90]~29_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[108]~28_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[117]~27_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~18_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[71]~17_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~16_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~15_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~26_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~25_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~24_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[98]~23_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[89]~22_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[80]~21_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[98]~20_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~19_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~18_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[82]~14_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~13_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[70]~12_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[82]~11_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[133]~17_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~16_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[115]~15_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~14_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[97]~13_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[88]~12_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~11_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~10_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[133]~9_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~10_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[81]~9_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~8_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~7_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[141]~8_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[132]~7_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~5_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~4_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[96]~3_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~2_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[132]~1_combout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[141]~0_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~5_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~4_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~3_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~2_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~1_combout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~0_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_y[2]~6_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_y[2]~_emulated_q\ : std_logic;
SIGNAL \inst11|ALT_INV_y[1]~2_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_y[1]~_emulated_q\ : std_logic;
SIGNAL \inst11|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \inst11|ALT_INV_y\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst11|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~5_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[80]~4_combout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~2_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~5_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~4_combout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[35]~2_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~5_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~4_combout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~2_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~5_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[80]~4_combout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~2_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_seg1\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_seg0\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_seg1\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_seg0\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_seg2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst10|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_seg2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~61_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~57_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~61_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~61_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~53_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~57_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~57_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~61_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~53_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~61_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~53_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~57_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~57_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[0]~57_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~49_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~53_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~53_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[1]~53_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~49_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[2]~49_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[3]~45_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[4]~41_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~29_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[5]~37_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~27\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~26\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~25\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~24\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~21\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~20\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~19\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~18\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~17\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~16\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~15\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~14\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~13\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~12\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~11\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~10\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~9\ : std_logic;
SIGNAL \inst|ALT_INV_Mult0~8_resulta\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~25_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[8]~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[7]~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[6]~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[5]~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[4]~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[6]~33_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[12]~29_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[9]~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[7]~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[13]~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[3]~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[2]~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[1]~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[0]~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[11]~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[10]~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[9]~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[8]~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \inst11|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_pulse_count\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~13_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;

BEGIN

b <= ww_b;
ww_clock <= clock;
ww_reset <= reset;
ww_mode <= mode;
d <= ww_d;
g <= ww_g;
s <= ww_s;
t <= ww_t;
u <= ww_u;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst|Mult0~8_ACLR_bus\ <= (gnd & \reset~input_o\);

\inst|Mult0~8_CLK_bus\ <= (gnd & gnd & \clock~inputCLKENA0_outclk\);

\inst|Mult0~8_ENA_bus\ <= (vcc & vcc & \inst|Equal0~3_combout\);

\inst|Mult0~8_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd);

\inst|Mult0~8_AY_bus\ <= (\inst|Add0~37_sumout\ & \inst|Add0~33_sumout\ & \inst|Add0~29_sumout\ & \inst|Add0~25_sumout\ & \inst|Add0~21_sumout\ & \inst|Add0~17_sumout\ & \inst|Add0~13_sumout\ & \inst|Add0~9_sumout\ & \inst|Add0~5_sumout\ & 
\inst|Add0~1_sumout\ & NOT \inst|km[0]~_Duplicate_1_q\);

\inst|Mult0~8_resulta\ <= \inst|Mult0~8_RESULTA_bus\(0);
\inst|Mult0~9\ <= \inst|Mult0~8_RESULTA_bus\(1);
\inst|Mult0~10\ <= \inst|Mult0~8_RESULTA_bus\(2);
\inst|Mult0~11\ <= \inst|Mult0~8_RESULTA_bus\(3);
\inst|Mult0~12\ <= \inst|Mult0~8_RESULTA_bus\(4);
\inst|Mult0~13\ <= \inst|Mult0~8_RESULTA_bus\(5);
\inst|Mult0~14\ <= \inst|Mult0~8_RESULTA_bus\(6);
\inst|Mult0~15\ <= \inst|Mult0~8_RESULTA_bus\(7);
\inst|Mult0~16\ <= \inst|Mult0~8_RESULTA_bus\(8);
\inst|Mult0~17\ <= \inst|Mult0~8_RESULTA_bus\(9);
\inst|Mult0~18\ <= \inst|Mult0~8_RESULTA_bus\(10);
\inst|Mult0~19\ <= \inst|Mult0~8_RESULTA_bus\(11);
\inst|Mult0~20\ <= \inst|Mult0~8_RESULTA_bus\(12);
\inst|Mult0~21\ <= \inst|Mult0~8_RESULTA_bus\(13);
\inst|Mult0~22\ <= \inst|Mult0~8_RESULTA_bus\(14);
\inst|Mult0~23\ <= \inst|Mult0~8_RESULTA_bus\(15);
\inst|Mult0~24\ <= \inst|Mult0~8_RESULTA_bus\(16);
\inst|Mult0~25\ <= \inst|Mult0~8_RESULTA_bus\(17);
\inst|Mult0~26\ <= \inst|Mult0~8_RESULTA_bus\(18);
\inst|Mult0~27\ <= \inst|Mult0~8_RESULTA_bus\(19);
\inst|Mult0~28\ <= \inst|Mult0~8_RESULTA_bus\(20);
\inst|Mult0~29\ <= \inst|Mult0~8_RESULTA_bus\(21);
\inst|Mult0~30\ <= \inst|Mult0~8_RESULTA_bus\(22);
\inst|Mult0~31\ <= \inst|Mult0~8_RESULTA_bus\(23);
\inst|Mult0~32\ <= \inst|Mult0~8_RESULTA_bus\(24);
\inst|Mult0~33\ <= \inst|Mult0~8_RESULTA_bus\(25);
\inst|Mult0~34\ <= \inst|Mult0~8_RESULTA_bus\(26);
\inst|Mult0~35\ <= \inst|Mult0~8_RESULTA_bus\(27);
\inst|Mult0~36\ <= \inst|Mult0~8_RESULTA_bus\(28);
\inst|Mult0~37\ <= \inst|Mult0~8_RESULTA_bus\(29);
\inst|Mult0~38\ <= \inst|Mult0~8_RESULTA_bus\(30);
\inst|Mult0~39\ <= \inst|Mult0~8_RESULTA_bus\(31);
\inst|Mult0~40\ <= \inst|Mult0~8_RESULTA_bus\(32);
\inst|Mult0~41\ <= \inst|Mult0~8_RESULTA_bus\(33);
\inst|Mult0~42\ <= \inst|Mult0~8_RESULTA_bus\(34);
\inst|Mult0~43\ <= \inst|Mult0~8_RESULTA_bus\(35);
\inst|Mult0~44\ <= \inst|Mult0~8_RESULTA_bus\(36);
\inst|Mult0~45\ <= \inst|Mult0~8_RESULTA_bus\(37);
\inst|Mult0~46\ <= \inst|Mult0~8_RESULTA_bus\(38);
\inst|Mult0~47\ <= \inst|Mult0~8_RESULTA_bus\(39);
\inst|Mult0~48\ <= \inst|Mult0~8_RESULTA_bus\(40);
\inst|Mult0~49\ <= \inst|Mult0~8_RESULTA_bus\(41);
\inst|Mult0~50\ <= \inst|Mult0~8_RESULTA_bus\(42);
\inst|Mult0~51\ <= \inst|Mult0~8_RESULTA_bus\(43);
\inst|Mult0~52\ <= \inst|Mult0~8_RESULTA_bus\(44);
\inst|Mult0~53\ <= \inst|Mult0~8_RESULTA_bus\(45);
\inst|Mult0~54\ <= \inst|Mult0~8_RESULTA_bus\(46);
\inst|Mult0~55\ <= \inst|Mult0~8_RESULTA_bus\(47);
\inst|Mult0~56\ <= \inst|Mult0~8_RESULTA_bus\(48);
\inst|Mult0~57\ <= \inst|Mult0~8_RESULTA_bus\(49);
\inst|Mult0~58\ <= \inst|Mult0~8_RESULTA_bus\(50);
\inst|Mult0~59\ <= \inst|Mult0~8_RESULTA_bus\(51);
\inst|Mult0~60\ <= \inst|Mult0~8_RESULTA_bus\(52);
\inst|Mult0~61\ <= \inst|Mult0~8_RESULTA_bus\(53);
\inst|Mult0~62\ <= \inst|Mult0~8_RESULTA_bus\(54);
\inst|Mult0~63\ <= \inst|Mult0~8_RESULTA_bus\(55);
\inst|Mult0~64\ <= \inst|Mult0~8_RESULTA_bus\(56);
\inst|Mult0~65\ <= \inst|Mult0~8_RESULTA_bus\(57);
\inst|Mult0~66\ <= \inst|Mult0~8_RESULTA_bus\(58);
\inst|Mult0~67\ <= \inst|Mult0~8_RESULTA_bus\(59);
\inst|Mult0~68\ <= \inst|Mult0~8_RESULTA_bus\(60);
\inst|Mult0~69\ <= \inst|Mult0~8_RESULTA_bus\(61);
\inst|Mult0~70\ <= \inst|Mult0~8_RESULTA_bus\(62);
\inst|Mult0~71\ <= \inst|Mult0~8_RESULTA_bus\(63);
\inst1|ALT_INV_seg1[0]~DUPLICATE_q\ <= NOT \inst1|seg1[0]~DUPLICATE_q\;
\inst|ALT_INV_pulse_count[3]~DUPLICATE_q\ <= NOT \inst|pulse_count[3]~DUPLICATE_q\;
\inst|ALT_INV_pulse_count[5]~DUPLICATE_q\ <= NOT \inst|pulse_count[5]~DUPLICATE_q\;
\inst|ALT_INV_pulse_count[10]~DUPLICATE_q\ <= NOT \inst|pulse_count[10]~DUPLICATE_q\;
\inst|ALT_INV_pulse_count[8]~DUPLICATE_q\ <= NOT \inst|pulse_count[8]~DUPLICATE_q\;
\ALT_INV_mode~input_o\ <= NOT \mode~input_o\;
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\inst11|ALT_INV_y[2]~5_combout\ <= NOT \inst11|y[2]~5_combout\;
\inst11|ALT_INV_y[1]~1_combout\ <= NOT \inst11|y[1]~1_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[255]~108_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[255]~108_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~107_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[256]~107_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~106_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[240]~106_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[257]~105_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[257]~105_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[241]~104_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[241]~104_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~103_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[225]~103_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[257]~102_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[257]~102_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~101_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[258]~101_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[242]~100_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[242]~100_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[226]~99_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[226]~99_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~98_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[210]~98_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[242]~97_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[242]~97_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[187]~126_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[187]~126_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[259]~96_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[259]~96_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~95_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[243]~95_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~94_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[227]~94_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~93_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[211]~93_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~92_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[195]~92_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~91_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[227]~91_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[259]~90_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[259]~90_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[188]~125_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[188]~125_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[176]~124_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[176]~124_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[260]~89_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[260]~89_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~88_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[244]~88_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~87_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[228]~87_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~86_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[212]~86_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~85_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[196]~85_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~84_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~83_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~82_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[212]~82_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~81_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[244]~81_combout\;
\inst1|ALT_INV_km\(0) <= NOT \inst1|km\(0);
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~123_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[189]~123_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~122_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[177]~122_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~121_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[165]~121_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~120_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[189]~120_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~80_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[261]~80_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~79_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[245]~79_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~78_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[229]~78_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~77_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[213]~77_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~76_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[197]~76_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~75_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[197]~75_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~74_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[229]~74_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~73_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[261]~73_combout\;
\inst1|ALT_INV_km\(1) <= NOT \inst1|km\(1);
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[190]~119_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[190]~119_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[178]~118_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[178]~118_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~117_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[154]~116_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[154]~116_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[178]~115_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[178]~115_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[262]~72_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[262]~72_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~71_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[246]~71_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~70_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[230]~70_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[214]~69_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[214]~69_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~68_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[198]~68_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~67_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[198]~67_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~66_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[198]~66_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[214]~65_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[214]~65_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~64_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[246]~64_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~47_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[36]~47_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~46_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[36]~46_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[136]~111_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[136]~111_combout\;
\inst1|ALT_INV_km\(2) <= NOT \inst1|km\(2);
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~21_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[56]~21_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~114_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[191]~114_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[179]~113_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[179]~113_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~112_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[167]~112_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~111_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[155]~111_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[143]~110_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[143]~110_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~109_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[167]~109_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~108_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[191]~108_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~63_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[263]~63_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~62_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[247]~62_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~61_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[231]~61_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[215]~60_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[215]~60_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~59_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[199]~59_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~58_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[199]~58_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~57_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[231]~57_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~56_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[263]~56_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[42]~45_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[42]~45_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~44_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[36]~44_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[42]~43_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[42]~43_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[47]~42_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[47]~42_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[41]~41_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[41]~41_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[35]~40_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[35]~40_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[47]~39_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[47]~39_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[137]~110_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[137]~110_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[128]~109_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[128]~109_combout\;
\inst1|ALT_INV_km\(3) <= NOT \inst1|km\(3);
\inst|ALT_INV_km[10]~_Duplicate_1_q\ <= NOT \inst|km[10]~_Duplicate_1_q\;
\inst|ALT_INV_km[9]~_Duplicate_1_q\ <= NOT \inst|km[9]~_Duplicate_1_q\;
\inst|ALT_INV_km[8]~_Duplicate_1_q\ <= NOT \inst|km[8]~_Duplicate_1_q\;
\inst|ALT_INV_km[7]~_Duplicate_1_q\ <= NOT \inst|km[7]~_Duplicate_1_q\;
\inst|ALT_INV_km[6]~_Duplicate_1_q\ <= NOT \inst|km[6]~_Duplicate_1_q\;
\inst|ALT_INV_km[5]~_Duplicate_1_q\ <= NOT \inst|km[5]~_Duplicate_1_q\;
\inst|ALT_INV_km[4]~_Duplicate_1_q\ <= NOT \inst|km[4]~_Duplicate_1_q\;
\inst|ALT_INV_km[3]~_Duplicate_1_q\ <= NOT \inst|km[3]~_Duplicate_1_q\;
\inst|ALT_INV_km[2]~_Duplicate_1_q\ <= NOT \inst|km[2]~_Duplicate_1_q\;
\inst|ALT_INV_km[1]~_Duplicate_1_q\ <= NOT \inst|km[1]~_Duplicate_1_q\;
\inst|ALT_INV_km[0]~_Duplicate_1_q\ <= NOT \inst|km[0]~_Duplicate_1_q\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[53]~108_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[53]~108_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[53]~107_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[53]~107_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~20_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[57]~20_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[192]~107_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[192]~107_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~106_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[180]~106_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~105_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[168]~105_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~104_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[156]~104_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~103_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[144]~103_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~102_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[132]~102_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~101_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[156]~101_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~100_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~99_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[106]~99_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~98_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[106]~98_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~97_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[104]~97_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~96_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[104]~96_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[264]~55_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[264]~55_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~54_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[248]~54_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[232]~53_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[232]~53_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~52_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[216]~52_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~51_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[200]~51_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~50_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[200]~50_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~49_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[200]~49_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~48_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[216]~48_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~47_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[248]~47_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~106_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[51]~106_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~105_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[51]~105_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[138]~104_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[138]~104_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~103_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[129]~103_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[120]~102_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[120]~102_combout\;
\inst1|ALT_INV_km\(4) <= NOT \inst1|km\(4);
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[138]~101_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[138]~101_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~100_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[49]~100_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~99_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[49]~99_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~18_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[58]~18_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~17_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[49]~17_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~16_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~15_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~14_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[58]~14_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~35_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~34_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[51]~34_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~33_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[51]~33_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~32_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[51]~32_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~31_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[57]~31_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~30_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~29_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[56]~29_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~28_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[50]~28_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~27_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[62]~27_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~26_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[67]~26_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~25_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[61]~25_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~24_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[55]~24_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~23_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[67]~23_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~95_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[193]~95_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[181]~94_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[181]~94_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[169]~93_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[169]~93_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~92_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[157]~92_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~91_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[145]~91_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[133]~90_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[133]~90_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~89_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[121]~89_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~88_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[145]~88_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[169]~87_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[169]~87_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~86_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[193]~86_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~85_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[108]~85_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~84_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[108]~84_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[107]~83_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[107]~83_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[107]~82_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[107]~82_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[118]~81_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[118]~81_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~80_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[106]~80_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[118]~79_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[118]~79_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~78_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[129]~78_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~77_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[117]~77_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~76_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[105]~76_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~75_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[105]~75_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~74_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[129]~74_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[140]~73_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[140]~73_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~72_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[128]~72_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[116]~71_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[116]~71_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~70_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[104]~70_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[116]~69_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[116]~69_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[140]~68_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[140]~68_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[151]~67_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[151]~67_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~66_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[139]~66_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~65_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[127]~65_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[115]~64_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[115]~64_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~63_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[103]~63_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~62_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[103]~62_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~61_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[127]~61_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[151]~60_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[151]~60_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~46_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[265]~46_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~45_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[249]~45_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[233]~44_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[233]~44_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~43_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[217]~43_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~42_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[201]~42_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~41_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[201]~41_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[233]~40_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[233]~40_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~39_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[265]~39_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~38_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[208]~38_combout\;
\inst1|ALT_INV_km\(19) <= NOT \inst1|km\(19);
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~37_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[208]~37_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~36_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[207]~36_combout\;
\inst1|ALT_INV_km\(18) <= NOT \inst1|km\(18);
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~35_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[207]~35_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~23_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[18]~23_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~22_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[18]~22_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~21_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~20_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[17]~20_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[18]~27_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[18]~27_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[18]~26_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[18]~26_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[17]~25_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[17]~25_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[17]~24_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[17]~24_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~38_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[52]~38_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[46]~37_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[46]~37_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[40]~36_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[40]~36_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~35_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[52]~35_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~98_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[61]~98_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[52]~97_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[52]~97_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[52]~96_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[52]~96_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~95_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[61]~95_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~34_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[57]~34_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~33_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[51]~33_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[45]~32_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[45]~32_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~31_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[57]~31_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~94_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[69]~94_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[60]~93_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[60]~93_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~92_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[51]~92_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[60]~91_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[60]~91_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~90_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[69]~90_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~30_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[62]~30_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~29_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[56]~29_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~28_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[50]~28_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~27_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[62]~27_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[77]~89_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[77]~89_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[68]~88_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[68]~88_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[59]~87_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[59]~87_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[50]~86_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[50]~86_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[50]~85_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[50]~85_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[68]~84_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[68]~84_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[77]~83_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[77]~83_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~26_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[67]~26_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~25_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[61]~25_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~24_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[55]~24_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~23_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[67]~23_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[139]~82_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[139]~82_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[130]~81_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[130]~81_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[121]~80_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[121]~80_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~79_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[112]~79_combout\;
\inst1|ALT_INV_km\(5) <= NOT \inst1|km\(5);
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[130]~78_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[130]~78_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~77_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[85]~77_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[76]~76_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[76]~76_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~75_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[67]~75_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[58]~74_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[58]~74_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~73_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[49]~73_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[58]~72_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[58]~72_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[76]~71_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[76]~71_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~70_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[85]~70_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~69_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[93]~69_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[84]~68_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[84]~68_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[75]~67_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[75]~67_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[66]~66_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[66]~66_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~65_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[57]~65_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[48]~64_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[48]~64_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[66]~63_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[66]~63_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[84]~62_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[84]~62_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~61_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[93]~61_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~60_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[101]~60_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[92]~59_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[92]~59_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[83]~58_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[83]~58_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[74]~57_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[74]~57_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[65]~56_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[65]~56_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[56]~55_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[56]~55_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[74]~54_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[74]~54_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[92]~53_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[92]~53_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~52_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[101]~52_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[109]~51_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[109]~51_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~50_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[91]~49_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[91]~49_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[82]~48_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[82]~48_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~47_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[73]~47_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[64]~46_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[64]~46_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[82]~45_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[82]~45_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~44_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[100]~44_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[109]~43_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[109]~43_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~13_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[59]~13_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[50]~12_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~11_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~59_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[102]~59_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~58_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[102]~58_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~57_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[100]~57_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~56_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[100]~56_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[194]~55_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[194]~55_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~54_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[182]~54_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[170]~53_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[170]~53_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~52_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[158]~52_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~51_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[146]~51_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[134]~50_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[134]~50_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[122]~49_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[122]~49_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~48_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[110]~48_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[134]~47_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[134]~47_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~46_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[158]~46_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~45_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[182]~45_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[266]~34_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[266]~34_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[250]~33_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[250]~33_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~32_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[234]~32_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~31_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[218]~31_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~30_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[202]~30_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~29_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[202]~29_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~28_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[202]~28_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~27_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[218]~27_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[250]~26_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[250]~26_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~18_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[16]~18_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~17_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~19_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[21]~19_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~18_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[21]~18_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~16_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[36]~16_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~15_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[140]~42_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[140]~42_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[131]~41_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[131]~41_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~40_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[122]~40_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[113]~39_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[113]~39_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~38_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[104]~38_combout\;
\inst1|ALT_INV_km\(6) <= NOT \inst1|km\(6);
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~37_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[122]~37_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[140]~36_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[140]~36_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~10_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[51]~9_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~7_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~6_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[60]~6_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~22_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~22_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~21_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[66]~21_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~20_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[60]~20_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~19_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~19_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~44_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[162]~44_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~43_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[150]~43_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~42_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[138]~42_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~41_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[126]~41_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~40_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[114]~40_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~39_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[102]~39_combout\;
\inst1|ALT_INV_km\(13) <= NOT \inst1|km\(13);
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~38_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[114]~38_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~37_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[138]~37_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~36_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[162]~36_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~18_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[77]~18_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~17_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[71]~17_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~16_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[65]~16_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~15_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[77]~15_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~35_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[173]~35_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~34_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[161]~34_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~33_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[149]~33_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~32_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[137]~32_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[125]~31_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[125]~31_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[113]~30_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[113]~30_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~29_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[101]~29_combout\;
\inst1|ALT_INV_km\(12) <= NOT \inst1|km\(12);
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~28_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[101]~28_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[125]~27_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[125]~27_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~26_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[149]~26_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~25_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[173]~25_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~14_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[82]~14_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~13_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[76]~13_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~12_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[70]~12_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~11_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[82]~11_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~24_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[184]~24_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[172]~23_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[172]~23_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[160]~22_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[160]~22_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~21_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[148]~21_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~20_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[136]~20_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[124]~19_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[124]~19_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~18_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[112]~18_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~17_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[100]~17_combout\;
\inst1|ALT_INV_km\(11) <= NOT \inst1|km\(11);
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~16_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[112]~16_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~15_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[136]~15_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[160]~14_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[160]~14_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~13_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[184]~13_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~10_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[87]~10_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[81]~9_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[81]~9_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~8_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[75]~8_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~7_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[87]~7_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~12_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[195]~12_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[183]~11_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[183]~11_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~10_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[171]~10_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~9_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[159]~9_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~8_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[147]~8_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~7_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[135]~7_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[123]~6_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[111]~5_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[111]~5_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~4_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[99]~4_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~3_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[123]~3_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~2_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[147]~2_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~1_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[171]~1_combout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~0_combout\ <= NOT \inst1|Div1|auto_generated|divider|divider|StageOut[195]~0_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~25_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[222]~25_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~24_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[206]~24_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~23_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[206]~23_combout\;
\inst1|ALT_INV_km\(17) <= NOT \inst1|km\(17);
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~22_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[206]~22_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~21_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[222]~21_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[237]~20_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[237]~20_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~19_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[221]~19_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~18_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[205]~18_combout\;
\inst1|ALT_INV_km\(16) <= NOT \inst1|km\(16);
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~17_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[205]~17_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[237]~16_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[237]~16_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~15_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[252]~15_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~14_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[236]~14_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~13_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[220]~13_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~12_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[204]~12_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~11_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[204]~11_combout\;
\inst1|ALT_INV_km\(15) <= NOT \inst1|km\(15);
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~10_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[204]~10_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~9_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[220]~9_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~8_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[252]~8_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~7_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[267]~7_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[251]~6_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[251]~6_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~5_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[235]~5_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~4_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[219]~4_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~3_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[203]~3_combout\;
\inst1|ALT_INV_km\(14) <= NOT \inst1|km\(14);
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~2_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[203]~2_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~1_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[235]~1_combout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\ <= NOT \inst1|Div0|auto_generated|divider|divider|StageOut[267]~0_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~14_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[22]~14_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~13_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[16]~13_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[22]~12_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[27]~17_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[27]~17_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~16_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[21]~16_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[27]~15_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~11_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[27]~11_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[21]~10_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~9_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~8_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[27]~8_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[32]~14_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[32]~14_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[26]~13_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[26]~13_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[20]~12_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[20]~12_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[32]~11_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[32]~11_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~7_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~6_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[26]~6_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~5_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~4_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[37]~10_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[31]~9_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[31]~9_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[25]~8_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[37]~7_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[37]~7_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~3_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[37]~3_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~2_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[31]~2_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~1_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\ <= NOT \inst3|Div0|auto_generated|divider|divider|StageOut[37]~0_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~23_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~22_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[16]~22_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~21_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~20_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~18_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[27]~18_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~17_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[21]~17_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[15]~16_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[15]~16_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[27]~15_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~14_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[32]~14_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~13_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[26]~13_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[20]~12_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[20]~12_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~11_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~10_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[37]~10_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~9_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[31]~9_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[25]~8_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~7_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[37]~7_combout\;
\inst|ALT_INV_Equal0~3_combout\ <= NOT \inst|Equal0~3_combout\;
\inst|ALT_INV_Equal0~2_combout\ <= NOT \inst|Equal0~2_combout\;
\inst|ALT_INV_Equal0~1_combout\ <= NOT \inst|Equal0~1_combout\;
\inst|ALT_INV_Equal0~0_combout\ <= NOT \inst|Equal0~0_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~22_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~22_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~21_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[66]~21_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~20_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[60]~20_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~19_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~19_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[117]~35_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[117]~35_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[108]~34_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[108]~34_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~33_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[99]~33_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[90]~32_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[90]~32_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[81]~31_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[81]~31_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[72]~30_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[72]~30_combout\;
\inst1|ALT_INV_km\(10) <= NOT \inst1|km\(10);
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[90]~29_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[90]~29_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[108]~28_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[108]~28_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[117]~27_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[117]~27_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~18_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[77]~18_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[71]~17_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[71]~17_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~16_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[65]~16_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~15_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[77]~15_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~26_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[125]~26_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~25_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[116]~25_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~24_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[107]~24_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[98]~23_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[98]~23_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[89]~22_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[89]~22_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[80]~21_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[80]~21_combout\;
\inst1|ALT_INV_km\(9) <= NOT \inst1|km\(9);
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[98]~20_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[98]~20_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~19_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[116]~19_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~18_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[125]~18_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[82]~14_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[82]~14_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~13_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[76]~13_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[70]~12_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[70]~12_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[82]~11_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[82]~11_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[133]~17_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[133]~17_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~16_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[124]~16_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[115]~15_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[115]~15_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~14_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[106]~14_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[97]~13_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[97]~13_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[88]~12_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[88]~12_combout\;
\inst1|ALT_INV_km\(8) <= NOT \inst1|km\(8);
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~11_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[106]~11_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~10_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[124]~10_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[133]~9_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[133]~9_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~10_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[87]~10_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[81]~9_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[81]~9_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~8_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[75]~8_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~7_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[87]~7_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[141]~8_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[141]~8_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[132]~7_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[132]~7_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[123]~6_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~5_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[114]~5_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~4_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[105]~4_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[96]~3_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[96]~3_combout\;
\inst1|ALT_INV_km\(7) <= NOT \inst1|km\(7);
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~2_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[114]~2_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[132]~1_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[132]~1_combout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[141]~0_combout\ <= NOT \inst1|Div2|auto_generated|divider|divider|StageOut[141]~0_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~5_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[53]~5_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~4_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[53]~4_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~3_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[61]~3_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~2_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~1_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~0_combout\ <= NOT \inst3|Div1|auto_generated|divider|divider|StageOut[61]~0_combout\;
\inst11|ALT_INV_y[2]~6_combout\ <= NOT \inst11|y[2]~6_combout\;
\inst11|ALT_INV_y[2]~_emulated_q\ <= NOT \inst11|y[2]~_emulated_q\;
\inst11|ALT_INV_y[1]~2_combout\ <= NOT \inst11|y[1]~2_combout\;
\inst11|ALT_INV_y[1]~_emulated_q\ <= NOT \inst11|y[1]~_emulated_q\;
\inst11|ALT_INV_LessThan0~1_combout\ <= NOT \inst11|LessThan0~1_combout\;
\inst11|ALT_INV_y\(5) <= NOT \inst11|y\(5);
\inst11|ALT_INV_y\(6) <= NOT \inst11|y\(6);
\inst11|ALT_INV_y\(7) <= NOT \inst11|y\(7);
\inst11|ALT_INV_y\(8) <= NOT \inst11|y\(8);
\inst11|ALT_INV_y\(9) <= NOT \inst11|y\(9);
\inst11|ALT_INV_LessThan0~0_combout\ <= NOT \inst11|LessThan0~0_combout\;
\inst11|ALT_INV_y\(4) <= NOT \inst11|y\(4);
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~5_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[86]~5_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[80]~4_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[80]~4_combout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~2_combout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|StageOut[85]~2_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~5_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[36]~5_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~4_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[30]~4_combout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[35]~2_combout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|StageOut[35]~2_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~5_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~4_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[30]~4_combout\;
\inst11|ALT_INV_y\(3) <= NOT \inst11|y\(3);
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~2_combout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|StageOut[35]~2_combout\;
\inst11|ALT_INV_y\(0) <= NOT \inst11|y\(0);
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~5_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[86]~5_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[80]~4_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[80]~4_combout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~2_combout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|StageOut[85]~2_combout\;
\inst6|ALT_INV_WideOr6~0_combout\ <= NOT \inst6|WideOr6~0_combout\;
\inst1|ALT_INV_seg1\(3) <= NOT \inst1|seg1\(3);
\inst1|ALT_INV_seg1\(2) <= NOT \inst1|seg1\(2);
\inst1|ALT_INV_seg1\(1) <= NOT \inst1|seg1\(1);
\inst1|ALT_INV_seg1\(0) <= NOT \inst1|seg1\(0);
\inst4|ALT_INV_WideOr6~0_combout\ <= NOT \inst4|WideOr6~0_combout\;
\inst1|ALT_INV_seg0\(3) <= NOT \inst1|seg0\(3);
\inst1|ALT_INV_seg0\(2) <= NOT \inst1|seg0\(2);
\inst1|ALT_INV_seg0\(1) <= NOT \inst1|seg0\(1);
\inst1|ALT_INV_seg0\(0) <= NOT \inst1|seg0\(0);
\inst9|ALT_INV_WideOr6~0_combout\ <= NOT \inst9|WideOr6~0_combout\;
\inst3|ALT_INV_seg1\(3) <= NOT \inst3|seg1\(3);
\inst3|ALT_INV_seg1\(2) <= NOT \inst3|seg1\(2);
\inst3|ALT_INV_seg1\(1) <= NOT \inst3|seg1\(1);
\inst3|ALT_INV_seg1\(0) <= NOT \inst3|seg1\(0);
\inst8|ALT_INV_WideOr6~0_combout\ <= NOT \inst8|WideOr6~0_combout\;
\inst3|ALT_INV_seg0\(3) <= NOT \inst3|seg0\(3);
\inst3|ALT_INV_seg0\(2) <= NOT \inst3|seg0\(2);
\inst3|ALT_INV_seg0\(1) <= NOT \inst3|seg0\(1);
\inst3|ALT_INV_seg0\(0) <= NOT \inst3|seg0\(0);
\inst7|ALT_INV_WideOr6~0_combout\ <= NOT \inst7|WideOr6~0_combout\;
\inst1|ALT_INV_seg2\(3) <= NOT \inst1|seg2\(3);
\inst1|ALT_INV_seg2\(2) <= NOT \inst1|seg2\(2);
\inst1|ALT_INV_seg2\(1) <= NOT \inst1|seg2\(1);
\inst1|ALT_INV_seg2\(0) <= NOT \inst1|seg2\(0);
\inst10|ALT_INV_WideOr6~0_combout\ <= NOT \inst10|WideOr6~0_combout\;
\inst3|ALT_INV_seg2\(3) <= NOT \inst3|seg2\(3);
\inst3|ALT_INV_seg2\(2) <= NOT \inst3|seg2\(2);
\inst3|ALT_INV_seg2\(1) <= NOT \inst3|seg2\(1);
\inst3|ALT_INV_seg2\(0) <= NOT \inst3|seg2\(0);
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~61_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~61_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~57_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~57_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~61_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~61_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~61_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~61_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~53_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~53_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~57_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~57_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~57_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~57_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~61_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~61_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~49_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~53_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~53_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~45_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~61_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~61_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~53_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~53_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~57_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~57_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~45_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~49_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~41_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~45_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~57_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~57_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[0]~57_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~57_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~49_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~49_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~53_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~53_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~41_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~45_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~45_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~37_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~41_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~53_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~53_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[1]~53_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~53_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~45_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~49_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~49_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~37_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~41_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~41_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_8~45_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~33_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~37_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~49_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[2]~49_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~49_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~41_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~45_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~33_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~37_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_11~33_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_9~33_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_7~45_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~37_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_8~41_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~29_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~33_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~45_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[3]~45_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~45_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~37_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~41_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~29_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~33_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_11~29_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_10~33_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_9~29_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_8~33_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_7~41_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_6~45_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~33_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_8~37_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~25_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~29_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~41_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[4]~41_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~41_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~33_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~37_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~25_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~29_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_18~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_19~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_18~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_18~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_20~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_19~21_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_19~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_18~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_20~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_18~37_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~29_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_9~33_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_11~25_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_10~29_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~29_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_9~25_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_8~29_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~45_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_7~37_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_6~41_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~29_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_8~33_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~21_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~25_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~37_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[5]~37_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~37_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~29_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~33_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~21_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~25_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_9~21_sumout\;
\inst|ALT_INV_Mult0~27\ <= NOT \inst|Mult0~27\;
\inst|ALT_INV_Mult0~26\ <= NOT \inst|Mult0~26\;
\inst|ALT_INV_Mult0~25\ <= NOT \inst|Mult0~25\;
\inst|ALT_INV_Mult0~24\ <= NOT \inst|Mult0~24\;
\inst|ALT_INV_Mult0~23\ <= NOT \inst|Mult0~23\;
\inst|ALT_INV_Mult0~22\ <= NOT \inst|Mult0~22\;
\inst|ALT_INV_Mult0~21\ <= NOT \inst|Mult0~21\;
\inst|ALT_INV_Mult0~20\ <= NOT \inst|Mult0~20\;
\inst|ALT_INV_Mult0~19\ <= NOT \inst|Mult0~19\;
\inst|ALT_INV_Mult0~18\ <= NOT \inst|Mult0~18\;
\inst|ALT_INV_Mult0~17\ <= NOT \inst|Mult0~17\;
\inst|ALT_INV_Mult0~16\ <= NOT \inst|Mult0~16\;
\inst|ALT_INV_Mult0~15\ <= NOT \inst|Mult0~15\;
\inst|ALT_INV_Mult0~14\ <= NOT \inst|Mult0~14\;
\inst|ALT_INV_Mult0~13\ <= NOT \inst|Mult0~13\;
\inst|ALT_INV_Mult0~12\ <= NOT \inst|Mult0~12\;
\inst|ALT_INV_Mult0~11\ <= NOT \inst|Mult0~11\;
\inst|ALT_INV_Mult0~10\ <= NOT \inst|Mult0~10\;
\inst|ALT_INV_Mult0~9\ <= NOT \inst|Mult0~9\;
\inst|ALT_INV_Mult0~8_resulta\ <= NOT \inst|Mult0~8_resulta\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~25_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_8~33_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_9~29_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_11~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_10~25_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~25_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_9~21_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_8~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_6~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~21_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_7~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_6~21_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~41_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~45_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~45_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[8]~41_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[7]~37_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~37_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~41_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~41_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_7~33_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_6~37_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~37_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[6]~33_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~37_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~37_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[5]~29_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~29_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~33_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~33_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_6~33_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~33_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~25_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_8~29_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~29_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[4]~25_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~29_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~29_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_7~29_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_6~29_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~21_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~33_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[6]~33_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~33_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~25_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~29_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~29_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[12]~29_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~29_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~17_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~21_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_5~25_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_9~17_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_8~21_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_5~25_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_20~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_19~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~21_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_19~29_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_18~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_20~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_18~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_20~37_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_19~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_6~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_18~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_19~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_3~37_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_20~33_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_7~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_6~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_19~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_18~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_20~29_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_4~37_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_3~33_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_18~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_20~25_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_19~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_3~29_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_5~37_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_4~33_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_8~29_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_7~33_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_19~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_18~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_3~25_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_20~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_4~29_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_6~33_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_5~33_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_20~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_19~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_4~25_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_5~29_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_7~29_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_6~29_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_9~25_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_11~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_10~21_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_9~17_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_8~21_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~25_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[9]~21_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~21_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~25_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~25_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_7~25_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_6~25_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~21_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_8~25_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~13_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~17_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~25_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[7]~25_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~25_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[13]~21_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~21_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~21_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~25_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~13_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~17_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_5~17_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_7~21_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_9~13_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_8~17_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_6~25_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_8~25_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_7~25_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_9~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_11~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_10~17_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_9~13_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_8~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_8~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_7~13_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[3]~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_6~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_8~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_7~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_7~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_6~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_9~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_8~13_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[2]~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~13_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~13_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_7~13_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_6~13_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~17_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_8~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_8~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_7~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_10~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_9~21_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[1]~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_6~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_8~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_7~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~13_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_8~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_11~25_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~5_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[0]~5_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~5_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~5_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_7~5_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_6~5_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_8~5_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~9_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[11]~17_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~17_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~17_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~17_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~13_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[10]~13_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~13_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~17_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~13_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[9]~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~13_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~13_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~5_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[8]~5_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~5_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~5_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~9_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_6~17_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_5~13_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_6~17_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_5~9_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_7~25_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_6~13_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_7~17_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_6~13_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_6~9_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_5~5_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_8~25_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_7~21_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_6~9_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_5~5_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_8~13_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_7~13_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_7~17_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_6~5_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_9~25_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_8~21_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_7~9_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_6~5_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_9~9_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_8~9_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_6~17_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_5~13_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_5~9_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_7~25_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_6~13_sumout\;
\inst11|ALT_INV_Add0~33_sumout\ <= NOT \inst11|Add0~33_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_6~9_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_5~5_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_8~25_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_7~21_sumout\;
\inst11|ALT_INV_Add0~29_sumout\ <= NOT \inst11|Add0~29_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_7~17_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_6~5_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_9~25_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_8~21_sumout\;
\inst|ALT_INV_pulse_count\(2) <= NOT \inst|pulse_count\(2);
\inst|ALT_INV_pulse_count\(3) <= NOT \inst|pulse_count\(3);
\inst|ALT_INV_pulse_count\(4) <= NOT \inst|pulse_count\(4);
\inst|ALT_INV_pulse_count\(5) <= NOT \inst|pulse_count\(5);
\inst|ALT_INV_pulse_count\(6) <= NOT \inst|pulse_count\(6);
\inst|ALT_INV_pulse_count\(7) <= NOT \inst|pulse_count\(7);
\inst|ALT_INV_pulse_count\(9) <= NOT \inst|pulse_count\(9);
\inst|ALT_INV_pulse_count\(10) <= NOT \inst|pulse_count\(10);
\inst|ALT_INV_pulse_count\(11) <= NOT \inst|pulse_count\(11);
\inst|ALT_INV_pulse_count\(12) <= NOT \inst|pulse_count\(12);
\inst|ALT_INV_pulse_count\(13) <= NOT \inst|pulse_count\(13);
\inst|ALT_INV_pulse_count\(14) <= NOT \inst|pulse_count\(14);
\inst|ALT_INV_pulse_count\(15) <= NOT \inst|pulse_count\(15);
\inst|ALT_INV_pulse_count\(16) <= NOT \inst|pulse_count\(16);
\inst|ALT_INV_pulse_count\(17) <= NOT \inst|pulse_count\(17);
\inst|ALT_INV_pulse_count\(18) <= NOT \inst|pulse_count\(18);
\inst|ALT_INV_pulse_count\(19) <= NOT \inst|pulse_count\(19);
\inst|ALT_INV_pulse_count\(0) <= NOT \inst|pulse_count\(0);
\inst|ALT_INV_pulse_count\(1) <= NOT \inst|pulse_count\(1);
\inst|ALT_INV_pulse_count\(8) <= NOT \inst|pulse_count\(8);
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_6~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_8~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_7~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_20~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_5~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_4~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_6~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_8~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_7~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_7~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_6~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_9~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_8~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_4~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_3~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_6~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_5~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_7~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_9~17_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_8~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_8~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_7~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_10~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_9~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_5~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_4~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_7~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_6~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_8~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_10~13_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_9~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_9~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_8~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_11~25_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_6~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_5~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_8~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_7~5_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_9~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_11~9_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_10~9_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_8~13_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~13_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_9~9_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_8~9_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~5_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_12~17_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_11~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_9~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_12~13_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_10~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_12~9_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_11~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_12~5_sumout\;
\inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\;
\inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\;
\inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_10~17_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_9~13_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_8~9_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_7~5_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_10~13_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_9~9_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_8~5_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_10~9_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_9~5_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_10~5_sumout\;
\inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst3|Mod1|auto_generated|divider|divider|op_10~1_sumout\;
\inst3|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst3|Div0|auto_generated|divider|divider|op_10~1_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_10~17_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_9~13_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_8~9_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_7~5_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_10~13_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_9~9_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_8~5_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_10~9_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_9~5_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_10~5_sumout\;
\inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst3|Mod0|auto_generated|divider|divider|op_10~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_12~17_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_9~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_12~13_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_10~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_12~9_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_11~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_12~5_sumout\;
\inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\;
\inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\;
\inst3|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \inst3|Div1|auto_generated|divider|divider|op_10~1_sumout\;

-- Location: IOOBUF_X89_Y9_N22
\b[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_b(0));

-- Location: IOOBUF_X89_Y23_N39
\b[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_b(1));

-- Location: IOOBUF_X89_Y23_N56
\b[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_b(2));

-- Location: IOOBUF_X89_Y20_N79
\b[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_b(3));

-- Location: IOOBUF_X89_Y25_N39
\b[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_b(4));

-- Location: IOOBUF_X89_Y20_N96
\b[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_b(5));

-- Location: IOOBUF_X89_Y25_N56
\b[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst10|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_b(6));

-- Location: IOOBUF_X89_Y16_N5
\d[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_d(0));

-- Location: IOOBUF_X89_Y16_N22
\d[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_d(1));

-- Location: IOOBUF_X89_Y4_N45
\d[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_d(2));

-- Location: IOOBUF_X89_Y4_N62
\d[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_d(3));

-- Location: IOOBUF_X89_Y21_N39
\d[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_d(4));

-- Location: IOOBUF_X89_Y11_N62
\d[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_d(5));

-- Location: IOOBUF_X89_Y9_N5
\d[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_d(6));

-- Location: IOOBUF_X89_Y8_N39
\g[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_g(0));

-- Location: IOOBUF_X89_Y11_N79
\g[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_g(1));

-- Location: IOOBUF_X89_Y11_N96
\g[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_g(2));

-- Location: IOOBUF_X89_Y4_N79
\g[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_g(3));

-- Location: IOOBUF_X89_Y13_N56
\g[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_g(4));

-- Location: IOOBUF_X89_Y13_N39
\g[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_g(5));

-- Location: IOOBUF_X89_Y4_N96
\g[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst8|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_g(6));

-- Location: IOOBUF_X89_Y6_N39
\s[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_s(0));

-- Location: IOOBUF_X89_Y6_N56
\s[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_s(1));

-- Location: IOOBUF_X89_Y16_N39
\s[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_s(2));

-- Location: IOOBUF_X89_Y16_N56
\s[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_s(3));

-- Location: IOOBUF_X89_Y15_N39
\s[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_s(4));

-- Location: IOOBUF_X89_Y15_N56
\s[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_s(5));

-- Location: IOOBUF_X89_Y8_N56
\s[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_s(6));

-- Location: IOOBUF_X89_Y20_N62
\t[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_t(0));

-- Location: IOOBUF_X89_Y21_N56
\t[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_t(1));

-- Location: IOOBUF_X89_Y25_N22
\t[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_t(2));

-- Location: IOOBUF_X89_Y23_N22
\t[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_t(3));

-- Location: IOOBUF_X89_Y9_N56
\t[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_t(4));

-- Location: IOOBUF_X89_Y23_N5
\t[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_t(5));

-- Location: IOOBUF_X89_Y9_N39
\t[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_t(6));

-- Location: IOOBUF_X89_Y11_N45
\u[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_u(0));

-- Location: IOOBUF_X89_Y13_N5
\u[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_u(1));

-- Location: IOOBUF_X89_Y13_N22
\u[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_u(2));

-- Location: IOOBUF_X89_Y8_N22
\u[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_u(3));

-- Location: IOOBUF_X89_Y15_N22
\u[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_u(4));

-- Location: IOOBUF_X89_Y15_N5
\u[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_u(5));

-- Location: IOOBUF_X89_Y20_N45
\u[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_u(6));

-- Location: IOIBUF_X66_Y0_N58
\clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G4
\clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock~input_o\,
	outclk => \clock~inputCLKENA0_outclk\);

-- Location: IOIBUF_X12_Y0_N18
\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: FF_X23_Y10_N25
\inst|pulse_count[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~1_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count[8]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y10_N0
\inst|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~9_sumout\ = SUM(( \inst|pulse_count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst|Add1~10\ = CARRY(( \inst|pulse_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(0),
	cin => GND,
	sumout => \inst|Add1~9_sumout\,
	cout => \inst|Add1~10\);

-- Location: FF_X23_Y10_N1
\inst|pulse_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~9_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(0));

-- Location: LABCELL_X23_Y10_N3
\inst|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~5_sumout\ = SUM(( \inst|pulse_count\(1) ) + ( GND ) + ( \inst|Add1~10\ ))
-- \inst|Add1~6\ = CARRY(( \inst|pulse_count\(1) ) + ( GND ) + ( \inst|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(1),
	cin => \inst|Add1~10\,
	sumout => \inst|Add1~5_sumout\,
	cout => \inst|Add1~6\);

-- Location: FF_X23_Y10_N4
\inst|pulse_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~5_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(1));

-- Location: LABCELL_X23_Y10_N6
\inst|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~77_sumout\ = SUM(( \inst|pulse_count\(2) ) + ( GND ) + ( \inst|Add1~6\ ))
-- \inst|Add1~78\ = CARRY(( \inst|pulse_count\(2) ) + ( GND ) + ( \inst|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(2),
	cin => \inst|Add1~6\,
	sumout => \inst|Add1~77_sumout\,
	cout => \inst|Add1~78\);

-- Location: FF_X23_Y10_N8
\inst|pulse_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~77_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(2));

-- Location: LABCELL_X23_Y10_N9
\inst|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~73_sumout\ = SUM(( \inst|pulse_count\(3) ) + ( GND ) + ( \inst|Add1~78\ ))
-- \inst|Add1~74\ = CARRY(( \inst|pulse_count\(3) ) + ( GND ) + ( \inst|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(3),
	cin => \inst|Add1~78\,
	sumout => \inst|Add1~73_sumout\,
	cout => \inst|Add1~74\);

-- Location: FF_X23_Y10_N10
\inst|pulse_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~73_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(3));

-- Location: LABCELL_X23_Y10_N12
\inst|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~69_sumout\ = SUM(( \inst|pulse_count\(4) ) + ( GND ) + ( \inst|Add1~74\ ))
-- \inst|Add1~70\ = CARRY(( \inst|pulse_count\(4) ) + ( GND ) + ( \inst|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(4),
	cin => \inst|Add1~74\,
	sumout => \inst|Add1~69_sumout\,
	cout => \inst|Add1~70\);

-- Location: FF_X23_Y10_N14
\inst|pulse_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~69_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(4));

-- Location: LABCELL_X23_Y10_N15
\inst|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~65_sumout\ = SUM(( \inst|pulse_count[5]~DUPLICATE_q\ ) + ( GND ) + ( \inst|Add1~70\ ))
-- \inst|Add1~66\ = CARRY(( \inst|pulse_count[5]~DUPLICATE_q\ ) + ( GND ) + ( \inst|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count[5]~DUPLICATE_q\,
	cin => \inst|Add1~70\,
	sumout => \inst|Add1~65_sumout\,
	cout => \inst|Add1~66\);

-- Location: FF_X23_Y10_N17
\inst|pulse_count[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~65_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count[5]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y10_N18
\inst|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~61_sumout\ = SUM(( \inst|pulse_count\(6) ) + ( GND ) + ( \inst|Add1~66\ ))
-- \inst|Add1~62\ = CARRY(( \inst|pulse_count\(6) ) + ( GND ) + ( \inst|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(6),
	cin => \inst|Add1~66\,
	sumout => \inst|Add1~61_sumout\,
	cout => \inst|Add1~62\);

-- Location: FF_X23_Y10_N19
\inst|pulse_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~61_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(6));

-- Location: LABCELL_X23_Y10_N21
\inst|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~57_sumout\ = SUM(( \inst|pulse_count\(7) ) + ( GND ) + ( \inst|Add1~62\ ))
-- \inst|Add1~58\ = CARRY(( \inst|pulse_count\(7) ) + ( GND ) + ( \inst|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(7),
	cin => \inst|Add1~62\,
	sumout => \inst|Add1~57_sumout\,
	cout => \inst|Add1~58\);

-- Location: FF_X23_Y10_N23
\inst|pulse_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~57_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(7));

-- Location: LABCELL_X23_Y10_N24
\inst|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~1_sumout\ = SUM(( \inst|pulse_count[8]~DUPLICATE_q\ ) + ( GND ) + ( \inst|Add1~58\ ))
-- \inst|Add1~2\ = CARRY(( \inst|pulse_count[8]~DUPLICATE_q\ ) + ( GND ) + ( \inst|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count[8]~DUPLICATE_q\,
	cin => \inst|Add1~58\,
	sumout => \inst|Add1~1_sumout\,
	cout => \inst|Add1~2\);

-- Location: FF_X23_Y10_N26
\inst|pulse_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~1_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(8));

-- Location: LABCELL_X23_Y10_N27
\inst|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~53_sumout\ = SUM(( \inst|pulse_count\(9) ) + ( GND ) + ( \inst|Add1~2\ ))
-- \inst|Add1~54\ = CARRY(( \inst|pulse_count\(9) ) + ( GND ) + ( \inst|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(9),
	cin => \inst|Add1~2\,
	sumout => \inst|Add1~53_sumout\,
	cout => \inst|Add1~54\);

-- Location: FF_X23_Y10_N29
\inst|pulse_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~53_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(9));

-- Location: LABCELL_X23_Y10_N30
\inst|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~49_sumout\ = SUM(( \inst|pulse_count\(10) ) + ( GND ) + ( \inst|Add1~54\ ))
-- \inst|Add1~50\ = CARRY(( \inst|pulse_count\(10) ) + ( GND ) + ( \inst|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(10),
	cin => \inst|Add1~54\,
	sumout => \inst|Add1~49_sumout\,
	cout => \inst|Add1~50\);

-- Location: FF_X23_Y10_N31
\inst|pulse_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~49_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(10));

-- Location: LABCELL_X23_Y10_N33
\inst|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~45_sumout\ = SUM(( \inst|pulse_count\(11) ) + ( GND ) + ( \inst|Add1~50\ ))
-- \inst|Add1~46\ = CARRY(( \inst|pulse_count\(11) ) + ( GND ) + ( \inst|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(11),
	cin => \inst|Add1~50\,
	sumout => \inst|Add1~45_sumout\,
	cout => \inst|Add1~46\);

-- Location: FF_X23_Y10_N35
\inst|pulse_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~45_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(11));

-- Location: LABCELL_X23_Y10_N36
\inst|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~41_sumout\ = SUM(( \inst|pulse_count\(12) ) + ( GND ) + ( \inst|Add1~46\ ))
-- \inst|Add1~42\ = CARRY(( \inst|pulse_count\(12) ) + ( GND ) + ( \inst|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(12),
	cin => \inst|Add1~46\,
	sumout => \inst|Add1~41_sumout\,
	cout => \inst|Add1~42\);

-- Location: FF_X23_Y10_N38
\inst|pulse_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~41_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(12));

-- Location: LABCELL_X23_Y10_N39
\inst|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~37_sumout\ = SUM(( \inst|pulse_count\(13) ) + ( GND ) + ( \inst|Add1~42\ ))
-- \inst|Add1~38\ = CARRY(( \inst|pulse_count\(13) ) + ( GND ) + ( \inst|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(13),
	cin => \inst|Add1~42\,
	sumout => \inst|Add1~37_sumout\,
	cout => \inst|Add1~38\);

-- Location: FF_X23_Y10_N41
\inst|pulse_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~37_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(13));

-- Location: LABCELL_X23_Y10_N42
\inst|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~33_sumout\ = SUM(( \inst|pulse_count\(14) ) + ( GND ) + ( \inst|Add1~38\ ))
-- \inst|Add1~34\ = CARRY(( \inst|pulse_count\(14) ) + ( GND ) + ( \inst|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(14),
	cin => \inst|Add1~38\,
	sumout => \inst|Add1~33_sumout\,
	cout => \inst|Add1~34\);

-- Location: FF_X23_Y10_N43
\inst|pulse_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~33_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(14));

-- Location: LABCELL_X23_Y10_N45
\inst|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~29_sumout\ = SUM(( \inst|pulse_count\(15) ) + ( GND ) + ( \inst|Add1~34\ ))
-- \inst|Add1~30\ = CARRY(( \inst|pulse_count\(15) ) + ( GND ) + ( \inst|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(15),
	cin => \inst|Add1~34\,
	sumout => \inst|Add1~29_sumout\,
	cout => \inst|Add1~30\);

-- Location: FF_X23_Y10_N47
\inst|pulse_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~29_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(15));

-- Location: LABCELL_X23_Y10_N48
\inst|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~25_sumout\ = SUM(( \inst|pulse_count\(16) ) + ( GND ) + ( \inst|Add1~30\ ))
-- \inst|Add1~26\ = CARRY(( \inst|pulse_count\(16) ) + ( GND ) + ( \inst|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_pulse_count\(16),
	cin => \inst|Add1~30\,
	sumout => \inst|Add1~25_sumout\,
	cout => \inst|Add1~26\);

-- Location: FF_X23_Y10_N50
\inst|pulse_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~25_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(16));

-- Location: LABCELL_X23_Y10_N51
\inst|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~21_sumout\ = SUM(( \inst|pulse_count\(17) ) + ( GND ) + ( \inst|Add1~26\ ))
-- \inst|Add1~22\ = CARRY(( \inst|pulse_count\(17) ) + ( GND ) + ( \inst|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(17),
	cin => \inst|Add1~26\,
	sumout => \inst|Add1~21_sumout\,
	cout => \inst|Add1~22\);

-- Location: FF_X23_Y10_N53
\inst|pulse_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~21_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(17));

-- Location: LABCELL_X23_Y10_N54
\inst|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~17_sumout\ = SUM(( \inst|pulse_count\(18) ) + ( GND ) + ( \inst|Add1~22\ ))
-- \inst|Add1~18\ = CARRY(( \inst|pulse_count\(18) ) + ( GND ) + ( \inst|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(18),
	cin => \inst|Add1~22\,
	sumout => \inst|Add1~17_sumout\,
	cout => \inst|Add1~18\);

-- Location: FF_X23_Y10_N55
\inst|pulse_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~17_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(18));

-- Location: LABCELL_X23_Y10_N57
\inst|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add1~13_sumout\ = SUM(( \inst|pulse_count\(19) ) + ( GND ) + ( \inst|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(19),
	cin => \inst|Add1~18\,
	sumout => \inst|Add1~13_sumout\);

-- Location: FF_X23_Y10_N59
\inst|pulse_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~13_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(19));

-- Location: LABCELL_X22_Y10_N36
\inst|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Equal0~0_combout\ = ( !\inst|pulse_count\(17) & ( !\inst|pulse_count\(14) & ( (!\inst|pulse_count\(19) & (!\inst|pulse_count\(16) & (!\inst|pulse_count\(15) & !\inst|pulse_count\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(19),
	datab => \inst|ALT_INV_pulse_count\(16),
	datac => \inst|ALT_INV_pulse_count\(15),
	datad => \inst|ALT_INV_pulse_count\(18),
	datae => \inst|ALT_INV_pulse_count\(17),
	dataf => \inst|ALT_INV_pulse_count\(14),
	combout => \inst|Equal0~0_combout\);

-- Location: FF_X23_Y10_N11
\inst|pulse_count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~73_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count[3]~DUPLICATE_q\);

-- Location: FF_X23_Y10_N16
\inst|pulse_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~65_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count\(5));

-- Location: LABCELL_X22_Y10_N24
\inst|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Equal0~2_combout\ = ( \inst|pulse_count\(2) & ( !\inst|pulse_count\(4) & ( (!\inst|pulse_count[3]~DUPLICATE_q\ & (\inst|pulse_count\(6) & (\inst|pulse_count\(7) & \inst|pulse_count\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count[3]~DUPLICATE_q\,
	datab => \inst|ALT_INV_pulse_count\(6),
	datac => \inst|ALT_INV_pulse_count\(7),
	datad => \inst|ALT_INV_pulse_count\(5),
	datae => \inst|ALT_INV_pulse_count\(2),
	dataf => \inst|ALT_INV_pulse_count\(4),
	combout => \inst|Equal0~2_combout\);

-- Location: FF_X23_Y10_N32
\inst|pulse_count[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add1~49_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pulse_count[10]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y10_N30
\inst|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Equal0~1_combout\ = ( \inst|pulse_count\(9) & ( !\inst|pulse_count\(11) & ( (!\inst|pulse_count\(13) & (!\inst|pulse_count\(12) & !\inst|pulse_count[10]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(13),
	datab => \inst|ALT_INV_pulse_count\(12),
	datac => \inst|ALT_INV_pulse_count[10]~DUPLICATE_q\,
	datae => \inst|ALT_INV_pulse_count\(9),
	dataf => \inst|ALT_INV_pulse_count\(11),
	combout => \inst|Equal0~1_combout\);

-- Location: LABCELL_X22_Y10_N54
\inst|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Equal0~3_combout\ = ( \inst|Equal0~2_combout\ & ( \inst|Equal0~1_combout\ & ( (\inst|pulse_count\(8) & (\inst|Equal0~0_combout\ & (\inst|pulse_count\(1) & \inst|pulse_count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(8),
	datab => \inst|ALT_INV_Equal0~0_combout\,
	datac => \inst|ALT_INV_pulse_count\(1),
	datad => \inst|ALT_INV_pulse_count\(0),
	datae => \inst|ALT_INV_Equal0~2_combout\,
	dataf => \inst|ALT_INV_Equal0~1_combout\,
	combout => \inst|Equal0~3_combout\);

-- Location: FF_X16_Y3_N2
\inst|co\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	asdata => \inst|Equal0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|co~q\);

-- Location: IOIBUF_X2_Y0_N58
\mode~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mode,
	o => \mode~input_o\);

-- Location: LABCELL_X16_Y3_N3
\inst11|y[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|y[1]~1_combout\ = (!\reset~input_o\ & (\inst11|y[1]~1_combout\)) # (\reset~input_o\ & ((!\mode~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110000010101011111000001010101111100000101010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y[1]~1_combout\,
	datac => \ALT_INV_mode~input_o\,
	datad => \ALT_INV_reset~input_o\,
	combout => \inst11|y[1]~1_combout\);

-- Location: LABCELL_X16_Y3_N24
\inst11|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|LessThan0~0_combout\ = ( !\inst11|y\(4) & ( !\inst11|y\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y\(3),
	dataf => \inst11|ALT_INV_y\(4),
	combout => \inst11|LessThan0~0_combout\);

-- Location: LABCELL_X16_Y3_N51
\inst11|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~17_sumout\ = SUM(( \inst11|y\(7) ) + ( GND ) + ( \inst11|Add0~22\ ))
-- \inst11|Add0~18\ = CARRY(( \inst11|y\(7) ) + ( GND ) + ( \inst11|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y\(7),
	cin => \inst11|Add0~22\,
	sumout => \inst11|Add0~17_sumout\,
	cout => \inst11|Add0~18\);

-- Location: LABCELL_X16_Y3_N54
\inst11|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~13_sumout\ = SUM(( \inst11|y\(8) ) + ( GND ) + ( \inst11|Add0~18\ ))
-- \inst11|Add0~14\ = CARRY(( \inst11|y\(8) ) + ( GND ) + ( \inst11|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y\(8),
	cin => \inst11|Add0~18\,
	sumout => \inst11|Add0~13_sumout\,
	cout => \inst11|Add0~14\);

-- Location: LABCELL_X16_Y3_N27
\inst11|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|LessThan0~2_combout\ = ( \inst11|LessThan0~1_combout\ & ( (\inst11|LessThan0~0_combout\ & (((!\inst11|y[1]~2_combout\) # (!\inst11|y[2]~6_combout\)) # (\inst11|y\(0)))) ) ) # ( !\inst11|LessThan0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011001100010011001100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(0),
	datab => \inst11|ALT_INV_LessThan0~0_combout\,
	datac => \inst11|ALT_INV_y[1]~2_combout\,
	datad => \inst11|ALT_INV_y[2]~6_combout\,
	dataf => \inst11|ALT_INV_LessThan0~1_combout\,
	combout => \inst11|LessThan0~2_combout\);

-- Location: FF_X19_Y3_N26
\inst11|y[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|co~q\,
	asdata => \inst11|Add0~13_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \inst11|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|y\(8));

-- Location: LABCELL_X16_Y3_N57
\inst11|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~9_sumout\ = SUM(( \inst11|y\(9) ) + ( GND ) + ( \inst11|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y\(9),
	cin => \inst11|Add0~14\,
	sumout => \inst11|Add0~9_sumout\);

-- Location: FF_X19_Y3_N29
\inst11|y[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|co~q\,
	asdata => \inst11|Add0~9_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \inst11|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|y\(9));

-- Location: LABCELL_X16_Y3_N12
\inst11|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|LessThan0~1_combout\ = ( \inst11|y\(7) & ( (\inst11|y\(6) & (\inst11|y\(8) & (\inst11|y\(9) & \inst11|y\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(6),
	datab => \inst11|ALT_INV_y\(8),
	datac => \inst11|ALT_INV_y\(9),
	datad => \inst11|ALT_INV_y\(5),
	dataf => \inst11|ALT_INV_y\(7),
	combout => \inst11|LessThan0~1_combout\);

-- Location: LABCELL_X16_Y3_N18
\inst11|y[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|y[0]~10_combout\ = ( \mode~input_o\ & ( \inst11|LessThan0~1_combout\ & ( \inst11|y\(0) ) ) ) # ( !\mode~input_o\ & ( \inst11|LessThan0~1_combout\ & ( (!\inst11|LessThan0~0_combout\ & (((\inst11|y\(0))))) # (\inst11|LessThan0~0_combout\ & 
-- (!\inst11|y\(0) & ((!\inst11|y[2]~6_combout\) # (!\inst11|y[1]~2_combout\)))) ) ) ) # ( \mode~input_o\ & ( !\inst11|LessThan0~1_combout\ & ( \inst11|y\(0) ) ) ) # ( !\mode~input_o\ & ( !\inst11|LessThan0~1_combout\ & ( !\inst11|y\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000011110000111100111100001011000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y[2]~6_combout\,
	datab => \inst11|ALT_INV_LessThan0~0_combout\,
	datac => \inst11|ALT_INV_y\(0),
	datad => \inst11|ALT_INV_y[1]~2_combout\,
	datae => \ALT_INV_mode~input_o\,
	dataf => \inst11|ALT_INV_LessThan0~1_combout\,
	combout => \inst11|y[0]~10_combout\);

-- Location: FF_X16_Y3_N26
\inst11|y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|co~q\,
	asdata => \inst11|y[0]~10_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|y\(0));

-- Location: LABCELL_X16_Y3_N30
\inst11|Add0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~38_cout\ = CARRY(( (!\mode~input_o\ & !\inst11|y\(0)) ) + ( !\mode~input_o\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_mode~input_o\,
	datac => \inst11|ALT_INV_y\(0),
	cin => GND,
	cout => \inst11|Add0~38_cout\);

-- Location: LABCELL_X16_Y3_N33
\inst11|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~29_sumout\ = SUM(( \inst11|y[1]~2_combout\ ) + ( \mode~input_o\ ) + ( \inst11|Add0~38_cout\ ))
-- \inst11|Add0~30\ = CARRY(( \inst11|y[1]~2_combout\ ) + ( \mode~input_o\ ) + ( \inst11|Add0~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_mode~input_o\,
	datad => \inst11|ALT_INV_y[1]~2_combout\,
	cin => \inst11|Add0~38_cout\,
	sumout => \inst11|Add0~29_sumout\,
	cout => \inst11|Add0~30\);

-- Location: LABCELL_X16_Y3_N15
\inst11|y[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|y[1]~3_combout\ = ( \inst11|Add0~29_sumout\ & ( !\inst11|y[1]~1_combout\ ) ) # ( !\inst11|Add0~29_sumout\ & ( \inst11|y[1]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y[1]~1_combout\,
	dataf => \inst11|ALT_INV_Add0~29_sumout\,
	combout => \inst11|y[1]~3_combout\);

-- Location: FF_X16_Y3_N16
\inst11|y[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|co~q\,
	d => \inst11|y[1]~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst11|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|y[1]~_emulated_q\);

-- Location: LABCELL_X16_Y3_N0
\inst11|y[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|y[1]~2_combout\ = ( \inst11|y[1]~_emulated_q\ & ( (!\reset~input_o\ & (!\inst11|y[1]~1_combout\)) # (\reset~input_o\ & ((!\mode~input_o\))) ) ) # ( !\inst11|y[1]~_emulated_q\ & ( (!\reset~input_o\ & (\inst11|y[1]~1_combout\)) # (\reset~input_o\ & 
-- ((!\mode~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110001011100010111000101110010101100101011001010110010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y[1]~1_combout\,
	datab => \ALT_INV_mode~input_o\,
	datac => \ALT_INV_reset~input_o\,
	dataf => \inst11|ALT_INV_y[1]~_emulated_q\,
	combout => \inst11|y[1]~2_combout\);

-- Location: LABCELL_X16_Y3_N36
\inst11|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~33_sumout\ = SUM(( \inst11|y[2]~6_combout\ ) + ( GND ) + ( \inst11|Add0~30\ ))
-- \inst11|Add0~34\ = CARRY(( \inst11|y[2]~6_combout\ ) + ( GND ) + ( \inst11|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y[2]~6_combout\,
	cin => \inst11|Add0~30\,
	sumout => \inst11|Add0~33_sumout\,
	cout => \inst11|Add0~34\);

-- Location: MLABCELL_X15_Y3_N54
\inst11|y[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|y[2]~5_combout\ = ( \reset~input_o\ & ( \inst11|y[2]~5_combout\ & ( \mode~input_o\ ) ) ) # ( !\reset~input_o\ & ( \inst11|y[2]~5_combout\ ) ) # ( \reset~input_o\ & ( !\inst11|y[2]~5_combout\ & ( \mode~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_mode~input_o\,
	datae => \ALT_INV_reset~input_o\,
	dataf => \inst11|ALT_INV_y[2]~5_combout\,
	combout => \inst11|y[2]~5_combout\);

-- Location: LABCELL_X16_Y3_N6
\inst11|y[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|y[2]~7_combout\ = ( \inst11|y[2]~5_combout\ & ( !\inst11|Add0~33_sumout\ ) ) # ( !\inst11|y[2]~5_combout\ & ( \inst11|Add0~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_Add0~33_sumout\,
	dataf => \inst11|ALT_INV_y[2]~5_combout\,
	combout => \inst11|y[2]~7_combout\);

-- Location: FF_X16_Y3_N7
\inst11|y[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|co~q\,
	d => \inst11|y[2]~7_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst11|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|y[2]~_emulated_q\);

-- Location: LABCELL_X16_Y3_N9
\inst11|y[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|y[2]~6_combout\ = ( \inst11|y[2]~5_combout\ & ( (!\reset~input_o\ & (!\inst11|y[2]~_emulated_q\)) # (\reset~input_o\ & ((\mode~input_o\))) ) ) # ( !\inst11|y[2]~5_combout\ & ( (!\reset~input_o\ & (\inst11|y[2]~_emulated_q\)) # (\reset~input_o\ & 
-- ((\mode~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111111001100000011111100110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_y[2]~_emulated_q\,
	datac => \ALT_INV_mode~input_o\,
	datad => \ALT_INV_reset~input_o\,
	dataf => \inst11|ALT_INV_y[2]~5_combout\,
	combout => \inst11|y[2]~6_combout\);

-- Location: LABCELL_X16_Y3_N39
\inst11|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~1_sumout\ = SUM(( \inst11|y\(3) ) + ( GND ) + ( \inst11|Add0~34\ ))
-- \inst11|Add0~2\ = CARRY(( \inst11|y\(3) ) + ( GND ) + ( \inst11|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y\(3),
	cin => \inst11|Add0~34\,
	sumout => \inst11|Add0~1_sumout\,
	cout => \inst11|Add0~2\);

-- Location: FF_X16_Y3_N23
\inst11|y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|co~q\,
	asdata => \inst11|Add0~1_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \inst11|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|y\(3));

-- Location: LABCELL_X16_Y3_N42
\inst11|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~5_sumout\ = SUM(( \inst11|y\(4) ) + ( GND ) + ( \inst11|Add0~2\ ))
-- \inst11|Add0~6\ = CARRY(( \inst11|y\(4) ) + ( GND ) + ( \inst11|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y\(4),
	cin => \inst11|Add0~2\,
	sumout => \inst11|Add0~5_sumout\,
	cout => \inst11|Add0~6\);

-- Location: FF_X18_Y3_N26
\inst11|y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|co~q\,
	asdata => \inst11|Add0~5_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \inst11|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|y\(4));

-- Location: LABCELL_X16_Y3_N45
\inst11|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~25_sumout\ = SUM(( \inst11|y\(5) ) + ( GND ) + ( \inst11|Add0~6\ ))
-- \inst11|Add0~26\ = CARRY(( \inst11|y\(5) ) + ( GND ) + ( \inst11|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y\(5),
	cin => \inst11|Add0~6\,
	sumout => \inst11|Add0~25_sumout\,
	cout => \inst11|Add0~26\);

-- Location: FF_X19_Y3_N59
\inst11|y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|co~q\,
	asdata => \inst11|Add0~25_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \inst11|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|y\(5));

-- Location: LABCELL_X16_Y3_N48
\inst11|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst11|Add0~21_sumout\ = SUM(( \inst11|y\(6) ) + ( GND ) + ( \inst11|Add0~26\ ))
-- \inst11|Add0~22\ = CARRY(( \inst11|y\(6) ) + ( GND ) + ( \inst11|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y\(6),
	cin => \inst11|Add0~26\,
	sumout => \inst11|Add0~21_sumout\,
	cout => \inst11|Add0~22\);

-- Location: FF_X19_Y3_N56
\inst11|y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|co~q\,
	asdata => \inst11|Add0~21_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \inst11|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|y\(6));

-- Location: FF_X19_Y3_N50
\inst11|y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|co~q\,
	asdata => \inst11|Add0~17_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \inst11|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|y\(7));

-- Location: LABCELL_X17_Y4_N0
\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\ = SUM(( \inst11|y\(3) ) + ( !VCC ) + ( !VCC ))
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ = CARRY(( \inst11|y\(3) ) + ( !VCC ) + ( !VCC ))
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(3),
	cin => GND,
	sharein => GND,
	sumout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30\,
	shareout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31\);

-- Location: LABCELL_X17_Y4_N3
\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\ = SUM(( !\inst11|y\(4) ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31\ ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ 
-- ))
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26\ = CARRY(( !\inst11|y\(4) ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31\ ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ ))
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27\ = SHARE(\inst11|y\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y\(4),
	cin => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30\,
	sharein => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31\,
	sumout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26\,
	shareout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27\);

-- Location: LABCELL_X17_Y4_N6
\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\ = SUM(( \inst11|y\(5) ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27\ ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26\ 
-- ))
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ = CARRY(( \inst11|y\(5) ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27\ ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26\ ))
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(5),
	cin => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26\,
	sharein => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27\,
	sumout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22\,
	shareout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23\);

-- Location: LABCELL_X17_Y4_N9
\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ = SUM(( !\inst11|y\(6) ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ 
-- ))
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ = CARRY(( !\inst11|y\(6) ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ ))
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ = SHARE(\inst11|y\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y\(6),
	cin => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22\,
	sharein => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23\,
	sumout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\,
	shareout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\);

-- Location: LABCELL_X17_Y4_N12
\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\ = SUM(( !\inst11|y\(7) ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ 
-- ))
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ = CARRY(( !\inst11|y\(7) ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ ))
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ = SHARE(\inst11|y\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y\(7),
	cin => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\,
	sharein => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\,
	sumout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\,
	shareout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\);

-- Location: LABCELL_X17_Y4_N15
\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\ = SUM(( \inst11|y\(8) ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ 
-- ))
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~14\ = CARRY(( \inst11|y\(8) ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ ))
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y\(8),
	cin => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\,
	sharein => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\,
	sumout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~14\,
	shareout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~15\);

-- Location: LABCELL_X17_Y4_N18
\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\ = SUM(( \inst11|y\(9) ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~15\ ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~14\ ))
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6\ = CARRY(( \inst11|y\(9) ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~15\ ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~14\ ))
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_y\(9),
	cin => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~14\,
	sharein => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~15\,
	sumout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6\,
	shareout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7\);

-- Location: LABCELL_X17_Y4_N21
\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ = SUM(( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7\ ) + ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6\,
	sharein => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7\,
	sumout => \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\);

-- Location: LABCELL_X18_Y4_N6
\inst3|Div1|auto_generated|divider|divider|StageOut[51]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\ = ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ & ( !\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\);

-- Location: LABCELL_X18_Y4_N54
\inst3|Div1|auto_generated|divider|divider|StageOut[51]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\ = ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst11|y\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_y\(6),
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\);

-- Location: LABCELL_X17_Y4_N30
\inst3|Div1|auto_generated|divider|divider|StageOut[49]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\ = ( !\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~25_sumout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\);

-- Location: LABCELL_X17_Y4_N36
\inst3|Div1|auto_generated|divider|divider|StageOut[49]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\ = ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst11|y\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_y\(4),
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\);

-- Location: LABCELL_X16_Y4_N30
\inst3|Div1|auto_generated|divider|divider|op_8~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_8~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Div1|auto_generated|divider|divider|op_8~38_cout\);

-- Location: LABCELL_X16_Y4_N33
\inst3|Div1|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( \inst11|y[2]~6_combout\ ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_8~38_cout\ ))
-- \inst3|Div1|auto_generated|divider|divider|op_8~34\ = CARRY(( \inst11|y[2]~6_combout\ ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_8~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y[2]~6_combout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_8~38_cout\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_8~34\);

-- Location: LABCELL_X16_Y4_N36
\inst3|Div1|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\))) # 
-- (\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst11|y\(3))) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_8~34\ ))
-- \inst3|Div1|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\))) # 
-- (\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst11|y\(3))) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(3),
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~29_sumout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_8~34\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_8~30\);

-- Location: LABCELL_X16_Y4_N39
\inst3|Div1|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (\inst3|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\) # (\inst3|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\) ) + ( GND ) + ( 
-- \inst3|Div1|auto_generated|divider|divider|op_8~30\ ))
-- \inst3|Div1|auto_generated|divider|divider|op_8~26\ = CARRY(( (\inst3|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\) # (\inst3|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\) ) + ( GND ) + ( 
-- \inst3|Div1|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~15_combout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~16_combout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_8~30\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X16_Y4_N42
\inst3|Div1|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\))) # 
-- (\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst11|y\(5))) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_8~26\ ))
-- \inst3|Div1|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\))) # 
-- (\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst11|y\(5))) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(5),
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_8~26\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X16_Y4_N45
\inst3|Div1|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (\inst3|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\) # (\inst3|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\) ) + ( VCC ) + ( 
-- \inst3|Div1|auto_generated|divider|divider|op_8~22\ ))
-- \inst3|Div1|auto_generated|divider|divider|op_8~18\ = CARRY(( (\inst3|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\) # (\inst3|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\) ) + ( VCC ) + ( 
-- \inst3|Div1|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~7_combout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_8~22\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X16_Y4_N48
\inst3|Div1|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\))) # 
-- (\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst11|y\(7))) ) + ( GND ) + ( \inst3|Div1|auto_generated|divider|divider|op_8~18\ ))
-- \inst3|Div1|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\))) # 
-- (\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst11|y\(7))) ) + ( GND ) + ( \inst3|Div1|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(7),
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_8~18\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X17_Y4_N27
\inst3|Div1|auto_generated|divider|divider|StageOut[53]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[53]~5_combout\ = ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\ & ( !\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~13_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[53]~5_combout\);

-- Location: LABCELL_X18_Y4_N18
\inst3|Div1|auto_generated|divider|divider|StageOut[53]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[53]~4_combout\ = ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst11|y\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_y\(8),
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[53]~4_combout\);

-- Location: LABCELL_X16_Y4_N51
\inst3|Div1|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (\inst3|Div1|auto_generated|divider|divider|StageOut[53]~4_combout\) # (\inst3|Div1|auto_generated|divider|divider|StageOut[53]~5_combout\) ) + ( GND ) + ( 
-- \inst3|Div1|auto_generated|divider|divider|op_8~10\ ))
-- \inst3|Div1|auto_generated|divider|divider|op_8~14\ = CARRY(( (\inst3|Div1|auto_generated|divider|divider|StageOut[53]~4_combout\) # (\inst3|Div1|auto_generated|divider|divider|StageOut[53]~5_combout\) ) + ( GND ) + ( 
-- \inst3|Div1|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~5_combout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~4_combout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_8~10\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X16_Y4_N54
\inst3|Div1|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\))) # 
-- (\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst11|y\(9))) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datab => \inst11|ALT_INV_y\(9),
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~5_sumout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_8~14\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X16_Y4_N57
\inst3|Div1|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Div1|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Div1|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X17_Y4_N51
\inst3|Div1|auto_generated|divider|divider|StageOut[52]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\ = ( !\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\);

-- Location: LABCELL_X18_Y4_N42
\inst3|Div1|auto_generated|divider|divider|StageOut[52]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\ = (\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & \inst11|y\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datac => \inst11|ALT_INV_y\(7),
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\);

-- Location: LABCELL_X18_Y4_N0
\inst3|Div1|auto_generated|divider|divider|StageOut[51]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[51]~9_combout\ = ( \inst3|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\ ) # ( !\inst3|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\ & ( 
-- \inst3|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~7_combout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[51]~9_combout\);

-- Location: LABCELL_X17_Y4_N45
\inst3|Div1|auto_generated|divider|divider|StageOut[50]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\ = ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\ & ( !\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\);

-- Location: LABCELL_X17_Y4_N54
\inst3|Div1|auto_generated|divider|divider|StageOut[50]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[50]~12_combout\ = ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst11|y\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y\(5),
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[50]~12_combout\);

-- Location: LABCELL_X17_Y4_N57
\inst3|Div1|auto_generated|divider|divider|StageOut[49]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[49]~17_combout\ = (\inst3|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\) # (\inst3|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~15_combout\,
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~16_combout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[49]~17_combout\);

-- Location: LABCELL_X17_Y4_N42
\inst3|Div1|auto_generated|divider|divider|StageOut[48]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\ = ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst11|y\(3) ) ) # ( !\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & 
-- ( \inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~29_sumout\,
	datac => \inst11|ALT_INV_y\(3),
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\);

-- Location: LABCELL_X16_Y4_N0
\inst3|Div1|auto_generated|divider|divider|op_9~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_9~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Div1|auto_generated|divider|divider|op_9~38_cout\);

-- Location: LABCELL_X16_Y4_N3
\inst3|Div1|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( \inst11|y[1]~2_combout\ ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~38_cout\ ))
-- \inst3|Div1|auto_generated|divider|divider|op_9~34\ = CARRY(( \inst11|y[1]~2_combout\ ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y[1]~2_combout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_9~38_cout\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_9~34\);

-- Location: LABCELL_X16_Y4_N6
\inst3|Div1|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|op_8~33_sumout\))) # (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst11|y[2]~6_combout\)) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~34\ ))
-- \inst3|Div1|auto_generated|divider|divider|op_9~30\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|op_8~33_sumout\))) # (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst11|y[2]~6_combout\)) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst11|ALT_INV_y[2]~6_combout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_9~34\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_9~30\);

-- Location: LABCELL_X16_Y4_N9
\inst3|Div1|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|op_8~29_sumout\))) # (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\)) ) + ( GND ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~30\ ))
-- \inst3|Div1|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|op_8~29_sumout\))) # (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\)) ) + ( GND ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_9~30\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X16_Y4_N12
\inst3|Div1|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|op_8~25_sumout\))) # (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Div1|auto_generated|divider|divider|StageOut[49]~17_combout\)) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~26\ ))
-- \inst3|Div1|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|op_8~25_sumout\))) # (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Div1|auto_generated|divider|divider|StageOut[49]~17_combout\)) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~17_combout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_9~26\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X16_Y4_N15
\inst3|Div1|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst3|Div1|auto_generated|divider|divider|op_8~21_sumout\)))) # (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ 
-- & (((\inst3|Div1|auto_generated|divider|divider|StageOut[50]~12_combout\)) # (\inst3|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\))) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~22\ ))
-- \inst3|Div1|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst3|Div1|auto_generated|divider|divider|op_8~21_sumout\)))) # (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst3|Div1|auto_generated|divider|divider|StageOut[50]~12_combout\)) # (\inst3|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\))) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~11_combout\,
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_9~22\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X16_Y4_N18
\inst3|Div1|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|op_8~17_sumout\))) # (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Div1|auto_generated|divider|divider|StageOut[51]~9_combout\)) ) + ( GND ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~18\ ))
-- \inst3|Div1|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|op_8~17_sumout\))) # (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Div1|auto_generated|divider|divider|StageOut[51]~9_combout\)) ) + ( GND ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_9~18\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X16_Y4_N21
\inst3|Div1|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\inst3|Div1|auto_generated|divider|divider|op_8~9_sumout\)) # (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst3|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\) # (\inst3|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\)))) ) + ( GND ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~14\ ))
-- \inst3|Div1|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\inst3|Div1|auto_generated|divider|divider|op_8~9_sumout\)) # (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst3|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\) # (\inst3|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\)))) ) + ( GND ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~1_combout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~2_combout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_9~14\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_9~10\);

-- Location: MLABCELL_X15_Y4_N57
\inst3|Div1|auto_generated|divider|divider|StageOut[61]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[61]~0_combout\ = ( \inst3|Div1|auto_generated|divider|divider|op_8~9_sumout\ & ( !\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[61]~0_combout\);

-- Location: LABCELL_X16_Y4_N24
\inst3|Div1|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst3|Div1|auto_generated|divider|divider|op_8~13_sumout\)))) # (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ 
-- & (((\inst3|Div1|auto_generated|divider|divider|StageOut[53]~4_combout\)) # (\inst3|Div1|auto_generated|divider|divider|StageOut[53]~5_combout\))) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~5_combout\,
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~4_combout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_9~10\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X16_Y4_N27
\inst3|Div1|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Div1|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Div1|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: MLABCELL_X15_Y4_N51
\inst3|Div1|auto_generated|divider|divider|StageOut[61]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[61]~3_combout\ = ( \inst3|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\ & ( \inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) ) # ( 
-- !\inst3|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\ & ( (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & \inst3|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~2_combout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~1_combout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[61]~3_combout\);

-- Location: MLABCELL_X15_Y4_N15
\inst3|Div1|auto_generated|divider|divider|StageOut[60]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[60]~6_combout\ = ( \inst3|Div1|auto_generated|divider|divider|op_8~17_sumout\ & ( !\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[60]~6_combout\);

-- Location: MLABCELL_X15_Y4_N12
\inst3|Div1|auto_generated|divider|divider|StageOut[60]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\ = ( \inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst3|Div1|auto_generated|divider|divider|StageOut[51]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\);

-- Location: MLABCELL_X15_Y4_N3
\inst3|Div1|auto_generated|divider|divider|StageOut[59]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[59]~13_combout\ = ( \inst3|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\ & ( (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\inst3|Div1|auto_generated|divider|divider|op_8~21_sumout\) ) ) # ( !\inst3|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\ & ( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Div1|auto_generated|divider|divider|op_8~21_sumout\)) # (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|StageOut[50]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~11_combout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[59]~13_combout\);

-- Location: MLABCELL_X15_Y4_N48
\inst3|Div1|auto_generated|divider|divider|StageOut[58]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[58]~14_combout\ = ( \inst3|Div1|auto_generated|divider|divider|op_8~25_sumout\ & ( !\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[58]~14_combout\);

-- Location: MLABCELL_X15_Y4_N9
\inst3|Div1|auto_generated|divider|divider|StageOut[58]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[58]~18_combout\ = ( \inst3|Div1|auto_generated|divider|divider|StageOut[49]~17_combout\ & ( \inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~17_combout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[58]~18_combout\);

-- Location: MLABCELL_X15_Y4_N6
\inst3|Div1|auto_generated|divider|divider|StageOut[57]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[57]~20_combout\ = ( \inst3|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\ & ( (\inst3|Div1|auto_generated|divider|divider|op_8~29_sumout\) # 
-- (\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\inst3|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\ & ( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- \inst3|Div1|auto_generated|divider|divider|op_8~29_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[57]~20_combout\);

-- Location: MLABCELL_X15_Y4_N54
\inst3|Div1|auto_generated|divider|divider|StageOut[56]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|StageOut[56]~21_combout\ = ( \inst3|Div1|auto_generated|divider|divider|op_8~33_sumout\ & ( (!\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\) # (\inst11|y[2]~6_combout\) ) ) # ( 
-- !\inst3|Div1|auto_generated|divider|divider|op_8~33_sumout\ & ( (\inst11|y[2]~6_combout\ & \inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y[2]~6_combout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	combout => \inst3|Div1|auto_generated|divider|divider|StageOut[56]~21_combout\);

-- Location: MLABCELL_X15_Y4_N18
\inst3|Div1|auto_generated|divider|divider|op_10~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_10~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Div1|auto_generated|divider|divider|op_10~38_cout\);

-- Location: MLABCELL_X15_Y4_N21
\inst3|Div1|auto_generated|divider|divider|op_10~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_10~34_cout\ = CARRY(( !\inst11|y\(0) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_10~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y\(0),
	cin => \inst3|Div1|auto_generated|divider|divider|op_10~38_cout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_10~34_cout\);

-- Location: MLABCELL_X15_Y4_N24
\inst3|Div1|auto_generated|divider|divider|op_10~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_10~30_cout\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|op_9~33_sumout\))) # (\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst11|y[1]~2_combout\)) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_10~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst11|ALT_INV_y[1]~2_combout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_10~34_cout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_10~30_cout\);

-- Location: MLABCELL_X15_Y4_N27
\inst3|Div1|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|op_9~29_sumout\))) # (\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst3|Div1|auto_generated|divider|divider|StageOut[56]~21_combout\)) ) + ( GND ) + ( \inst3|Div1|auto_generated|divider|divider|op_10~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~21_combout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_10~30_cout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_10~26_cout\);

-- Location: MLABCELL_X15_Y4_N30
\inst3|Div1|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|op_9~25_sumout\))) # (\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst3|Div1|auto_generated|divider|divider|StageOut[57]~20_combout\)) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~20_combout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_10~26_cout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_10~22_cout\);

-- Location: MLABCELL_X15_Y4_N33
\inst3|Div1|auto_generated|divider|divider|op_10~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_10~18_cout\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\inst3|Div1|auto_generated|divider|divider|op_9~21_sumout\)) # (\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst3|Div1|auto_generated|divider|divider|StageOut[58]~18_combout\) # (\inst3|Div1|auto_generated|divider|divider|StageOut[58]~14_combout\)))) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~14_combout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~18_combout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_10~22_cout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_10~18_cout\);

-- Location: MLABCELL_X15_Y4_N36
\inst3|Div1|auto_generated|divider|divider|op_10~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_10~14_cout\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Div1|auto_generated|divider|divider|op_9~17_sumout\))) # (\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst3|Div1|auto_generated|divider|divider|StageOut[59]~13_combout\)) ) + ( GND ) + ( \inst3|Div1|auto_generated|divider|divider|op_10~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~13_combout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_10~18_cout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_10~14_cout\);

-- Location: MLABCELL_X15_Y4_N39
\inst3|Div1|auto_generated|divider|divider|op_10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_10~10_cout\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\inst3|Div1|auto_generated|divider|divider|op_9~13_sumout\)) # (\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst3|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\) # (\inst3|Div1|auto_generated|divider|divider|StageOut[60]~6_combout\)))) ) + ( GND ) + ( \inst3|Div1|auto_generated|divider|divider|op_10~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~6_combout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~10_combout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_10~14_cout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_10~10_cout\);

-- Location: MLABCELL_X15_Y4_N42
\inst3|Div1|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\inst3|Div1|auto_generated|divider|divider|op_9~9_sumout\)) # (\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst3|Div1|auto_generated|divider|divider|StageOut[61]~3_combout\) # (\inst3|Div1|auto_generated|divider|divider|StageOut[61]~0_combout\)))) ) + ( VCC ) + ( \inst3|Div1|auto_generated|divider|divider|op_10~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~0_combout\,
	datac => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst3|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~3_combout\,
	cin => \inst3|Div1|auto_generated|divider|divider|op_10~10_cout\,
	cout => \inst3|Div1|auto_generated|divider|divider|op_10~6_cout\);

-- Location: MLABCELL_X15_Y4_N45
\inst3|Div1|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div1|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Div1|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Div1|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \inst3|Div1|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: MLABCELL_X15_Y4_N0
\inst3|seg2[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|seg2[0]~0_combout\ = ( !\inst3|Div1|auto_generated|divider|divider|op_10~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst3|seg2[0]~0_combout\);

-- Location: FF_X15_Y4_N2
\inst3|seg2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst3|seg2[0]~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|seg2\(0));

-- Location: LABCELL_X19_Y4_N24
\inst3|seg2[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|seg2[1]~1_combout\ = ( !\inst3|Div1|auto_generated|divider|divider|op_9~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst3|seg2[1]~1_combout\);

-- Location: FF_X19_Y4_N26
\inst3|seg2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst3|seg2[1]~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|seg2\(1));

-- Location: LABCELL_X19_Y4_N21
\inst3|seg2[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|seg2[3]~3_combout\ = ( !\inst3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst3|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst3|seg2[3]~3_combout\);

-- Location: FF_X19_Y4_N23
\inst3|seg2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst3|seg2[3]~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|seg2\(3));

-- Location: LABCELL_X13_Y4_N48
\inst3|seg2[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|seg2[2]~2_combout\ = !\inst3|Div1|auto_generated|divider|divider|op_8~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst3|seg2[2]~2_combout\);

-- Location: FF_X13_Y4_N50
\inst3|seg2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst3|seg2[2]~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|seg2\(2));

-- Location: LABCELL_X19_Y5_N48
\inst10|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|WideOr0~0_combout\ = ( \inst3|seg2\(2) & ( ((!\inst3|seg2\(0) & !\inst3|seg2\(1))) # (\inst3|seg2\(3)) ) ) # ( !\inst3|seg2\(2) & ( (!\inst3|seg2\(1) & (\inst3|seg2\(0) & !\inst3|seg2\(3))) # (\inst3|seg2\(1) & ((\inst3|seg2\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000001111010100000000111110100000111111111010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_seg2\(0),
	datac => \inst3|ALT_INV_seg2\(1),
	datad => \inst3|ALT_INV_seg2\(3),
	dataf => \inst3|ALT_INV_seg2\(2),
	combout => \inst10|WideOr0~0_combout\);

-- Location: LABCELL_X19_Y5_N57
\inst10|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|WideOr1~0_combout\ = ( \inst3|seg2\(2) & ( (!\inst3|seg2\(0) $ (!\inst3|seg2\(1))) # (\inst3|seg2\(3)) ) ) # ( !\inst3|seg2\(2) & ( (\inst3|seg2\(3) & \inst3|seg2\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101111011011110110111101101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_seg2\(0),
	datab => \inst3|ALT_INV_seg2\(3),
	datac => \inst3|ALT_INV_seg2\(1),
	dataf => \inst3|ALT_INV_seg2\(2),
	combout => \inst10|WideOr1~0_combout\);

-- Location: LABCELL_X19_Y5_N27
\inst10|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|WideOr2~0_combout\ = ( \inst3|seg2\(0) & ( (\inst3|seg2\(3) & ((\inst3|seg2\(1)) # (\inst3|seg2\(2)))) ) ) # ( !\inst3|seg2\(0) & ( (!\inst3|seg2\(2) & (\inst3|seg2\(1))) # (\inst3|seg2\(2) & ((\inst3|seg2\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_seg2\(2),
	datac => \inst3|ALT_INV_seg2\(1),
	datad => \inst3|ALT_INV_seg2\(3),
	dataf => \inst3|ALT_INV_seg2\(0),
	combout => \inst10|WideOr2~0_combout\);

-- Location: LABCELL_X19_Y5_N9
\inst10|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|WideOr3~0_combout\ = ( \inst3|seg2\(0) & ( (!\inst3|seg2\(2) & (!\inst3|seg2\(1) $ (\inst3|seg2\(3)))) # (\inst3|seg2\(2) & ((\inst3|seg2\(3)) # (\inst3|seg2\(1)))) ) ) # ( !\inst3|seg2\(0) & ( (!\inst3|seg2\(1) & (\inst3|seg2\(2))) # 
-- (\inst3|seg2\(1) & ((\inst3|seg2\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111111000011001111111100001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_seg2\(2),
	datac => \inst3|ALT_INV_seg2\(1),
	datad => \inst3|ALT_INV_seg2\(3),
	dataf => \inst3|ALT_INV_seg2\(0),
	combout => \inst10|WideOr3~0_combout\);

-- Location: LABCELL_X19_Y5_N0
\inst10|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|WideOr4~0_combout\ = ( \inst3|seg2\(2) & ( ((!\inst3|seg2\(1)) # (\inst3|seg2\(3))) # (\inst3|seg2\(0)) ) ) # ( !\inst3|seg2\(2) & ( ((\inst3|seg2\(1) & \inst3|seg2\(3))) # (\inst3|seg2\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_seg2\(0),
	datac => \inst3|ALT_INV_seg2\(1),
	datad => \inst3|ALT_INV_seg2\(3),
	dataf => \inst3|ALT_INV_seg2\(2),
	combout => \inst10|WideOr4~0_combout\);

-- Location: LABCELL_X19_Y5_N12
\inst10|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|WideOr5~0_combout\ = ( \inst3|seg2\(2) & ( ((\inst3|seg2\(1) & \inst3|seg2\(0))) # (\inst3|seg2\(3)) ) ) # ( !\inst3|seg2\(2) & ( ((\inst3|seg2\(0) & !\inst3|seg2\(3))) # (\inst3|seg2\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110011001111110011001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_seg2\(1),
	datac => \inst3|ALT_INV_seg2\(0),
	datad => \inst3|ALT_INV_seg2\(3),
	dataf => \inst3|ALT_INV_seg2\(2),
	combout => \inst10|WideOr5~0_combout\);

-- Location: LABCELL_X19_Y5_N21
\inst10|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst10|WideOr6~0_combout\ = ( \inst3|seg2\(2) & ( (!\inst3|seg2\(3) & ((!\inst3|seg2\(0)) # (!\inst3|seg2\(1)))) ) ) # ( !\inst3|seg2\(2) & ( !\inst3|seg2\(1) $ (!\inst3|seg2\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011111010000000001111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_seg2\(0),
	datac => \inst3|ALT_INV_seg2\(1),
	datad => \inst3|ALT_INV_seg2\(3),
	dataf => \inst3|ALT_INV_seg2\(2),
	combout => \inst10|WideOr6~0_combout\);

-- Location: LABCELL_X22_Y10_N3
\inst|km[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|km[0]~0_combout\ = ( !\inst|km[0]~_Duplicate_1_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|ALT_INV_km[0]~_Duplicate_1_q\,
	combout => \inst|km[0]~0_combout\);

-- Location: FF_X22_Y10_N4
\inst|km[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|km[0]~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|km[0]~_Duplicate_1_q\);

-- Location: FF_X19_Y10_N32
\inst|km[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add0~1_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|km[1]~_Duplicate_1_q\);

-- Location: LABCELL_X19_Y10_N30
\inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~1_sumout\ = SUM(( \inst|km[1]~_Duplicate_1_q\ ) + ( \inst|km[0]~_Duplicate_1_q\ ) + ( !VCC ))
-- \inst|Add0~2\ = CARRY(( \inst|km[1]~_Duplicate_1_q\ ) + ( \inst|km[0]~_Duplicate_1_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_km[0]~_Duplicate_1_q\,
	datad => \inst|ALT_INV_km[1]~_Duplicate_1_q\,
	cin => GND,
	sumout => \inst|Add0~1_sumout\,
	cout => \inst|Add0~2\);

-- Location: FF_X19_Y10_N35
\inst|km[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add0~5_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|km[2]~_Duplicate_1_q\);

-- Location: LABCELL_X19_Y10_N33
\inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~5_sumout\ = SUM(( \inst|km[2]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~2\ ))
-- \inst|Add0~6\ = CARRY(( \inst|km[2]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_km[2]~_Duplicate_1_q\,
	cin => \inst|Add0~2\,
	sumout => \inst|Add0~5_sumout\,
	cout => \inst|Add0~6\);

-- Location: FF_X19_Y10_N38
\inst|km[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add0~9_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|km[3]~_Duplicate_1_q\);

-- Location: LABCELL_X19_Y10_N36
\inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~9_sumout\ = SUM(( \inst|km[3]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~6\ ))
-- \inst|Add0~10\ = CARRY(( \inst|km[3]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_km[3]~_Duplicate_1_q\,
	cin => \inst|Add0~6\,
	sumout => \inst|Add0~9_sumout\,
	cout => \inst|Add0~10\);

-- Location: FF_X19_Y10_N41
\inst|km[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add0~13_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|km[4]~_Duplicate_1_q\);

-- Location: LABCELL_X19_Y10_N39
\inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~13_sumout\ = SUM(( \inst|km[4]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~10\ ))
-- \inst|Add0~14\ = CARRY(( \inst|km[4]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_km[4]~_Duplicate_1_q\,
	cin => \inst|Add0~10\,
	sumout => \inst|Add0~13_sumout\,
	cout => \inst|Add0~14\);

-- Location: FF_X19_Y10_N44
\inst|km[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add0~17_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|km[5]~_Duplicate_1_q\);

-- Location: LABCELL_X19_Y10_N42
\inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~17_sumout\ = SUM(( \inst|km[5]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~14\ ))
-- \inst|Add0~18\ = CARRY(( \inst|km[5]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_km[5]~_Duplicate_1_q\,
	cin => \inst|Add0~14\,
	sumout => \inst|Add0~17_sumout\,
	cout => \inst|Add0~18\);

-- Location: FF_X19_Y10_N47
\inst|km[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add0~21_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|km[6]~_Duplicate_1_q\);

-- Location: LABCELL_X19_Y10_N45
\inst|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~21_sumout\ = SUM(( \inst|km[6]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~18\ ))
-- \inst|Add0~22\ = CARRY(( \inst|km[6]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_km[6]~_Duplicate_1_q\,
	cin => \inst|Add0~18\,
	sumout => \inst|Add0~21_sumout\,
	cout => \inst|Add0~22\);

-- Location: FF_X19_Y10_N50
\inst|km[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add0~25_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|km[7]~_Duplicate_1_q\);

-- Location: LABCELL_X19_Y10_N48
\inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~25_sumout\ = SUM(( \inst|km[7]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~22\ ))
-- \inst|Add0~26\ = CARRY(( \inst|km[7]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_km[7]~_Duplicate_1_q\,
	cin => \inst|Add0~22\,
	sumout => \inst|Add0~25_sumout\,
	cout => \inst|Add0~26\);

-- Location: FF_X19_Y10_N53
\inst|km[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add0~29_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|km[8]~_Duplicate_1_q\);

-- Location: LABCELL_X19_Y10_N51
\inst|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~29_sumout\ = SUM(( \inst|km[8]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~26\ ))
-- \inst|Add0~30\ = CARRY(( \inst|km[8]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_km[8]~_Duplicate_1_q\,
	cin => \inst|Add0~26\,
	sumout => \inst|Add0~29_sumout\,
	cout => \inst|Add0~30\);

-- Location: FF_X19_Y10_N56
\inst|km[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add0~33_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|km[9]~_Duplicate_1_q\);

-- Location: LABCELL_X19_Y10_N54
\inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~33_sumout\ = SUM(( \inst|km[9]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~30\ ))
-- \inst|Add0~34\ = CARRY(( \inst|km[9]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_km[9]~_Duplicate_1_q\,
	cin => \inst|Add0~30\,
	sumout => \inst|Add0~33_sumout\,
	cout => \inst|Add0~34\);

-- Location: FF_X19_Y10_N59
\inst|km[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add0~37_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|km[10]~_Duplicate_1_q\);

-- Location: LABCELL_X19_Y10_N57
\inst|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~37_sumout\ = SUM(( \inst|km[10]~_Duplicate_1_q\ ) + ( GND ) + ( \inst|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_km[10]~_Duplicate_1_q\,
	cin => \inst|Add0~34\,
	sumout => \inst|Add0~37_sumout\);

-- Location: DSP_X20_Y10_N0
\inst|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 10,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 11,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \inst|Mult0~8_ACLR_bus\,
	clk => \inst|Mult0~8_CLK_bus\,
	ena => \inst|Mult0~8_ENA_bus\,
	ax => \inst|Mult0~8_AX_bus\,
	ay => \inst|Mult0~8_AY_bus\,
	resulta => \inst|Mult0~8_RESULTA_bus\);

-- Location: MLABCELL_X21_Y10_N0
\inst|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~77_sumout\ = SUM(( \inst|pulse_count\(0) ) + ( \inst|Mult0~8_resulta\ ) + ( !VCC ))
-- \inst|Add2~78\ = CARRY(( \inst|pulse_count\(0) ) + ( \inst|Mult0~8_resulta\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(0),
	datac => \inst|ALT_INV_Mult0~8_resulta\,
	cin => GND,
	sumout => \inst|Add2~77_sumout\,
	cout => \inst|Add2~78\);

-- Location: MLABCELL_X21_Y10_N3
\inst|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~73_sumout\ = SUM(( \inst|pulse_count\(1) ) + ( \inst|Mult0~9\ ) + ( \inst|Add2~78\ ))
-- \inst|Add2~74\ = CARRY(( \inst|pulse_count\(1) ) + ( \inst|Mult0~9\ ) + ( \inst|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(1),
	datac => \inst|ALT_INV_Mult0~9\,
	cin => \inst|Add2~78\,
	sumout => \inst|Add2~73_sumout\,
	cout => \inst|Add2~74\);

-- Location: MLABCELL_X21_Y10_N6
\inst|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~69_sumout\ = SUM(( \inst|pulse_count\(2) ) + ( \inst|Mult0~10\ ) + ( \inst|Add2~74\ ))
-- \inst|Add2~70\ = CARRY(( \inst|pulse_count\(2) ) + ( \inst|Mult0~10\ ) + ( \inst|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|ALT_INV_pulse_count\(2),
	dataf => \inst|ALT_INV_Mult0~10\,
	cin => \inst|Add2~74\,
	sumout => \inst|Add2~69_sumout\,
	cout => \inst|Add2~70\);

-- Location: MLABCELL_X21_Y10_N9
\inst|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~65_sumout\ = SUM(( \inst|pulse_count[3]~DUPLICATE_q\ ) + ( \inst|Mult0~11\ ) + ( \inst|Add2~70\ ))
-- \inst|Add2~66\ = CARRY(( \inst|pulse_count[3]~DUPLICATE_q\ ) + ( \inst|Mult0~11\ ) + ( \inst|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count[3]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_Mult0~11\,
	cin => \inst|Add2~70\,
	sumout => \inst|Add2~65_sumout\,
	cout => \inst|Add2~66\);

-- Location: MLABCELL_X21_Y10_N12
\inst|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~61_sumout\ = SUM(( \inst|pulse_count\(4) ) + ( \inst|Mult0~12\ ) + ( \inst|Add2~66\ ))
-- \inst|Add2~62\ = CARRY(( \inst|pulse_count\(4) ) + ( \inst|Mult0~12\ ) + ( \inst|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(4),
	datac => \inst|ALT_INV_Mult0~12\,
	cin => \inst|Add2~66\,
	sumout => \inst|Add2~61_sumout\,
	cout => \inst|Add2~62\);

-- Location: MLABCELL_X21_Y10_N15
\inst|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~49_sumout\ = SUM(( \inst|pulse_count[5]~DUPLICATE_q\ ) + ( \inst|Mult0~13\ ) + ( \inst|Add2~62\ ))
-- \inst|Add2~50\ = CARRY(( \inst|pulse_count[5]~DUPLICATE_q\ ) + ( \inst|Mult0~13\ ) + ( \inst|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count[5]~DUPLICATE_q\,
	datac => \inst|ALT_INV_Mult0~13\,
	cin => \inst|Add2~62\,
	sumout => \inst|Add2~49_sumout\,
	cout => \inst|Add2~50\);

-- Location: MLABCELL_X21_Y10_N18
\inst|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~45_sumout\ = SUM(( \inst|pulse_count\(6) ) + ( \inst|Mult0~14\ ) + ( \inst|Add2~50\ ))
-- \inst|Add2~46\ = CARRY(( \inst|pulse_count\(6) ) + ( \inst|Mult0~14\ ) + ( \inst|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(6),
	datac => \inst|ALT_INV_Mult0~14\,
	cin => \inst|Add2~50\,
	sumout => \inst|Add2~45_sumout\,
	cout => \inst|Add2~46\);

-- Location: MLABCELL_X21_Y10_N21
\inst|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~1_sumout\ = SUM(( \inst|Mult0~15\ ) + ( \inst|pulse_count\(7) ) + ( \inst|Add2~46\ ))
-- \inst|Add2~2\ = CARRY(( \inst|Mult0~15\ ) + ( \inst|pulse_count\(7) ) + ( \inst|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(7),
	datad => \inst|ALT_INV_Mult0~15\,
	cin => \inst|Add2~46\,
	sumout => \inst|Add2~1_sumout\,
	cout => \inst|Add2~2\);

-- Location: MLABCELL_X21_Y10_N24
\inst|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~5_sumout\ = SUM(( \inst|pulse_count[8]~DUPLICATE_q\ ) + ( \inst|Mult0~16\ ) + ( \inst|Add2~2\ ))
-- \inst|Add2~6\ = CARRY(( \inst|pulse_count[8]~DUPLICATE_q\ ) + ( \inst|Mult0~16\ ) + ( \inst|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count[8]~DUPLICATE_q\,
	dataf => \inst|ALT_INV_Mult0~16\,
	cin => \inst|Add2~2\,
	sumout => \inst|Add2~5_sumout\,
	cout => \inst|Add2~6\);

-- Location: MLABCELL_X21_Y10_N27
\inst|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~9_sumout\ = SUM(( \inst|Mult0~17\ ) + ( \inst|pulse_count\(9) ) + ( \inst|Add2~6\ ))
-- \inst|Add2~10\ = CARRY(( \inst|Mult0~17\ ) + ( \inst|pulse_count\(9) ) + ( \inst|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(9),
	datad => \inst|ALT_INV_Mult0~17\,
	cin => \inst|Add2~6\,
	sumout => \inst|Add2~9_sumout\,
	cout => \inst|Add2~10\);

-- Location: MLABCELL_X21_Y10_N30
\inst|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~13_sumout\ = SUM(( \inst|pulse_count\(10) ) + ( \inst|Mult0~18\ ) + ( \inst|Add2~10\ ))
-- \inst|Add2~14\ = CARRY(( \inst|pulse_count\(10) ) + ( \inst|Mult0~18\ ) + ( \inst|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(10),
	datac => \inst|ALT_INV_Mult0~18\,
	cin => \inst|Add2~10\,
	sumout => \inst|Add2~13_sumout\,
	cout => \inst|Add2~14\);

-- Location: MLABCELL_X21_Y10_N33
\inst|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~33_sumout\ = SUM(( \inst|pulse_count\(11) ) + ( \inst|Mult0~19\ ) + ( \inst|Add2~14\ ))
-- \inst|Add2~34\ = CARRY(( \inst|pulse_count\(11) ) + ( \inst|Mult0~19\ ) + ( \inst|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(11),
	datac => \inst|ALT_INV_Mult0~19\,
	cin => \inst|Add2~14\,
	sumout => \inst|Add2~33_sumout\,
	cout => \inst|Add2~34\);

-- Location: MLABCELL_X21_Y10_N36
\inst|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~37_sumout\ = SUM(( \inst|pulse_count\(12) ) + ( \inst|Mult0~20\ ) + ( \inst|Add2~34\ ))
-- \inst|Add2~38\ = CARRY(( \inst|pulse_count\(12) ) + ( \inst|Mult0~20\ ) + ( \inst|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(12),
	datac => \inst|ALT_INV_Mult0~20\,
	cin => \inst|Add2~34\,
	sumout => \inst|Add2~37_sumout\,
	cout => \inst|Add2~38\);

-- Location: MLABCELL_X21_Y10_N39
\inst|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~41_sumout\ = SUM(( \inst|pulse_count\(13) ) + ( \inst|Mult0~21\ ) + ( \inst|Add2~38\ ))
-- \inst|Add2~42\ = CARRY(( \inst|pulse_count\(13) ) + ( \inst|Mult0~21\ ) + ( \inst|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(13),
	datac => \inst|ALT_INV_Mult0~21\,
	cin => \inst|Add2~38\,
	sumout => \inst|Add2~41_sumout\,
	cout => \inst|Add2~42\);

-- Location: MLABCELL_X21_Y10_N42
\inst|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~17_sumout\ = SUM(( \inst|pulse_count\(14) ) + ( \inst|Mult0~22\ ) + ( \inst|Add2~42\ ))
-- \inst|Add2~18\ = CARRY(( \inst|pulse_count\(14) ) + ( \inst|Mult0~22\ ) + ( \inst|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(14),
	datac => \inst|ALT_INV_Mult0~22\,
	cin => \inst|Add2~42\,
	sumout => \inst|Add2~17_sumout\,
	cout => \inst|Add2~18\);

-- Location: MLABCELL_X21_Y10_N45
\inst|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~21_sumout\ = SUM(( \inst|pulse_count\(15) ) + ( \inst|Mult0~23\ ) + ( \inst|Add2~18\ ))
-- \inst|Add2~22\ = CARRY(( \inst|pulse_count\(15) ) + ( \inst|Mult0~23\ ) + ( \inst|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(15),
	datac => \inst|ALT_INV_Mult0~23\,
	cin => \inst|Add2~18\,
	sumout => \inst|Add2~21_sumout\,
	cout => \inst|Add2~22\);

-- Location: MLABCELL_X21_Y10_N48
\inst|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~25_sumout\ = SUM(( \inst|Mult0~24\ ) + ( \inst|pulse_count\(16) ) + ( \inst|Add2~22\ ))
-- \inst|Add2~26\ = CARRY(( \inst|Mult0~24\ ) + ( \inst|pulse_count\(16) ) + ( \inst|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(16),
	datad => \inst|ALT_INV_Mult0~24\,
	cin => \inst|Add2~22\,
	sumout => \inst|Add2~25_sumout\,
	cout => \inst|Add2~26\);

-- Location: MLABCELL_X21_Y10_N51
\inst|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~29_sumout\ = SUM(( \inst|pulse_count\(17) ) + ( \inst|Mult0~25\ ) + ( \inst|Add2~26\ ))
-- \inst|Add2~30\ = CARRY(( \inst|pulse_count\(17) ) + ( \inst|Mult0~25\ ) + ( \inst|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(17),
	dataf => \inst|ALT_INV_Mult0~25\,
	cin => \inst|Add2~26\,
	sumout => \inst|Add2~29_sumout\,
	cout => \inst|Add2~30\);

-- Location: FF_X21_Y10_N52
\inst|mtr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~29_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(17));

-- Location: FF_X28_Y10_N29
\inst1|km[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(17),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(17));

-- Location: FF_X21_Y10_N49
\inst|mtr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~25_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(16));

-- Location: FF_X28_Y10_N20
\inst1|km[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(16),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(16));

-- Location: FF_X21_Y10_N46
\inst|mtr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~21_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(15));

-- Location: FF_X28_Y10_N5
\inst1|km[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(15),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(15));

-- Location: FF_X21_Y10_N43
\inst|mtr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~17_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(14));

-- Location: FF_X28_Y10_N11
\inst1|km[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(14),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(14));

-- Location: FF_X21_Y10_N40
\inst|mtr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~41_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(13));

-- Location: FF_X28_Y10_N2
\inst1|km[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(13),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(13));

-- Location: MLABCELL_X28_Y10_N0
\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ = SUM(( \inst1|km\(13) ) + ( !VCC ) + ( !VCC ))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ = CARRY(( \inst1|km\(13) ) + ( !VCC ) + ( !VCC ))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(13),
	cin => GND,
	sharein => GND,
	sumout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~6\,
	shareout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~7\);

-- Location: MLABCELL_X28_Y10_N3
\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ = SUM(( !\inst1|km\(14) ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ = CARRY(( !\inst1|km\(14) ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ = SHARE(\inst1|km\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(14),
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~6\,
	sharein => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~7\,
	sumout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~10\,
	shareout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~11\);

-- Location: MLABCELL_X28_Y10_N6
\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\ = SUM(( \inst1|km\(15) ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ 
-- ))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ = CARRY(( \inst1|km\(15) ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(15),
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~10\,
	sharein => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~11\,
	sumout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~14\,
	shareout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~15\);

-- Location: MLABCELL_X28_Y10_N9
\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ = SUM(( !\inst1|km\(16) ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ 
-- ))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ = CARRY(( !\inst1|km\(16) ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ = SHARE(\inst1|km\(16))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(16),
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~14\,
	sharein => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~15\,
	sumout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~18\,
	shareout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~19\);

-- Location: MLABCELL_X28_Y10_N12
\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\ = SUM(( !\inst1|km\(17) ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ 
-- ))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~22\ = CARRY(( !\inst1|km\(17) ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ ))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ = SHARE(\inst1|km\(17))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(17),
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~18\,
	sharein => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~19\,
	sumout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~22\,
	shareout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~23\);

-- Location: MLABCELL_X21_Y10_N54
\inst|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~53_sumout\ = SUM(( \inst|pulse_count\(18) ) + ( \inst|Mult0~26\ ) + ( \inst|Add2~30\ ))
-- \inst|Add2~54\ = CARRY(( \inst|pulse_count\(18) ) + ( \inst|Mult0~26\ ) + ( \inst|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_pulse_count\(18),
	datac => \inst|ALT_INV_Mult0~26\,
	cin => \inst|Add2~30\,
	sumout => \inst|Add2~53_sumout\,
	cout => \inst|Add2~54\);

-- Location: MLABCELL_X21_Y10_N57
\inst|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add2~57_sumout\ = SUM(( \inst|Mult0~27\ ) + ( \inst|pulse_count\(19) ) + ( \inst|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|ALT_INV_pulse_count\(19),
	datad => \inst|ALT_INV_Mult0~27\,
	cin => \inst|Add2~54\,
	sumout => \inst|Add2~57_sumout\);

-- Location: FF_X21_Y10_N58
\inst|mtr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~57_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(19));

-- Location: FF_X28_Y10_N26
\inst1|km[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(19),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(19));

-- Location: FF_X21_Y10_N55
\inst|mtr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~53_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(18));

-- Location: FF_X28_Y10_N17
\inst1|km[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(18),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(18));

-- Location: MLABCELL_X28_Y10_N15
\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\ = SUM(( \inst1|km\(18) ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~22\ 
-- ))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ = CARRY(( \inst1|km\(18) ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~22\ ))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(18),
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~22\,
	sharein => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~23\,
	sumout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~30\,
	shareout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~31\);

-- Location: MLABCELL_X28_Y10_N18
\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~25_sumout\ = SUM(( \inst1|km\(19) ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ 
-- ))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~26\ = CARRY(( \inst1|km\(19) ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ ))
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(19),
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~30\,
	sharein => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~31\,
	sumout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~26\,
	shareout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~27\);

-- Location: MLABCELL_X28_Y10_N21
\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ = SUM(( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~27\ ) + ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~26\,
	sharein => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~27\,
	sumout => \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\);

-- Location: LABCELL_X27_Y10_N36
\inst1|Div2|auto_generated|divider|divider|StageOut[52]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[52]~96_combout\ = (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\ & !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~21_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[52]~96_combout\);

-- Location: MLABCELL_X28_Y10_N27
\inst1|Div2|auto_generated|divider|divider|StageOut[53]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[53]~108_combout\ = ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~29_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[53]~108_combout\);

-- Location: MLABCELL_X28_Y10_N24
\inst1|Div2|auto_generated|divider|divider|StageOut[53]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[53]~107_combout\ = ( \inst1|km\(18) & ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst1|ALT_INV_km\(18),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[53]~107_combout\);

-- Location: LABCELL_X27_Y10_N48
\inst1|Div2|auto_generated|divider|divider|StageOut[51]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[51]~105_combout\ = ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[51]~105_combout\);

-- Location: LABCELL_X29_Y9_N6
\inst1|Div2|auto_generated|divider|divider|StageOut[51]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[51]~106_combout\ = ( \inst1|km\(16) & ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|ALT_INV_km\(16),
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[51]~106_combout\);

-- Location: LABCELL_X29_Y9_N3
\inst1|Div2|auto_generated|divider|divider|StageOut[49]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[49]~99_combout\ = ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[49]~99_combout\);

-- Location: MLABCELL_X28_Y11_N30
\inst1|Div2|auto_generated|divider|divider|StageOut[49]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[49]~100_combout\ = ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst1|km\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_km\(14),
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[49]~100_combout\);

-- Location: FF_X21_Y10_N37
\inst|mtr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~37_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(12));

-- Location: FF_X28_Y10_N35
\inst1|km[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(12),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(12));

-- Location: MLABCELL_X28_Y10_N30
\inst1|Div2|auto_generated|divider|divider|op_18~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_18~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_18~34_cout\);

-- Location: MLABCELL_X28_Y10_N33
\inst1|Div2|auto_generated|divider|divider|op_18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_18~5_sumout\ = SUM(( \inst1|km\(12) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_18~34_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_18~6\ = CARRY(( \inst1|km\(12) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_18~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(12),
	cin => \inst1|Div2|auto_generated|divider|divider|op_18~34_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_18~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_18~6\);

-- Location: MLABCELL_X28_Y10_N36
\inst1|Div2|auto_generated|divider|divider|op_18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_18~9_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst1|km\(13))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_18~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_18~10\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst1|km\(13))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_18~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(13),
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_18~6\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_18~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_18~10\);

-- Location: MLABCELL_X28_Y10_N39
\inst1|Div2|auto_generated|divider|divider|op_18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_18~13_sumout\ = SUM(( (\inst1|Div2|auto_generated|divider|divider|StageOut[49]~100_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[49]~99_combout\) ) + ( GND ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_18~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_18~14\ = CARRY(( (\inst1|Div2|auto_generated|divider|divider|StageOut[49]~100_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[49]~99_combout\) ) + ( GND ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~99_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~100_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_18~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_18~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_18~14\);

-- Location: MLABCELL_X28_Y10_N42
\inst1|Div2|auto_generated|divider|divider|op_18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_18~17_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst1|km\(15))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_18~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_18~18\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst1|km\(15))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(15),
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_18~14\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_18~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_18~18\);

-- Location: MLABCELL_X28_Y10_N45
\inst1|Div2|auto_generated|divider|divider|op_18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_18~21_sumout\ = SUM(( (\inst1|Div2|auto_generated|divider|divider|StageOut[51]~106_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[51]~105_combout\) ) + ( VCC ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_18~18\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_18~22\ = CARRY(( (\inst1|Div2|auto_generated|divider|divider|StageOut[51]~106_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[51]~105_combout\) ) + ( VCC ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~105_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~106_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_18~18\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_18~21_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_18~22\);

-- Location: MLABCELL_X28_Y10_N48
\inst1|Div2|auto_generated|divider|divider|op_18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_18~25_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst1|km\(17))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_18~22\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_18~26\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst1|km\(17))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(17),
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~21_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_18~22\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_18~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_18~26\);

-- Location: MLABCELL_X28_Y10_N51
\inst1|Div2|auto_generated|divider|divider|op_18~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_18~37_sumout\ = SUM(( (\inst1|Div2|auto_generated|divider|divider|StageOut[53]~107_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[53]~108_combout\) ) + ( GND ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_18~26\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_18~38\ = CARRY(( (\inst1|Div2|auto_generated|divider|divider|StageOut[53]~107_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[53]~108_combout\) ) + ( GND ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_18~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[53]~108_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[53]~107_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_18~26\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_18~37_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_18~38\);

-- Location: MLABCELL_X28_Y10_N54
\inst1|Div2|auto_generated|divider|divider|op_18~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_18~30_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~25_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\inst1|km\(19))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_18~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(19),
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~25_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_18~38\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_18~30_cout\);

-- Location: MLABCELL_X28_Y10_N57
\inst1|Div2|auto_generated|divider|divider|op_18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_18~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_18~30_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\);

-- Location: MLABCELL_X28_Y11_N48
\inst1|Div2|auto_generated|divider|divider|StageOut[52]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[52]~97_combout\ = ( \inst1|km\(17) & ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|ALT_INV_km\(17),
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[52]~97_combout\);

-- Location: MLABCELL_X28_Y11_N24
\inst1|Div2|auto_generated|divider|divider|StageOut[51]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[51]~92_combout\ = ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst1|km\(16) ) ) ) 
-- # ( !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst1|km\(16) ) ) ) # ( 
-- \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(16),
	datae => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[51]~92_combout\);

-- Location: LABCELL_X27_Y10_N45
\inst1|Div2|auto_generated|divider|divider|StageOut[50]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[50]~85_combout\ = ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[50]~85_combout\);

-- Location: MLABCELL_X28_Y11_N3
\inst1|Div2|auto_generated|divider|divider|StageOut[50]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[50]~86_combout\ = ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \inst1|km\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(15),
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[50]~86_combout\);

-- Location: LABCELL_X30_Y10_N51
\inst1|Div2|auto_generated|divider|divider|StageOut[49]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[49]~73_combout\ = ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ & ( (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) # (\inst1|km\(14)) ) ) 
-- # ( !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ & ( (\inst1|km\(14) & \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(14),
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[49]~73_combout\);

-- Location: LABCELL_X30_Y10_N54
\inst1|Div2|auto_generated|divider|divider|StageOut[48]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[48]~64_combout\ = ( \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ & ( (!\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) # (\inst1|km\(13)) ) ) 
-- # ( !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ & ( (\inst1|km\(13) & \inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(13),
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[48]~64_combout\);

-- Location: FF_X21_Y10_N34
\inst|mtr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~33_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(11));

-- Location: FF_X27_Y10_N44
\inst1|km[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(11),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(11));

-- Location: LABCELL_X29_Y10_N0
\inst1|Div2|auto_generated|divider|divider|op_19~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_19~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_19~38_cout\);

-- Location: LABCELL_X29_Y10_N3
\inst1|Div2|auto_generated|divider|divider|op_19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_19~5_sumout\ = SUM(( \inst1|km\(11) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_19~38_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_19~6\ = CARRY(( \inst1|km\(11) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_19~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(11),
	cin => \inst1|Div2|auto_generated|divider|divider|op_19~38_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_19~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_19~6\);

-- Location: LABCELL_X29_Y10_N6
\inst1|Div2|auto_generated|divider|divider|op_19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_19~9_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_18~5_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ 
-- & (\inst1|km\(12))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_19~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_19~10\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_18~5_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\inst1|km\(12))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_19~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \inst1|ALT_INV_km\(12),
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_19~6\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_19~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_19~10\);

-- Location: LABCELL_X29_Y10_N9
\inst1|Div2|auto_generated|divider|divider|op_19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_19~13_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_18~9_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[48]~64_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_19~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_19~14\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_18~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[48]~64_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[48]~64_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_19~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_19~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_19~14\);

-- Location: LABCELL_X29_Y10_N12
\inst1|Div2|auto_generated|divider|divider|op_19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_19~17_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_18~13_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[49]~73_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_19~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_19~18\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_18~13_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[49]~73_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_19~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~73_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_19~14\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_19~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_19~18\);

-- Location: LABCELL_X29_Y10_N15
\inst1|Div2|auto_generated|divider|divider|op_19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_19~21_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_18~17_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[50]~86_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[50]~85_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_19~18\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_19~22\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_18~17_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[50]~86_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[50]~85_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_19~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[50]~85_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[50]~86_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_19~18\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_19~21_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_19~22\);

-- Location: LABCELL_X29_Y10_N18
\inst1|Div2|auto_generated|divider|divider|op_19~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_19~25_sumout\ = SUM(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_18~21_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[51]~92_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_19~22\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_19~26\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_18~21_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[51]~92_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_19~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~92_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_19~22\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_19~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_19~26\);

-- Location: LABCELL_X29_Y10_N21
\inst1|Div2|auto_generated|divider|divider|op_19~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_19~29_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_18~25_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[52]~97_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[52]~96_combout\))) ) + ( GND ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_19~26\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_19~30\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_18~25_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[52]~97_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[52]~96_combout\))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_19~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[52]~96_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[52]~97_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_19~26\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_19~29_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_19~30\);

-- Location: LABCELL_X30_Y10_N30
\inst1|Div2|auto_generated|divider|divider|StageOut[61]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[61]~95_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_18~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[61]~95_combout\);

-- Location: LABCELL_X29_Y10_N24
\inst1|Div2|auto_generated|divider|divider|op_19~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_19~34_cout\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_18~37_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[53]~107_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[53]~108_combout\))) ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_19~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011000010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[53]~108_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[53]~107_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_19~30\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_19~34_cout\);

-- Location: LABCELL_X29_Y10_N27
\inst1|Div2|auto_generated|divider|divider|op_19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_19~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_19~34_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\);

-- Location: MLABCELL_X28_Y11_N18
\inst1|Div2|auto_generated|divider|divider|StageOut[61]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[61]~98_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[52]~96_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[52]~97_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[52]~97_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[52]~96_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[61]~98_combout\);

-- Location: LABCELL_X30_Y10_N24
\inst1|Div2|auto_generated|divider|divider|StageOut[60]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[60]~91_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_18~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[60]~91_combout\);

-- Location: MLABCELL_X28_Y11_N45
\inst1|Div2|auto_generated|divider|divider|StageOut[60]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[60]~93_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[51]~92_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~92_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[60]~93_combout\);

-- Location: MLABCELL_X28_Y11_N12
\inst1|Div2|auto_generated|divider|divider|StageOut[59]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[59]~87_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[50]~85_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[50]~86_combout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_18~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[50]~86_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[50]~85_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[59]~87_combout\);

-- Location: LABCELL_X30_Y10_N15
\inst1|Div2|auto_generated|divider|divider|StageOut[58]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[58]~72_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_18~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[58]~72_combout\);

-- Location: LABCELL_X30_Y10_N36
\inst1|Div2|auto_generated|divider|divider|StageOut[58]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[58]~74_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[49]~73_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~73_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[58]~74_combout\);

-- Location: LABCELL_X30_Y10_N3
\inst1|Div2|auto_generated|divider|divider|StageOut[57]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[57]~65_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[48]~64_combout\ ) ) # ( 
-- !\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_18~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[48]~64_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[57]~65_combout\);

-- Location: LABCELL_X30_Y10_N27
\inst1|Div2|auto_generated|divider|divider|StageOut[56]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[56]~55_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( \inst1|km\(12) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( 
-- \inst1|Div2|auto_generated|divider|divider|op_18~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(12),
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[56]~55_combout\);

-- Location: FF_X21_Y10_N31
\inst|mtr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~13_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(10));

-- Location: FF_X28_Y10_N47
\inst1|km[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(10),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(10));

-- Location: LABCELL_X29_Y10_N30
\inst1|Div2|auto_generated|divider|divider|op_20~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_20~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_20~14_cout\);

-- Location: LABCELL_X29_Y10_N33
\inst1|Div2|auto_generated|divider|divider|op_20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_20~5_sumout\ = SUM(( \inst1|km\(10) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_20~14_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_20~6\ = CARRY(( \inst1|km\(10) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_20~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(10),
	cin => \inst1|Div2|auto_generated|divider|divider|op_20~14_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_20~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_20~6\);

-- Location: LABCELL_X29_Y10_N36
\inst1|Div2|auto_generated|divider|divider|op_20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_20~17_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_19~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (\inst1|km\(11))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_20~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_20~18\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_19~5_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\inst1|km\(11))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_20~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \inst1|ALT_INV_km\(11),
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_20~6\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_20~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_20~18\);

-- Location: LABCELL_X29_Y10_N39
\inst1|Div2|auto_generated|divider|divider|op_20~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_20~21_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_19~9_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[56]~55_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_20~18\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_20~22\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_19~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[56]~55_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_20~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[56]~55_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_20~18\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_20~21_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_20~22\);

-- Location: LABCELL_X29_Y10_N42
\inst1|Div2|auto_generated|divider|divider|op_20~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_20~25_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_19~13_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[57]~65_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_20~22\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_20~26\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_19~13_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[57]~65_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_20~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~65_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_20~22\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_20~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_20~26\);

-- Location: LABCELL_X29_Y10_N45
\inst1|Div2|auto_generated|divider|divider|op_20~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_20~29_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_19~17_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[58]~74_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[58]~72_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_20~26\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_20~30\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_19~17_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[58]~74_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[58]~72_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_20~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[58]~72_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[58]~74_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_20~26\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_20~29_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_20~30\);

-- Location: LABCELL_X29_Y10_N48
\inst1|Div2|auto_generated|divider|divider|op_20~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_20~33_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_19~21_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[59]~87_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_20~30\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_20~34\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_19~21_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[59]~87_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_20~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[59]~87_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_20~30\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_20~33_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_20~34\);

-- Location: LABCELL_X29_Y10_N51
\inst1|Div2|auto_generated|divider|divider|op_20~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_20~37_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_19~25_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[60]~93_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[60]~91_combout\))) ) + ( GND ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_20~34\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_20~38\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_19~25_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[60]~93_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[60]~91_combout\))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_20~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[60]~91_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[60]~93_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_20~34\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_20~37_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_20~38\);

-- Location: LABCELL_X29_Y10_N54
\inst1|Div2|auto_generated|divider|divider|op_20~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_20~10_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_19~29_sumout\)) # (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[61]~98_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[61]~95_combout\)))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_20~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~95_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~98_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_20~38\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_20~10_cout\);

-- Location: LABCELL_X29_Y10_N57
\inst1|Div2|auto_generated|divider|divider|op_20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_20~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_20~10_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\);

-- Location: LABCELL_X30_Y11_N6
\inst1|Div2|auto_generated|divider|divider|StageOut[68]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[68]~84_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_19~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[68]~84_combout\);

-- Location: LABCELL_X30_Y11_N3
\inst1|Div2|auto_generated|divider|divider|StageOut[68]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[68]~88_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[59]~87_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[59]~87_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[68]~88_combout\);

-- Location: LABCELL_X30_Y10_N39
\inst1|Div2|auto_generated|divider|divider|StageOut[67]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[67]~75_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_19~17_sumout\ & ( ((!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[58]~72_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[58]~74_combout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_19~17_sumout\ & ( 
-- (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[58]~72_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[58]~74_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[58]~74_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[58]~72_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[67]~75_combout\);

-- Location: LABCELL_X30_Y10_N0
\inst1|Div2|auto_generated|divider|divider|StageOut[66]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[66]~63_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_19~13_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[66]~63_combout\);

-- Location: LABCELL_X30_Y10_N6
\inst1|Div2|auto_generated|divider|divider|StageOut[66]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[66]~66_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[57]~65_combout\ & ( \inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~65_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[66]~66_combout\);

-- Location: LABCELL_X30_Y10_N12
\inst1|Div2|auto_generated|divider|divider|StageOut[65]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[65]~56_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[56]~55_combout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_19~9_sumout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|StageOut[56]~55_combout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_19~9_sumout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[56]~55_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[65]~56_combout\);

-- Location: LABCELL_X30_Y12_N45
\inst1|Div2|auto_generated|divider|divider|StageOut[64]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[64]~46_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( \inst1|km\(11) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( 
-- \inst1|Div2|auto_generated|divider|divider|op_19~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(11),
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[64]~46_combout\);

-- Location: FF_X21_Y10_N29
\inst|mtr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~9_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(9));

-- Location: FF_X31_Y10_N2
\inst1|km[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(9),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(9));

-- Location: LABCELL_X30_Y11_N24
\inst1|Div2|auto_generated|divider|divider|op_3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~18_cout\);

-- Location: LABCELL_X30_Y11_N27
\inst1|Div2|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( \inst1|km\(9) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~18_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_3~6\ = CARRY(( \inst1|km\(9) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(9),
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~18_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X30_Y11_N30
\inst1|Div2|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_20~5_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ 
-- & (\inst1|km\(10))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_20~5_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\inst1|km\(10))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_km\(10),
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~6\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X30_Y11_N33
\inst1|Div2|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_20~17_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[64]~46_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_20~17_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[64]~46_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[64]~46_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X30_Y11_N36
\inst1|Div2|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_20~21_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[65]~56_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~22\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_20~21_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[65]~56_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[65]~56_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~22\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X30_Y11_N39
\inst1|Div2|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_20~25_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[66]~66_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[66]~63_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_3~26\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_3~30\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_20~25_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[66]~66_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[66]~63_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[66]~63_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[66]~66_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~26\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X30_Y11_N42
\inst1|Div2|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_20~29_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[67]~75_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~30\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_20~29_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[67]~75_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~75_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~30\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X30_Y11_N45
\inst1|Div2|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_20~33_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[68]~88_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[68]~84_combout\))) ) + ( GND ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_3~34\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_3~38\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_20~33_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[68]~88_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[68]~84_combout\))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[68]~84_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[68]~88_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~34\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~38\);

-- Location: MLABCELL_X28_Y11_N54
\inst1|Div2|auto_generated|divider|divider|StageOut[77]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[77]~83_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_20~33_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[77]~83_combout\);

-- Location: LABCELL_X30_Y11_N18
\inst1|Div2|auto_generated|divider|divider|StageOut[69]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[69]~90_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_19~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[69]~90_combout\);

-- Location: LABCELL_X30_Y11_N54
\inst1|Div2|auto_generated|divider|divider|StageOut[69]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[69]~94_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[60]~91_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[60]~93_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[60]~93_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[60]~91_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[69]~94_combout\);

-- Location: LABCELL_X30_Y11_N48
\inst1|Div2|auto_generated|divider|divider|op_3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~14_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_20~37_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[69]~94_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[69]~90_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~90_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~94_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~38\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_3~14_cout\);

-- Location: LABCELL_X30_Y11_N51
\inst1|Div2|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_3~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_3~14_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X30_Y11_N9
\inst1|Div2|auto_generated|divider|divider|StageOut[77]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[77]~89_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[68]~84_combout\ & ( \inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ ) ) # ( 
-- !\inst1|Div2|auto_generated|divider|divider|StageOut[68]~84_combout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & \inst1|Div2|auto_generated|divider|divider|StageOut[68]~88_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[68]~88_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[68]~84_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[77]~89_combout\);

-- Location: LABCELL_X30_Y10_N45
\inst1|Div2|auto_generated|divider|divider|StageOut[76]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[76]~71_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_20~29_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[76]~71_combout\);

-- Location: LABCELL_X30_Y10_N18
\inst1|Div2|auto_generated|divider|divider|StageOut[76]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[76]~76_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[67]~75_combout\ & ( \inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~75_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[76]~76_combout\);

-- Location: LABCELL_X30_Y10_N9
\inst1|Div2|auto_generated|divider|divider|StageOut[75]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[75]~67_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[66]~66_combout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_20~25_sumout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|StageOut[66]~66_combout\ & ( (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\inst1|Div2|auto_generated|divider|divider|op_20~25_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[66]~63_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[66]~63_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[66]~66_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[75]~67_combout\);

-- Location: LABCELL_X30_Y10_N42
\inst1|Div2|auto_generated|divider|divider|StageOut[74]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[74]~54_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_20~21_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[74]~54_combout\);

-- Location: LABCELL_X30_Y10_N21
\inst1|Div2|auto_generated|divider|divider|StageOut[74]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[74]~57_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[65]~56_combout\ & ( \inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[65]~56_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[74]~57_combout\);

-- Location: LABCELL_X30_Y12_N6
\inst1|Div2|auto_generated|divider|divider|StageOut[73]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[73]~47_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[64]~46_combout\ ) ) # ( 
-- !\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_20~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[64]~46_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[73]~47_combout\);

-- Location: LABCELL_X30_Y12_N30
\inst1|Div2|auto_generated|divider|divider|StageOut[72]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[72]~30_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & ( \inst1|km\(10) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & ( 
-- \inst1|Div2|auto_generated|divider|divider|op_20~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\,
	datad => \inst1|ALT_INV_km\(10),
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[72]~30_combout\);

-- Location: FF_X21_Y10_N25
\inst|mtr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~5_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(8));

-- Location: FF_X33_Y11_N14
\inst1|km[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(8),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(8));

-- Location: LABCELL_X29_Y11_N0
\inst1|Div2|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~22_cout\);

-- Location: LABCELL_X29_Y11_N3
\inst1|Div2|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( \inst1|km\(8) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~22_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_4~6\ = CARRY(( \inst1|km\(8) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(8),
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X29_Y11_N6
\inst1|Div2|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|km\(9))) ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_4~10\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|km\(9))) ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_km\(9),
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~6\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X29_Y11_N9
\inst1|Div2|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[72]~30_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[72]~30_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[72]~30_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X29_Y11_N12
\inst1|Div2|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[73]~47_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[73]~47_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~47_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~14\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X29_Y11_N15
\inst1|Div2|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_3~25_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[74]~57_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[74]~54_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~26\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_3~25_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[74]~57_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[74]~54_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[74]~54_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[74]~57_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~26\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~30\);

-- Location: LABCELL_X29_Y11_N18
\inst1|Div2|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_3~29_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[75]~67_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~30\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_3~29_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[75]~67_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[75]~67_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~30\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~34\);

-- Location: LABCELL_X29_Y11_N21
\inst1|Div2|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_3~33_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[76]~76_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[76]~71_combout\))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~34\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_3~33_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[76]~76_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[76]~71_combout\))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[76]~71_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[76]~76_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~34\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~38\);

-- Location: LABCELL_X29_Y11_N24
\inst1|Div2|auto_generated|divider|divider|op_4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~18_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_3~37_sumout\)) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[77]~89_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[77]~83_combout\)))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[77]~83_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[77]~89_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~38\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_4~18_cout\);

-- Location: LABCELL_X29_Y11_N27
\inst1|Div2|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_4~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_4~18_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X30_Y11_N12
\inst1|Div2|auto_generated|divider|divider|StageOut[83]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[83]~58_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[74]~54_combout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_3~25_sumout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|StageOut[74]~54_combout\ & ( (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\inst1|Div2|auto_generated|divider|divider|op_3~25_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[74]~57_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[74]~57_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[74]~54_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[83]~58_combout\);

-- Location: LABCELL_X30_Y12_N42
\inst1|Div2|auto_generated|divider|divider|StageOut[82]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[82]~45_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_3~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[82]~45_combout\);

-- Location: LABCELL_X30_Y12_N39
\inst1|Div2|auto_generated|divider|divider|StageOut[82]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[82]~48_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[73]~47_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~47_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[82]~48_combout\);

-- Location: LABCELL_X30_Y12_N21
\inst1|Div2|auto_generated|divider|divider|StageOut[81]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[81]~31_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[72]~30_combout\ ) ) # ( 
-- !\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[72]~30_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[81]~31_combout\);

-- Location: LABCELL_X30_Y13_N48
\inst1|Div2|auto_generated|divider|divider|StageOut[80]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[80]~21_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|km\(9) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- \inst1|Div2|auto_generated|divider|divider|op_3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(9),
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[80]~21_combout\);

-- Location: FF_X21_Y10_N22
\inst|mtr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~1_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(7));

-- Location: FF_X34_Y11_N2
\inst1|km[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(7),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(7));

-- Location: LABCELL_X29_Y11_N30
\inst1|Div2|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X29_Y11_N33
\inst1|Div2|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \inst1|km\(7) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~26_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_5~6\ = CARRY(( \inst1|km\(7) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(7),
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X29_Y11_N36
\inst1|Div2|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|km\(8))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|km\(8))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(8),
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~6\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X29_Y11_N39
\inst1|Div2|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_4~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[80]~21_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_4~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[80]~21_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[80]~21_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X29_Y11_N42
\inst1|Div2|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[81]~31_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_5~18\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[81]~31_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[81]~31_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~14\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X29_Y11_N45
\inst1|Div2|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_4~25_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[82]~48_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[82]~45_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~18\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_4~25_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[82]~48_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[82]~45_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[82]~45_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[82]~48_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~18\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X29_Y11_N48
\inst1|Div2|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_4~29_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[83]~58_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~30\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_5~34\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_4~29_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[83]~58_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[83]~58_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~30\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X30_Y11_N15
\inst1|Div2|auto_generated|divider|divider|StageOut[85]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[85]~70_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_3~33_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[85]~70_combout\);

-- Location: LABCELL_X30_Y10_N57
\inst1|Div2|auto_generated|divider|divider|StageOut[85]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[85]~77_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[76]~71_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[76]~76_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[76]~76_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[76]~71_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[85]~77_combout\);

-- Location: LABCELL_X30_Y11_N57
\inst1|Div2|auto_generated|divider|divider|StageOut[84]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[84]~62_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_3~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[84]~62_combout\);

-- Location: LABCELL_X30_Y11_N21
\inst1|Div2|auto_generated|divider|divider|StageOut[84]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[84]~68_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[75]~67_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[75]~67_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[84]~68_combout\);

-- Location: LABCELL_X29_Y11_N51
\inst1|Div2|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_4~33_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[84]~68_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[84]~62_combout\))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~34\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_5~38\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_4~33_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[84]~68_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[84]~62_combout\))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[84]~62_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[84]~68_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~34\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~38\);

-- Location: LABCELL_X29_Y11_N54
\inst1|Div2|auto_generated|divider|divider|op_5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~22_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_4~37_sumout\)) # (\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[85]~77_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[85]~70_combout\)))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~70_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~77_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~38\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_5~22_cout\);

-- Location: LABCELL_X29_Y11_N57
\inst1|Div2|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_5~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_5~22_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X30_Y12_N12
\inst1|Div2|auto_generated|divider|divider|StageOut[92]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[92]~53_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_4~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[92]~53_combout\);

-- Location: LABCELL_X30_Y12_N18
\inst1|Div2|auto_generated|divider|divider|StageOut[92]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[92]~59_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[83]~58_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[83]~58_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[92]~59_combout\);

-- Location: LABCELL_X30_Y12_N9
\inst1|Div2|auto_generated|divider|divider|StageOut[91]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[91]~49_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[82]~48_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[82]~45_combout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_4~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[82]~45_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[82]~48_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[91]~49_combout\);

-- Location: LABCELL_X30_Y12_N57
\inst1|Div2|auto_generated|divider|divider|StageOut[90]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[90]~29_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_4~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[90]~29_combout\);

-- Location: LABCELL_X30_Y12_N48
\inst1|Div2|auto_generated|divider|divider|StageOut[90]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[90]~32_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[81]~31_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[81]~31_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[90]~32_combout\);

-- Location: LABCELL_X30_Y13_N21
\inst1|Div2|auto_generated|divider|divider|StageOut[89]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[89]~22_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[80]~21_combout\ ) ) # ( 
-- !\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[80]~21_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[89]~22_combout\);

-- Location: LABCELL_X30_Y12_N3
\inst1|Div2|auto_generated|divider|divider|StageOut[88]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[88]~12_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|km\(8) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \inst1|Div2|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \inst1|ALT_INV_km\(8),
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[88]~12_combout\);

-- Location: FF_X21_Y10_N19
\inst|mtr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~45_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(6));

-- Location: FF_X35_Y11_N5
\inst1|km[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(6),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(6));

-- Location: LABCELL_X29_Y12_N0
\inst1|Div2|auto_generated|divider|divider|op_6~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~38_cout\);

-- Location: LABCELL_X29_Y12_N3
\inst1|Div2|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( \inst1|km\(6) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~38_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_6~26\ = CARRY(( \inst1|km\(6) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(6),
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~38_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X29_Y12_N6
\inst1|Div2|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|km\(7))) ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~26\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_6~6\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|km\(7))) ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_km\(7),
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~26\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X29_Y12_N9
\inst1|Div2|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_5~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[88]~12_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_5~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[88]~12_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[88]~12_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~6\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X29_Y12_N12
\inst1|Div2|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[89]~22_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[89]~22_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[89]~22_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X29_Y12_N15
\inst1|Div2|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_5~17_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[90]~32_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[90]~29_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_5~17_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[90]~32_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[90]~29_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[90]~29_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[90]~32_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~14\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X29_Y12_N18
\inst1|Div2|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_5~29_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[91]~49_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~18\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_6~30\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_5~29_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[91]~49_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[91]~49_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~18\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X29_Y12_N21
\inst1|Div2|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_5~33_sumout\)) # (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[92]~59_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[92]~53_combout\)))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~30\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_6~34\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_5~33_sumout\)) # (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[92]~59_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[92]~53_combout\)))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[92]~53_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[92]~59_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~30\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~34\);

-- Location: MLABCELL_X28_Y11_N36
\inst1|Div2|auto_generated|divider|divider|StageOut[101]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[101]~52_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_5~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[101]~52_combout\);

-- Location: MLABCELL_X28_Y11_N9
\inst1|Div2|auto_generated|divider|divider|StageOut[93]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[93]~61_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_4~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[93]~61_combout\);

-- Location: LABCELL_X30_Y11_N0
\inst1|Div2|auto_generated|divider|divider|StageOut[93]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[93]~69_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[84]~68_combout\ & ( \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- !\inst1|Div2|auto_generated|divider|divider|StageOut[84]~68_combout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[84]~62_combout\ & \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[84]~62_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[84]~68_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[93]~69_combout\);

-- Location: LABCELL_X29_Y12_N24
\inst1|Div2|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_5~37_sumout\)) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[93]~69_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[93]~61_combout\)))) ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~61_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~69_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~34\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X29_Y12_N27
\inst1|Div2|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X30_Y12_N33
\inst1|Div2|auto_generated|divider|divider|StageOut[101]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[101]~60_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[92]~53_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[92]~59_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[92]~59_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[92]~53_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[101]~60_combout\);

-- Location: LABCELL_X30_Y12_N36
\inst1|Div2|auto_generated|divider|divider|StageOut[100]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[100]~44_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_5~29_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[100]~44_combout\);

-- Location: LABCELL_X30_Y12_N0
\inst1|Div2|auto_generated|divider|divider|StageOut[100]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[91]~49_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[91]~49_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\);

-- Location: LABCELL_X30_Y12_N51
\inst1|Div2|auto_generated|divider|divider|StageOut[99]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[99]~33_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[90]~29_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[90]~32_combout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_5~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[90]~32_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[90]~29_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[99]~33_combout\);

-- Location: LABCELL_X30_Y13_N3
\inst1|Div2|auto_generated|divider|divider|StageOut[98]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[98]~20_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_5~13_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[98]~20_combout\);

-- Location: LABCELL_X30_Y13_N6
\inst1|Div2|auto_generated|divider|divider|StageOut[98]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[98]~23_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[89]~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[89]~22_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[98]~23_combout\);

-- Location: MLABCELL_X28_Y11_N0
\inst1|Div2|auto_generated|divider|divider|StageOut[97]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[97]~13_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[88]~12_combout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_5~9_sumout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|StageOut[88]~12_combout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_5~9_sumout\ & 
-- !\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[88]~12_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[97]~13_combout\);

-- Location: LABCELL_X27_Y12_N36
\inst1|Div2|auto_generated|divider|divider|StageOut[96]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[96]~3_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst1|km\(7) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \inst1|Div2|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(7),
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[96]~3_combout\);

-- Location: FF_X21_Y10_N16
\inst|mtr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~49_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(5));

-- Location: FF_X31_Y14_N59
\inst1|km[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(5),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(5));

-- Location: LABCELL_X29_Y12_N30
\inst1|Div2|auto_generated|divider|divider|op_7~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_7~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_7~38_cout\);

-- Location: LABCELL_X29_Y12_N33
\inst1|Div2|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( \inst1|km\(5) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~38_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_7~34\ = CARRY(( \inst1|km\(5) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(5),
	cin => \inst1|Div2|auto_generated|divider|divider|op_7~38_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_7~34\);

-- Location: LABCELL_X29_Y12_N36
\inst1|Div2|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_6~25_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|km\(6))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~34\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_6~25_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|km\(6))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|ALT_INV_km\(6),
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_7~34\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X29_Y12_N39
\inst1|Div2|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_6~5_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[96]~3_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~26\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_7~6\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_6~5_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[96]~3_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[96]~3_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_7~26\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X29_Y12_N42
\inst1|Div2|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_6~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[97]~13_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_6~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[97]~13_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[97]~13_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_7~6\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X29_Y12_N45
\inst1|Div2|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_6~13_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[98]~23_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[98]~20_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_6~13_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[98]~23_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[98]~20_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[98]~20_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[98]~23_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_7~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X29_Y12_N48
\inst1|Div2|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[99]~33_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_7~18\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[99]~33_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~33_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_7~14\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X29_Y12_N51
\inst1|Div2|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_6~29_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[100]~44_combout\))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~18\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_6~29_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[100]~44_combout\))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~44_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~50_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_7~18\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X29_Y12_N54
\inst1|Div2|auto_generated|divider|divider|op_7~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_7~22_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_6~33_sumout\)) # (\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[101]~60_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[101]~52_combout\)))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~52_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[101]~60_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_7~30\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_7~22_cout\);

-- Location: LABCELL_X29_Y12_N57
\inst1|Div2|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_7~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_7~22_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X30_Y13_N30
\inst1|Div2|auto_generated|divider|divider|StageOut[107]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[107]~24_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[98]~20_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[98]~23_combout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_6~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[98]~23_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[98]~20_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[107]~24_combout\);

-- Location: LABCELL_X30_Y12_N15
\inst1|Div2|auto_generated|divider|divider|StageOut[106]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[106]~11_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_6~9_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[106]~11_combout\);

-- Location: LABCELL_X27_Y12_N42
\inst1|Div2|auto_generated|divider|divider|StageOut[106]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[106]~14_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[97]~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[97]~13_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[106]~14_combout\);

-- Location: LABCELL_X27_Y12_N21
\inst1|Div2|auto_generated|divider|divider|StageOut[105]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[105]~4_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[96]~3_combout\ ) ) # ( 
-- !\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[96]~3_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[105]~4_combout\);

-- Location: LABCELL_X30_Y13_N24
\inst1|Div2|auto_generated|divider|divider|StageOut[104]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[104]~38_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst1|km\(6) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \inst1|Div2|auto_generated|divider|divider|op_6~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datac => \inst1|ALT_INV_km\(6),
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[104]~38_combout\);

-- Location: FF_X21_Y10_N13
\inst|mtr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~61_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(4));

-- Location: FF_X28_Y10_N53
\inst1|km[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(4),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(4));

-- Location: MLABCELL_X28_Y12_N30
\inst1|Div2|auto_generated|divider|divider|op_8~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_8~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_8~38_cout\);

-- Location: MLABCELL_X28_Y12_N33
\inst1|Div2|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( \inst1|km\(4) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~38_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_8~34\ = CARRY(( \inst1|km\(4) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(4),
	cin => \inst1|Div2|auto_generated|divider|divider|op_8~38_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_8~34\);

-- Location: MLABCELL_X28_Y12_N36
\inst1|Div2|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|km\(5))) ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~34\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_8~30\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|km\(5))) ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|ALT_INV_km\(5),
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_8~34\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_8~30\);

-- Location: MLABCELL_X28_Y12_N39
\inst1|Div2|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_7~25_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[104]~38_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~30\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_8~26\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_7~25_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[104]~38_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~38_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_8~30\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_8~26\);

-- Location: MLABCELL_X28_Y12_N42
\inst1|Div2|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[105]~4_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~26\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_8~6\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[105]~4_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~4_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_8~26\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_8~6\);

-- Location: MLABCELL_X28_Y12_N45
\inst1|Div2|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_7~9_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[106]~14_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[106]~11_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~6\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_7~9_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[106]~14_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[106]~11_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~11_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~14_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_8~6\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_8~10\);

-- Location: MLABCELL_X28_Y12_N48
\inst1|Div2|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[107]~24_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_8~14\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[107]~24_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~24_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_8~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X27_Y12_N45
\inst1|Div2|auto_generated|divider|divider|StageOut[109]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[109]~43_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_6~29_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[109]~43_combout\);

-- Location: LABCELL_X27_Y12_N6
\inst1|Div2|auto_generated|divider|divider|StageOut[109]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[109]~51_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[100]~44_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[100]~50_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~50_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[100]~44_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[109]~51_combout\);

-- Location: LABCELL_X30_Y12_N54
\inst1|Div2|auto_generated|divider|divider|StageOut[108]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[108]~28_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_6~17_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[108]~28_combout\);

-- Location: LABCELL_X30_Y12_N24
\inst1|Div2|auto_generated|divider|divider|StageOut[108]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[108]~34_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[99]~33_combout\ & ( \inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~33_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[108]~34_combout\);

-- Location: MLABCELL_X28_Y12_N51
\inst1|Div2|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_7~17_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[108]~34_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[108]~28_combout\))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_7~17_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[108]~34_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[108]~28_combout\))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[108]~28_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[108]~34_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_8~14\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_8~18\);

-- Location: MLABCELL_X28_Y12_N54
\inst1|Div2|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_7~29_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[109]~51_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[109]~43_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[109]~43_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[109]~51_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_8~18\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_8~22_cout\);

-- Location: MLABCELL_X28_Y12_N57
\inst1|Div2|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_8~22_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X30_Y13_N51
\inst1|Div2|auto_generated|divider|divider|StageOut[125]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[125]~18_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_8~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[125]~18_combout\);

-- Location: LABCELL_X30_Y13_N36
\inst1|Div2|auto_generated|divider|divider|StageOut[116]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[116]~19_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_7~13_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[116]~19_combout\);

-- Location: LABCELL_X30_Y13_N57
\inst1|Div2|auto_generated|divider|divider|StageOut[116]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[116]~25_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[107]~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[107]~24_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[116]~25_combout\);

-- Location: LABCELL_X27_Y12_N39
\inst1|Div2|auto_generated|divider|divider|StageOut[115]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[115]~15_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[106]~11_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[106]~14_combout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_7~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~14_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[106]~11_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[115]~15_combout\);

-- Location: LABCELL_X27_Y12_N9
\inst1|Div2|auto_generated|divider|divider|StageOut[114]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[114]~2_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_7~5_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[114]~2_combout\);

-- Location: LABCELL_X27_Y12_N12
\inst1|Div2|auto_generated|divider|divider|StageOut[114]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[114]~5_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[105]~4_combout\ & ( \inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[105]~4_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[114]~5_combout\);

-- Location: LABCELL_X30_Y13_N9
\inst1|Div2|auto_generated|divider|divider|StageOut[113]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[113]~39_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[104]~38_combout\ ) ) # ( 
-- !\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_7~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~38_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[113]~39_combout\);

-- Location: LABCELL_X27_Y12_N30
\inst1|Div2|auto_generated|divider|divider|StageOut[112]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[112]~79_combout\ = ( \inst1|km\(5) & ( (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\) # (\inst1|Div2|auto_generated|divider|divider|op_7~33_sumout\) ) ) # ( !\inst1|km\(5) & ( 
-- (\inst1|Div2|auto_generated|divider|divider|op_7~33_sumout\ & !\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|ALT_INV_km\(5),
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[112]~79_combout\);

-- Location: FF_X21_Y10_N10
\inst|mtr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~65_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(3));

-- Location: FF_X37_Y10_N47
\inst1|km[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(3),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(3));

-- Location: MLABCELL_X28_Y12_N0
\inst1|Div2|auto_generated|divider|divider|op_9~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_9~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_9~38_cout\);

-- Location: MLABCELL_X28_Y12_N3
\inst1|Div2|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( \inst1|km\(3) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~38_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_9~34\ = CARRY(( \inst1|km\(3) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(3),
	cin => \inst1|Div2|auto_generated|divider|divider|op_9~38_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_9~34\);

-- Location: MLABCELL_X28_Y12_N6
\inst1|Div2|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_8~33_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|km\(4))) ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~34\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_9~30\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_8~33_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|km\(4))) ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_km\(4),
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_9~34\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_9~30\);

-- Location: MLABCELL_X28_Y12_N9
\inst1|Div2|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_8~29_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[112]~79_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~30\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_8~29_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[112]~79_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~79_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_9~30\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_9~26\);

-- Location: MLABCELL_X28_Y12_N12
\inst1|Div2|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[113]~39_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~26\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_9~22\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[113]~39_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[113]~39_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_9~26\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_9~22\);

-- Location: MLABCELL_X28_Y12_N15
\inst1|Div2|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_8~5_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[114]~5_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[114]~2_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~22\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_8~5_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[114]~5_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[114]~2_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~2_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~5_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_9~22\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_9~10\);

-- Location: MLABCELL_X28_Y12_N18
\inst1|Div2|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_8~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[115]~15_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_8~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[115]~15_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[115]~15_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_9~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_9~14\);

-- Location: MLABCELL_X28_Y12_N21
\inst1|Div2|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_8~13_sumout\)) # (\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[116]~25_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[116]~19_combout\)))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_8~13_sumout\)) # (\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[116]~25_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[116]~19_combout\)))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~19_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~25_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_9~14\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X27_Y12_N27
\inst1|Div2|auto_generated|divider|divider|StageOut[117]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[117]~27_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_7~17_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[117]~27_combout\);

-- Location: LABCELL_X30_Y12_N27
\inst1|Div2|auto_generated|divider|divider|StageOut[117]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[117]~35_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[108]~34_combout\ & ( \inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( 
-- !\inst1|Div2|auto_generated|divider|divider|StageOut[108]~34_combout\ & ( (\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ & \inst1|Div2|auto_generated|divider|divider|StageOut[108]~28_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[108]~28_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[108]~34_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[117]~35_combout\);

-- Location: MLABCELL_X28_Y12_N24
\inst1|Div2|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_8~17_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[117]~35_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[117]~27_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[117]~27_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[117]~35_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_9~18\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_9~6_cout\);

-- Location: MLABCELL_X28_Y12_N27
\inst1|Div2|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X30_Y13_N45
\inst1|Div2|auto_generated|divider|divider|StageOut[125]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[125]~26_combout\ = (\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[116]~25_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[116]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~19_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[116]~25_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[125]~26_combout\);

-- Location: LABCELL_X27_Y12_N15
\inst1|Div2|auto_generated|divider|divider|StageOut[124]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[124]~10_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_8~9_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[124]~10_combout\);

-- Location: LABCELL_X27_Y12_N24
\inst1|Div2|auto_generated|divider|divider|StageOut[124]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[124]~16_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[115]~15_combout\ & ( \inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[115]~15_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[124]~16_combout\);

-- Location: LABCELL_X27_Y12_N48
\inst1|Div2|auto_generated|divider|divider|StageOut[123]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[123]~6_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[114]~2_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[114]~5_combout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_8~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~5_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[114]~2_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[123]~6_combout\);

-- Location: LABCELL_X30_Y13_N39
\inst1|Div2|auto_generated|divider|divider|StageOut[122]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[122]~37_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_8~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[122]~37_combout\);

-- Location: LABCELL_X30_Y13_N42
\inst1|Div2|auto_generated|divider|divider|StageOut[122]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[122]~40_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[113]~39_combout\ & ( \inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[113]~39_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[122]~40_combout\);

-- Location: LABCELL_X27_Y12_N33
\inst1|Div2|auto_generated|divider|divider|StageOut[121]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[121]~80_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_8~29_sumout\ & ( (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[112]~79_combout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_8~29_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[112]~79_combout\ & 
-- \inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[112]~79_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[121]~80_combout\);

-- Location: LABCELL_X30_Y13_N54
\inst1|Div2|auto_generated|divider|divider|StageOut[120]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[120]~102_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|km\(4) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \inst1|Div2|auto_generated|divider|divider|op_8~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datac => \inst1|ALT_INV_km\(4),
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[120]~102_combout\);

-- Location: FF_X21_Y10_N7
\inst|mtr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~69_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(2));

-- Location: FF_X33_Y12_N44
\inst1|km[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(2),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(2));

-- Location: LABCELL_X29_Y13_N0
\inst1|Div2|auto_generated|divider|divider|op_10~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_10~38_cout\);

-- Location: LABCELL_X29_Y13_N3
\inst1|Div2|auto_generated|divider|divider|op_10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~33_sumout\ = SUM(( \inst1|km\(2) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~38_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~34\ = CARRY(( \inst1|km\(2) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(2),
	cin => \inst1|Div2|auto_generated|divider|divider|op_10~38_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_10~33_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_10~34\);

-- Location: LABCELL_X29_Y13_N6
\inst1|Div2|auto_generated|divider|divider|op_10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~29_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_9~33_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|km\(3))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~34\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~30\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_9~33_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|km\(3))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_km\(3),
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_10~34\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_10~29_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_10~30\);

-- Location: LABCELL_X29_Y13_N9
\inst1|Div2|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_9~29_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|Div2|auto_generated|divider|divider|StageOut[120]~102_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~30\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~26\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_9~29_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[120]~102_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[120]~102_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_10~30\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_10~26\);

-- Location: LABCELL_X29_Y13_N12
\inst1|Div2|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_9~25_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|Div2|auto_generated|divider|divider|StageOut[121]~80_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~26\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_9~25_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[121]~80_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[121]~80_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_10~26\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X29_Y13_N15
\inst1|Div2|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_9~21_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[122]~40_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[122]~37_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_10~22\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_9~21_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[122]~40_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[122]~37_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~37_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~40_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_10~22\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X29_Y13_N18
\inst1|Div2|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_9~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[123]~6_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~18\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_9~9_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[123]~6_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_10~18\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X29_Y13_N21
\inst1|Div2|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_9~13_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[124]~16_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[124]~10_combout\))) ) + ( GND ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_10~10\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_9~13_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[124]~16_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[124]~10_combout\))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~10_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~16_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_10~10\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X29_Y13_N24
\inst1|Div2|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_9~17_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[125]~26_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[125]~18_combout\))) ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~18_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[125]~26_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_10~14\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X29_Y13_N27
\inst1|Div2|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X27_Y13_N27
\inst1|Div2|auto_generated|divider|divider|StageOut[132]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[132]~1_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_9~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[132]~1_combout\);

-- Location: LABCELL_X27_Y12_N51
\inst1|Div2|auto_generated|divider|divider|StageOut[132]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[132]~7_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[123]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[132]~7_combout\);

-- Location: LABCELL_X30_Y13_N0
\inst1|Div2|auto_generated|divider|divider|StageOut[131]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[131]~41_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_9~21_sumout\ & ( ((!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[122]~40_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[122]~37_combout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_9~21_sumout\ & ( 
-- (\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|StageOut[122]~40_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[122]~37_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~37_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[122]~40_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[131]~41_combout\);

-- Location: LABCELL_X27_Y12_N0
\inst1|Div2|auto_generated|divider|divider|StageOut[130]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[130]~78_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_9~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[130]~78_combout\);

-- Location: LABCELL_X27_Y12_N54
\inst1|Div2|auto_generated|divider|divider|StageOut[130]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[130]~81_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[121]~80_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[121]~80_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[130]~81_combout\);

-- Location: LABCELL_X30_Y13_N33
\inst1|Div2|auto_generated|divider|divider|StageOut[129]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[129]~103_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|StageOut[120]~102_combout\ ) ) # ( 
-- !\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_9~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[120]~102_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[129]~103_combout\);

-- Location: LABCELL_X29_Y14_N12
\inst1|Div2|auto_generated|divider|divider|StageOut[128]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[128]~109_combout\ = ( \inst1|km\(3) & ( \inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ ) ) # ( \inst1|km\(3) & ( !\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \inst1|Div2|auto_generated|divider|divider|op_9~33_sumout\ ) ) ) # ( !\inst1|km\(3) & ( !\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_9~33_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	datae => \inst1|ALT_INV_km\(3),
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[128]~109_combout\);

-- Location: FF_X21_Y10_N4
\inst|mtr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~73_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(1));

-- Location: FF_X33_Y12_N47
\inst1|km[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(1),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(1));

-- Location: LABCELL_X29_Y13_N30
\inst1|Div2|auto_generated|divider|divider|op_11~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~38_cout\);

-- Location: LABCELL_X29_Y13_N33
\inst1|Div2|auto_generated|divider|divider|op_11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~33_sumout\ = SUM(( \inst1|km\(1) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~38_cout\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_11~34\ = CARRY(( \inst1|km\(1) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(1),
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~38_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_11~33_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~34\);

-- Location: LABCELL_X29_Y13_N36
\inst1|Div2|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_10~33_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|km\(2))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~34\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_11~30\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_10~33_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|km\(2))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|ALT_INV_km\(2),
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~34\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~30\);

-- Location: LABCELL_X29_Y13_N39
\inst1|Div2|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_10~29_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[128]~109_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~30\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_10~29_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[128]~109_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[128]~109_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~30\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X29_Y13_N42
\inst1|Div2|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_10~25_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[129]~103_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~26\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_11~22\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_10~25_sumout\))) # (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[129]~103_combout\)) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~103_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~26\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X29_Y13_N45
\inst1|Div2|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_10~21_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[130]~81_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[130]~78_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_11~22\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_10~21_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[130]~81_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[130]~78_combout\))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[130]~78_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[130]~81_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~22\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X29_Y13_N48
\inst1|Div2|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_10~17_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[131]~41_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~18\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_11~14\ = CARRY(( GND ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_10~17_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[131]~41_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[131]~41_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~18\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X29_Y13_N51
\inst1|Div2|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_10~9_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[132]~7_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[132]~1_combout\))) ) + ( GND ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_11~14\ ))
-- \inst1|Div2|auto_generated|divider|divider|op_11~10\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_10~9_sumout\)))) # (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[132]~7_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[132]~1_combout\))) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[132]~1_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[132]~7_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~14\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X27_Y13_N33
\inst1|Div2|auto_generated|divider|divider|StageOut[141]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[141]~0_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_10~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[141]~0_combout\);

-- Location: LABCELL_X30_Y13_N18
\inst1|Div2|auto_generated|divider|divider|StageOut[133]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[133]~9_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_9~13_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[133]~9_combout\);

-- Location: LABCELL_X27_Y12_N18
\inst1|Div2|auto_generated|divider|divider|StageOut[133]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[133]~17_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[124]~16_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[124]~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~10_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[124]~16_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[133]~17_combout\);

-- Location: LABCELL_X29_Y13_N54
\inst1|Div2|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_10~13_sumout\)) # (\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[133]~17_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[133]~9_combout\)))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[133]~9_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[133]~17_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~10\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_11~6_cout\);

-- Location: LABCELL_X29_Y13_N57
\inst1|Div2|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X27_Y13_N42
\inst1|Div2|auto_generated|divider|divider|StageOut[141]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[141]~8_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[132]~1_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[132]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[132]~7_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[132]~1_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[141]~8_combout\);

-- Location: LABCELL_X30_Y13_N15
\inst1|Div2|auto_generated|divider|divider|StageOut[140]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[140]~36_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_10~17_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[140]~36_combout\);

-- Location: LABCELL_X30_Y13_N27
\inst1|Div2|auto_generated|divider|divider|StageOut[140]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[140]~42_combout\ = (\inst1|Div2|auto_generated|divider|divider|StageOut[131]~41_combout\ & \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[131]~41_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[140]~42_combout\);

-- Location: LABCELL_X27_Y12_N57
\inst1|Div2|auto_generated|divider|divider|StageOut[139]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[139]~82_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( (\inst1|Div2|auto_generated|divider|divider|StageOut[130]~81_combout\) # 
-- (\inst1|Div2|auto_generated|divider|divider|StageOut[130]~78_combout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_10~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[130]~78_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[130]~81_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[139]~82_combout\);

-- Location: LABCELL_X29_Y14_N33
\inst1|Div2|auto_generated|divider|divider|StageOut[138]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[138]~101_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_10~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[138]~101_combout\);

-- Location: LABCELL_X30_Y13_N12
\inst1|Div2|auto_generated|divider|divider|StageOut[138]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[138]~104_combout\ = ( \inst1|Div2|auto_generated|divider|divider|StageOut[129]~103_combout\ & ( \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[129]~103_combout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[138]~104_combout\);

-- Location: LABCELL_X29_Y14_N6
\inst1|Div2|auto_generated|divider|divider|StageOut[137]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[137]~110_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_10~29_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \inst1|Div2|auto_generated|divider|divider|StageOut[128]~109_combout\ ) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_10~29_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \inst1|Div2|auto_generated|divider|divider|StageOut[128]~109_combout\ ) ) ) # ( \inst1|Div2|auto_generated|divider|divider|op_10~29_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[128]~109_combout\,
	datae => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[137]~110_combout\);

-- Location: LABCELL_X29_Y14_N54
\inst1|Div2|auto_generated|divider|divider|StageOut[136]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|StageOut[136]~111_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_10~33_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|km\(2) ) ) ) # ( 
-- !\inst1|Div2|auto_generated|divider|divider|op_10~33_sumout\ & ( \inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|km\(2) ) ) ) # ( \inst1|Div2|auto_generated|divider|divider|op_10~33_sumout\ & ( 
-- !\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_km\(2),
	datae => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div2|auto_generated|divider|divider|StageOut[136]~111_combout\);

-- Location: FF_X21_Y10_N1
\inst|mtr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst|Add2~77_sumout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|ALT_INV_Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mtr\(0));

-- Location: FF_X28_Y13_N29
\inst1|km[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \inst|mtr\(0),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|km\(0));

-- Location: MLABCELL_X28_Y13_N30
\inst1|Div2|auto_generated|divider|divider|op_12~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~38_cout\);

-- Location: MLABCELL_X28_Y13_N33
\inst1|Div2|auto_generated|divider|divider|op_12~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~34_cout\ = CARRY(( \inst1|km\(0) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(0),
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~38_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~34_cout\);

-- Location: MLABCELL_X28_Y13_N36
\inst1|Div2|auto_generated|divider|divider|op_12~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~30_cout\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_11~33_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|km\(1))) ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_km\(1),
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~34_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~30_cout\);

-- Location: MLABCELL_X28_Y13_N39
\inst1|Div2|auto_generated|divider|divider|op_12~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~26_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_11~29_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[136]~111_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[136]~111_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~30_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~26_cout\);

-- Location: MLABCELL_X28_Y13_N42
\inst1|Div2|auto_generated|divider|divider|op_12~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~22_cout\ = CARRY(( VCC ) + ( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_11~25_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[137]~110_combout\)) ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[137]~110_combout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~26_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~22_cout\);

-- Location: MLABCELL_X28_Y13_N45
\inst1|Div2|auto_generated|divider|divider|op_12~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~18_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_11~21_sumout\)) # (\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ 
-- & (((\inst1|Div2|auto_generated|divider|divider|StageOut[138]~104_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[138]~101_combout\)))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[138]~101_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[138]~104_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~22_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~18_cout\);

-- Location: MLABCELL_X28_Y13_N48
\inst1|Div2|auto_generated|divider|divider|op_12~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~14_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div2|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|StageOut[139]~82_combout\)) ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[139]~82_combout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~18_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~14_cout\);

-- Location: MLABCELL_X28_Y13_N51
\inst1|Div2|auto_generated|divider|divider|op_12~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~10_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|op_11~13_sumout\)))) # 
-- (\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div2|auto_generated|divider|divider|StageOut[140]~42_combout\)) # (\inst1|Div2|auto_generated|divider|divider|StageOut[140]~36_combout\))) ) + ( GND ) + ( 
-- \inst1|Div2|auto_generated|divider|divider|op_12~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[140]~36_combout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[140]~42_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~14_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~10_cout\);

-- Location: MLABCELL_X28_Y13_N54
\inst1|Div2|auto_generated|divider|divider|op_12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~6_cout\ = CARRY(( (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div2|auto_generated|divider|divider|op_11~9_sumout\)) # (\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\inst1|Div2|auto_generated|divider|divider|StageOut[141]~8_combout\) # (\inst1|Div2|auto_generated|divider|divider|StageOut[141]~0_combout\)))) ) + ( VCC ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[141]~0_combout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_StageOut[141]~8_combout\,
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~10_cout\,
	cout => \inst1|Div2|auto_generated|divider|divider|op_12~6_cout\);

-- Location: MLABCELL_X28_Y13_N57
\inst1|Div2|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div2|auto_generated|divider|divider|op_12~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div2|auto_generated|divider|divider|op_12~6_cout\,
	sumout => \inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: MLABCELL_X28_Y13_N6
\inst1|Mod1|auto_generated|divider|divider|op_12~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~26_cout\);

-- Location: MLABCELL_X28_Y13_N9
\inst1|Mod1|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~26_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_12~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~26_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~6\);

-- Location: MLABCELL_X25_Y12_N0
\inst1|Mod1|auto_generated|divider|divider|op_18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_18~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst1|Mod1|auto_generated|divider|divider|op_18~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst1|Mod1|auto_generated|divider|divider|op_18~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_18~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_18~6\,
	shareout => \inst1|Mod1|auto_generated|divider|divider|op_18~7\);

-- Location: MLABCELL_X25_Y12_N3
\inst1|Mod1|auto_generated|divider|divider|op_18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_18~9_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) + ( \inst1|Mod1|auto_generated|divider|divider|op_18~7\ ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_18~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_18~10\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) + ( \inst1|Mod1|auto_generated|divider|divider|op_18~7\ ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_18~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_18~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_18~6\,
	sharein => \inst1|Mod1|auto_generated|divider|divider|op_18~7\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_18~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_18~10\,
	shareout => \inst1|Mod1|auto_generated|divider|divider|op_18~11\);

-- Location: MLABCELL_X25_Y12_N6
\inst1|Mod1|auto_generated|divider|divider|op_18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_18~13_sumout\ = SUM(( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_18~11\ ) + ( \inst1|Mod1|auto_generated|divider|divider|op_18~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_18~14\ = CARRY(( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_18~11\ ) + ( \inst1|Mod1|auto_generated|divider|divider|op_18~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_18~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_18~10\,
	sharein => \inst1|Mod1|auto_generated|divider|divider|op_18~11\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_18~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_18~14\,
	shareout => \inst1|Mod1|auto_generated|divider|divider|op_18~15\);

-- Location: MLABCELL_X25_Y12_N9
\inst1|Mod1|auto_generated|divider|divider|op_18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_18~17_sumout\ = SUM(( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_18~15\ ) + ( \inst1|Mod1|auto_generated|divider|divider|op_18~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_18~18\ = CARRY(( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_18~15\ ) + ( \inst1|Mod1|auto_generated|divider|divider|op_18~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_18~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_18~14\,
	sharein => \inst1|Mod1|auto_generated|divider|divider|op_18~15\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_18~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_18~18\,
	shareout => \inst1|Mod1|auto_generated|divider|divider|op_18~19\);

-- Location: MLABCELL_X25_Y12_N12
\inst1|Mod1|auto_generated|divider|divider|op_18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ = SUM(( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_18~19\ ) + ( \inst1|Mod1|auto_generated|divider|divider|op_18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_18~18\,
	sharein => \inst1|Mod1|auto_generated|divider|divider|op_18~19\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\);

-- Location: MLABCELL_X25_Y12_N24
\inst1|Mod1|auto_generated|divider|divider|StageOut[36]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[36]~46_combout\ = ( !\inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_18~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[36]~46_combout\);

-- Location: MLABCELL_X25_Y12_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[36]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[36]~47_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[36]~47_combout\);

-- Location: MLABCELL_X25_Y11_N24
\inst1|Mod1|auto_generated|divider|divider|op_19~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_19~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_19~14_cout\);

-- Location: MLABCELL_X25_Y11_N27
\inst1|Mod1|auto_generated|divider|divider|op_19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_19~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_19~14_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_19~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_19~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_19~14_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_19~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_19~6\);

-- Location: MLABCELL_X25_Y11_N30
\inst1|Mod1|auto_generated|divider|divider|op_19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_19~17_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_18~5_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ & (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_19~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_19~18\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_18~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_19~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010111000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_19~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_19~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_19~18\);

-- Location: MLABCELL_X25_Y11_N33
\inst1|Mod1|auto_generated|divider|divider|op_19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_19~21_sumout\ = SUM(( (\inst1|Mod1|auto_generated|divider|divider|StageOut[36]~47_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[36]~46_combout\) ) + ( VCC ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_19~18\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_19~22\ = CARRY(( (\inst1|Mod1|auto_generated|divider|divider|StageOut[36]~47_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[36]~46_combout\) ) + ( VCC ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_19~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~46_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~47_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_19~18\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_19~21_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_19~22\);

-- Location: MLABCELL_X25_Y11_N36
\inst1|Mod1|auto_generated|divider|divider|op_19~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_19~25_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|op_18~13_sumout\) ) + ( GND ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_19~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_19~26\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|op_18~13_sumout\) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_19~22\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_19~22\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_19~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_19~26\);

-- Location: MLABCELL_X25_Y11_N39
\inst1|Mod1|auto_generated|divider|divider|op_19~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_19~10_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|op_18~17_sumout\) ) + ( VCC ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_19~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_19~26\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_19~10_cout\);

-- Location: MLABCELL_X25_Y11_N42
\inst1|Mod1|auto_generated|divider|divider|op_19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_19~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_19~10_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\);

-- Location: LABCELL_X23_Y11_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[36]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[36]~44_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_18~9_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ & ( 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_18~9_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ & ( 
-- !\inst1|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) ) ) # ( \inst1|Mod1|auto_generated|divider|divider|op_18~9_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[36]~44_combout\);

-- Location: MLABCELL_X25_Y12_N21
\inst1|Mod1|auto_generated|divider|divider|StageOut[35]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[35]~40_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_18~1_sumout\ ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_18~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[35]~40_combout\);

-- Location: MLABCELL_X25_Y11_N0
\inst1|Mod1|auto_generated|divider|divider|op_20~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_20~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_20~18_cout\);

-- Location: MLABCELL_X25_Y11_N3
\inst1|Mod1|auto_generated|divider|divider|op_20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_20~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_20~18_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_20~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_20~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_20~18_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_20~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_20~6\);

-- Location: MLABCELL_X25_Y11_N6
\inst1|Mod1|auto_generated|divider|divider|op_20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_20~9_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_19~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ 
-- & (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_20~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_20~10\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_19~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_20~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_20~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_20~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_20~10\);

-- Location: MLABCELL_X25_Y11_N9
\inst1|Mod1|auto_generated|divider|divider|op_20~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_20~21_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_19~17_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[35]~40_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_20~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_20~22\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_19~17_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[35]~40_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_20~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[35]~40_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_20~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_20~21_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_20~22\);

-- Location: MLABCELL_X25_Y11_N12
\inst1|Mod1|auto_generated|divider|divider|op_20~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_20~25_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_19~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[36]~44_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_20~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_20~26\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_19~21_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[36]~44_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_20~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~44_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_20~22\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_20~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_20~26\);

-- Location: MLABCELL_X25_Y11_N15
\inst1|Mod1|auto_generated|divider|divider|op_20~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_20~14_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_19~25_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ & (!\inst1|Mod1|auto_generated|divider|divider|op_18~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_18~13_sumout\))) ) + ( VCC ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_20~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_20~26\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_20~14_cout\);

-- Location: MLABCELL_X25_Y11_N18
\inst1|Mod1|auto_generated|divider|divider|op_20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_20~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_20~14_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\);

-- Location: MLABCELL_X25_Y11_N57
\inst1|Mod1|auto_generated|divider|divider|StageOut[42]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[42]~43_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_19~21_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[42]~43_combout\);

-- Location: LABCELL_X24_Y11_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[42]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[42]~45_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[36]~44_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~44_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[42]~45_combout\);

-- Location: MLABCELL_X25_Y11_N54
\inst1|Mod1|auto_generated|divider|divider|StageOut[41]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[41]~41_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_19~17_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[35]~40_combout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_19~17_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|StageOut[35]~40_combout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[35]~40_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[41]~41_combout\);

-- Location: LABCELL_X24_Y11_N33
\inst1|Mod1|auto_generated|divider|divider|StageOut[40]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[40]~36_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|op_19~5_sumout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_19~5_sumout\) # (\inst1|Mod1|auto_generated|divider|divider|op_19~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[40]~36_combout\);

-- Location: LABCELL_X24_Y11_N6
\inst1|Mod1|auto_generated|divider|divider|op_3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~22_cout\);

-- Location: LABCELL_X24_Y11_N9
\inst1|Mod1|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~22_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~22_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X24_Y11_N12
\inst1|Mod1|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_20~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ 
-- & (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_20~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X24_Y11_N15
\inst1|Mod1|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_20~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ 
-- & (\inst1|Mod1|auto_generated|divider|divider|StageOut[40]~36_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_20~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[40]~36_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[40]~36_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X24_Y11_N18
\inst1|Mod1|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_20~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[41]~41_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_20~21_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[41]~41_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[41]~41_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~14\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X24_Y11_N21
\inst1|Mod1|auto_generated|divider|divider|op_3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~18_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_20~25_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[42]~45_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[42]~43_combout\))) ) + ( VCC ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[42]~43_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[42]~45_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~26\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_3~18_cout\);

-- Location: LABCELL_X24_Y11_N24
\inst1|Mod1|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_3~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_3~18_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X25_Y11_N48
\inst1|Mod1|auto_generated|divider|divider|StageOut[47]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[47]~39_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_20~21_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[47]~39_combout\);

-- Location: MLABCELL_X25_Y11_N51
\inst1|Mod1|auto_generated|divider|divider|StageOut[47]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[47]~42_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|StageOut[41]~41_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[41]~41_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[47]~42_combout\);

-- Location: LABCELL_X24_Y11_N3
\inst1|Mod1|auto_generated|divider|divider|StageOut[46]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[46]~37_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[40]~36_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_20~9_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[40]~36_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|op_20~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[40]~36_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[46]~37_combout\);

-- Location: LABCELL_X24_Y11_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[45]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[45]~32_combout\ = ( \inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|op_20~5_sumout\) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_20~1_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_20~5_sumout\) # (\inst1|Mod1|auto_generated|divider|divider|op_20~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\,
	dataf => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[45]~32_combout\);

-- Location: LABCELL_X24_Y11_N36
\inst1|Mod1|auto_generated|divider|divider|op_4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~26_cout\);

-- Location: LABCELL_X24_Y11_N39
\inst1|Mod1|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~26_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~26_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X24_Y11_N42
\inst1|Mod1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~10\ = CARRY(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (!\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X24_Y11_N45
\inst1|Mod1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[45]~32_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[45]~32_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[45]~32_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X24_Y11_N48
\inst1|Mod1|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[46]~37_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_4~18\ = CARRY(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[46]~37_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[46]~37_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~14\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X24_Y11_N51
\inst1|Mod1|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_3~25_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[47]~42_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[47]~39_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[47]~39_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[47]~42_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~18\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_4~22_cout\);

-- Location: LABCELL_X24_Y11_N54
\inst1|Mod1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X23_Y11_N33
\inst1|Mod1|auto_generated|divider|divider|StageOut[57]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[57]~31_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_4~13_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[57]~31_combout\);

-- Location: LABCELL_X23_Y12_N57
\inst1|Mod1|auto_generated|divider|divider|StageOut[52]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[52]~35_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_3~13_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[52]~35_combout\);

-- Location: LABCELL_X23_Y12_N3
\inst1|Mod1|auto_generated|divider|divider|StageOut[52]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[52]~38_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|StageOut[46]~37_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[46]~37_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[52]~38_combout\);

-- Location: LABCELL_X23_Y11_N51
\inst1|Mod1|auto_generated|divider|divider|StageOut[51]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[51]~33_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[45]~32_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( 
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[45]~32_combout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\ ) ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|StageOut[45]~32_combout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_3~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[45]~32_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[51]~33_combout\);

-- Location: LABCELL_X23_Y12_N15
\inst1|Mod1|auto_generated|divider|divider|StageOut[50]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[50]~28_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[50]~28_combout\);

-- Location: LABCELL_X23_Y12_N30
\inst1|Mod1|auto_generated|divider|divider|op_5~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~14_cout\);

-- Location: LABCELL_X23_Y12_N33
\inst1|Mod1|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~14_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~14_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X23_Y12_N36
\inst1|Mod1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X23_Y12_N39
\inst1|Mod1|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[50]~28_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~18\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[50]~28_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~28_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~18\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X23_Y12_N42
\inst1|Mod1|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~13_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[51]~33_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_4~13_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[51]~33_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~33_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~22\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X23_Y12_N45
\inst1|Mod1|auto_generated|divider|divider|op_5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~10_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[52]~38_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[52]~35_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~35_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~38_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~26\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_5~10_cout\);

-- Location: LABCELL_X23_Y12_N48
\inst1|Mod1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_5~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_5~10_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X23_Y11_N21
\inst1|Mod1|auto_generated|divider|divider|StageOut[57]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[57]~34_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[51]~33_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~33_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[57]~34_combout\);

-- Location: LABCELL_X23_Y12_N12
\inst1|Mod1|auto_generated|divider|divider|StageOut[56]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[56]~29_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[50]~28_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[50]~28_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|op_4~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~28_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[56]~29_combout\);

-- Location: LABCELL_X23_Y11_N36
\inst1|Mod1|auto_generated|divider|divider|StageOut[55]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[55]~24_combout\ = ( !\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- \inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\ ) ) ) # ( !\inst1|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- !\inst1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_4~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datae => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[55]~24_combout\);

-- Location: LABCELL_X24_Y12_N0
\inst1|Mod1|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~18_cout\);

-- Location: LABCELL_X24_Y12_N3
\inst1|Mod1|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~18_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_6~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~18_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X24_Y12_N6
\inst1|Mod1|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X24_Y12_N9
\inst1|Mod1|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_5~17_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[55]~24_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_5~17_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[55]~24_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~24_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X24_Y12_N12
\inst1|Mod1|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[56]~29_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_6~26\ = CARRY(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[56]~29_combout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~29_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~22\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X24_Y12_N15
\inst1|Mod1|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_5~25_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[57]~34_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[57]~31_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~31_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~34_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~26\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X24_Y12_N18
\inst1|Mod1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_6~14_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X23_Y12_N24
\inst1|Mod1|auto_generated|divider|divider|StageOut[60]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[60]~20_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (!\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_5~5_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & !\inst1|Div2|auto_generated|divider|divider|op_5~1_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[60]~20_combout\);

-- Location: LABCELL_X24_Y12_N24
\inst1|Mod1|auto_generated|divider|divider|op_7~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_7~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_7~22_cout\);

-- Location: LABCELL_X24_Y12_N27
\inst1|Mod1|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_7~22_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_7~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_7~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_7~22_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X24_Y12_N30
\inst1|Mod1|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_6~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_7~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_6~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_7~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X24_Y12_N33
\inst1|Mod1|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_6~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[60]~20_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_7~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_6~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[60]~20_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~20_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_7~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X23_Y12_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[62]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[62]~27_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_5~21_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[62]~27_combout\);

-- Location: LABCELL_X23_Y12_N6
\inst1|Mod1|auto_generated|divider|divider|StageOut[62]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[62]~30_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|StageOut[56]~29_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~29_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[62]~30_combout\);

-- Location: LABCELL_X23_Y12_N27
\inst1|Mod1|auto_generated|divider|divider|StageOut[61]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[61]~25_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[55]~24_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_5~17_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[55]~24_combout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|op_5~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~24_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[61]~25_combout\);

-- Location: LABCELL_X24_Y12_N36
\inst1|Mod1|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_6~21_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[61]~25_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_7~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_6~21_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[61]~25_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~25_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_7~14\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X24_Y12_N39
\inst1|Mod1|auto_generated|divider|divider|op_7~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_7~18_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_6~25_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[62]~30_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[62]~27_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~27_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~30_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_7~26\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_7~18_cout\);

-- Location: LABCELL_X24_Y12_N42
\inst1|Mod1|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_7~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_7~18_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X24_Y12_N48
\inst1|Mod1|auto_generated|divider|divider|StageOut[72]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~19_combout\ = ( !\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_7~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~19_combout\);

-- Location: LABCELL_X24_Y12_N57
\inst1|Mod1|auto_generated|divider|divider|StageOut[67]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[67]~23_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_6~21_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[67]~23_combout\);

-- Location: LABCELL_X23_Y12_N18
\inst1|Mod1|auto_generated|divider|divider|StageOut[67]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[67]~26_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[61]~25_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~25_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[67]~26_combout\);

-- Location: LABCELL_X24_Y12_N54
\inst1|Mod1|auto_generated|divider|divider|StageOut[66]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[66]~21_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_6~9_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[60]~20_combout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_6~9_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|StageOut[60]~20_combout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~20_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[66]~21_combout\);

-- Location: LABCELL_X24_Y12_N51
\inst1|Mod1|auto_generated|divider|divider|StageOut[65]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[65]~16_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[65]~16_combout\);

-- Location: MLABCELL_X25_Y12_N36
\inst1|Mod1|auto_generated|divider|divider|op_8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_8~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_8~26_cout\);

-- Location: MLABCELL_X25_Y12_N39
\inst1|Mod1|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_8~26_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_8~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_8~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_8~26_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_8~6\);

-- Location: MLABCELL_X25_Y12_N42
\inst1|Mod1|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_7~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_8~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_7~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_8~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_8~10\);

-- Location: MLABCELL_X25_Y12_N45
\inst1|Mod1|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_7~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[65]~16_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_8~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_7~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[65]~16_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~16_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_8~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_8~14\);

-- Location: MLABCELL_X25_Y12_N48
\inst1|Mod1|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_7~13_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[66]~21_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_8~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_7~13_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[66]~21_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~21_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_8~14\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_8~18\);

-- Location: MLABCELL_X25_Y12_N51
\inst1|Mod1|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_7~25_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst1|Mod1|auto_generated|divider|divider|StageOut[67]~26_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[67]~23_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~23_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~26_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_8~18\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_8~22_cout\);

-- Location: MLABCELL_X25_Y12_N54
\inst1|Mod1|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_8~22_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X24_Y13_N33
\inst1|Mod1|auto_generated|divider|divider|StageOut[72]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~22_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[66]~21_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~21_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[72]~22_combout\);

-- Location: MLABCELL_X25_Y12_N27
\inst1|Mod1|auto_generated|divider|divider|StageOut[71]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[71]~17_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[65]~16_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_7~9_sumout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|StageOut[65]~16_combout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_7~9_sumout\ & 
-- !\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~16_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[71]~17_combout\);

-- Location: LABCELL_X27_Y13_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[70]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[70]~12_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_7~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[70]~12_combout\);

-- Location: MLABCELL_X25_Y13_N0
\inst1|Mod1|auto_generated|divider|divider|op_9~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_9~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_9~14_cout\);

-- Location: MLABCELL_X25_Y13_N3
\inst1|Mod1|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_9~14_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_9~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_9~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_9~14_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_9~6\);

-- Location: MLABCELL_X25_Y13_N6
\inst1|Mod1|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_8~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_9~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_8~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_9~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_9~18\);

-- Location: MLABCELL_X25_Y13_N9
\inst1|Mod1|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_8~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[70]~12_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_9~18\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_8~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[70]~12_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[70]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_9~18\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_9~22\);

-- Location: MLABCELL_X25_Y13_N12
\inst1|Mod1|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_8~13_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[71]~17_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_9~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_8~13_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[71]~17_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[71]~17_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_9~22\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_9~26\);

-- Location: MLABCELL_X25_Y13_N15
\inst1|Mod1|auto_generated|divider|divider|op_9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_9~10_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_8~17_sumout\)))) # (\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ 
-- & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[72]~22_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[72]~19_combout\))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~19_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~22_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_9~26\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_9~10_cout\);

-- Location: MLABCELL_X25_Y13_N18
\inst1|Mod1|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_9~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_9~10_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: MLABCELL_X25_Y12_N18
\inst1|Mod1|auto_generated|divider|divider|StageOut[77]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[77]~15_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|op_8~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[77]~15_combout\);

-- Location: MLABCELL_X25_Y12_N33
\inst1|Mod1|auto_generated|divider|divider|StageOut[77]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[77]~18_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|StageOut[71]~17_combout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[71]~17_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[77]~18_combout\);

-- Location: LABCELL_X27_Y13_N36
\inst1|Mod1|auto_generated|divider|divider|StageOut[76]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[76]~13_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_8~9_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[70]~12_combout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_8~9_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|StageOut[70]~12_combout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[70]~12_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[76]~13_combout\);

-- Location: MLABCELL_X25_Y13_N27
\inst1|Mod1|auto_generated|divider|divider|StageOut[75]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[75]~8_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_8~1_sumout\ ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_8~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[75]~8_combout\);

-- Location: MLABCELL_X25_Y13_N36
\inst1|Mod1|auto_generated|divider|divider|op_10~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_10~18_cout\);

-- Location: MLABCELL_X25_Y13_N39
\inst1|Mod1|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~18_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_10~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_10~18_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_10~6\);

-- Location: MLABCELL_X25_Y13_N42
\inst1|Mod1|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_9~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_9~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_10~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_10~10\);

-- Location: MLABCELL_X25_Y13_N45
\inst1|Mod1|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_9~17_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|Mod1|auto_generated|divider|divider|StageOut[75]~8_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_9~17_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[75]~8_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~8_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_10~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_10~22\);

-- Location: MLABCELL_X25_Y13_N48
\inst1|Mod1|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_9~21_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|Mod1|auto_generated|divider|divider|StageOut[76]~13_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~22\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_10~26\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_9~21_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[76]~13_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~13_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_10~22\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_10~26\);

-- Location: MLABCELL_X25_Y13_N51
\inst1|Mod1|auto_generated|divider|divider|op_10~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~14_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_9~25_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[77]~18_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[77]~15_combout\))) ) + ( VCC ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~15_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~18_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_10~26\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_10~14_cout\);

-- Location: MLABCELL_X25_Y13_N54
\inst1|Mod1|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_10~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_10~14_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X27_Y13_N57
\inst1|Mod1|auto_generated|divider|divider|StageOut[81]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[81]~9_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_9~17_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[75]~8_combout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_9~17_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|StageOut[75]~8_combout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~8_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[81]~9_combout\);

-- Location: MLABCELL_X25_Y13_N33
\inst1|Mod1|auto_generated|divider|divider|StageOut[80]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[80]~4_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_9~1_sumout\ ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_9~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[80]~4_combout\);

-- Location: LABCELL_X27_Y13_N0
\inst1|Mod1|auto_generated|divider|divider|op_11~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_11~22_cout\);

-- Location: LABCELL_X27_Y13_N3
\inst1|Mod1|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( !\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~22_cout\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_11~6\ = CARRY(( !\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_11~22_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_11~6\);

-- Location: LABCELL_X27_Y13_N6
\inst1|Mod1|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_10~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ 
-- & (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_11~10\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_10~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (!\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_11~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X27_Y13_N9
\inst1|Mod1|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[80]~4_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[80]~4_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[80]~4_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_11~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X27_Y13_N12
\inst1|Mod1|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[81]~9_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[81]~9_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[81]~9_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_11~14\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X27_Y13_N45
\inst1|Mod1|auto_generated|divider|divider|StageOut[82]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[82]~11_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_9~21_sumout\ & ( !\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[82]~11_combout\);

-- Location: LABCELL_X27_Y13_N54
\inst1|Mod1|auto_generated|divider|divider|StageOut[82]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[82]~14_combout\ = (\inst1|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|StageOut[76]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~13_combout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[82]~14_combout\);

-- Location: LABCELL_X27_Y13_N15
\inst1|Mod1|auto_generated|divider|divider|op_11~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~18_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|op_10~25_sumout\)))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[82]~14_combout\)) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[82]~11_combout\))) ) + ( VCC ) + ( 
-- \inst1|Mod1|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[82]~11_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[82]~14_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_11~26\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_11~18_cout\);

-- Location: LABCELL_X27_Y13_N18
\inst1|Mod1|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_11~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_11~18_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: MLABCELL_X25_Y13_N24
\inst1|Mod1|auto_generated|divider|divider|StageOut[87]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[87]~7_combout\ = (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Mod1|auto_generated|divider|divider|op_10~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[87]~7_combout\);

-- Location: LABCELL_X27_Y13_N48
\inst1|Mod1|auto_generated|divider|divider|StageOut[87]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[87]~10_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|StageOut[81]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[81]~9_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[87]~10_combout\);

-- Location: MLABCELL_X25_Y13_N30
\inst1|Mod1|auto_generated|divider|divider|StageOut[86]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[86]~5_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\) # 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[80]~4_combout\) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_10~9_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|StageOut[80]~4_combout\ & 
-- \inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[80]~4_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[86]~5_combout\);

-- Location: LABCELL_X27_Y13_N51
\inst1|Mod1|auto_generated|divider|divider|StageOut[85]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[85]~2_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_10~1_sumout\ ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_10~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[85]~2_combout\);

-- Location: MLABCELL_X28_Y13_N12
\inst1|Mod1|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_11~5_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~6\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_12~10\ = CARRY(( GND ) + ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_11~5_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~6\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~10\);

-- Location: MLABCELL_X28_Y13_N15
\inst1|Mod1|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[85]~2_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~10\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[85]~2_combout\)) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~2_combout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~10\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~14\);

-- Location: MLABCELL_X28_Y13_N18
\inst1|Mod1|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\))) # 
-- (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[86]~5_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~14\ ))
-- \inst1|Mod1|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\inst1|Mod1|auto_generated|divider|divider|StageOut[86]~5_combout\)) ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~5_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~14\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~18\);

-- Location: MLABCELL_X28_Y13_N21
\inst1|Mod1|auto_generated|divider|divider|op_12~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~22_cout\ = CARRY(( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_11~25_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ 
-- & (((\inst1|Mod1|auto_generated|divider|divider|StageOut[87]~10_combout\) # (\inst1|Mod1|auto_generated|divider|divider|StageOut[87]~7_combout\)))) ) + ( VCC ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~7_combout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[87]~10_combout\,
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~18\,
	cout => \inst1|Mod1|auto_generated|divider|divider|op_12~22_cout\);

-- Location: MLABCELL_X28_Y13_N24
\inst1|Mod1|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod1|auto_generated|divider|divider|op_12~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod1|auto_generated|divider|divider|op_12~22_cout\,
	sumout => \inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: MLABCELL_X28_Y13_N0
\inst1|Mod1|auto_generated|divider|divider|StageOut[95]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[95]~0_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( !\inst1|Div2|auto_generated|divider|divider|op_12~1_sumout\ ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_12~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datad => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[95]~0_combout\);

-- Location: FF_X28_Y13_N1
\inst1|seg2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst1|Mod1|auto_generated|divider|divider|StageOut[95]~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|seg2\(0));

-- Location: LABCELL_X27_Y13_N39
\inst1|Mod1|auto_generated|divider|divider|StageOut[97]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[97]~3_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|op_11~9_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|StageOut[85]~2_combout\)) ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_12~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~2_combout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[97]~3_combout\);

-- Location: FF_X27_Y13_N40
\inst1|seg2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst1|Mod1|auto_generated|divider|divider|StageOut[97]~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|seg2\(2));

-- Location: LABCELL_X27_Y13_N24
\inst1|Mod1|auto_generated|divider|divider|StageOut[98]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~6_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_12~17_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\) # 
-- ((!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[86]~5_combout\)))) ) ) # ( !\inst1|Mod1|auto_generated|divider|divider|op_12~17_sumout\ & ( (\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod1|auto_generated|divider|divider|op_11~13_sumout\)) # (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|StageOut[86]~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000100000001001111011100110111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[86]~5_combout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~6_combout\);

-- Location: FF_X27_Y13_N25
\inst1|seg2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst1|Mod1|auto_generated|divider|divider|StageOut[98]~6_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|seg2\(3));

-- Location: MLABCELL_X28_Y13_N3
\inst1|Mod1|auto_generated|divider|divider|StageOut[96]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod1|auto_generated|divider|divider|StageOut[96]~1_combout\ = ( \inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( (!\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\inst1|Mod1|auto_generated|divider|divider|op_11~5_sumout\))) # (\inst1|Mod1|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Div2|auto_generated|divider|divider|op_11~1_sumout\)) ) ) # ( 
-- !\inst1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst1|Mod1|auto_generated|divider|divider|op_12~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100100010111011100010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datad => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	dataf => \inst1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Mod1|auto_generated|divider|divider|StageOut[96]~1_combout\);

-- Location: FF_X28_Y13_N5
\inst1|seg2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst1|Mod1|auto_generated|divider|divider|StageOut[96]~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|seg2\(1));

-- Location: MLABCELL_X84_Y13_N39
\inst7|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|WideOr0~0_combout\ = ( \inst1|seg2\(3) & ( \inst1|seg2\(1) ) ) # ( \inst1|seg2\(3) & ( !\inst1|seg2\(1) & ( \inst1|seg2\(2) ) ) ) # ( !\inst1|seg2\(3) & ( !\inst1|seg2\(1) & ( !\inst1|seg2\(0) $ (!\inst1|seg2\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_seg2\(0),
	datac => \inst1|ALT_INV_seg2\(2),
	datae => \inst1|ALT_INV_seg2\(3),
	dataf => \inst1|ALT_INV_seg2\(1),
	combout => \inst7|WideOr0~0_combout\);

-- Location: MLABCELL_X84_Y13_N42
\inst7|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|WideOr1~0_combout\ = ( \inst1|seg2\(3) & ( \inst1|seg2\(1) ) ) # ( !\inst1|seg2\(3) & ( \inst1|seg2\(1) & ( (!\inst1|seg2\(0) & \inst1|seg2\(2)) ) ) ) # ( \inst1|seg2\(3) & ( !\inst1|seg2\(1) & ( \inst1|seg2\(2) ) ) ) # ( !\inst1|seg2\(3) & ( 
-- !\inst1|seg2\(1) & ( (\inst1|seg2\(0) & \inst1|seg2\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001001100110011001100100010001000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg2\(0),
	datab => \inst1|ALT_INV_seg2\(2),
	datae => \inst1|ALT_INV_seg2\(3),
	dataf => \inst1|ALT_INV_seg2\(1),
	combout => \inst7|WideOr1~0_combout\);

-- Location: MLABCELL_X84_Y13_N0
\inst7|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|WideOr2~0_combout\ = ( \inst1|seg2\(3) & ( \inst1|seg2\(1) ) ) # ( !\inst1|seg2\(3) & ( \inst1|seg2\(1) & ( (!\inst1|seg2\(0) & !\inst1|seg2\(2)) ) ) ) # ( \inst1|seg2\(3) & ( !\inst1|seg2\(1) & ( \inst1|seg2\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001110001000100010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg2\(0),
	datab => \inst1|ALT_INV_seg2\(2),
	datae => \inst1|ALT_INV_seg2\(3),
	dataf => \inst1|ALT_INV_seg2\(1),
	combout => \inst7|WideOr2~0_combout\);

-- Location: MLABCELL_X84_Y13_N9
\inst7|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|WideOr3~0_combout\ = ( \inst1|seg2\(3) & ( \inst1|seg2\(1) ) ) # ( !\inst1|seg2\(3) & ( \inst1|seg2\(1) & ( (\inst1|seg2\(0) & \inst1|seg2\(2)) ) ) ) # ( \inst1|seg2\(3) & ( !\inst1|seg2\(1) & ( \inst1|seg2\(2) ) ) ) # ( !\inst1|seg2\(3) & ( 
-- !\inst1|seg2\(1) & ( !\inst1|seg2\(0) $ (!\inst1|seg2\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100000011110000111100000011000000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_seg2\(0),
	datac => \inst1|ALT_INV_seg2\(2),
	datae => \inst1|ALT_INV_seg2\(3),
	dataf => \inst1|ALT_INV_seg2\(1),
	combout => \inst7|WideOr3~0_combout\);

-- Location: MLABCELL_X84_Y13_N12
\inst7|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|WideOr4~0_combout\ = ( \inst1|seg2\(1) & ( (\inst1|seg2\(0)) # (\inst1|seg2\(3)) ) ) # ( !\inst1|seg2\(1) & ( (\inst1|seg2\(2)) # (\inst1|seg2\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_seg2\(3),
	datac => \inst1|ALT_INV_seg2\(0),
	datad => \inst1|ALT_INV_seg2\(2),
	dataf => \inst1|ALT_INV_seg2\(1),
	combout => \inst7|WideOr4~0_combout\);

-- Location: MLABCELL_X84_Y13_N15
\inst7|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|WideOr5~0_combout\ = ( \inst1|seg2\(1) & ( ((!\inst1|seg2\(2)) # (\inst1|seg2\(3))) # (\inst1|seg2\(0)) ) ) # ( !\inst1|seg2\(1) & ( (!\inst1|seg2\(3) & (\inst1|seg2\(0) & !\inst1|seg2\(2))) # (\inst1|seg2\(3) & ((\inst1|seg2\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001101000011010000110100001111110111111101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg2\(0),
	datab => \inst1|ALT_INV_seg2\(3),
	datac => \inst1|ALT_INV_seg2\(2),
	dataf => \inst1|ALT_INV_seg2\(1),
	combout => \inst7|WideOr5~0_combout\);

-- Location: MLABCELL_X84_Y13_N54
\inst7|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|WideOr6~0_combout\ = ( \inst1|seg2\(0) & ( (!\inst1|seg2\(2) & (!\inst1|seg2\(1) $ (!\inst1|seg2\(3)))) # (\inst1|seg2\(2) & (!\inst1|seg2\(1) & !\inst1|seg2\(3))) ) ) # ( !\inst1|seg2\(0) & ( !\inst1|seg2\(3) $ (((!\inst1|seg2\(2) & 
-- !\inst1|seg2\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111000000001111111100000000111100110000000011110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_seg2\(2),
	datac => \inst1|ALT_INV_seg2\(1),
	datad => \inst1|ALT_INV_seg2\(3),
	dataf => \inst1|ALT_INV_seg2\(0),
	combout => \inst7|WideOr6~0_combout\);

-- Location: LABCELL_X19_Y2_N30
\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ = SUM(( \inst11|y\(6) ) + ( !VCC ) + ( !VCC ))
-- \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ = CARRY(( \inst11|y\(6) ) + ( !VCC ) + ( !VCC ))
-- \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(6),
	cin => GND,
	sharein => GND,
	sumout => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	shareout => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\);

-- Location: LABCELL_X19_Y2_N33
\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ = SUM(( \inst11|y\(7) ) + ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ = CARRY(( \inst11|y\(7) ) + ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y\(7),
	cin => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	sharein => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	shareout => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\);

-- Location: LABCELL_X19_Y2_N36
\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ = SUM(( !\inst11|y\(8) ) + ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ 
-- ))
-- \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ = CARRY(( !\inst11|y\(8) ) + ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ = SHARE(\inst11|y\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y\(8),
	cin => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	sharein => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\,
	shareout => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\);

-- Location: LABCELL_X19_Y2_N39
\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ = SUM(( \inst11|y\(9) ) + ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ ) + ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ 
-- ))
-- \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ = CARRY(( \inst11|y\(9) ) + ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ ) + ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ ))
-- \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y\(9),
	cin => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\,
	sharein => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\,
	shareout => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\);

-- Location: LABCELL_X19_Y2_N42
\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ = SUM(( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ ) + ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\,
	sharein => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\);

-- Location: LABCELL_X19_Y2_N51
\inst3|Mod0|auto_generated|divider|divider|StageOut[16]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout\ = ( !\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout\);

-- Location: LABCELL_X19_Y2_N27
\inst3|Mod0|auto_generated|divider|divider|StageOut[16]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst11|y\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_y\(7),
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout\);

-- Location: LABCELL_X19_Y2_N0
\inst3|Mod0|auto_generated|divider|divider|op_5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_5~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_5~22_cout\);

-- Location: LABCELL_X19_Y2_N3
\inst3|Mod0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \inst11|y\(5) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_5~22_cout\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_5~6\ = CARRY(( \inst11|y\(5) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_5~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y\(5),
	cin => \inst3|Mod0|auto_generated|divider|divider|op_5~22_cout\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X19_Y2_N6
\inst3|Mod0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # 
-- (\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\inst11|y\(6))) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_5~6\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # 
-- (\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\inst11|y\(6))) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_y\(6),
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_5~6\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X19_Y2_N9
\inst3|Mod0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (\inst3|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout\) # (\inst3|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout\) ) + ( VCC ) + ( 
-- \inst3|Mod0|auto_generated|divider|divider|op_5~10\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_5~14\ = CARRY(( (\inst3|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout\) # (\inst3|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout\) ) + ( VCC ) + ( 
-- \inst3|Mod0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~20_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~21_combout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_5~10\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X19_Y2_N12
\inst3|Mod0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\))) # 
-- (\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\inst11|y\(8))) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_5~14\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\))) # 
-- (\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\inst11|y\(8))) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(8),
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_5~14\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X19_Y2_N54
\inst3|Mod0|auto_generated|divider|divider|StageOut[18]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[18]~26_combout\ = ( !\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[18]~26_combout\);

-- Location: LABCELL_X19_Y2_N24
\inst3|Mod0|auto_generated|divider|divider|StageOut[18]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[18]~27_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst11|y\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(9),
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[18]~27_combout\);

-- Location: LABCELL_X19_Y2_N15
\inst3|Mod0|auto_generated|divider|divider|op_5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_5~18_cout\ = CARRY(( (\inst3|Mod0|auto_generated|divider|divider|StageOut[18]~27_combout\) # (\inst3|Mod0|auto_generated|divider|divider|StageOut[18]~26_combout\) ) + ( VCC ) + ( 
-- \inst3|Mod0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[18]~26_combout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[18]~27_combout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_5~26\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_5~18_cout\);

-- Location: LABCELL_X19_Y2_N18
\inst3|Mod0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_5~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod0|auto_generated|divider|divider|op_5~18_cout\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X19_Y2_N57
\inst3|Mod0|auto_generated|divider|divider|StageOut[17]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[17]~24_combout\ = ( !\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[17]~24_combout\);

-- Location: LABCELL_X18_Y4_N33
\inst3|Mod0|auto_generated|divider|divider|StageOut[17]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[17]~25_combout\ = ( \inst11|y\(8) & ( \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \inst11|ALT_INV_y\(8),
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[17]~25_combout\);

-- Location: LABCELL_X19_Y2_N48
\inst3|Mod0|auto_generated|divider|divider|StageOut[16]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[16]~22_combout\ = (\inst3|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout\) # (\inst3|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~21_combout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~20_combout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[16]~22_combout\);

-- Location: LABCELL_X18_Y4_N21
\inst3|Mod0|auto_generated|divider|divider|StageOut[15]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[15]~16_combout\ = ( \inst11|y\(6) & ( (\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\) # (\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) ) ) # 
-- ( !\inst11|y\(6) & ( (!\inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \inst3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	dataf => \inst11|ALT_INV_y\(6),
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[15]~16_combout\);

-- Location: LABCELL_X18_Y2_N24
\inst3|Mod0|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X18_Y2_N27
\inst3|Mod0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \inst11|y\(4) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_6~26_cout\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_6~6\ = CARRY(( \inst11|y\(4) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y\(4),
	cin => \inst3|Mod0|auto_generated|divider|divider|op_6~26_cout\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X18_Y2_N30
\inst3|Mod0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst11|y\(5))) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_6~6\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst11|y\(5))) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst11|ALT_INV_y\(5),
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_6~6\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X18_Y2_N33
\inst3|Mod0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[15]~16_combout\)) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_6~10\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[15]~16_combout\)) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[15]~16_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_6~10\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X18_Y2_N36
\inst3|Mod0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[16]~22_combout\)) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_6~14\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[16]~22_combout\)) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~22_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_6~14\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X18_Y2_N39
\inst3|Mod0|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst3|Mod0|auto_generated|divider|divider|op_5~25_sumout\)) # (\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst3|Mod0|auto_generated|divider|divider|StageOut[17]~25_combout\) # (\inst3|Mod0|auto_generated|divider|divider|StageOut[17]~24_combout\)))) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[17]~24_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[17]~25_combout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_6~18\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X18_Y2_N42
\inst3|Mod0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod0|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X18_Y2_N54
\inst3|Mod0|auto_generated|divider|divider|StageOut[22]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\ = ( !\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst3|Mod0|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\);

-- Location: LABCELL_X18_Y4_N3
\inst3|Mod0|auto_generated|divider|divider|StageOut[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\ = (\inst3|Mod0|auto_generated|divider|divider|StageOut[16]~22_combout\ & \inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~22_combout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\);

-- Location: LABCELL_X18_Y4_N30
\inst3|Mod0|auto_generated|divider|divider|StageOut[21]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[21]~17_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|StageOut[15]~16_combout\ & ( (\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\inst3|Mod0|auto_generated|divider|divider|op_5~9_sumout\) ) ) # ( !\inst3|Mod0|auto_generated|divider|divider|StageOut[15]~16_combout\ & ( (\inst3|Mod0|auto_generated|divider|divider|op_5~9_sumout\ & 
-- !\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[15]~16_combout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[21]~17_combout\);

-- Location: LABCELL_X18_Y4_N24
\inst3|Mod0|auto_generated|divider|divider|StageOut[20]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[20]~12_combout\ = ( \inst11|y\(5) & ( (\inst3|Mod0|auto_generated|divider|divider|op_5~5_sumout\) # (\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\inst11|y\(5) & ( 
-- (!\inst3|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & \inst3|Mod0|auto_generated|divider|divider|op_5~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \inst11|ALT_INV_y\(5),
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[20]~12_combout\);

-- Location: LABCELL_X18_Y2_N0
\inst3|Mod0|auto_generated|divider|divider|op_7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_7~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_7~14_cout\);

-- Location: LABCELL_X18_Y2_N3
\inst3|Mod0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( \inst11|y\(3) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_7~14_cout\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_7~6\ = CARRY(( \inst11|y\(3) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_7~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(3),
	cin => \inst3|Mod0|auto_generated|divider|divider|op_7~14_cout\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X18_Y2_N6
\inst3|Mod0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst11|y\(4))) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_7~6\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst11|y\(4))) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst11|ALT_INV_y\(4),
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_7~6\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X18_Y2_N9
\inst3|Mod0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\inst3|Mod0|auto_generated|divider|divider|op_6~9_sumout\)) # (\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\inst3|Mod0|auto_generated|divider|divider|StageOut[20]~12_combout\))) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_7~18\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\inst3|Mod0|auto_generated|divider|divider|op_6~9_sumout\)) # (\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\inst3|Mod0|auto_generated|divider|divider|StageOut[20]~12_combout\))) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[20]~12_combout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_7~18\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X18_Y2_N12
\inst3|Mod0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_6~13_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[21]~17_combout\)) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_7~22\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_6~13_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[21]~17_combout\)) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~17_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_7~22\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X18_Y2_N15
\inst3|Mod0|auto_generated|divider|divider|op_7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_7~10_cout\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst3|Mod0|auto_generated|divider|divider|op_6~17_sumout\)))) # (\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst3|Mod0|auto_generated|divider|divider|StageOut[22]~23_combout\)) # (\inst3|Mod0|auto_generated|divider|divider|StageOut[22]~19_combout\))) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~19_combout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~23_combout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_7~26\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_7~10_cout\);

-- Location: LABCELL_X18_Y2_N18
\inst3|Mod0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_7~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod0|auto_generated|divider|divider|op_7~10_cout\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X18_Y2_N51
\inst3|Mod0|auto_generated|divider|divider|StageOut[26]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[26]~13_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|op_6~9_sumout\ & ( (!\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[20]~12_combout\) ) ) # ( !\inst3|Mod0|auto_generated|divider|divider|op_6~9_sumout\ & ( (\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[20]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[20]~12_combout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[26]~13_combout\);

-- Location: LABCELL_X18_Y2_N48
\inst3|Mod0|auto_generated|divider|divider|StageOut[25]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[25]~8_combout\ = ( \inst11|y\(4) & ( (\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # (\inst3|Mod0|auto_generated|divider|divider|op_6~5_sumout\) ) ) # ( !\inst11|y\(4) & ( 
-- (\inst3|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & !\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst11|ALT_INV_y\(4),
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[25]~8_combout\);

-- Location: LABCELL_X17_Y2_N30
\inst3|Mod0|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_8~18_cout\);

-- Location: LABCELL_X17_Y2_N33
\inst3|Mod0|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( \inst11|y[2]~6_combout\ ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_8~18_cout\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_8~6\ = CARRY(( \inst11|y[2]~6_combout\ ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y[2]~6_combout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_8~18_cout\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X17_Y2_N36
\inst3|Mod0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst11|y\(3))) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_8~6\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst11|y\(3))) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(3),
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_8~6\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X17_Y2_N39
\inst3|Mod0|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_7~17_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[25]~8_combout\)) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_8~10\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_7~17_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[25]~8_combout\)) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_8~10\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X17_Y2_N42
\inst3|Mod0|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[26]~13_combout\)) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_8~22\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_8~26\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[26]~13_combout\)) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~13_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_8~22\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X18_Y4_N15
\inst3|Mod0|auto_generated|divider|divider|StageOut[27]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[27]~15_combout\ = ( !\inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst3|Mod0|auto_generated|divider|divider|op_6~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datae => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[27]~15_combout\);

-- Location: LABCELL_X18_Y2_N57
\inst3|Mod0|auto_generated|divider|divider|StageOut[27]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[27]~18_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst3|Mod0|auto_generated|divider|divider|StageOut[21]~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~17_combout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[27]~18_combout\);

-- Location: LABCELL_X17_Y2_N45
\inst3|Mod0|auto_generated|divider|divider|op_8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_8~14_cout\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\inst3|Mod0|auto_generated|divider|divider|op_7~25_sumout\)) # (\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst3|Mod0|auto_generated|divider|divider|StageOut[27]~18_combout\) # (\inst3|Mod0|auto_generated|divider|divider|StageOut[27]~15_combout\)))) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~18_combout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_8~26\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_8~14_cout\);

-- Location: LABCELL_X17_Y2_N48
\inst3|Mod0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_8~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod0|auto_generated|divider|divider|op_8~14_cout\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X17_Y2_N3
\inst3|Mod0|auto_generated|divider|divider|StageOut[32]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|op_7~21_sumout\ & ( !\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\);

-- Location: LABCELL_X17_Y2_N0
\inst3|Mod0|auto_generated|divider|divider|StageOut[32]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[32]~14_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|StageOut[26]~13_combout\ & ( \inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~13_combout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[32]~14_combout\);

-- Location: LABCELL_X17_Y2_N57
\inst3|Mod0|auto_generated|divider|divider|StageOut[31]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[31]~9_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|StageOut[25]~8_combout\ & ( (\inst3|Mod0|auto_generated|divider|divider|op_7~17_sumout\) # 
-- (\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\inst3|Mod0|auto_generated|divider|divider|StageOut[25]~8_combout\ & ( (!\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- \inst3|Mod0|auto_generated|divider|divider|op_7~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[31]~9_combout\);

-- Location: LABCELL_X17_Y4_N33
\inst3|Mod0|auto_generated|divider|divider|StageOut[30]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[30]~4_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|op_7~5_sumout\ & ( (!\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\) # (\inst11|y\(3)) ) ) # ( 
-- !\inst3|Mod0|auto_generated|divider|divider|op_7~5_sumout\ & ( (\inst3|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & \inst11|y\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst11|ALT_INV_y\(3),
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[30]~4_combout\);

-- Location: LABCELL_X17_Y2_N6
\inst3|Mod0|auto_generated|divider|divider|op_9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_9~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_9~22_cout\);

-- Location: LABCELL_X17_Y2_N9
\inst3|Mod0|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( \inst11|y[1]~2_combout\ ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_9~22_cout\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_9~6\ = CARRY(( \inst11|y[1]~2_combout\ ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y[1]~2_combout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_9~22_cout\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_9~6\);

-- Location: LABCELL_X17_Y2_N12
\inst3|Mod0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst3|Mod0|auto_generated|divider|divider|op_8~5_sumout\)) # (\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\inst11|y[2]~6_combout\))) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_9~6\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst3|Mod0|auto_generated|divider|divider|op_8~5_sumout\)) # (\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\inst11|y[2]~6_combout\))) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \inst11|ALT_INV_y[2]~6_combout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_9~6\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X17_Y2_N15
\inst3|Mod0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_8~9_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[30]~4_combout\)) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_9~10\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_8~9_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[30]~4_combout\)) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~4_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_9~10\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X17_Y2_N18
\inst3|Mod0|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_8~21_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[31]~9_combout\)) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_9~14\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_8~21_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[31]~9_combout\)) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~9_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_9~14\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X17_Y2_N21
\inst3|Mod0|auto_generated|divider|divider|op_9~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_9~18_cout\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst3|Mod0|auto_generated|divider|divider|op_8~25_sumout\)) # (\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst3|Mod0|auto_generated|divider|divider|StageOut[32]~14_combout\) # (\inst3|Mod0|auto_generated|divider|divider|StageOut[32]~11_combout\)))) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~11_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~14_combout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_9~26\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_9~18_cout\);

-- Location: LABCELL_X17_Y2_N24
\inst3|Mod0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_9~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod0|auto_generated|divider|divider|op_9~18_cout\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X16_Y2_N57
\inst3|Mod0|auto_generated|divider|divider|StageOut[36]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|StageOut[30]~4_combout\ & ( (\inst3|Mod0|auto_generated|divider|divider|op_8~9_sumout\) # 
-- (\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\inst3|Mod0|auto_generated|divider|divider|StageOut[30]~4_combout\ & ( (!\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- \inst3|Mod0|auto_generated|divider|divider|op_8~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~4_combout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\);

-- Location: LABCELL_X17_Y2_N54
\inst3|Mod0|auto_generated|divider|divider|StageOut[35]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[35]~2_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst11|y[2]~6_combout\ ) ) # ( !\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \inst3|Mod0|auto_generated|divider|divider|op_8~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y[2]~6_combout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[35]~2_combout\);

-- Location: LABCELL_X16_Y2_N24
\inst3|Mod0|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X16_Y2_N27
\inst3|Mod0|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( !\inst11|y\(0) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_10~26_cout\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_10~6\ = CARRY(( !\inst11|y\(0) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y\(0),
	cin => \inst3|Mod0|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_10~6\);

-- Location: LABCELL_X16_Y2_N30
\inst3|Mod0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_9~5_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst11|y[1]~2_combout\)) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_10~6\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_9~5_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst11|y[1]~2_combout\)) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst11|ALT_INV_y[1]~2_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_10~6\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X16_Y2_N33
\inst3|Mod0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_9~9_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[35]~2_combout\)) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_10~10\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_9~9_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[35]~2_combout\)) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~2_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_10~10\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X16_Y2_N36
\inst3|Mod0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst3|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\)) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_10~14\ ))
-- \inst3|Mod0|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst3|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\)) ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~5_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_10~14\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X16_Y2_N48
\inst3|Mod0|auto_generated|divider|divider|StageOut[37]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[37]~7_combout\ = (\inst3|Mod0|auto_generated|divider|divider|op_8~21_sumout\ & !\inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[37]~7_combout\);

-- Location: LABCELL_X16_Y2_N6
\inst3|Mod0|auto_generated|divider|divider|StageOut[37]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[37]~10_combout\ = (\inst3|Mod0|auto_generated|divider|divider|StageOut[31]~9_combout\ & \inst3|Mod0|auto_generated|divider|divider|op_8~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~9_combout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[37]~10_combout\);

-- Location: LABCELL_X16_Y2_N39
\inst3|Mod0|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( (!\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst3|Mod0|auto_generated|divider|divider|op_9~25_sumout\)) # (\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst3|Mod0|auto_generated|divider|divider|StageOut[37]~10_combout\) # (\inst3|Mod0|auto_generated|divider|divider|StageOut[37]~7_combout\)))) ) + ( VCC ) + ( \inst3|Mod0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~7_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~10_combout\,
	cin => \inst3|Mod0|auto_generated|divider|divider|op_10~18\,
	cout => \inst3|Mod0|auto_generated|divider|divider|op_10~22_cout\);

-- Location: LABCELL_X16_Y2_N42
\inst3|Mod0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Mod0|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod0|auto_generated|divider|divider|op_10~22_cout\,
	sumout => \inst3|Mod0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X16_Y2_N51
\inst3|Mod0|auto_generated|divider|divider|StageOut[48]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[48]~6_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\inst3|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst3|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\)) ) ) # ( 
-- !\inst3|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst3|Mod0|auto_generated|divider|divider|op_10~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~5_combout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[48]~6_combout\);

-- Location: FF_X16_Y2_N53
\inst3|seg0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst3|Mod0|auto_generated|divider|divider|StageOut[48]~6_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|seg0\(3));

-- Location: LABCELL_X16_Y2_N15
\inst3|Mod0|auto_generated|divider|divider|StageOut[46]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[46]~1_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\inst3|Mod0|auto_generated|divider|divider|op_9~5_sumout\))) # (\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst11|y[1]~2_combout\)) ) ) # ( !\inst3|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \inst3|Mod0|auto_generated|divider|divider|op_10~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y[1]~2_combout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[46]~1_combout\);

-- Location: FF_X16_Y2_N17
\inst3|seg0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst3|Mod0|auto_generated|divider|divider|StageOut[46]~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|seg0\(1));

-- Location: LABCELL_X16_Y2_N54
\inst3|Mod0|auto_generated|divider|divider|StageOut[47]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[47]~3_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|op_10~13_sumout\ & ( (!\inst3|Mod0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((!\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst3|Mod0|auto_generated|divider|divider|op_9~9_sumout\)) # (\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\inst3|Mod0|auto_generated|divider|divider|StageOut[35]~2_combout\)))) ) ) # ( !\inst3|Mod0|auto_generated|divider|divider|op_10~13_sumout\ & ( (\inst3|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((!\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst3|Mod0|auto_generated|divider|divider|op_9~9_sumout\)) # (\inst3|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\inst3|Mod0|auto_generated|divider|divider|StageOut[35]~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datad => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[35]~2_combout\,
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[47]~3_combout\);

-- Location: FF_X16_Y2_N56
\inst3|seg0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst3|Mod0|auto_generated|divider|divider|StageOut[47]~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|seg0\(2));

-- Location: LABCELL_X16_Y2_N12
\inst3|Mod0|auto_generated|divider|divider|StageOut[45]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod0|auto_generated|divider|divider|StageOut[45]~0_combout\ = ( \inst3|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( !\inst11|y\(0) ) ) # ( !\inst3|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \inst3|Mod0|auto_generated|divider|divider|op_10~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	datad => \inst11|ALT_INV_y\(0),
	dataf => \inst3|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst3|Mod0|auto_generated|divider|divider|StageOut[45]~0_combout\);

-- Location: FF_X16_Y2_N14
\inst3|seg0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst3|Mod0|auto_generated|divider|divider|StageOut[45]~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|seg0\(0));

-- Location: LABCELL_X19_Y4_N39
\inst8|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|WideOr0~0_combout\ = ( \inst3|seg0\(2) & ( \inst3|seg0\(0) & ( \inst3|seg0\(3) ) ) ) # ( !\inst3|seg0\(2) & ( \inst3|seg0\(0) & ( !\inst3|seg0\(3) $ (\inst3|seg0\(1)) ) ) ) # ( \inst3|seg0\(2) & ( !\inst3|seg0\(0) & ( (!\inst3|seg0\(1)) # 
-- (\inst3|seg0\(3)) ) ) ) # ( !\inst3|seg0\(2) & ( !\inst3|seg0\(0) & ( (\inst3|seg0\(3) & \inst3|seg0\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001111000011110000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_seg0\(3),
	datac => \inst3|ALT_INV_seg0\(1),
	datae => \inst3|ALT_INV_seg0\(2),
	dataf => \inst3|ALT_INV_seg0\(0),
	combout => \inst8|WideOr0~0_combout\);

-- Location: LABCELL_X19_Y4_N6
\inst8|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|WideOr1~0_combout\ = ( \inst3|seg0\(0) & ( (!\inst3|seg0\(1) & (\inst3|seg0\(2))) # (\inst3|seg0\(1) & ((\inst3|seg0\(3)))) ) ) # ( !\inst3|seg0\(0) & ( (!\inst3|seg0\(2) & (\inst3|seg0\(1) & \inst3|seg0\(3))) # (\inst3|seg0\(2) & 
-- ((\inst3|seg0\(3)) # (\inst3|seg0\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_seg0\(2),
	datab => \inst3|ALT_INV_seg0\(1),
	datac => \inst3|ALT_INV_seg0\(3),
	dataf => \inst3|ALT_INV_seg0\(0),
	combout => \inst8|WideOr1~0_combout\);

-- Location: LABCELL_X19_Y4_N9
\inst8|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|WideOr2~0_combout\ = ( \inst3|seg0\(0) & ( (\inst3|seg0\(3) & ((\inst3|seg0\(1)) # (\inst3|seg0\(2)))) ) ) # ( !\inst3|seg0\(0) & ( (!\inst3|seg0\(2) & (\inst3|seg0\(1))) # (\inst3|seg0\(2) & ((\inst3|seg0\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_seg0\(2),
	datab => \inst3|ALT_INV_seg0\(1),
	datac => \inst3|ALT_INV_seg0\(3),
	dataf => \inst3|ALT_INV_seg0\(0),
	combout => \inst8|WideOr2~0_combout\);

-- Location: LABCELL_X19_Y4_N48
\inst8|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|WideOr3~0_combout\ = ( \inst3|seg0\(0) & ( (!\inst3|seg0\(2) & (!\inst3|seg0\(1) $ (\inst3|seg0\(3)))) # (\inst3|seg0\(2) & ((\inst3|seg0\(3)) # (\inst3|seg0\(1)))) ) ) # ( !\inst3|seg0\(0) & ( (!\inst3|seg0\(1) & (\inst3|seg0\(2))) # 
-- (\inst3|seg0\(1) & ((\inst3|seg0\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011110010111100101111001011110010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_seg0\(2),
	datab => \inst3|ALT_INV_seg0\(1),
	datac => \inst3|ALT_INV_seg0\(3),
	dataf => \inst3|ALT_INV_seg0\(0),
	combout => \inst8|WideOr3~0_combout\);

-- Location: LABCELL_X19_Y4_N51
\inst8|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|WideOr4~0_combout\ = ( \inst3|seg0\(0) ) # ( !\inst3|seg0\(0) & ( (!\inst3|seg0\(1) & (\inst3|seg0\(2))) # (\inst3|seg0\(1) & ((\inst3|seg0\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_seg0\(2),
	datab => \inst3|ALT_INV_seg0\(1),
	datac => \inst3|ALT_INV_seg0\(3),
	dataf => \inst3|ALT_INV_seg0\(0),
	combout => \inst8|WideOr4~0_combout\);

-- Location: LABCELL_X19_Y4_N57
\inst8|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|WideOr5~0_combout\ = ( \inst3|seg0\(0) & ( (!\inst3|seg0\(2) $ (\inst3|seg0\(3))) # (\inst3|seg0\(1)) ) ) # ( !\inst3|seg0\(0) & ( (!\inst3|seg0\(2) & ((\inst3|seg0\(1)))) # (\inst3|seg0\(2) & (\inst3|seg0\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111110100101111111111010010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_seg0\(2),
	datac => \inst3|ALT_INV_seg0\(3),
	datad => \inst3|ALT_INV_seg0\(1),
	dataf => \inst3|ALT_INV_seg0\(0),
	combout => \inst8|WideOr5~0_combout\);

-- Location: LABCELL_X19_Y4_N0
\inst8|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst8|WideOr6~0_combout\ = ( \inst3|seg0\(2) & ( \inst3|seg0\(0) & ( (!\inst3|seg0\(1) & !\inst3|seg0\(3)) ) ) ) # ( !\inst3|seg0\(2) & ( \inst3|seg0\(0) & ( !\inst3|seg0\(1) $ (!\inst3|seg0\(3)) ) ) ) # ( \inst3|seg0\(2) & ( !\inst3|seg0\(0) & ( 
-- !\inst3|seg0\(3) ) ) ) # ( !\inst3|seg0\(2) & ( !\inst3|seg0\(0) & ( !\inst3|seg0\(1) $ (!\inst3|seg0\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100111111110000000000110011110011001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_seg0\(1),
	datad => \inst3|ALT_INV_seg0\(3),
	datae => \inst3|ALT_INV_seg0\(2),
	dataf => \inst3|ALT_INV_seg0\(0),
	combout => \inst8|WideOr6~0_combout\);

-- Location: LABCELL_X19_Y3_N30
\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ = SUM(( \inst11|y\(6) ) + ( !VCC ) + ( !VCC ))
-- \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ = CARRY(( \inst11|y\(6) ) + ( !VCC ) + ( !VCC ))
-- \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_y\(6),
	cin => GND,
	sharein => GND,
	sumout => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	shareout => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\);

-- Location: LABCELL_X19_Y3_N33
\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ = SUM(( \inst11|y\(7) ) + ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ = CARRY(( \inst11|y\(7) ) + ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y\(7),
	cin => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	sharein => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\,
	sumout => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	shareout => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\);

-- Location: LABCELL_X19_Y3_N36
\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ = SUM(( !\inst11|y\(8) ) + ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ 
-- ))
-- \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ = CARRY(( !\inst11|y\(8) ) + ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ = SHARE(\inst11|y\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(8),
	cin => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	sharein => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\,
	sumout => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\,
	shareout => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\);

-- Location: LABCELL_X19_Y3_N39
\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ = SUM(( \inst11|y\(9) ) + ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ ) + ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ 
-- ))
-- \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ = CARRY(( \inst11|y\(9) ) + ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ ) + ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ ))
-- \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_y\(9),
	cin => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\,
	sharein => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\,
	sumout => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\,
	shareout => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\);

-- Location: LABCELL_X19_Y3_N42
\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ = SUM(( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ ) + ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\,
	sharein => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\,
	sumout => \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\);

-- Location: LABCELL_X19_Y3_N57
\inst3|Div0|auto_generated|divider|divider|StageOut[18]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[18]~22_combout\ = ( !\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[18]~22_combout\);

-- Location: LABCELL_X19_Y3_N51
\inst3|Div0|auto_generated|divider|divider|StageOut[18]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[18]~23_combout\ = (\inst11|y\(9) & \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_y\(9),
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[18]~23_combout\);

-- Location: LABCELL_X19_Y3_N54
\inst3|Div0|auto_generated|divider|divider|StageOut[16]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\ = (!\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\);

-- Location: LABCELL_X19_Y3_N27
\inst3|Div0|auto_generated|divider|divider|StageOut[16]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[16]~18_combout\ = ( \inst11|y\(7) & ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \inst11|ALT_INV_y\(7),
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[16]~18_combout\);

-- Location: LABCELL_X19_Y3_N0
\inst3|Div0|auto_generated|divider|divider|op_5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_5~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Div0|auto_generated|divider|divider|op_5~22_cout\);

-- Location: LABCELL_X19_Y3_N3
\inst3|Div0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \inst11|y\(5) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_5~22_cout\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_5~6\ = CARRY(( \inst11|y\(5) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_5~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y\(5),
	cin => \inst3|Div0|auto_generated|divider|divider|op_5~22_cout\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X19_Y3_N6
\inst3|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\)) # 
-- (\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst11|y\(6)))) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_5~6\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\)) # 
-- (\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst11|y\(6)))) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	datac => \inst11|ALT_INV_y\(6),
	cin => \inst3|Div0|auto_generated|divider|divider|op_5~6\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X19_Y3_N9
\inst3|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (\inst3|Div0|auto_generated|divider|divider|StageOut[16]~18_combout\) # (\inst3|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\) ) + ( VCC ) + ( 
-- \inst3|Div0|auto_generated|divider|divider|op_5~10\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (\inst3|Div0|auto_generated|divider|divider|StageOut[16]~18_combout\) # (\inst3|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\) ) + ( VCC ) + ( 
-- \inst3|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~17_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~18_combout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X19_Y3_N12
\inst3|Div0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\))) # 
-- (\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\inst11|y\(8))) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\))) # 
-- (\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\inst11|y\(8))) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(8),
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X19_Y3_N15
\inst3|Div0|auto_generated|divider|divider|op_5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_5~18_cout\ = CARRY(( (\inst3|Div0|auto_generated|divider|divider|StageOut[18]~23_combout\) # (\inst3|Div0|auto_generated|divider|divider|StageOut[18]~22_combout\) ) + ( VCC ) + ( 
-- \inst3|Div0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~22_combout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~23_combout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_5~26\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_5~18_cout\);

-- Location: LABCELL_X19_Y3_N18
\inst3|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_5~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Div0|auto_generated|divider|divider|op_5~18_cout\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X19_Y5_N30
\inst3|Mod1|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( !\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst3|Mod1|auto_generated|divider|divider|op_5~6\ = CARRY(( !\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst3|Mod1|auto_generated|divider|divider|op_5~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_5~6\,
	shareout => \inst3|Mod1|auto_generated|divider|divider|op_5~7\);

-- Location: LABCELL_X19_Y5_N33
\inst3|Mod1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( !\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) + ( \inst3|Mod1|auto_generated|divider|divider|op_5~7\ ) + ( 
-- \inst3|Mod1|auto_generated|divider|divider|op_5~6\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_5~10\ = CARRY(( !\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) + ( \inst3|Mod1|auto_generated|divider|divider|op_5~7\ ) + ( \inst3|Mod1|auto_generated|divider|divider|op_5~6\ 
-- ))
-- \inst3|Mod1|auto_generated|divider|divider|op_5~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_5~6\,
	sharein => \inst3|Mod1|auto_generated|divider|divider|op_5~7\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_5~10\,
	shareout => \inst3|Mod1|auto_generated|divider|divider|op_5~11\);

-- Location: LABCELL_X19_Y5_N36
\inst3|Mod1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_5~11\ ) + ( \inst3|Mod1|auto_generated|divider|divider|op_5~10\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_5~14\ = CARRY(( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_5~11\ ) + ( \inst3|Mod1|auto_generated|divider|divider|op_5~10\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_5~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod1|auto_generated|divider|divider|op_5~10\,
	sharein => \inst3|Mod1|auto_generated|divider|divider|op_5~11\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_5~14\,
	shareout => \inst3|Mod1|auto_generated|divider|divider|op_5~15\);

-- Location: LABCELL_X19_Y5_N39
\inst3|Mod1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_5~15\ ) + ( \inst3|Mod1|auto_generated|divider|divider|op_5~14\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_5~18\ = CARRY(( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_5~15\ ) + ( \inst3|Mod1|auto_generated|divider|divider|op_5~14\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_5~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod1|auto_generated|divider|divider|op_5~14\,
	sharein => \inst3|Mod1|auto_generated|divider|divider|op_5~15\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_5~18\,
	shareout => \inst3|Mod1|auto_generated|divider|divider|op_5~19\);

-- Location: LABCELL_X19_Y5_N42
\inst3|Mod1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_5~19\ ) + ( \inst3|Mod1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod1|auto_generated|divider|divider|op_5~18\,
	sharein => \inst3|Mod1|auto_generated|divider|divider|op_5~19\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X19_Y5_N6
\inst3|Mod1|auto_generated|divider|divider|StageOut[21]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[21]~18_combout\ = (\inst3|Mod1|auto_generated|divider|divider|op_5~9_sumout\ & !\inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[21]~18_combout\);

-- Location: LABCELL_X19_Y5_N51
\inst3|Mod1|auto_generated|divider|divider|StageOut[21]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[21]~19_combout\ = ( !\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[21]~19_combout\);

-- Location: LABCELL_X19_Y3_N48
\inst3|Div0|auto_generated|divider|divider|StageOut[17]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\ = ( !\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LABCELL_X18_Y3_N24
\inst3|Div0|auto_generated|divider|divider|StageOut[17]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[17]~20_combout\ = ( \inst11|y\(8) & ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \inst11|ALT_INV_y\(8),
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[17]~20_combout\);

-- Location: LABCELL_X18_Y3_N54
\inst3|Div0|auto_generated|divider|divider|StageOut[16]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[16]~13_combout\ = ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ & ( (!\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) # (\inst11|y\(7)) ) ) 
-- # ( !\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ & ( (\inst11|y\(7) & \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(7),
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[16]~13_combout\);

-- Location: LABCELL_X18_Y4_N9
\inst3|Div0|auto_generated|divider|divider|StageOut[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\ = ( \inst11|y\(6) & ( (\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) # (\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\) ) ) # 
-- ( !\inst11|y\(6) & ( (\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ & !\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \inst11|ALT_INV_y\(6),
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\);

-- Location: LABCELL_X18_Y3_N0
\inst3|Div0|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Div0|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X18_Y3_N3
\inst3|Div0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \inst11|y\(4) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_6~26_cout\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_6~6\ = CARRY(( \inst11|y\(4) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst11|ALT_INV_y\(4),
	cin => \inst3|Div0|auto_generated|divider|divider|op_6~26_cout\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X18_Y3_N6
\inst3|Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst11|y\(5))) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_6~6\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst11|y\(5))) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst11|ALT_INV_y\(5),
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_6~6\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X18_Y3_N9
\inst3|Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_5~9_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\)) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_6~10\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_5~9_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\)) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~9_combout\,
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X18_Y3_N12
\inst3|Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[16]~13_combout\)) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_6~14\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_5~13_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[16]~13_combout\)) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~13_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X18_Y3_N15
\inst3|Div0|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst3|Div0|auto_generated|divider|divider|op_5~25_sumout\)) # (\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst3|Div0|auto_generated|divider|divider|StageOut[17]~20_combout\) # (\inst3|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\)))) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~20_combout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_6~18\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X18_Y3_N18
\inst3|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Div0|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X18_Y5_N12
\inst3|Mod1|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X18_Y5_N15
\inst3|Mod1|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( !\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_6~26_cout\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_6~6\ = CARRY(( !\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_6~26_cout\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X18_Y5_N18
\inst3|Mod1|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_6~6\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_6~6\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X18_Y5_N21
\inst3|Mod1|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (\inst3|Mod1|auto_generated|divider|divider|StageOut[21]~19_combout\) # (\inst3|Mod1|auto_generated|divider|divider|StageOut[21]~18_combout\) ) + ( VCC ) + ( 
-- \inst3|Mod1|auto_generated|divider|divider|op_6~10\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_6~14\ = CARRY(( (\inst3|Mod1|auto_generated|divider|divider|StageOut[21]~19_combout\) # (\inst3|Mod1|auto_generated|divider|divider|StageOut[21]~18_combout\) ) + ( VCC ) + ( 
-- \inst3|Mod1|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~18_combout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~19_combout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_6~10\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X18_Y5_N24
\inst3|Mod1|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & \inst3|Mod1|auto_generated|divider|divider|op_5~13_sumout\) ) + ( GND ) + ( 
-- \inst3|Mod1|auto_generated|divider|divider|op_6~14\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & \inst3|Mod1|auto_generated|divider|divider|op_5~13_sumout\) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_6~14\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X18_Y5_N27
\inst3|Mod1|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & \inst3|Mod1|auto_generated|divider|divider|op_5~17_sumout\) ) + ( VCC ) + ( 
-- \inst3|Mod1|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_6~18\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X18_Y5_N30
\inst3|Mod1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod1|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X19_Y4_N27
\inst3|Mod1|auto_generated|divider|divider|StageOut[21]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[21]~16_combout\ = ( \inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( (\inst3|Mod1|auto_generated|divider|divider|op_5~9_sumout\ & 
-- !\inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( (\inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\inst3|Mod1|auto_generated|divider|divider|op_5~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[21]~16_combout\);

-- Location: LABCELL_X19_Y5_N15
\inst3|Mod1|auto_generated|divider|divider|StageOut[20]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[20]~12_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|op_5~5_sumout\ & ( (!\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (!\inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\inst3|Mod1|auto_generated|divider|divider|op_5~5_sumout\ & ( (!\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & \inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[20]~12_combout\);

-- Location: LABCELL_X19_Y3_N24
\inst3|Div0|auto_generated|divider|divider|StageOut[22]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[22]~12_combout\ = ( \inst3|Div0|auto_generated|divider|divider|op_5~13_sumout\ & ( !\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[22]~12_combout\);

-- Location: LABCELL_X18_Y3_N27
\inst3|Div0|auto_generated|divider|divider|StageOut[22]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[22]~14_combout\ = ( \inst3|Div0|auto_generated|divider|divider|StageOut[16]~13_combout\ & ( \inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~13_combout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[22]~14_combout\);

-- Location: LABCELL_X18_Y4_N48
\inst3|Div0|auto_generated|divider|divider|StageOut[21]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[21]~10_combout\ = ( \inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst3|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\ ) ) # ( 
-- !\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst3|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\ & ( \inst3|Div0|auto_generated|divider|divider|op_5~9_sumout\ ) ) ) # ( 
-- !\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\inst3|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\ & ( \inst3|Div0|auto_generated|divider|divider|op_5~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datae => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~9_combout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[21]~10_combout\);

-- Location: MLABCELL_X21_Y3_N12
\inst3|Div0|auto_generated|divider|divider|StageOut[20]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\ = ( \inst11|y\(5) & ( (\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\) # (\inst3|Div0|auto_generated|divider|divider|op_5~5_sumout\) ) ) # ( !\inst11|y\(5) & ( 
-- (\inst3|Div0|auto_generated|divider|divider|op_5~5_sumout\ & !\inst3|Div0|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst11|ALT_INV_y\(5),
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\);

-- Location: LABCELL_X18_Y3_N30
\inst3|Div0|auto_generated|divider|divider|op_7~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_7~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Div0|auto_generated|divider|divider|op_7~26_cout\);

-- Location: LABCELL_X18_Y3_N33
\inst3|Div0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( \inst11|y\(3) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_7~26_cout\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_7~22\ = CARRY(( \inst11|y\(3) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_7~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y\(3),
	cin => \inst3|Div0|auto_generated|divider|divider|op_7~26_cout\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X18_Y3_N36
\inst3|Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_6~5_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst11|y\(4))) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_7~22\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_6~5_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst11|y\(4))) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst11|ALT_INV_y\(4),
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_7~22\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X18_Y3_N39
\inst3|Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\)) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_7~10\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\)) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~5_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_7~10\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X18_Y3_N42
\inst3|Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_6~13_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[21]~10_combout\)) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_7~14\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_6~13_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[21]~10_combout\)) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_7~14\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X18_Y3_N45
\inst3|Div0|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst3|Div0|auto_generated|divider|divider|op_6~17_sumout\)))) # (\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst3|Div0|auto_generated|divider|divider|StageOut[22]~14_combout\)) # (\inst3|Div0|auto_generated|divider|divider|StageOut[22]~12_combout\))) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\,
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~14_combout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_7~18\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X18_Y3_N48
\inst3|Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Div0|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X18_Y5_N36
\inst3|Mod1|auto_generated|divider|divider|op_7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_7~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_7~14_cout\);

-- Location: LABCELL_X18_Y5_N39
\inst3|Mod1|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( !\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_7~14_cout\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_7~6\ = CARRY(( !\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_7~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_7~14_cout\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X18_Y5_N42
\inst3|Mod1|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_6~5_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_7~6\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_6~5_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_7~6\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X18_Y5_N45
\inst3|Mod1|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst3|Mod1|auto_generated|divider|divider|op_6~9_sumout\)) # (\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\inst3|Mod1|auto_generated|divider|divider|StageOut[20]~12_combout\))) ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_7~18\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst3|Mod1|auto_generated|divider|divider|op_6~9_sumout\)) # (\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\inst3|Mod1|auto_generated|divider|divider|StageOut[20]~12_combout\))) ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[20]~12_combout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_7~18\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X18_Y5_N48
\inst3|Mod1|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_6~13_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[21]~16_combout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_7~22\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_6~13_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[21]~16_combout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~16_combout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_7~22\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X18_Y5_N51
\inst3|Mod1|auto_generated|divider|divider|op_7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_7~10_cout\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst3|Mod1|auto_generated|divider|divider|op_6~17_sumout\)))) # (\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (\inst3|Mod1|auto_generated|divider|divider|op_5~13_sumout\ & (!\inst3|Mod1|auto_generated|divider|divider|op_5~1_sumout\))) ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_7~26\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_7~10_cout\);

-- Location: LABCELL_X18_Y5_N54
\inst3|Mod1|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_7~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod1|auto_generated|divider|divider|op_7~10_cout\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X18_Y5_N6
\inst3|Mod1|auto_generated|divider|divider|StageOut[27]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[27]~15_combout\ = ( !\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst3|Mod1|auto_generated|divider|divider|op_6~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[27]~15_combout\);

-- Location: LABCELL_X19_Y5_N3
\inst3|Mod1|auto_generated|divider|divider|StageOut[27]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[27]~17_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|StageOut[21]~16_combout\ & ( \inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~16_combout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[27]~17_combout\);

-- Location: LABCELL_X19_Y5_N24
\inst3|Mod1|auto_generated|divider|divider|StageOut[26]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[26]~13_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|StageOut[20]~12_combout\ & ( (\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\inst3|Mod1|auto_generated|divider|divider|op_6~9_sumout\) ) ) # ( !\inst3|Mod1|auto_generated|divider|divider|StageOut[20]~12_combout\ & ( (\inst3|Mod1|auto_generated|divider|divider|op_6~9_sumout\ & 
-- !\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[20]~12_combout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[26]~13_combout\);

-- Location: LABCELL_X18_Y5_N0
\inst3|Mod1|auto_generated|divider|divider|StageOut[25]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[25]~8_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( !\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- !\inst3|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst3|Mod1|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[25]~8_combout\);

-- Location: LABCELL_X18_Y3_N57
\inst3|Div0|auto_generated|divider|divider|StageOut[27]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[27]~8_combout\ = (\inst3|Div0|auto_generated|divider|divider|op_6~13_sumout\ & !\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[27]~8_combout\);

-- Location: LABCELL_X18_Y4_N36
\inst3|Div0|auto_generated|divider|divider|StageOut[27]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[27]~11_combout\ = (\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & \inst3|Div0|auto_generated|divider|divider|StageOut[21]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[27]~11_combout\);

-- Location: LABCELL_X17_Y3_N57
\inst3|Div0|auto_generated|divider|divider|StageOut[26]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[26]~6_combout\ = ( \inst3|Div0|auto_generated|divider|divider|op_6~9_sumout\ & ( (!\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\) ) ) # ( !\inst3|Div0|auto_generated|divider|divider|op_6~9_sumout\ & ( (\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- \inst3|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~5_combout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[26]~6_combout\);

-- Location: LABCELL_X18_Y4_N57
\inst3|Div0|auto_generated|divider|divider|StageOut[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\ = ( \inst11|y\(4) & ( (\inst3|Div0|auto_generated|divider|divider|op_6~5_sumout\) # (\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\) ) ) # ( !\inst11|y\(4) & ( 
-- (!\inst3|Div0|auto_generated|divider|divider|op_6~1_sumout\ & \inst3|Div0|auto_generated|divider|divider|op_6~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \inst11|ALT_INV_y\(4),
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\);

-- Location: LABCELL_X17_Y3_N30
\inst3|Div0|auto_generated|divider|divider|op_8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_8~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Div0|auto_generated|divider|divider|op_8~26_cout\);

-- Location: LABCELL_X17_Y3_N33
\inst3|Div0|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( \inst11|y[2]~6_combout\ ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_8~26_cout\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_8~22\ = CARRY(( \inst11|y[2]~6_combout\ ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_8~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y[2]~6_combout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_8~26_cout\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X17_Y3_N36
\inst3|Div0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_7~21_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst11|y\(3))) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_8~22\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_7~21_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst11|y\(3))) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst11|ALT_INV_y\(3),
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_8~22\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X17_Y3_N39
\inst3|Div0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_7~9_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\)) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_8~18\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_7~9_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\)) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~1_combout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_8~18\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X17_Y3_N42
\inst3|Div0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_7~13_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[26]~6_combout\)) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_8~10\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_7~13_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[26]~6_combout\)) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~6_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_8~10\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X17_Y3_N45
\inst3|Div0|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\inst3|Div0|auto_generated|divider|divider|op_7~17_sumout\)) # (\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst3|Div0|auto_generated|divider|divider|StageOut[27]~11_combout\) # (\inst3|Div0|auto_generated|divider|divider|StageOut[27]~8_combout\)))) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~8_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~11_combout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_8~14\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X17_Y3_N48
\inst3|Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Div0|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X17_Y5_N12
\inst3|Mod1|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_8~18_cout\);

-- Location: LABCELL_X17_Y5_N15
\inst3|Mod1|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( !\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_8~18_cout\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_8~6\ = CARRY(( !\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_8~18_cout\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X17_Y5_N18
\inst3|Mod1|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_7~5_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (!\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_8~6\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_7~5_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (!\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_8~6\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X17_Y5_N21
\inst3|Mod1|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_7~17_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[25]~8_combout\)) ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_8~10\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_7~17_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[25]~8_combout\)) ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_8~10\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X17_Y5_N24
\inst3|Mod1|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (!\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_7~21_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[26]~13_combout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_8~22\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_8~26\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_7~21_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[26]~13_combout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[26]~13_combout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_8~22\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X17_Y5_N27
\inst3|Mod1|auto_generated|divider|divider|op_8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_8~14_cout\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst3|Mod1|auto_generated|divider|divider|op_7~25_sumout\)))) # (\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ 
-- & (((\inst3|Mod1|auto_generated|divider|divider|StageOut[27]~17_combout\)) # (\inst3|Mod1|auto_generated|divider|divider|StageOut[27]~15_combout\))) ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[27]~15_combout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[27]~17_combout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_8~26\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_8~14_cout\);

-- Location: LABCELL_X17_Y5_N30
\inst3|Mod1|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_8~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod1|auto_generated|divider|divider|op_8~14_cout\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X17_Y5_N0
\inst3|Mod1|auto_generated|divider|divider|StageOut[37]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[37]~7_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|op_8~21_sumout\ & ( !\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[37]~7_combout\);

-- Location: LABCELL_X18_Y5_N3
\inst3|Mod1|auto_generated|divider|divider|StageOut[32]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[32]~11_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|op_7~21_sumout\ & ( !\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[32]~11_combout\);

-- Location: LABCELL_X19_Y5_N54
\inst3|Mod1|auto_generated|divider|divider|StageOut[32]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[32]~14_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|StageOut[26]~13_combout\ & ( \inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[26]~13_combout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[32]~14_combout\);

-- Location: LABCELL_X18_Y5_N9
\inst3|Mod1|auto_generated|divider|divider|StageOut[31]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[31]~9_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|op_7~17_sumout\ & ( (!\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[25]~8_combout\) ) ) # ( !\inst3|Mod1|auto_generated|divider|divider|op_7~17_sumout\ & ( (\inst3|Mod1|auto_generated|divider|divider|StageOut[25]~8_combout\ & 
-- \inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[31]~9_combout\);

-- Location: LABCELL_X19_Y5_N18
\inst3|Mod1|auto_generated|divider|divider|StageOut[30]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[30]~4_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|op_7~5_sumout\ & ( (!\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (!\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\inst3|Mod1|auto_generated|divider|divider|op_7~5_sumout\ & ( (\inst3|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & !\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[30]~4_combout\);

-- Location: LABCELL_X17_Y3_N3
\inst3|Div0|auto_generated|divider|divider|StageOut[32]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\ = ( \inst3|Div0|auto_generated|divider|divider|op_7~13_sumout\ & ( !\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\);

-- Location: LABCELL_X17_Y3_N0
\inst3|Div0|auto_generated|divider|divider|StageOut[32]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\ = ( \inst3|Div0|auto_generated|divider|divider|StageOut[26]~6_combout\ & ( \inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~6_combout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\);

-- Location: LABCELL_X18_Y4_N45
\inst3|Div0|auto_generated|divider|divider|StageOut[31]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[31]~2_combout\ = ( \inst3|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\ & ( (\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\inst3|Div0|auto_generated|divider|divider|op_7~9_sumout\) ) ) # ( !\inst3|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\ & ( (\inst3|Div0|auto_generated|divider|divider|op_7~9_sumout\ & 
-- !\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~1_combout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[31]~2_combout\);

-- Location: LABCELL_X17_Y4_N48
\inst3|Div0|auto_generated|divider|divider|StageOut[30]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\ = ( \inst11|y\(3) & ( (\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\inst3|Div0|auto_generated|divider|divider|op_7~21_sumout\) ) ) # ( !\inst11|y\(3) & ( 
-- (\inst3|Div0|auto_generated|divider|divider|op_7~21_sumout\ & !\inst3|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst11|ALT_INV_y\(3),
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\);

-- Location: LABCELL_X17_Y3_N6
\inst3|Div0|auto_generated|divider|divider|op_9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_9~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Div0|auto_generated|divider|divider|op_9~26_cout\);

-- Location: LABCELL_X17_Y3_N9
\inst3|Div0|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( \inst11|y[1]~2_combout\ ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_9~26_cout\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_9~22\ = CARRY(( \inst11|y[1]~2_combout\ ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|ALT_INV_y[1]~2_combout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_9~26_cout\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X17_Y3_N12
\inst3|Div0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_8~21_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst11|y[2]~6_combout\)) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_9~22\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_8~21_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst11|y[2]~6_combout\)) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \inst11|ALT_INV_y[2]~6_combout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_9~22\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X17_Y3_N15
\inst3|Div0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_8~17_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\)) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_9~18\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_8~17_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\)) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~15_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_9~18\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X17_Y3_N18
\inst3|Div0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_8~9_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[31]~2_combout\)) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_9~14\ ))
-- \inst3|Div0|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_8~9_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[31]~2_combout\)) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~2_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_9~14\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X17_Y3_N21
\inst3|Div0|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst3|Div0|auto_generated|divider|divider|op_8~13_sumout\)) # (\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst3|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\) # (\inst3|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\)))) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~4_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~7_combout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_9~10\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X17_Y3_N24
\inst3|Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Div0|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X17_Y5_N36
\inst3|Mod1|auto_generated|divider|divider|op_9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_9~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_9~22_cout\);

-- Location: LABCELL_X17_Y5_N39
\inst3|Mod1|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( !\inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_9~22_cout\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_9~6\ = CARRY(( !\inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_9~22_cout\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_9~6\);

-- Location: LABCELL_X17_Y5_N42
\inst3|Mod1|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_8~5_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (!\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_9~6\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_8~5_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (!\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_9~6\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X17_Y5_N45
\inst3|Mod1|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_8~9_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[30]~4_combout\)) ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_9~10\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_8~9_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[30]~4_combout\)) ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~4_combout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_9~10\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X17_Y5_N48
\inst3|Mod1|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_8~21_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[31]~9_combout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_9~14\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_8~21_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[31]~9_combout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[31]~9_combout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_9~14\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X17_Y5_N51
\inst3|Mod1|auto_generated|divider|divider|op_9~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_9~18_cout\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst3|Mod1|auto_generated|divider|divider|op_8~25_sumout\)))) # (\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ 
-- & (((\inst3|Mod1|auto_generated|divider|divider|StageOut[32]~14_combout\)) # (\inst3|Mod1|auto_generated|divider|divider|StageOut[32]~11_combout\))) ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[32]~11_combout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[32]~14_combout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_9~26\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_9~18_cout\);

-- Location: LABCELL_X17_Y5_N54
\inst3|Mod1|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_9~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod1|auto_generated|divider|divider|op_9~18_cout\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X17_Y5_N6
\inst3|Mod1|auto_generated|divider|divider|StageOut[37]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst3|Mod1|auto_generated|divider|divider|StageOut[31]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[31]~9_combout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout\);

-- Location: LABCELL_X17_Y5_N9
\inst3|Mod1|auto_generated|divider|divider|StageOut[36]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[36]~5_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|op_8~9_sumout\ & ( (!\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[30]~4_combout\) ) ) # ( !\inst3|Mod1|auto_generated|divider|divider|op_8~9_sumout\ & ( (\inst3|Mod1|auto_generated|divider|divider|StageOut[30]~4_combout\ & 
-- \inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~4_combout\,
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[36]~5_combout\);

-- Location: LABCELL_X17_Y5_N3
\inst3|Mod1|auto_generated|divider|divider|StageOut[35]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[35]~2_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|op_8~5_sumout\ & ( (!\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (!\inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\inst3|Mod1|auto_generated|divider|divider|op_8~5_sumout\ & ( (!\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & \inst3|Mod1|auto_generated|divider|divider|op_8~1_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[35]~2_combout\);

-- Location: LABCELL_X17_Y3_N54
\inst3|Div0|auto_generated|divider|divider|StageOut[37]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[37]~0_combout\ = ( !\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst3|Div0|auto_generated|divider|divider|op_8~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[37]~0_combout\);

-- Location: LABCELL_X17_Y4_N39
\inst3|Div0|auto_generated|divider|divider|StageOut[37]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[37]~3_combout\ = ( \inst3|Div0|auto_generated|divider|divider|StageOut[31]~2_combout\ & ( \inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~2_combout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[37]~3_combout\);

-- Location: LABCELL_X17_Y4_N24
\inst3|Div0|auto_generated|divider|divider|StageOut[36]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[36]~16_combout\ = ( \inst3|Div0|auto_generated|divider|divider|op_8~17_sumout\ & ( (!\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\inst3|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\) ) ) # ( !\inst3|Div0|auto_generated|divider|divider|op_8~17_sumout\ & ( (\inst3|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\ & 
-- \inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~15_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[36]~16_combout\);

-- Location: MLABCELL_X15_Y5_N24
\inst3|Div0|auto_generated|divider|divider|StageOut[35]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\ = ( \inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst11|y[2]~6_combout\ ) ) # ( !\inst3|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \inst3|Div0|auto_generated|divider|divider|op_8~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datab => \inst11|ALT_INV_y[2]~6_combout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst3|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\);

-- Location: LABCELL_X16_Y5_N0
\inst3|Div0|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Div0|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X16_Y5_N3
\inst3|Div0|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( !\inst11|y\(0) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst11|ALT_INV_y\(0),
	cin => \inst3|Div0|auto_generated|divider|divider|op_10~26_cout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_10~22_cout\);

-- Location: LABCELL_X16_Y5_N6
\inst3|Div0|auto_generated|divider|divider|op_10~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_10~18_cout\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_9~21_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst11|y[1]~2_combout\)) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst11|ALT_INV_y[1]~2_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_10~22_cout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_10~18_cout\);

-- Location: LABCELL_X16_Y5_N9
\inst3|Div0|auto_generated|divider|divider|op_10~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_10~14_cout\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_9~17_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst3|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\)) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_10~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~21_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_10~18_cout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_10~14_cout\);

-- Location: LABCELL_X16_Y5_N12
\inst3|Div0|auto_generated|divider|divider|op_10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_10~10_cout\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Div0|auto_generated|divider|divider|op_9~13_sumout\))) # (\inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst3|Div0|auto_generated|divider|divider|StageOut[36]~16_combout\)) ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_10~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~16_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_10~14_cout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_10~10_cout\);

-- Location: LABCELL_X16_Y5_N15
\inst3|Div0|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst3|Div0|auto_generated|divider|divider|op_9~9_sumout\)) # (\inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst3|Div0|auto_generated|divider|divider|StageOut[37]~3_combout\) # (\inst3|Div0|auto_generated|divider|divider|StageOut[37]~0_combout\)))) ) + ( VCC ) + ( \inst3|Div0|auto_generated|divider|divider|op_10~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datab => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~3_combout\,
	cin => \inst3|Div0|auto_generated|divider|divider|op_10~10_cout\,
	cout => \inst3|Div0|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X16_Y5_N18
\inst3|Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Div0|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Div0|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \inst3|Div0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X16_Y5_N36
\inst3|Mod1|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X16_Y5_N39
\inst3|Mod1|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( !\inst3|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_10~26_cout\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_10~6\ = CARRY(( !\inst3|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_10~6\);

-- Location: LABCELL_X16_Y5_N42
\inst3|Mod1|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_9~5_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (!\inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_10~6\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_9~5_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (!\inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_10~6\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X16_Y5_N45
\inst3|Mod1|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_9~9_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[35]~2_combout\)) ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_10~10\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_9~9_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[35]~2_combout\)) ) + ( VCC ) + ( \inst3|Mod1|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[35]~2_combout\,
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_10~10\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X16_Y5_N48
\inst3|Mod1|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_9~13_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst3|Mod1|auto_generated|divider|divider|StageOut[36]~5_combout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_10~14\ ))
-- \inst3|Mod1|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_9~13_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[36]~5_combout\)) ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~5_combout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_10~14\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X16_Y5_N51
\inst3|Mod1|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( (!\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst3|Mod1|auto_generated|divider|divider|op_9~25_sumout\)))) # 
-- (\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst3|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout\)) # (\inst3|Mod1|auto_generated|divider|divider|StageOut[37]~7_combout\))) ) + ( VCC ) + ( 
-- \inst3|Mod1|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[37]~7_combout\,
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[37]~10_combout\,
	cin => \inst3|Mod1|auto_generated|divider|divider|op_10~18\,
	cout => \inst3|Mod1|auto_generated|divider|divider|op_10~22_cout\);

-- Location: LABCELL_X16_Y5_N54
\inst3|Mod1|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst3|Mod1|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst3|Mod1|auto_generated|divider|divider|op_10~22_cout\,
	sumout => \inst3|Mod1|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X16_Y5_N27
\inst3|Mod1|auto_generated|divider|divider|StageOut[48]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|op_10~17_sumout\ & ( (!\inst3|Mod1|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((!\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (\inst3|Mod1|auto_generated|divider|divider|op_9~13_sumout\)) # (\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\inst3|Mod1|auto_generated|divider|divider|StageOut[36]~5_combout\)))) ) ) # ( !\inst3|Mod1|auto_generated|divider|divider|op_10~17_sumout\ & ( (\inst3|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((!\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (\inst3|Mod1|auto_generated|divider|divider|op_9~13_sumout\)) # (\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\inst3|Mod1|auto_generated|divider|divider|StageOut[36]~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[36]~5_combout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\);

-- Location: FF_X16_Y5_N29
\inst3|seg1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst3|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|seg1\(3));

-- Location: LABCELL_X16_Y5_N24
\inst3|Mod1|auto_generated|divider|divider|StageOut[45]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[45]~0_combout\ = ( \inst3|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\inst3|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \inst3|Mod1|auto_generated|divider|divider|op_10~5_sumout\) ) ) # ( !\inst3|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (\inst3|Mod1|auto_generated|divider|divider|op_10~5_sumout\) # (\inst3|Mod1|auto_generated|divider|divider|op_10~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[45]~0_combout\);

-- Location: FF_X16_Y5_N26
\inst3|seg1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst3|Mod1|auto_generated|divider|divider|StageOut[45]~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|seg1\(0));

-- Location: LABCELL_X16_Y5_N33
\inst3|Mod1|auto_generated|divider|divider|StageOut[47]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[47]~3_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|op_10~13_sumout\ & ( (!\inst3|Mod1|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((!\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_9~9_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[35]~2_combout\))) ) ) # ( !\inst3|Mod1|auto_generated|divider|divider|op_10~13_sumout\ & ( (\inst3|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((!\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst3|Mod1|auto_generated|divider|divider|op_9~9_sumout\))) # (\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst3|Mod1|auto_generated|divider|divider|StageOut[35]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[35]~2_combout\,
	datad => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[47]~3_combout\);

-- Location: FF_X16_Y5_N35
\inst3|seg1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst3|Mod1|auto_generated|divider|divider|StageOut[47]~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|seg1\(2));

-- Location: LABCELL_X16_Y5_N30
\inst3|Mod1|auto_generated|divider|divider|StageOut[46]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mod1|auto_generated|divider|divider|StageOut[46]~1_combout\ = ( \inst3|Mod1|auto_generated|divider|divider|op_10~9_sumout\ & ( (!\inst3|Mod1|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((!\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (\inst3|Mod1|auto_generated|divider|divider|op_9~5_sumout\)) # (\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\)))) ) ) 
-- # ( !\inst3|Mod1|auto_generated|divider|divider|op_10~9_sumout\ & ( (\inst3|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (\inst3|Mod1|auto_generated|divider|divider|op_9~5_sumout\)) # 
-- (\inst3|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\inst3|Div0|auto_generated|divider|divider|op_9~1_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010010111111101011101011111110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	datad => \inst3|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst3|Mod1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \inst3|Mod1|auto_generated|divider|divider|StageOut[46]~1_combout\);

-- Location: FF_X16_Y5_N32
\inst3|seg1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst3|Mod1|auto_generated|divider|divider|StageOut[46]~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|seg1\(1));

-- Location: LABCELL_X19_Y4_N33
\inst9|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|WideOr0~0_combout\ = ( \inst3|seg1\(1) & ( \inst3|seg1\(3) ) ) # ( !\inst3|seg1\(1) & ( !\inst3|seg1\(2) $ (((!\inst3|seg1\(0)) # (\inst3|seg1\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101001000101101110101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_seg1\(3),
	datab => \inst3|ALT_INV_seg1\(0),
	datad => \inst3|ALT_INV_seg1\(2),
	dataf => \inst3|ALT_INV_seg1\(1),
	combout => \inst9|WideOr0~0_combout\);

-- Location: LABCELL_X19_Y4_N12
\inst9|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|WideOr1~0_combout\ = (!\inst3|seg1\(3) & (\inst3|seg1\(2) & (!\inst3|seg1\(0) $ (!\inst3|seg1\(1))))) # (\inst3|seg1\(3) & (((\inst3|seg1\(2)) # (\inst3|seg1\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101111101000001010111110100000101011111010000010101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_seg1\(3),
	datab => \inst3|ALT_INV_seg1\(0),
	datac => \inst3|ALT_INV_seg1\(1),
	datad => \inst3|ALT_INV_seg1\(2),
	combout => \inst9|WideOr1~0_combout\);

-- Location: LABCELL_X19_Y4_N30
\inst9|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|WideOr2~0_combout\ = (!\inst3|seg1\(2) & (\inst3|seg1\(1) & ((!\inst3|seg1\(0)) # (\inst3|seg1\(3))))) # (\inst3|seg1\(2) & (\inst3|seg1\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110101010101000011010101010100001101010101010000110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_seg1\(3),
	datab => \inst3|ALT_INV_seg1\(0),
	datac => \inst3|ALT_INV_seg1\(1),
	datad => \inst3|ALT_INV_seg1\(2),
	combout => \inst9|WideOr2~0_combout\);

-- Location: LABCELL_X19_Y4_N15
\inst9|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|WideOr3~0_combout\ = ( \inst3|seg1\(1) & ( ((\inst3|seg1\(0) & \inst3|seg1\(2))) # (\inst3|seg1\(3)) ) ) # ( !\inst3|seg1\(1) & ( !\inst3|seg1\(2) $ (((!\inst3|seg1\(0)) # (\inst3|seg1\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101001000101101110101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_seg1\(3),
	datab => \inst3|ALT_INV_seg1\(0),
	datad => \inst3|ALT_INV_seg1\(2),
	dataf => \inst3|ALT_INV_seg1\(1),
	combout => \inst9|WideOr3~0_combout\);

-- Location: LABCELL_X19_Y4_N42
\inst9|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|WideOr4~0_combout\ = ( \inst3|seg1\(1) & ( (\inst3|seg1\(3)) # (\inst3|seg1\(0)) ) ) # ( !\inst3|seg1\(1) & ( (\inst3|seg1\(0)) # (\inst3|seg1\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_seg1\(2),
	datab => \inst3|ALT_INV_seg1\(0),
	datac => \inst3|ALT_INV_seg1\(3),
	dataf => \inst3|ALT_INV_seg1\(1),
	combout => \inst9|WideOr4~0_combout\);

-- Location: LABCELL_X19_Y4_N45
\inst9|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|WideOr5~0_combout\ = ( \inst3|seg1\(1) & ( (!\inst3|seg1\(2)) # ((\inst3|seg1\(3)) # (\inst3|seg1\(0))) ) ) # ( !\inst3|seg1\(1) & ( (!\inst3|seg1\(2) & (\inst3|seg1\(0) & !\inst3|seg1\(3))) # (\inst3|seg1\(2) & ((\inst3|seg1\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010100100101001001010010010110111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_seg1\(2),
	datab => \inst3|ALT_INV_seg1\(0),
	datac => \inst3|ALT_INV_seg1\(3),
	dataf => \inst3|ALT_INV_seg1\(1),
	combout => \inst9|WideOr5~0_combout\);

-- Location: LABCELL_X19_Y4_N54
\inst9|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|WideOr6~0_combout\ = ( \inst3|seg1\(0) & ( (!\inst3|seg1\(1) & (!\inst3|seg1\(2) $ (!\inst3|seg1\(3)))) # (\inst3|seg1\(1) & (!\inst3|seg1\(2) & !\inst3|seg1\(3))) ) ) # ( !\inst3|seg1\(0) & ( !\inst3|seg1\(3) $ (((!\inst3|seg1\(1) & 
-- !\inst3|seg1\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111000000001111111100000000111100110000000011110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ALT_INV_seg1\(1),
	datac => \inst3|ALT_INV_seg1\(2),
	datad => \inst3|ALT_INV_seg1\(3),
	dataf => \inst3|ALT_INV_seg1\(0),
	combout => \inst9|WideOr6~0_combout\);

-- Location: LABCELL_X33_Y12_N0
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~57_sumout\ = SUM(( \inst1|km\(6) ) + ( !VCC ) + ( !VCC ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~58\ = CARRY(( \inst1|km\(6) ) + ( !VCC ) + ( !VCC ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~59\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(6),
	cin => GND,
	sharein => GND,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~57_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~58\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~59\);

-- Location: LABCELL_X33_Y12_N3
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~53_sumout\ = SUM(( !\inst1|km\(7) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~59\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~58\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~54\ = CARRY(( !\inst1|km\(7) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~59\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~58\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~55\ = SHARE(\inst1|km\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(7),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~58\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~59\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~53_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~54\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~55\);

-- Location: LABCELL_X33_Y12_N6
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~49_sumout\ = SUM(( !\inst1|km\(8) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~55\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~54\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~50\ = CARRY(( !\inst1|km\(8) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~55\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~54\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~51\ = SHARE(\inst1|km\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(8),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~54\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~55\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~49_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~50\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~51\);

-- Location: LABCELL_X33_Y12_N9
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~45_sumout\ = SUM(( !\inst1|km\(9) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~51\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~50\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~46\ = CARRY(( !\inst1|km\(9) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~51\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~50\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~47\ = SHARE(\inst1|km\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(9),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~50\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~51\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~45_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~46\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~47\);

-- Location: LABCELL_X33_Y12_N12
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~41_sumout\ = SUM(( \inst1|km\(10) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~47\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~46\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~42\ = CARRY(( \inst1|km\(10) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~47\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~46\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~43\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(10),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~46\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~47\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~41_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~42\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~43\);

-- Location: LABCELL_X33_Y12_N15
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~37_sumout\ = SUM(( !\inst1|km\(11) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~43\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~42\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~38\ = CARRY(( !\inst1|km\(11) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~43\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~42\ 
-- ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~39\ = SHARE(\inst1|km\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(11),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~42\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~43\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~37_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~38\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~39\);

-- Location: LABCELL_X33_Y12_N18
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~33_sumout\ = SUM(( !\inst1|km\(12) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~39\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~38\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~34\ = CARRY(( !\inst1|km\(12) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~39\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~38\ 
-- ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~35\ = SHARE(\inst1|km\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(12),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~38\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~39\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~33_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~34\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~35\);

-- Location: LABCELL_X33_Y12_N21
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~25_sumout\ = SUM(( !\inst1|km\(13) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~35\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~34\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~26\ = CARRY(( !\inst1|km\(13) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~35\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~34\ 
-- ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~27\ = SHARE(\inst1|km\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(13),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~34\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~35\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~25_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~26\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~27\);

-- Location: LABCELL_X33_Y12_N24
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~5_sumout\ = SUM(( \inst1|km\(14) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~27\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~26\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~6\ = CARRY(( \inst1|km\(14) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~27\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~26\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_km\(14),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~26\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~27\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~5_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~6\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~7\);

-- Location: LABCELL_X33_Y12_N27
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~9_sumout\ = SUM(( \inst1|km\(15) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~7\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~6\ 
-- ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~10\ = CARRY(( \inst1|km\(15) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~7\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~6\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(15),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~6\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~7\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~10\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~11\);

-- Location: LABCELL_X33_Y12_N30
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~13_sumout\ = SUM(( \inst1|km\(16) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~11\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~10\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~14\ = CARRY(( \inst1|km\(16) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~11\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~10\ 
-- ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(16),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~10\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~11\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~13_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~14\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\);

-- Location: LABCELL_X33_Y12_N33
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~17_sumout\ = SUM(( !\inst1|km\(17) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~14\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ = CARRY(( !\inst1|km\(17) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~14\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ = SHARE(\inst1|km\(17))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(17),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~14\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~17_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~18\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~19\);

-- Location: LABCELL_X33_Y12_N36
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~29_sumout\ = SUM(( !\inst1|km\(18) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~30\ = CARRY(( !\inst1|km\(18) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~31\ = SHARE(\inst1|km\(18))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(18),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~18\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~19\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~29_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~30\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~31\);

-- Location: LABCELL_X33_Y12_N39
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~21_sumout\ = SUM(( \inst1|km\(19) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~31\ ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~30\ ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~22\ = CARRY(( \inst1|km\(19) ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~31\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~30\ 
-- ))
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(19),
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~30\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~31\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~21_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~22\,
	shareout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~23\);

-- Location: LABCELL_X33_Y12_N42
\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ = SUM(( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ ) + ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~22\,
	sharein => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~23\,
	sumout => \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\);

-- Location: LABCELL_X33_Y12_N48
\inst1|Div0|auto_generated|divider|divider|StageOut[204]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[204]~10_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[9]~9_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[204]~10_combout\);

-- Location: LABCELL_X27_Y11_N33
\inst1|Div0|auto_generated|divider|divider|StageOut[204]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[204]~11_combout\ = ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ( \inst1|km\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(15),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[204]~11_combout\);

-- Location: LABCELL_X31_Y12_N18
\inst1|Div0|auto_generated|divider|divider|StageOut[202]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[202]~28_combout\ = ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~25_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[7]~25_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[202]~28_combout\);

-- Location: LABCELL_X31_Y12_N21
\inst1|Div0|auto_generated|divider|divider|StageOut[202]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[202]~29_combout\ = ( \inst1|km\(13) & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|ALT_INV_km\(13),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[202]~29_combout\);

-- Location: LABCELL_X31_Y12_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[200]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[200]~49_combout\ = ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~37_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[5]~37_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[200]~49_combout\);

-- Location: LABCELL_X31_Y12_N3
\inst1|Div0|auto_generated|divider|divider|StageOut[200]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[200]~50_combout\ = ( \inst1|km\(11) & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|ALT_INV_km\(11),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[200]~50_combout\);

-- Location: LABCELL_X31_Y12_N6
\inst1|Div0|auto_generated|divider|divider|StageOut[198]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[198]~67_combout\ = ( \inst1|km\(9) & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|ALT_INV_km\(9),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[198]~67_combout\);

-- Location: LABCELL_X31_Y12_N51
\inst1|Div0|auto_generated|divider|divider|StageOut[198]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[198]~66_combout\ = ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~45_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[3]~45_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[198]~66_combout\);

-- Location: LABCELL_X33_Y12_N51
\inst1|Div0|auto_generated|divider|divider|StageOut[196]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[1]~53_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\);

-- Location: LABCELL_X31_Y12_N42
\inst1|Div0|auto_generated|divider|divider|StageOut[196]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ = ( \inst1|km\(7) & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|ALT_INV_km\(7),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\);

-- Location: LABCELL_X33_Y14_N6
\inst1|Div0|auto_generated|divider|divider|op_7~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~66_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~66_cout\);

-- Location: LABCELL_X33_Y14_N9
\inst1|Div0|auto_generated|divider|divider|op_7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~61_sumout\ = SUM(( \inst1|km\(5) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~66_cout\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_7~62\ = CARRY(( \inst1|km\(5) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(5),
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~66_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~61_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~62\);

-- Location: LABCELL_X33_Y14_N12
\inst1|Div0|auto_generated|divider|divider|op_7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~57_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~57_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst1|km\(6))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~62\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_7~58\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~57_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst1|km\(6))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datac => \inst1|ALT_INV_km\(6),
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[0]~57_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~62\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~57_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~58\);

-- Location: LABCELL_X33_Y14_N15
\inst1|Div0|auto_generated|divider|divider|op_7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~53_sumout\ = SUM(( (\inst1|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\) ) + ( VCC ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~58\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_7~54\ = CARRY(( (\inst1|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\) ) + ( VCC ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~83_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~84_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~58\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~53_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~54\);

-- Location: LABCELL_X33_Y14_N18
\inst1|Div0|auto_generated|divider|divider|op_7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~49_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~49_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst1|km\(8))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~54\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_7~50\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~49_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst1|km\(8))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(8),
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[2]~49_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~54\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~49_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~50\);

-- Location: LABCELL_X33_Y14_N21
\inst1|Div0|auto_generated|divider|divider|op_7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~45_sumout\ = SUM(( (\inst1|Div0|auto_generated|divider|divider|StageOut[198]~66_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[198]~67_combout\) ) + ( GND ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~50\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_7~46\ = CARRY(( (\inst1|Div0|auto_generated|divider|divider|StageOut[198]~66_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[198]~67_combout\) ) + ( GND ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~67_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~66_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~50\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~45_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~46\);

-- Location: LABCELL_X33_Y14_N24
\inst1|Div0|auto_generated|divider|divider|op_7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~41_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~41_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst1|km\(10))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~46\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_7~42\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~41_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst1|km\(10))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(10),
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[4]~41_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~46\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~41_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~42\);

-- Location: LABCELL_X33_Y14_N27
\inst1|Div0|auto_generated|divider|divider|op_7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~37_sumout\ = SUM(( (\inst1|Div0|auto_generated|divider|divider|StageOut[200]~50_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[200]~49_combout\) ) + ( VCC ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~42\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_7~38\ = CARRY(( (\inst1|Div0|auto_generated|divider|divider|StageOut[200]~50_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[200]~49_combout\) ) + ( VCC ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~49_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~50_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~42\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~37_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~38\);

-- Location: LABCELL_X33_Y14_N30
\inst1|Div0|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~33_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst1|km\(12))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~38\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~33_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst1|km\(12))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(12),
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[6]~33_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~38\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~34\);

-- Location: LABCELL_X33_Y14_N33
\inst1|Div0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (\inst1|Div0|auto_generated|divider|divider|StageOut[202]~29_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[202]~28_combout\) ) + ( GND ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~34\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_7~26\ = CARRY(( (\inst1|Div0|auto_generated|divider|divider|StageOut[202]~29_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[202]~28_combout\) ) + ( GND ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~28_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~29_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~34\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X33_Y14_N36
\inst1|Div0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst1|km\(14))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~26\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_7~6\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst1|km\(14))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_km\(14),
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[8]~5_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~26\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X33_Y14_N39
\inst1|Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (\inst1|Div0|auto_generated|divider|divider|StageOut[204]~11_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[204]~10_combout\) ) + ( GND ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~6\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( (\inst1|Div0|auto_generated|divider|divider|StageOut[204]~11_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[204]~10_combout\) ) + ( GND ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~10_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~11_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~6\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X33_Y14_N42
\inst1|Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~13_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst1|km\(16))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~10\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~13_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst1|km\(16))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(16),
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[10]~13_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~10\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X31_Y12_N45
\inst1|Div0|auto_generated|divider|divider|StageOut[208]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[208]~38_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & \inst1|km\(19))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datad => \inst1|ALT_INV_km\(19),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[208]~38_combout\);

-- Location: MLABCELL_X34_Y14_N57
\inst1|Div0|auto_generated|divider|divider|StageOut[208]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[208]~37_combout\ = ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~21_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[13]~21_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[208]~37_combout\);

-- Location: LABCELL_X33_Y12_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[206]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[206]~22_combout\ = ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~17_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[11]~17_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[206]~22_combout\);

-- Location: MLABCELL_X34_Y14_N42
\inst1|Div0|auto_generated|divider|divider|StageOut[206]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[206]~23_combout\ = ( \inst1|km\(17) & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|ALT_INV_km\(17),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[206]~23_combout\);

-- Location: LABCELL_X33_Y14_N45
\inst1|Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (\inst1|Div0|auto_generated|divider|divider|StageOut[206]~23_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[206]~22_combout\) ) + ( VCC ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~14\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( (\inst1|Div0|auto_generated|divider|divider|StageOut[206]~23_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[206]~22_combout\) ) + ( VCC ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~22_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~23_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~14\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X33_Y14_N48
\inst1|Div0|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~29_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst1|km\(18))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~18\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~29_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & (\inst1|km\(18))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_km\(18),
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[12]~29_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~18\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X33_Y14_N51
\inst1|Div0|auto_generated|divider|divider|op_7~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~22_cout\ = CARRY(( (\inst1|Div0|auto_generated|divider|divider|StageOut[208]~37_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[208]~38_combout\) ) + ( VCC ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~38_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~37_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~30\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_7~22_cout\);

-- Location: LABCELL_X33_Y14_N54
\inst1|Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_7~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_7~22_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X27_Y12_N3
\inst1|Div0|auto_generated|divider|divider|StageOut[205]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[205]~17_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[10]~13_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[205]~17_combout\);

-- Location: MLABCELL_X28_Y11_N15
\inst1|Div0|auto_generated|divider|divider|StageOut[205]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[205]~18_combout\ = ( \inst1|km\(16) & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|ALT_INV_km\(16),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[205]~18_combout\);

-- Location: LABCELL_X31_Y13_N3
\inst1|Div0|auto_generated|divider|divider|StageOut[204]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[204]~12_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[204]~10_combout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[204]~11_combout\ ) ) # ( 
-- !\inst1|Div0|auto_generated|divider|divider|StageOut[204]~10_combout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[204]~11_combout\ ) ) # ( \inst1|Div0|auto_generated|divider|divider|StageOut[204]~10_combout\ & ( 
-- !\inst1|Div0|auto_generated|divider|divider|StageOut[204]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~10_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~11_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[204]~12_combout\);

-- Location: LABCELL_X31_Y12_N24
\inst1|Div0|auto_generated|divider|divider|StageOut[203]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[203]~2_combout\ = ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~5_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[8]~5_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[203]~2_combout\);

-- Location: LABCELL_X27_Y11_N12
\inst1|Div0|auto_generated|divider|divider|StageOut[203]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[203]~3_combout\ = ( \inst1|km\(14) & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|ALT_INV_km\(14),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[203]~3_combout\);

-- Location: LABCELL_X31_Y12_N12
\inst1|Div0|auto_generated|divider|divider|StageOut[202]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[202]~30_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[202]~29_combout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[202]~28_combout\ ) ) # ( 
-- !\inst1|Div0|auto_generated|divider|divider|StageOut[202]~29_combout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[202]~28_combout\ ) ) # ( \inst1|Div0|auto_generated|divider|divider|StageOut[202]~29_combout\ & ( 
-- !\inst1|Div0|auto_generated|divider|divider|StageOut[202]~28_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~29_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~28_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[202]~30_combout\);

-- Location: LABCELL_X31_Y12_N39
\inst1|Div0|auto_generated|divider|divider|StageOut[201]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[201]~41_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[6]~33_sumout\,
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[201]~41_combout\);

-- Location: LABCELL_X31_Y12_N30
\inst1|Div0|auto_generated|divider|divider|StageOut[201]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[201]~42_combout\ = ( \inst1|km\(12) & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|ALT_INV_km\(12),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[201]~42_combout\);

-- Location: LABCELL_X31_Y12_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[200]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[200]~51_combout\ = (\inst1|Div0|auto_generated|divider|divider|StageOut[200]~49_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[200]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~50_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~49_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[200]~51_combout\);

-- Location: LABCELL_X33_Y12_N57
\inst1|Div0|auto_generated|divider|divider|StageOut[199]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[199]~58_combout\ = ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~41_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[4]~41_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[199]~58_combout\);

-- Location: LABCELL_X31_Y12_N27
\inst1|Div0|auto_generated|divider|divider|StageOut[199]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[199]~59_combout\ = (\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & \inst1|km\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datac => \inst1|ALT_INV_km\(10),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[199]~59_combout\);

-- Location: LABCELL_X31_Y12_N9
\inst1|Div0|auto_generated|divider|divider|StageOut[198]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[198]~68_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[198]~66_combout\ ) # ( !\inst1|Div0|auto_generated|divider|divider|StageOut[198]~66_combout\ & ( 
-- \inst1|Div0|auto_generated|divider|divider|StageOut[198]~67_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~67_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~66_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[198]~68_combout\);

-- Location: MLABCELL_X34_Y14_N9
\inst1|Div0|auto_generated|divider|divider|StageOut[197]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[197]~75_combout\ = (!\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[2]~49_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[197]~75_combout\);

-- Location: MLABCELL_X34_Y14_N6
\inst1|Div0|auto_generated|divider|divider|StageOut[197]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[197]~76_combout\ = ( \inst1|km\(8) & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|ALT_INV_km\(8),
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[197]~76_combout\);

-- Location: LABCELL_X33_Y14_N3
\inst1|Div0|auto_generated|divider|divider|StageOut[196]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[196]~85_combout\ = (\inst1|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~84_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~83_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[196]~85_combout\);

-- Location: LABCELL_X33_Y14_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[195]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[195]~92_combout\ = ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ( \inst1|km\(6) ) ) # ( 
-- !\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(6),
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[0]~57_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[195]~92_combout\);

-- Location: LABCELL_X31_Y14_N6
\inst1|Div0|auto_generated|divider|divider|op_8~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~66_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~66_cout\);

-- Location: LABCELL_X31_Y14_N9
\inst1|Div0|auto_generated|divider|divider|op_8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~61_sumout\ = SUM(( \inst1|km\(4) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~66_cout\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_8~62\ = CARRY(( \inst1|km\(4) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(4),
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~66_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~61_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~62\);

-- Location: LABCELL_X31_Y14_N12
\inst1|Div0|auto_generated|divider|divider|op_8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~57_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~61_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|km\(5))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~62\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_8~58\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~61_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|km\(5))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|ALT_INV_km\(5),
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~61_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~62\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~57_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~58\);

-- Location: LABCELL_X31_Y14_N15
\inst1|Div0|auto_generated|divider|divider|op_8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~53_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~57_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[195]~92_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~58\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_8~54\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~57_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[195]~92_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~92_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~57_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~58\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~53_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~54\);

-- Location: LABCELL_X31_Y14_N18
\inst1|Div0|auto_generated|divider|divider|op_8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~49_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~53_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[196]~85_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~54\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_8~50\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~53_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[196]~85_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~85_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~53_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~54\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~49_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~50\);

-- Location: LABCELL_X31_Y14_N21
\inst1|Div0|auto_generated|divider|divider|op_8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~45_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_7~49_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ 
-- & (((\inst1|Div0|auto_generated|divider|divider|StageOut[197]~76_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[197]~75_combout\))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~50\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_8~46\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_7~49_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[197]~76_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[197]~75_combout\))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~75_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~76_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~50\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~45_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~46\);

-- Location: LABCELL_X31_Y14_N24
\inst1|Div0|auto_generated|divider|divider|op_8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~41_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~45_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[198]~68_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~46\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_8~42\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~45_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[198]~68_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~68_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~46\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~41_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~42\);

-- Location: LABCELL_X31_Y14_N27
\inst1|Div0|auto_generated|divider|divider|op_8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~37_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_7~41_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[199]~59_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[199]~58_combout\))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_8~42\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_8~38\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_7~41_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[199]~59_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[199]~58_combout\))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~58_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~59_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~42\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~37_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~38\);

-- Location: LABCELL_X31_Y14_N30
\inst1|Div0|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~37_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[200]~51_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~38\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_8~34\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~37_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[200]~51_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~51_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~38\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~34\);

-- Location: LABCELL_X31_Y14_N33
\inst1|Div0|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_7~33_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[201]~42_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[201]~41_combout\))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_8~34\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_8~30\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_7~33_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[201]~42_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[201]~41_combout\))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~41_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~42_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~34\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~30\);

-- Location: LABCELL_X31_Y14_N36
\inst1|Div0|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[202]~30_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~30\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_8~26\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[202]~30_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~30_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~30\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X31_Y14_N39
\inst1|Div0|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_7~5_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[203]~3_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[203]~2_combout\))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~26\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_8~6\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_7~5_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[203]~3_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[203]~2_combout\))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~2_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~3_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~26\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X31_Y14_N42
\inst1|Div0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~9_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[204]~12_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~6\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~9_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[204]~12_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~12_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~6\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X31_Y14_N45
\inst1|Div0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_7~13_sumout\)) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[205]~18_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[205]~17_combout\)))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~10\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_7~13_sumout\)) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[205]~18_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[205]~17_combout\)))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~17_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~18_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~10\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X29_Y14_N24
\inst1|Div0|auto_generated|divider|divider|StageOut[207]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[207]~35_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[12]~29_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[207]~35_combout\);

-- Location: LABCELL_X31_Y13_N6
\inst1|Div0|auto_generated|divider|divider|StageOut[207]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[207]~36_combout\ = ( \inst1|km\(18) & ( \inst1|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|ALT_INV_km\(18),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_13_result_int[14]~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[207]~36_combout\);

-- Location: MLABCELL_X34_Y14_N15
\inst1|Div0|auto_generated|divider|divider|StageOut[206]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[206]~24_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[206]~23_combout\ ) # ( !\inst1|Div0|auto_generated|divider|divider|StageOut[206]~23_combout\ & ( 
-- \inst1|Div0|auto_generated|divider|divider|StageOut[206]~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~22_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~23_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[206]~24_combout\);

-- Location: LABCELL_X31_Y14_N48
\inst1|Div0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~17_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[206]~24_combout\)) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~14\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_7~17_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[206]~24_combout\)) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~24_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~14\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X31_Y14_N51
\inst1|Div0|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_7~29_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[207]~36_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[207]~35_combout\))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~35_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~36_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~18\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_8~22_cout\);

-- Location: LABCELL_X31_Y14_N54
\inst1|Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_8~22_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X29_Y14_N30
\inst1|Div0|auto_generated|divider|divider|StageOut[237]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[237]~16_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_8~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[237]~16_combout\);

-- Location: MLABCELL_X34_Y14_N12
\inst1|Div0|auto_generated|divider|divider|StageOut[222]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[222]~21_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_7~17_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[222]~21_combout\);

-- Location: MLABCELL_X34_Y14_N51
\inst1|Div0|auto_generated|divider|divider|StageOut[222]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[222]~25_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[206]~24_combout\ & ( \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~24_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[222]~25_combout\);

-- Location: LABCELL_X31_Y13_N12
\inst1|Div0|auto_generated|divider|divider|StageOut[221]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[221]~19_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_7~13_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[205]~17_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[205]~18_combout\) ) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_7~13_sumout\ & ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (\inst1|Div0|auto_generated|divider|divider|StageOut[205]~17_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[205]~18_combout\) ) ) ) # ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~13_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~18_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~17_combout\,
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[221]~19_combout\);

-- Location: LABCELL_X31_Y13_N33
\inst1|Div0|auto_generated|divider|divider|StageOut[220]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[220]~9_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_7~9_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[220]~9_combout\);

-- Location: LABCELL_X31_Y13_N30
\inst1|Div0|auto_generated|divider|divider|StageOut[220]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[220]~13_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[204]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~12_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[220]~13_combout\);

-- Location: LABCELL_X31_Y14_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[219]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[219]~4_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[203]~2_combout\ & ( (\inst1|Div0|auto_generated|divider|divider|op_7~5_sumout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|StageOut[203]~2_combout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\inst1|Div0|auto_generated|divider|divider|op_7~5_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[203]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~3_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~2_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[219]~4_combout\);

-- Location: MLABCELL_X34_Y14_N48
\inst1|Div0|auto_generated|divider|divider|StageOut[218]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[218]~27_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_7~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[218]~27_combout\);

-- Location: LABCELL_X29_Y14_N42
\inst1|Div0|auto_generated|divider|divider|StageOut[218]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[218]~31_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[202]~30_combout\ & ( \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~30_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[218]~31_combout\);

-- Location: LABCELL_X31_Y12_N33
\inst1|Div0|auto_generated|divider|divider|StageOut[217]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[217]~43_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_7~33_sumout\ & ( ((!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[201]~42_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[201]~41_combout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_7~33_sumout\ & ( 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[201]~42_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[201]~41_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~41_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~42_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[217]~43_combout\);

-- Location: LABCELL_X29_Y14_N51
\inst1|Div0|auto_generated|divider|divider|StageOut[216]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[216]~48_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_7~37_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[216]~48_combout\);

-- Location: LABCELL_X31_Y12_N57
\inst1|Div0|auto_generated|divider|divider|StageOut[216]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[216]~52_combout\ = (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|StageOut[200]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~51_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[216]~52_combout\);

-- Location: LABCELL_X31_Y14_N3
\inst1|Div0|auto_generated|divider|divider|StageOut[215]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[215]~60_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_7~41_sumout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((\inst1|Div0|auto_generated|divider|divider|StageOut[199]~59_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[199]~58_combout\)) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_7~41_sumout\ & ( 
-- (\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[199]~59_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[199]~58_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~58_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~59_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[215]~60_combout\);

-- Location: LABCELL_X31_Y13_N48
\inst1|Div0|auto_generated|divider|divider|StageOut[214]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[214]~65_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_7~45_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[214]~65_combout\);

-- Location: LABCELL_X31_Y12_N48
\inst1|Div0|auto_generated|divider|divider|StageOut[214]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[214]~69_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[198]~68_combout\ & ( \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~68_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[214]~69_combout\);

-- Location: MLABCELL_X34_Y14_N27
\inst1|Div0|auto_generated|divider|divider|StageOut[213]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[213]~77_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (\inst1|Div0|auto_generated|divider|divider|StageOut[197]~76_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[197]~75_combout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_7~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~75_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~76_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[213]~77_combout\);

-- Location: MLABCELL_X34_Y14_N3
\inst1|Div0|auto_generated|divider|divider|StageOut[212]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[212]~82_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_7~53_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~53_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[212]~82_combout\);

-- Location: MLABCELL_X34_Y14_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[212]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[212]~86_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[196]~85_combout\ & ( \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[196]~85_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[212]~86_combout\);

-- Location: LABCELL_X29_Y14_N36
\inst1|Div0|auto_generated|divider|divider|StageOut[211]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[211]~93_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_7~57_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \inst1|Div0|auto_generated|divider|divider|StageOut[195]~92_combout\ ) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_7~57_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \inst1|Div0|auto_generated|divider|divider|StageOut[195]~92_combout\ ) ) ) # ( \inst1|Div0|auto_generated|divider|divider|op_7~57_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~92_combout\,
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~57_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[211]~93_combout\);

-- Location: MLABCELL_X34_Y14_N30
\inst1|Div0|auto_generated|divider|divider|StageOut[210]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[210]~98_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|km\(5) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \inst1|Div0|auto_generated|divider|divider|op_7~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~61_sumout\,
	datac => \inst1|ALT_INV_km\(5),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[210]~98_combout\);

-- Location: LABCELL_X30_Y14_N0
\inst1|Div0|auto_generated|divider|divider|op_9~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~66_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~66_cout\);

-- Location: LABCELL_X30_Y14_N3
\inst1|Div0|auto_generated|divider|divider|op_9~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~61_sumout\ = SUM(( \inst1|km\(3) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~66_cout\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~62\ = CARRY(( \inst1|km\(3) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(3),
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~66_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~61_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~62\);

-- Location: LABCELL_X30_Y14_N6
\inst1|Div0|auto_generated|divider|divider|op_9~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~57_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~61_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|km\(4))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~62\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~58\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~61_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|km\(4))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|ALT_INV_km\(4),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~61_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~62\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~57_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~58\);

-- Location: LABCELL_X30_Y14_N9
\inst1|Div0|auto_generated|divider|divider|op_9~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~53_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~57_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[210]~98_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~58\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~54\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~57_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[210]~98_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~98_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~57_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~58\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~53_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~54\);

-- Location: LABCELL_X30_Y14_N12
\inst1|Div0|auto_generated|divider|divider|op_9~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~49_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~53_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[211]~93_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~54\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~50\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~53_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[211]~93_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~93_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~53_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~54\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~49_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~50\);

-- Location: LABCELL_X30_Y14_N15
\inst1|Div0|auto_generated|divider|divider|op_9~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~45_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_8~49_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ 
-- & (((\inst1|Div0|auto_generated|divider|divider|StageOut[212]~86_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[212]~82_combout\))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~50\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~46\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_8~49_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[212]~86_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[212]~82_combout\))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~82_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~49_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~86_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~50\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~45_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~46\);

-- Location: LABCELL_X30_Y14_N18
\inst1|Div0|auto_generated|divider|divider|op_9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~41_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~45_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[213]~77_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~46\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~42\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~45_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[213]~77_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~77_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~46\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~41_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~42\);

-- Location: LABCELL_X30_Y14_N21
\inst1|Div0|auto_generated|divider|divider|op_9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~37_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_8~41_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ 
-- & (((\inst1|Div0|auto_generated|divider|divider|StageOut[214]~69_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[214]~65_combout\))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~42\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~38\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_8~41_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[214]~69_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[214]~65_combout\))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[214]~65_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[214]~69_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~42\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~37_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~38\);

-- Location: LABCELL_X30_Y14_N24
\inst1|Div0|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~37_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[215]~60_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~38\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~34\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~37_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[215]~60_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[215]~60_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~38\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~34\);

-- Location: LABCELL_X30_Y14_N27
\inst1|Div0|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[216]~52_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[216]~48_combout\))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_9~34\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~30\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[216]~52_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[216]~48_combout\))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~48_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~52_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~34\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~30\);

-- Location: LABCELL_X30_Y14_N30
\inst1|Div0|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[217]~43_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~30\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~26\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[217]~43_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~43_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~30\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X30_Y14_N33
\inst1|Div0|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_8~25_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ 
-- & (((\inst1|Div0|auto_generated|divider|divider|StageOut[218]~31_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[218]~27_combout\))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~26\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_8~25_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[218]~31_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[218]~27_combout\))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~27_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~31_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~26\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X30_Y14_N36
\inst1|Div0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[219]~4_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~22\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~10\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[219]~4_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~4_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~22\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X30_Y14_N39
\inst1|Div0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_8~9_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ 
-- & (((\inst1|Div0|auto_generated|divider|divider|StageOut[220]~13_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[220]~9_combout\))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~10\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_8~9_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[220]~13_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[220]~9_combout\))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~9_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~13_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~10\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X30_Y14_N42
\inst1|Div0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~13_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[221]~19_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~14\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_9~18\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_8~13_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[221]~19_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~19_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~14\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X30_Y14_N45
\inst1|Div0|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_8~17_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ 
-- & (((\inst1|Div0|auto_generated|divider|divider|StageOut[222]~25_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[222]~21_combout\))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~21_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~25_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~18\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X30_Y14_N48
\inst1|Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X31_Y11_N12
\inst1|Div0|auto_generated|divider|divider|StageOut[237]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[237]~20_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[221]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~19_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[237]~20_combout\);

-- Location: LABCELL_X31_Y13_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[236]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[236]~14_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\inst1|Div0|auto_generated|divider|divider|StageOut[220]~13_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[220]~9_combout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_8~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~9_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~13_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[236]~14_combout\);

-- Location: LABCELL_X30_Y15_N24
\inst1|Div0|auto_generated|divider|divider|StageOut[235]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[235]~1_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_8~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[235]~1_combout\);

-- Location: LABCELL_X30_Y15_N27
\inst1|Div0|auto_generated|divider|divider|StageOut[235]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[235]~5_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[219]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~4_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[235]~5_combout\);

-- Location: LABCELL_X30_Y14_N57
\inst1|Div0|auto_generated|divider|divider|StageOut[234]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[234]~32_combout\ = (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[218]~31_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[218]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100111111000111010011111100011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~27_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~31_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[234]~32_combout\);

-- Location: LABCELL_X30_Y15_N15
\inst1|Div0|auto_generated|divider|divider|StageOut[233]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[233]~40_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_8~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[233]~40_combout\);

-- Location: LABCELL_X30_Y15_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[233]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[233]~44_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[217]~43_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~43_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[233]~44_combout\);

-- Location: LABCELL_X30_Y14_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[232]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[232]~53_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[216]~52_combout\ & ( (\inst1|Div0|auto_generated|divider|divider|op_8~33_sumout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|StageOut[216]~52_combout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\inst1|Div0|auto_generated|divider|divider|op_8~33_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[216]~48_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~48_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~52_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[232]~53_combout\);

-- Location: LABCELL_X30_Y15_N51
\inst1|Div0|auto_generated|divider|divider|StageOut[231]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[231]~57_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_8~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[231]~57_combout\);

-- Location: LABCELL_X30_Y15_N18
\inst1|Div0|auto_generated|divider|divider|StageOut[231]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[231]~61_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[215]~60_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[215]~60_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[231]~61_combout\);

-- Location: LABCELL_X30_Y15_N30
\inst1|Div0|auto_generated|divider|divider|StageOut[230]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[230]~70_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\inst1|Div0|auto_generated|divider|divider|StageOut[214]~65_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[214]~69_combout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_8~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[214]~69_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[214]~65_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[230]~70_combout\);

-- Location: MLABCELL_X34_Y14_N39
\inst1|Div0|auto_generated|divider|divider|StageOut[229]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[229]~74_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_8~45_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[229]~74_combout\);

-- Location: MLABCELL_X34_Y14_N36
\inst1|Div0|auto_generated|divider|divider|StageOut[229]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[229]~78_combout\ = (\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|StageOut[213]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~77_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[229]~78_combout\);

-- Location: MLABCELL_X34_Y14_N18
\inst1|Div0|auto_generated|divider|divider|StageOut[228]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[228]~87_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\inst1|Div0|auto_generated|divider|divider|StageOut[212]~86_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[212]~82_combout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_8~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~49_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~82_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~86_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[228]~87_combout\);

-- Location: LABCELL_X30_Y15_N39
\inst1|Div0|auto_generated|divider|divider|StageOut[227]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[227]~91_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_8~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~53_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[227]~91_combout\);

-- Location: MLABCELL_X34_Y14_N45
\inst1|Div0|auto_generated|divider|divider|StageOut[227]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[227]~94_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[211]~93_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~93_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[227]~94_combout\);

-- Location: MLABCELL_X34_Y14_N33
\inst1|Div0|auto_generated|divider|divider|StageOut[226]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[226]~99_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_8~57_sumout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[210]~98_combout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_8~57_sumout\ & ( (\inst1|Div0|auto_generated|divider|divider|StageOut[210]~98_combout\ & 
-- \inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~98_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~57_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[226]~99_combout\);

-- Location: LABCELL_X31_Y13_N42
\inst1|Div0|auto_generated|divider|divider|StageOut[225]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[225]~103_combout\ = ( \inst1|km\(4) & ( \inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) ) # ( \inst1|km\(4) & ( !\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \inst1|Div0|auto_generated|divider|divider|op_8~61_sumout\ ) ) ) # ( !\inst1|km\(4) & ( !\inst1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_8~61_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~61_sumout\,
	datae => \inst1|ALT_INV_km\(4),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[225]~103_combout\);

-- Location: LABCELL_X31_Y15_N0
\inst1|Div0|auto_generated|divider|divider|op_10~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~66_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~66_cout\);

-- Location: LABCELL_X31_Y15_N3
\inst1|Div0|auto_generated|divider|divider|op_10~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~61_sumout\ = SUM(( \inst1|km\(2) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~66_cout\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~62\ = CARRY(( \inst1|km\(2) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(2),
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~66_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~61_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~62\);

-- Location: LABCELL_X31_Y15_N6
\inst1|Div0|auto_generated|divider|divider|op_10~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~57_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~61_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|km\(3))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~62\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~58\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~61_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|km\(3))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|ALT_INV_km\(3),
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~61_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~62\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~57_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~58\);

-- Location: LABCELL_X31_Y15_N9
\inst1|Div0|auto_generated|divider|divider|op_10~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~53_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~57_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|Div0|auto_generated|divider|divider|StageOut[225]~103_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~58\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~54\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~57_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[225]~103_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~103_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~57_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~58\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~53_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~54\);

-- Location: LABCELL_X31_Y15_N12
\inst1|Div0|auto_generated|divider|divider|op_10~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~49_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~53_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[226]~99_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~54\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~50\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~53_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[226]~99_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[226]~99_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~53_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~54\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~49_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~50\);

-- Location: LABCELL_X31_Y15_N15
\inst1|Div0|auto_generated|divider|divider|op_10~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~45_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_9~49_sumout\)) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[227]~94_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[227]~91_combout\)))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~50\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~46\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_9~49_sumout\)) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[227]~94_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[227]~91_combout\)))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~49_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~91_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~94_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~50\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~45_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~46\);

-- Location: LABCELL_X31_Y15_N18
\inst1|Div0|auto_generated|divider|divider|op_10~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~41_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~45_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|Div0|auto_generated|divider|divider|StageOut[228]~87_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~46\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~42\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~45_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[228]~87_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~87_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~46\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~41_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~42\);

-- Location: LABCELL_X31_Y15_N21
\inst1|Div0|auto_generated|divider|divider|op_10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~37_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_9~41_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[229]~78_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[229]~74_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_10~42\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~38\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_9~41_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[229]~78_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[229]~74_combout\))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~74_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~78_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~42\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~37_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~38\);

-- Location: LABCELL_X31_Y15_N24
\inst1|Div0|auto_generated|divider|divider|op_10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~33_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~37_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[230]~70_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~38\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~34\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~37_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[230]~70_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~70_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~38\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~33_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~34\);

-- Location: LABCELL_X31_Y15_N27
\inst1|Div0|auto_generated|divider|divider|op_10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~29_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_9~33_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[231]~61_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[231]~57_combout\))) ) + ( GND ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_10~34\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~30\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_9~33_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[231]~61_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[231]~57_combout\))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~57_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~61_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~34\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~29_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~30\);

-- Location: LABCELL_X31_Y15_N30
\inst1|Div0|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~29_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[232]~53_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~30\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~26\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~29_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[232]~53_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[232]~53_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~30\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~26\);

-- Location: LABCELL_X31_Y15_N33
\inst1|Div0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_9~25_sumout\)) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[233]~44_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[233]~40_combout\)))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~26\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_9~25_sumout\)) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[233]~44_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[233]~40_combout\)))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[233]~40_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[233]~44_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~26\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X31_Y15_N36
\inst1|Div0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~21_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|Div0|auto_generated|divider|divider|StageOut[234]~32_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~22\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~21_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[234]~32_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~32_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~22\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X31_Y15_N39
\inst1|Div0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\)) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[235]~5_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[235]~1_combout\)))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~18\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\)) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Div0|auto_generated|divider|divider|StageOut[235]~5_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[235]~1_combout\)))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~1_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~5_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~18\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X31_Y15_N42
\inst1|Div0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[236]~14_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~10\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_10~14\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[236]~14_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~14_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~10\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X31_Y15_N45
\inst1|Div0|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_9~17_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (((\inst1|Div0|auto_generated|divider|divider|StageOut[237]~20_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[237]~16_combout\))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[237]~16_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[237]~20_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~14\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X31_Y15_N48
\inst1|Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X33_Y15_N45
\inst1|Div0|auto_generated|divider|divider|StageOut[267]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[267]~0_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[267]~0_combout\);

-- Location: LABCELL_X31_Y13_N24
\inst1|Div0|auto_generated|divider|divider|StageOut[252]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[252]~8_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_9~13_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[252]~8_combout\);

-- Location: LABCELL_X31_Y13_N57
\inst1|Div0|auto_generated|divider|divider|StageOut[252]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[252]~15_combout\ = (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|StageOut[236]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~14_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[252]~15_combout\);

-- Location: LABCELL_X31_Y15_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[251]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[251]~6_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[235]~1_combout\ & ( (\inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|StageOut[235]~1_combout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~9_sumout\)) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[235]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~5_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~1_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[251]~6_combout\);

-- Location: LABCELL_X33_Y15_N21
\inst1|Div0|auto_generated|divider|divider|StageOut[250]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[250]~26_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_9~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[250]~26_combout\);

-- Location: LABCELL_X30_Y15_N6
\inst1|Div0|auto_generated|divider|divider|StageOut[250]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[250]~33_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[234]~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~32_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[250]~33_combout\);

-- Location: LABCELL_X30_Y15_N12
\inst1|Div0|auto_generated|divider|divider|StageOut[249]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[249]~45_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (\inst1|Div0|auto_generated|divider|divider|StageOut[233]~40_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[233]~44_combout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_9~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[233]~44_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[233]~40_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[249]~45_combout\);

-- Location: LABCELL_X30_Y15_N9
\inst1|Div0|auto_generated|divider|divider|StageOut[248]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[248]~47_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_9~29_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[248]~47_combout\);

-- Location: LABCELL_X30_Y15_N36
\inst1|Div0|auto_generated|divider|divider|StageOut[248]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[248]~54_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[232]~53_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[232]~53_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[248]~54_combout\);

-- Location: LABCELL_X30_Y15_N48
\inst1|Div0|auto_generated|divider|divider|StageOut[247]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[247]~62_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (\inst1|Div0|auto_generated|divider|divider|StageOut[231]~57_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[231]~61_combout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_9~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~61_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~57_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[247]~62_combout\);

-- Location: LABCELL_X30_Y15_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[246]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[246]~64_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_9~37_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[246]~64_combout\);

-- Location: LABCELL_X30_Y15_N3
\inst1|Div0|auto_generated|divider|divider|StageOut[246]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[246]~71_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[230]~70_combout\ & ( \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~70_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[246]~71_combout\);

-- Location: MLABCELL_X34_Y14_N24
\inst1|Div0|auto_generated|divider|divider|StageOut[245]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[245]~79_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[229]~74_combout\ & ( (\inst1|Div0|auto_generated|divider|divider|op_9~41_sumout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|StageOut[229]~74_combout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\inst1|Div0|auto_generated|divider|divider|op_9~41_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[229]~78_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~78_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~74_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[245]~79_combout\);

-- Location: LABCELL_X33_Y15_N3
\inst1|Div0|auto_generated|divider|divider|StageOut[244]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[244]~81_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_9~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[244]~81_combout\);

-- Location: MLABCELL_X34_Y13_N51
\inst1|Div0|auto_generated|divider|divider|StageOut[244]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[244]~88_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[228]~87_combout\ & ( \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~87_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[244]~88_combout\);

-- Location: LABCELL_X31_Y15_N57
\inst1|Div0|auto_generated|divider|divider|StageOut[243]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[243]~95_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (\inst1|Div0|auto_generated|divider|divider|StageOut[227]~91_combout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[227]~94_combout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_9~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~94_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~91_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~49_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[243]~95_combout\);

-- Location: LABCELL_X29_Y14_N21
\inst1|Div0|auto_generated|divider|divider|StageOut[242]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[242]~97_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_9~53_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~53_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[242]~97_combout\);

-- Location: MLABCELL_X34_Y14_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[242]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[242]~100_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[226]~99_combout\ & ( \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[226]~99_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[242]~100_combout\);

-- Location: LABCELL_X31_Y13_N39
\inst1|Div0|auto_generated|divider|divider|StageOut[241]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[241]~104_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[225]~103_combout\ & ( (\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_9~57_sumout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|StageOut[225]~103_combout\ & ( (\inst1|Div0|auto_generated|divider|divider|op_9~57_sumout\ & 
-- !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~57_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~103_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[241]~104_combout\);

-- Location: LABCELL_X30_Y15_N33
\inst1|Div0|auto_generated|divider|divider|StageOut[240]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[240]~106_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|km\(3) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \inst1|Div0|auto_generated|divider|divider|op_9~61_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~61_sumout\,
	datad => \inst1|ALT_INV_km\(3),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[240]~106_combout\);

-- Location: MLABCELL_X34_Y15_N0
\inst1|Div0|auto_generated|divider|divider|op_11~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~66_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~66_cout\);

-- Location: MLABCELL_X34_Y15_N3
\inst1|Div0|auto_generated|divider|divider|op_11~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~61_sumout\ = SUM(( \inst1|km\(1) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~66_cout\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~62\ = CARRY(( \inst1|km\(1) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(1),
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~66_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~61_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~62\);

-- Location: MLABCELL_X34_Y15_N6
\inst1|Div0|auto_generated|divider|divider|op_11~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~57_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~61_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|km\(2))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~62\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~58\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~61_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|km\(2))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|ALT_INV_km\(2),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~61_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~62\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~57_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~58\);

-- Location: MLABCELL_X34_Y15_N9
\inst1|Div0|auto_generated|divider|divider|op_11~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~53_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~57_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[240]~106_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~58\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~54\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~57_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[240]~106_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~106_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~57_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~58\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~53_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~54\);

-- Location: MLABCELL_X34_Y15_N12
\inst1|Div0|auto_generated|divider|divider|op_11~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~49_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~53_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[241]~104_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~54\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~50\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~53_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[241]~104_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[241]~104_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~53_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~54\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~49_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~50\);

-- Location: MLABCELL_X34_Y15_N15
\inst1|Div0|auto_generated|divider|divider|op_11~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~45_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_10~49_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[242]~100_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[242]~97_combout\))) ) + ( GND ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_11~50\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~46\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_10~49_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ 
-- & (((\inst1|Div0|auto_generated|divider|divider|StageOut[242]~100_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[242]~97_combout\))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[242]~97_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[242]~100_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~50\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~45_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~46\);

-- Location: MLABCELL_X34_Y15_N18
\inst1|Div0|auto_generated|divider|divider|op_11~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~41_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~45_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[243]~95_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~46\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~42\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~45_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[243]~95_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~95_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~46\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~41_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~42\);

-- Location: MLABCELL_X34_Y15_N21
\inst1|Div0|auto_generated|divider|divider|op_11~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~37_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_10~41_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[244]~88_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[244]~81_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_11~42\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~38\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_10~41_sumout\)))) # (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ 
-- & (((\inst1|Div0|auto_generated|divider|divider|StageOut[244]~88_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[244]~81_combout\))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~81_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~88_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~42\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~37_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~38\);

-- Location: MLABCELL_X34_Y15_N24
\inst1|Div0|auto_generated|divider|divider|op_11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~33_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~37_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[245]~79_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~38\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~34\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~37_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[245]~79_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~79_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~38\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~33_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~34\);

-- Location: MLABCELL_X34_Y15_N27
\inst1|Div0|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_10~33_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[246]~71_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[246]~64_combout\))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_11~34\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~30\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_10~33_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[246]~71_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[246]~64_combout\))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_11~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~64_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~71_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~34\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~30\);

-- Location: MLABCELL_X34_Y15_N30
\inst1|Div0|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~29_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[247]~62_combout\)) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~30\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~29_sumout\))) # (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[247]~62_combout\)) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~62_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~30\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~26\);

-- Location: MLABCELL_X34_Y15_N33
\inst1|Div0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_10~25_sumout\)) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[248]~54_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[248]~47_combout\)))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_11~26\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~22\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_10~25_sumout\)) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[248]~54_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[248]~47_combout\)))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~47_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~54_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~26\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~22\);

-- Location: MLABCELL_X34_Y15_N36
\inst1|Div0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~21_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[249]~45_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~22\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~18\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~21_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[249]~45_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~45_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~22\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~18\);

-- Location: MLABCELL_X34_Y15_N39
\inst1|Div0|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_10~17_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[250]~33_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[250]~26_combout\))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_11~18\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~14\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_10~17_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[250]~33_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[250]~26_combout\))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[250]~26_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[250]~33_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~18\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~14\);

-- Location: MLABCELL_X34_Y15_N42
\inst1|Div0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[251]~6_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~14\ ))
-- \inst1|Div0|auto_generated|divider|divider|op_11~10\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[251]~6_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[251]~6_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~14\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~10\);

-- Location: MLABCELL_X34_Y15_N45
\inst1|Div0|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_10~13_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[252]~15_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[252]~8_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~8_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~15_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~10\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_11~6_cout\);

-- Location: MLABCELL_X34_Y15_N48
\inst1|Div0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X33_Y15_N0
\inst1|Div0|auto_generated|divider|divider|StageOut[267]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[267]~7_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[251]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[251]~6_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[267]~7_combout\);

-- Location: LABCELL_X33_Y15_N27
\inst1|Div0|auto_generated|divider|divider|StageOut[266]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[266]~34_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~17_sumout\ & ( ((!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[250]~26_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[250]~33_combout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_10~17_sumout\ & ( 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[250]~26_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[250]~33_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011000100010011001111011101111111111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[250]~33_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[250]~26_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[266]~34_combout\);

-- Location: LABCELL_X33_Y15_N12
\inst1|Div0|auto_generated|divider|divider|StageOut[265]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[265]~39_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_10~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[265]~39_combout\);

-- Location: LABCELL_X35_Y15_N57
\inst1|Div0|auto_generated|divider|divider|StageOut[265]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[265]~46_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[249]~45_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~45_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[265]~46_combout\);

-- Location: LABCELL_X30_Y15_N57
\inst1|Div0|auto_generated|divider|divider|StageOut[264]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[264]~55_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~25_sumout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((\inst1|Div0|auto_generated|divider|divider|StageOut[248]~54_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[248]~47_combout\)) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_10~25_sumout\ & ( 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[248]~54_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[248]~47_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~47_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~54_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[264]~55_combout\);

-- Location: LABCELL_X30_Y15_N42
\inst1|Div0|auto_generated|divider|divider|StageOut[263]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[263]~56_combout\ = (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|op_10~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[263]~56_combout\);

-- Location: LABCELL_X30_Y15_N45
\inst1|Div0|auto_generated|divider|divider|StageOut[263]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[263]~63_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[247]~62_combout\ & ( \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~62_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[263]~63_combout\);

-- Location: LABCELL_X30_Y15_N21
\inst1|Div0|auto_generated|divider|divider|StageOut[262]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[262]~72_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~33_sumout\ & ( ((!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- (\inst1|Div0|auto_generated|divider|divider|StageOut[246]~71_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[246]~64_combout\) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_10~33_sumout\ & ( 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[246]~71_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[246]~64_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~64_combout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~71_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[262]~72_combout\);

-- Location: LABCELL_X29_Y15_N27
\inst1|Div0|auto_generated|divider|divider|StageOut[261]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[261]~73_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~37_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[261]~73_combout\);

-- Location: MLABCELL_X34_Y14_N21
\inst1|Div0|auto_generated|divider|divider|StageOut[261]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[261]~80_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[245]~79_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~79_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[261]~80_combout\);

-- Location: MLABCELL_X34_Y15_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[260]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[260]~89_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~41_sumout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((\inst1|Div0|auto_generated|divider|divider|StageOut[244]~88_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[244]~81_combout\)) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_10~41_sumout\ & ( 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[244]~88_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[244]~81_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~81_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~88_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[260]~89_combout\);

-- Location: LABCELL_X33_Y15_N57
\inst1|Div0|auto_generated|divider|divider|StageOut[259]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[259]~90_combout\ = (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|op_10~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[259]~90_combout\);

-- Location: LABCELL_X33_Y15_N18
\inst1|Div0|auto_generated|divider|divider|StageOut[259]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[259]~96_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|StageOut[243]~95_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~95_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[259]~96_combout\);

-- Location: LABCELL_X33_Y15_N54
\inst1|Div0|auto_generated|divider|divider|StageOut[258]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[258]~101_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~49_sumout\ & ( (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((\inst1|Div0|auto_generated|divider|divider|StageOut[242]~100_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[242]~97_combout\)) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_10~49_sumout\ & ( 
-- (\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|StageOut[242]~100_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[242]~97_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[242]~97_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[242]~100_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[258]~101_combout\);

-- Location: LABCELL_X33_Y15_N24
\inst1|Div0|auto_generated|divider|divider|StageOut[257]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[257]~102_combout\ = (!\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & \inst1|Div0|auto_generated|divider|divider|op_10~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~53_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[257]~102_combout\);

-- Location: MLABCELL_X34_Y15_N57
\inst1|Div0|auto_generated|divider|divider|StageOut[257]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[257]~105_combout\ = ( \inst1|Div0|auto_generated|divider|divider|StageOut[241]~104_combout\ & ( \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[241]~104_combout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[257]~105_combout\);

-- Location: LABCELL_X29_Y15_N42
\inst1|Div0|auto_generated|divider|divider|StageOut[256]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[256]~107_combout\ = ( \inst1|Div0|auto_generated|divider|divider|op_10~57_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \inst1|Div0|auto_generated|divider|divider|StageOut[240]~106_combout\ ) ) ) # ( !\inst1|Div0|auto_generated|divider|divider|op_10~57_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \inst1|Div0|auto_generated|divider|divider|StageOut[240]~106_combout\ ) ) ) # ( \inst1|Div0|auto_generated|divider|divider|op_10~57_sumout\ & ( !\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~106_combout\,
	datae => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~57_sumout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[256]~107_combout\);

-- Location: LABCELL_X29_Y15_N36
\inst1|Div0|auto_generated|divider|divider|StageOut[255]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|StageOut[255]~108_combout\ = ( \inst1|km\(2) & ( \inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) ) # ( \inst1|km\(2) & ( !\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \inst1|Div0|auto_generated|divider|divider|op_10~61_sumout\ ) ) ) # ( !\inst1|km\(2) & ( !\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Div0|auto_generated|divider|divider|op_10~61_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~61_sumout\,
	datae => \inst1|ALT_INV_km\(2),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div0|auto_generated|divider|divider|StageOut[255]~108_combout\);

-- Location: LABCELL_X35_Y15_N0
\inst1|Div0|auto_generated|divider|divider|op_12~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~66_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~66_cout\);

-- Location: LABCELL_X35_Y15_N3
\inst1|Div0|auto_generated|divider|divider|op_12~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~62_cout\ = CARRY(( \inst1|km\(0) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(0),
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~66_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~62_cout\);

-- Location: LABCELL_X35_Y15_N6
\inst1|Div0|auto_generated|divider|divider|op_12~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~58_cout\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_11~61_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|km\(1))) ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|ALT_INV_km\(1),
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~61_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~62_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~58_cout\);

-- Location: LABCELL_X35_Y15_N9
\inst1|Div0|auto_generated|divider|divider|op_12~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~54_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_11~57_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[255]~108_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[255]~108_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~57_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~58_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~54_cout\);

-- Location: LABCELL_X35_Y15_N12
\inst1|Div0|auto_generated|divider|divider|op_12~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~50_cout\ = CARRY(( VCC ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_11~53_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[256]~107_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~107_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~53_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~54_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~50_cout\);

-- Location: LABCELL_X35_Y15_N15
\inst1|Div0|auto_generated|divider|divider|op_12~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~46_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_11~49_sumout\)) # (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ 
-- & (((\inst1|Div0|auto_generated|divider|divider|StageOut[257]~105_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[257]~102_combout\)))) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[257]~102_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[257]~105_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~50_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~46_cout\);

-- Location: LABCELL_X35_Y15_N18
\inst1|Div0|auto_generated|divider|divider|op_12~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~42_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_11~45_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[258]~101_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~101_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~46_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~42_cout\);

-- Location: LABCELL_X35_Y15_N21
\inst1|Div0|auto_generated|divider|divider|op_12~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~38_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_11~41_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[259]~96_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[259]~90_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_12~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[259]~90_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[259]~96_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~42_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~38_cout\);

-- Location: LABCELL_X35_Y15_N24
\inst1|Div0|auto_generated|divider|divider|op_12~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~34_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_11~37_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[260]~89_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[260]~89_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~38_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~34_cout\);

-- Location: LABCELL_X35_Y15_N27
\inst1|Div0|auto_generated|divider|divider|op_12~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~30_cout\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_11~33_sumout\)) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[261]~80_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[261]~73_combout\)))) ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_12~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~73_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~80_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~34_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~30_cout\);

-- Location: LABCELL_X35_Y15_N30
\inst1|Div0|auto_generated|divider|divider|op_12~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~26_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_11~29_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[262]~72_combout\)) ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[262]~72_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~30_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~26_cout\);

-- Location: LABCELL_X35_Y15_N33
\inst1|Div0|auto_generated|divider|divider|op_12~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~22_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_11~25_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[263]~63_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[263]~56_combout\))) ) + ( GND ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_12~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~56_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~63_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~26_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~22_cout\);

-- Location: LABCELL_X35_Y15_N36
\inst1|Div0|auto_generated|divider|divider|op_12~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~18_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[264]~55_combout\)) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[264]~55_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~22_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~18_cout\);

-- Location: LABCELL_X35_Y15_N39
\inst1|Div0|auto_generated|divider|divider|op_12~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~14_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|op_11~17_sumout\)) # (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ 
-- & (((\inst1|Div0|auto_generated|divider|divider|StageOut[265]~46_combout\) # (\inst1|Div0|auto_generated|divider|divider|StageOut[265]~39_combout\)))) ) + ( VCC ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~39_combout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~46_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~18_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~14_cout\);

-- Location: LABCELL_X35_Y15_N42
\inst1|Div0|auto_generated|divider|divider|op_12~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~10_cout\ = CARRY(( GND ) + ( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div0|auto_generated|divider|divider|op_11~13_sumout\))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div0|auto_generated|divider|divider|StageOut[266]~34_combout\)) ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[266]~34_combout\,
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~14_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~10_cout\);

-- Location: LABCELL_X35_Y15_N45
\inst1|Div0|auto_generated|divider|divider|op_12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~6_cout\ = CARRY(( (!\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|op_11~9_sumout\)))) # 
-- (\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div0|auto_generated|divider|divider|StageOut[267]~7_combout\)) # (\inst1|Div0|auto_generated|divider|divider|StageOut[267]~0_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div0|auto_generated|divider|divider|op_12~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\,
	datab => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datad => \inst1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~7_combout\,
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~10_cout\,
	cout => \inst1|Div0|auto_generated|divider|divider|op_12~6_cout\);

-- Location: LABCELL_X35_Y15_N48
\inst1|Div0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div0|auto_generated|divider|divider|op_12~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div0|auto_generated|divider|divider|op_12~6_cout\,
	sumout => \inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X35_Y15_N54
\inst1|seg0[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|seg0[0]~0_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|op_12~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|seg0[0]~0_combout\);

-- Location: FF_X35_Y15_N55
\inst1|seg0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst1|seg0[0]~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|seg0\(0));

-- Location: LABCELL_X33_Y15_N15
\inst1|seg0[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|seg0[1]~1_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|op_11~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \inst1|seg0[1]~1_combout\);

-- Location: FF_X33_Y15_N16
\inst1|seg0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst1|seg0[1]~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|seg0\(1));

-- Location: LABCELL_X33_Y15_N33
\inst1|seg0[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|seg0[3]~3_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|op_9~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|seg0[3]~3_combout\);

-- Location: FF_X33_Y15_N35
\inst1|seg0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst1|seg0[3]~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|seg0\(3));

-- Location: LABCELL_X33_Y15_N30
\inst1|seg0[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|seg0[2]~2_combout\ = ( !\inst1|Div0|auto_generated|divider|divider|op_10~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|seg0[2]~2_combout\);

-- Location: FF_X33_Y15_N32
\inst1|seg0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst1|seg0[2]~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|seg0\(2));

-- Location: LABCELL_X33_Y15_N36
\inst4|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|WideOr0~0_combout\ = ( \inst1|seg0\(2) & ( ((!\inst1|seg0\(0) & !\inst1|seg0\(1))) # (\inst1|seg0\(3)) ) ) # ( !\inst1|seg0\(2) & ( (!\inst1|seg0\(1) & (\inst1|seg0\(0) & !\inst1|seg0\(3))) # (\inst1|seg0\(1) & ((\inst1|seg0\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001101000011010000110100001110001111100011111000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg0\(0),
	datab => \inst1|ALT_INV_seg0\(1),
	datac => \inst1|ALT_INV_seg0\(3),
	dataf => \inst1|ALT_INV_seg0\(2),
	combout => \inst4|WideOr0~0_combout\);

-- Location: LABCELL_X33_Y15_N39
\inst4|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|WideOr1~0_combout\ = ( \inst1|seg0\(3) & ( (\inst1|seg0\(2)) # (\inst1|seg0\(1)) ) ) # ( !\inst1|seg0\(3) & ( (\inst1|seg0\(2) & (!\inst1|seg0\(0) $ (!\inst1|seg0\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg0\(0),
	datab => \inst1|ALT_INV_seg0\(1),
	datac => \inst1|ALT_INV_seg0\(2),
	dataf => \inst1|ALT_INV_seg0\(3),
	combout => \inst4|WideOr1~0_combout\);

-- Location: LABCELL_X33_Y15_N9
\inst4|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|WideOr2~0_combout\ = ( \inst1|seg0\(3) & ( (\inst1|seg0\(1)) # (\inst1|seg0\(2)) ) ) # ( !\inst1|seg0\(3) & ( (!\inst1|seg0\(0) & (!\inst1|seg0\(2) & \inst1|seg0\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg0\(0),
	datab => \inst1|ALT_INV_seg0\(2),
	datac => \inst1|ALT_INV_seg0\(1),
	dataf => \inst1|ALT_INV_seg0\(3),
	combout => \inst4|WideOr2~0_combout\);

-- Location: LABCELL_X33_Y15_N48
\inst4|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|WideOr3~0_combout\ = ( \inst1|seg0\(3) & ( (\inst1|seg0\(1)) # (\inst1|seg0\(2)) ) ) # ( !\inst1|seg0\(3) & ( (!\inst1|seg0\(0) & (\inst1|seg0\(2) & !\inst1|seg0\(1))) # (\inst1|seg0\(0) & (!\inst1|seg0\(2) $ (\inst1|seg0\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000101100001011000010110000100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg0\(0),
	datab => \inst1|ALT_INV_seg0\(2),
	datac => \inst1|ALT_INV_seg0\(1),
	dataf => \inst1|ALT_INV_seg0\(3),
	combout => \inst4|WideOr3~0_combout\);

-- Location: LABCELL_X33_Y15_N6
\inst4|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|WideOr4~0_combout\ = ( \inst1|seg0\(3) & ( ((\inst1|seg0\(1)) # (\inst1|seg0\(2))) # (\inst1|seg0\(0)) ) ) # ( !\inst1|seg0\(3) & ( ((\inst1|seg0\(2) & !\inst1|seg0\(1))) # (\inst1|seg0\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg0\(0),
	datab => \inst1|ALT_INV_seg0\(2),
	datac => \inst1|ALT_INV_seg0\(1),
	dataf => \inst1|ALT_INV_seg0\(3),
	combout => \inst4|WideOr4~0_combout\);

-- Location: LABCELL_X33_Y15_N51
\inst4|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|WideOr5~0_combout\ = ( \inst1|seg0\(3) & ( (\inst1|seg0\(1)) # (\inst1|seg0\(2)) ) ) # ( !\inst1|seg0\(3) & ( (!\inst1|seg0\(0) & (!\inst1|seg0\(2) & \inst1|seg0\(1))) # (\inst1|seg0\(0) & ((!\inst1|seg0\(2)) # (\inst1|seg0\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110101001101010011010100110100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg0\(0),
	datab => \inst1|ALT_INV_seg0\(2),
	datac => \inst1|ALT_INV_seg0\(1),
	dataf => \inst1|ALT_INV_seg0\(3),
	combout => \inst4|WideOr5~0_combout\);

-- Location: LABCELL_X33_Y15_N42
\inst4|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|WideOr6~0_combout\ = ( \inst1|seg0\(2) & ( (!\inst1|seg0\(3) & ((!\inst1|seg0\(1)) # (!\inst1|seg0\(0)))) ) ) # ( !\inst1|seg0\(2) & ( !\inst1|seg0\(3) $ (!\inst1|seg0\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010101000101010001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg0\(3),
	datab => \inst1|ALT_INV_seg0\(1),
	datac => \inst1|ALT_INV_seg0\(0),
	dataf => \inst1|ALT_INV_seg0\(2),
	combout => \inst4|WideOr6~0_combout\);

-- Location: LABCELL_X27_Y10_N0
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout\ = SUM(( \inst1|km\(10) ) + ( !VCC ) + ( !VCC ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~6\ = CARRY(( \inst1|km\(10) ) + ( !VCC ) + ( !VCC ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(10),
	cin => GND,
	sharein => GND,
	sumout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~6\,
	shareout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~7\);

-- Location: LABCELL_X27_Y10_N3
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout\ = SUM(( !\inst1|km\(11) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~7\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~6\ ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~10\ = CARRY(( !\inst1|km\(11) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~7\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~6\ ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~11\ = SHARE(\inst1|km\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(11),
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~6\,
	sharein => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~7\,
	sumout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~10\,
	shareout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~11\);

-- Location: LABCELL_X27_Y10_N6
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout\ = SUM(( !\inst1|km\(12) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~11\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~10\ 
-- ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~14\ = CARRY(( !\inst1|km\(12) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~11\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~15\ = SHARE(\inst1|km\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(12),
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~10\,
	sharein => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~11\,
	sumout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~14\,
	shareout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~15\);

-- Location: LABCELL_X27_Y10_N9
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout\ = SUM(( \inst1|km\(13) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~15\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~14\ 
-- ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~18\ = CARRY(( \inst1|km\(13) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~15\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(13),
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~14\,
	sharein => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~15\,
	sumout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~18\,
	shareout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~19\);

-- Location: LABCELL_X27_Y10_N12
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout\ = SUM(( !\inst1|km\(14) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~19\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~18\ 
-- ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~26\ = CARRY(( !\inst1|km\(14) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~19\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~18\ ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~27\ = SHARE(\inst1|km\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(14),
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~18\,
	sharein => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~19\,
	sumout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~26\,
	shareout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~27\);

-- Location: LABCELL_X27_Y10_N15
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~29_sumout\ = SUM(( \inst1|km\(15) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~27\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~26\ 
-- ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~30\ = CARRY(( \inst1|km\(15) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~27\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~26\ ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(15),
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~26\,
	sharein => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~27\,
	sumout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~29_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~30\,
	shareout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~31\);

-- Location: LABCELL_X27_Y10_N18
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout\ = SUM(( \inst1|km\(16) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~31\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~30\ 
-- ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~34\ = CARRY(( \inst1|km\(16) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~31\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~30\ ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~35\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_km\(16),
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~30\,
	sharein => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~31\,
	sumout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~34\,
	shareout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~35\);

-- Location: LABCELL_X27_Y10_N21
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~37_sumout\ = SUM(( \inst1|km\(17) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~35\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~34\ 
-- ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~38\ = CARRY(( \inst1|km\(17) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~35\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~34\ ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~39\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(17),
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~34\,
	sharein => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~35\,
	sumout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~37_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~38\,
	shareout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~39\);

-- Location: LABCELL_X27_Y10_N24
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout\ = SUM(( \inst1|km\(18) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~39\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~38\ 
-- ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~42\ = CARRY(( \inst1|km\(18) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~39\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~38\ ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~43\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(18),
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~38\,
	sharein => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~39\,
	sumout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~42\,
	shareout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~43\);

-- Location: LABCELL_X27_Y10_N27
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~21_sumout\ = SUM(( \inst1|km\(19) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~43\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~42\ 
-- ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~22\ = CARRY(( \inst1|km\(19) ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~43\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~42\ ))
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(19),
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~42\,
	sharein => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~43\,
	sumout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~21_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~22\,
	shareout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~23\);

-- Location: LABCELL_X27_Y10_N30
\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ = SUM(( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~23\ ) + ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~22\,
	sharein => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~23\,
	sumout => \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\);

-- Location: LABCELL_X33_Y11_N12
\inst1|Div1|auto_generated|divider|divider|StageOut[107]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[107]~82_combout\ = ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[8]~41_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[107]~82_combout\);

-- Location: LABCELL_X27_Y10_N57
\inst1|Div1|auto_generated|divider|divider|StageOut[108]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[108]~84_combout\ = ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~21_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[9]~21_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[108]~84_combout\);

-- Location: LABCELL_X31_Y10_N3
\inst1|Div1|auto_generated|divider|divider|StageOut[108]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[108]~85_combout\ = ( \inst1|km\(19) & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst1|ALT_INV_km\(19),
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[108]~85_combout\);

-- Location: LABCELL_X30_Y10_N48
\inst1|Div1|auto_generated|divider|divider|StageOut[106]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[106]~98_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[7]~37_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[106]~98_combout\);

-- Location: LABCELL_X31_Y10_N9
\inst1|Div1|auto_generated|divider|divider|StageOut[106]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[106]~99_combout\ = ( \inst1|km\(17) & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst1|ALT_INV_km\(17),
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[106]~99_combout\);

-- Location: LABCELL_X31_Y10_N15
\inst1|Div1|auto_generated|divider|divider|StageOut[104]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[104]~97_combout\ = ( \inst1|km\(15) & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst1|ALT_INV_km\(15),
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[104]~97_combout\);

-- Location: LABCELL_X27_Y10_N51
\inst1|Div1|auto_generated|divider|divider|StageOut[104]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[104]~96_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[5]~29_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[104]~96_combout\);

-- Location: LABCELL_X31_Y10_N6
\inst1|Div1|auto_generated|divider|divider|StageOut[102]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[102]~58_combout\ = ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[3]~17_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[102]~58_combout\);

-- Location: LABCELL_X30_Y10_N33
\inst1|Div1|auto_generated|divider|divider|StageOut[102]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[102]~59_combout\ = ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|km\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(13),
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[102]~59_combout\);

-- Location: LABCELL_X27_Y10_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[100]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[100]~56_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[1]~9_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[100]~56_combout\);

-- Location: LABCELL_X31_Y10_N0
\inst1|Div1|auto_generated|divider|divider|StageOut[100]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[100]~57_combout\ = ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|km\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(11),
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[100]~57_combout\);

-- Location: LABCELL_X31_Y10_N18
\inst1|Div1|auto_generated|divider|divider|op_3~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~50_cout\);

-- Location: LABCELL_X31_Y10_N21
\inst1|Div1|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( \inst1|km\(9) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~50_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_3~26\ = CARRY(( \inst1|km\(9) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(9),
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~50_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X31_Y10_N24
\inst1|Div1|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\inst1|km\(10))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~26\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_3~6\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\inst1|km\(10))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datac => \inst1|ALT_INV_km\(10),
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[0]~5_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~26\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X31_Y10_N27
\inst1|Div1|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (\inst1|Div1|auto_generated|divider|divider|StageOut[100]~57_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[100]~56_combout\) ) + ( VCC ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_3~6\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_3~10\ = CARRY(( (\inst1|Div1|auto_generated|divider|divider|StageOut[100]~57_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[100]~56_combout\) ) + ( VCC ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~56_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~57_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~6\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X31_Y10_N30
\inst1|Div1|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\inst1|km\(12))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\inst1|km\(12))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(12),
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[2]~13_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~10\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X31_Y10_N33
\inst1|Div1|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (\inst1|Div1|auto_generated|divider|divider|StageOut[102]~59_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[102]~58_combout\) ) + ( VCC ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_3~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_3~18\ = CARRY(( (\inst1|Div1|auto_generated|divider|divider|StageOut[102]~59_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[102]~58_combout\) ) + ( VCC ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~58_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~59_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~14\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X31_Y10_N36
\inst1|Div1|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\inst1|km\(14))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~18\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_3~30\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\inst1|km\(14))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(14),
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[4]~25_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~18\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X31_Y10_N39
\inst1|Div1|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (\inst1|Div1|auto_generated|divider|divider|StageOut[104]~96_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[104]~97_combout\) ) + ( GND ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_3~30\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_3~34\ = CARRY(( (\inst1|Div1|auto_generated|divider|divider|StageOut[104]~96_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[104]~97_combout\) ) + ( GND ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~97_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~96_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~30\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X31_Y10_N42
\inst1|Div1|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\inst1|km\(16))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~34\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_3~38\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\inst1|km\(16))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_km\(16),
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[6]~33_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~34\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~38\);

-- Location: LABCELL_X31_Y10_N45
\inst1|Div1|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( (\inst1|Div1|auto_generated|divider|divider|StageOut[106]~99_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[106]~98_combout\) ) + ( GND ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_3~38\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_3~42\ = CARRY(( (\inst1|Div1|auto_generated|divider|divider|StageOut[106]~99_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[106]~98_combout\) ) + ( GND ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~98_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~99_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~38\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X31_Y10_N48
\inst1|Div1|auto_generated|divider|divider|op_3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~45_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\inst1|km\(18))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~42\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_3~46\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & (\inst1|km\(18))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_km\(18),
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[8]~41_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~42\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~45_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~46\);

-- Location: LABCELL_X31_Y10_N51
\inst1|Div1|auto_generated|divider|divider|op_3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~22_cout\ = CARRY(( (\inst1|Div1|auto_generated|divider|divider|StageOut[108]~85_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[108]~84_combout\) ) + ( VCC ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~84_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~85_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~46\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_3~22_cout\);

-- Location: LABCELL_X31_Y10_N54
\inst1|Div1|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_3~22_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X33_Y11_N3
\inst1|Div1|auto_generated|divider|divider|StageOut[107]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[107]~83_combout\ = ( \inst1|km\(18) & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst1|ALT_INV_km\(18),
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[107]~83_combout\);

-- Location: MLABCELL_X28_Y11_N33
\inst1|Div1|auto_generated|divider|divider|StageOut[106]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[106]~80_combout\ = ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~37_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\) # (\inst1|km\(17)) 
-- ) ) # ( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~37_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & \inst1|km\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	datad => \inst1|ALT_INV_km\(17),
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[7]~37_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[106]~80_combout\);

-- Location: MLABCELL_X28_Y11_N21
\inst1|Div1|auto_generated|divider|divider|StageOut[105]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[105]~75_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[6]~33_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[105]~75_combout\);

-- Location: LABCELL_X33_Y11_N0
\inst1|Div1|auto_generated|divider|divider|StageOut[105]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[105]~76_combout\ = ( \inst1|km\(16) & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst1|ALT_INV_km\(16),
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[105]~76_combout\);

-- Location: LABCELL_X27_Y10_N39
\inst1|Div1|auto_generated|divider|divider|StageOut[104]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[104]~70_combout\ = ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|km\(15) ) ) # ( 
-- !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[5]~29_sumout\,
	datad => \inst1|ALT_INV_km\(15),
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[104]~70_combout\);

-- Location: LABCELL_X27_Y10_N42
\inst1|Div1|auto_generated|divider|divider|StageOut[103]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[103]~62_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[4]~25_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[103]~62_combout\);

-- Location: LABCELL_X31_Y11_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[103]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[103]~63_combout\ = ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|km\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(14),
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[103]~63_combout\);

-- Location: LABCELL_X33_Y10_N15
\inst1|Div1|auto_generated|divider|divider|StageOut[102]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[102]~39_combout\ = ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout\ & ( \inst1|km\(13) ) ) 
-- ) # ( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout\ ) ) # ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & 
-- ( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout\ & ( \inst1|km\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(13),
	datae => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[3]~17_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[102]~39_combout\);

-- Location: LABCELL_X31_Y11_N6
\inst1|Div1|auto_generated|divider|divider|StageOut[101]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[101]~28_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[2]~13_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[101]~28_combout\);

-- Location: LABCELL_X31_Y11_N21
\inst1|Div1|auto_generated|divider|divider|StageOut[101]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[101]~29_combout\ = ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|km\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(12),
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[101]~29_combout\);

-- Location: LABCELL_X31_Y11_N33
\inst1|Div1|auto_generated|divider|divider|StageOut[100]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[100]~17_combout\ = ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|km\(11) ) ) # ( 
-- !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[1]~9_sumout\,
	datad => \inst1|ALT_INV_km\(11),
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[100]~17_combout\);

-- Location: LABCELL_X31_Y11_N3
\inst1|Div1|auto_generated|divider|divider|StageOut[99]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[99]~4_combout\ = ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ & ( \inst1|km\(10) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ 
-- & ( \inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[0]~5_sumout\,
	datad => \inst1|ALT_INV_km\(10),
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[99]~4_combout\);

-- Location: LABCELL_X33_Y11_N18
\inst1|Div1|auto_generated|divider|divider|op_4~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~50_cout\);

-- Location: LABCELL_X33_Y11_N21
\inst1|Div1|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( \inst1|km\(8) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~50_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_4~46\ = CARRY(( \inst1|km\(8) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(8),
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~50_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~46\);

-- Location: LABCELL_X33_Y11_N24
\inst1|Div1|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~25_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|km\(9))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~46\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~25_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|km\(9))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|ALT_INV_km\(9),
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~46\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X33_Y11_N27
\inst1|Div1|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~5_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[99]~4_combout\)) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~26\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_4~6\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~5_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[99]~4_combout\)) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~4_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~26\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X33_Y11_N30
\inst1|Div1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[100]~17_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~6\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[100]~17_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~17_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~6\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X33_Y11_N33
\inst1|Div1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[101]~29_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[101]~28_combout\)))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[101]~29_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[101]~28_combout\)))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~28_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~29_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~10\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X33_Y11_N36
\inst1|Div1|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[102]~39_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_4~18\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[102]~39_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~39_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~14\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X33_Y11_N39
\inst1|Div1|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_3~29_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[103]~63_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[103]~62_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~18\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_3~29_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[103]~63_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[103]~62_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~62_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~63_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~18\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~30\);

-- Location: LABCELL_X33_Y11_N42
\inst1|Div1|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~33_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[104]~70_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~30\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~33_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[104]~70_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~70_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~30\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~34\);

-- Location: LABCELL_X33_Y11_N45
\inst1|Div1|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_3~37_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[105]~76_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[105]~75_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~34\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_3~37_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[105]~76_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[105]~75_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~75_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~76_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~34\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~38\);

-- Location: LABCELL_X33_Y11_N48
\inst1|Div1|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~41_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[106]~80_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~38\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_4~42\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_3~41_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[106]~80_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~80_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~38\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~42\);

-- Location: LABCELL_X33_Y11_N51
\inst1|Div1|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_3~45_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[107]~83_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[107]~82_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[107]~82_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[107]~83_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~42\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_4~22_cout\);

-- Location: LABCELL_X33_Y11_N54
\inst1|Div1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X31_Y10_N12
\inst1|Div1|auto_generated|divider|divider|StageOut[118]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[118]~79_combout\ = (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|op_3~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[118]~79_combout\);

-- Location: MLABCELL_X34_Y11_N3
\inst1|Div1|auto_generated|divider|divider|StageOut[118]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[118]~81_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[106]~80_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[106]~80_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[118]~81_combout\);

-- Location: MLABCELL_X34_Y11_N12
\inst1|Div1|auto_generated|divider|divider|StageOut[117]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[117]~77_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|StageOut[105]~75_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[105]~76_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_3~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~76_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~75_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[117]~77_combout\);

-- Location: LABCELL_X33_Y10_N18
\inst1|Div1|auto_generated|divider|divider|StageOut[116]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[116]~69_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_3~33_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[116]~69_combout\);

-- Location: LABCELL_X33_Y10_N36
\inst1|Div1|auto_generated|divider|divider|StageOut[116]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[116]~71_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[104]~70_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~70_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[116]~71_combout\);

-- Location: LABCELL_X31_Y11_N57
\inst1|Div1|auto_generated|divider|divider|StageOut[115]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[115]~64_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|StageOut[103]~62_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[103]~63_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_3~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~63_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~62_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[115]~64_combout\);

-- Location: LABCELL_X31_Y11_N9
\inst1|Div1|auto_generated|divider|divider|StageOut[114]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[114]~38_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_3~17_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[114]~38_combout\);

-- Location: LABCELL_X33_Y10_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[114]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[114]~40_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[102]~39_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~39_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[114]~40_combout\);

-- Location: LABCELL_X31_Y11_N48
\inst1|Div1|auto_generated|divider|divider|StageOut[113]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[113]~30_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\ & ( ((!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[101]~29_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[101]~28_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_3~13_sumout\ & ( 
-- (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[101]~29_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[101]~28_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~28_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~29_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[113]~30_combout\);

-- Location: LABCELL_X31_Y11_N15
\inst1|Div1|auto_generated|divider|divider|StageOut[112]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[112]~16_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_3~9_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[112]~16_combout\);

-- Location: LABCELL_X31_Y11_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[112]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[112]~18_combout\ = (\inst1|Div1|auto_generated|divider|divider|StageOut[100]~17_combout\ & \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~17_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[112]~18_combout\);

-- Location: LABCELL_X31_Y11_N18
\inst1|Div1|auto_generated|divider|divider|StageOut[111]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[111]~5_combout\ = (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_3~5_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[99]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~4_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[111]~5_combout\);

-- Location: LABCELL_X33_Y10_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[110]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[110]~48_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_3~25_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|km\(9) ) ) ) # ( 
-- !\inst1|Div1|auto_generated|divider|divider|op_3~25_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|km\(9) ) ) ) # ( \inst1|Div1|auto_generated|divider|divider|op_3~25_sumout\ & ( 
-- !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(9),
	datae => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[110]~48_combout\);

-- Location: MLABCELL_X34_Y11_N18
\inst1|Div1|auto_generated|divider|divider|op_5~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~50_cout\);

-- Location: MLABCELL_X34_Y11_N21
\inst1|Div1|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( \inst1|km\(7) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~50_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_5~46\ = CARRY(( \inst1|km\(7) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(7),
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~50_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~46\);

-- Location: MLABCELL_X34_Y11_N24
\inst1|Div1|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~45_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|km\(8))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~46\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~45_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|km\(8))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|ALT_INV_km\(8),
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~46\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~42\);

-- Location: MLABCELL_X34_Y11_N27
\inst1|Div1|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_4~25_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[110]~48_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~42\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_4~25_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[110]~48_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~48_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~42\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~26\);

-- Location: MLABCELL_X34_Y11_N30
\inst1|Div1|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[111]~5_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~26\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_5~6\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[111]~5_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[111]~5_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~26\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~6\);

-- Location: MLABCELL_X34_Y11_N33
\inst1|Div1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_4~9_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[112]~18_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[112]~16_combout\)))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~6\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_4~9_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[112]~18_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[112]~16_combout\)))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~16_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~18_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~6\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X34_Y11_N36
\inst1|Div1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~13_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[113]~30_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~13_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[113]~30_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[113]~30_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~10\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X34_Y11_N39
\inst1|Div1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[114]~40_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[114]~38_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[114]~40_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[114]~38_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~38_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~40_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~14\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X34_Y11_N42
\inst1|Div1|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~29_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[115]~64_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~18\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~29_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[115]~64_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[115]~64_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~18\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~30\);

-- Location: MLABCELL_X34_Y11_N45
\inst1|Div1|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_4~33_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[116]~71_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[116]~69_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~30\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_4~33_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[116]~71_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[116]~69_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[116]~69_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[116]~71_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~30\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~34\);

-- Location: MLABCELL_X34_Y11_N48
\inst1|Div1|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[117]~77_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~34\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_5~38\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[117]~77_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~77_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~34\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~38\);

-- Location: MLABCELL_X34_Y11_N51
\inst1|Div1|auto_generated|divider|divider|op_5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~22_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_4~41_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[118]~81_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[118]~79_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[118]~79_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[118]~81_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~38\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_5~22_cout\);

-- Location: MLABCELL_X34_Y11_N54
\inst1|Div1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_5~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_5~22_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: MLABCELL_X34_Y11_N9
\inst1|Div1|auto_generated|divider|divider|StageOut[129]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[129]~74_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_4~37_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[129]~74_combout\);

-- Location: MLABCELL_X34_Y11_N15
\inst1|Div1|auto_generated|divider|divider|StageOut[129]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[129]~78_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[117]~77_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~77_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[129]~78_combout\);

-- Location: MLABCELL_X34_Y11_N6
\inst1|Div1|auto_generated|divider|divider|StageOut[128]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[128]~72_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[116]~69_combout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_4~33_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|StageOut[116]~69_combout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|op_4~33_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[116]~71_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[116]~71_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[116]~69_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[128]~72_combout\);

-- Location: MLABCELL_X34_Y11_N0
\inst1|Div1|auto_generated|divider|divider|StageOut[127]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[127]~61_combout\ = (\inst1|Div1|auto_generated|divider|divider|op_4~29_sumout\ & !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[127]~61_combout\);

-- Location: LABCELL_X31_Y11_N30
\inst1|Div1|auto_generated|divider|divider|StageOut[127]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[127]~65_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[115]~64_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[115]~64_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[127]~65_combout\);

-- Location: LABCELL_X33_Y11_N6
\inst1|Div1|auto_generated|divider|divider|StageOut[126]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[126]~41_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[114]~40_combout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|StageOut[114]~40_combout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\inst1|Div1|auto_generated|divider|divider|op_4~17_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[114]~38_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~38_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~40_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[126]~41_combout\);

-- Location: LABCELL_X33_Y11_N15
\inst1|Div1|auto_generated|divider|divider|StageOut[125]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[125]~27_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_4~13_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[125]~27_combout\);

-- Location: LABCELL_X31_Y11_N51
\inst1|Div1|auto_generated|divider|divider|StageOut[125]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[125]~31_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[113]~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[113]~30_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[125]~31_combout\);

-- Location: LABCELL_X31_Y11_N27
\inst1|Div1|auto_generated|divider|divider|StageOut[124]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[124]~19_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|StageOut[112]~16_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[112]~18_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~18_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~16_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[124]~19_combout\);

-- Location: LABCELL_X31_Y11_N42
\inst1|Div1|auto_generated|divider|divider|StageOut[123]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[123]~3_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_4~5_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[123]~3_combout\);

-- Location: LABCELL_X31_Y11_N45
\inst1|Div1|auto_generated|divider|divider|StageOut[123]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[123]~6_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[111]~5_combout\ & ( \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[111]~5_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[123]~6_combout\);

-- Location: LABCELL_X36_Y11_N9
\inst1|Div1|auto_generated|divider|divider|StageOut[122]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[122]~49_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_4~25_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[110]~48_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_4~25_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|StageOut[110]~48_combout\ & 
-- \inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~48_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[122]~49_combout\);

-- Location: LABCELL_X33_Y11_N9
\inst1|Div1|auto_generated|divider|divider|StageOut[121]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[121]~89_combout\ = ( \inst1|km\(8) & ( (\inst1|Div1|auto_generated|divider|divider|op_4~45_sumout\) # (\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst1|km\(8) & ( 
-- (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|op_4~45_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	dataf => \inst1|ALT_INV_km\(8),
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[121]~89_combout\);

-- Location: LABCELL_X35_Y11_N0
\inst1|Div1|auto_generated|divider|divider|op_6~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~50_cout\);

-- Location: LABCELL_X35_Y11_N3
\inst1|Div1|auto_generated|divider|divider|op_6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~45_sumout\ = SUM(( \inst1|km\(6) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~50_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_6~46\ = CARRY(( \inst1|km\(6) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(6),
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~50_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_6~45_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~46\);

-- Location: LABCELL_X35_Y11_N6
\inst1|Div1|auto_generated|divider|divider|op_6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~41_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_5~45_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|km\(7))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~46\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_6~42\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_5~45_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|km\(7))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|ALT_INV_km\(7),
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~46\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_6~41_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~42\);

-- Location: LABCELL_X35_Y11_N9
\inst1|Div1|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_5~41_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[121]~89_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~42\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_6~38\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_5~41_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[121]~89_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~89_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~42\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~38\);

-- Location: LABCELL_X35_Y11_N12
\inst1|Div1|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_5~25_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[122]~49_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~38\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_5~25_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[122]~49_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[122]~49_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~38\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X35_Y11_N15
\inst1|Div1|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_5~5_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[123]~6_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[123]~3_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~26\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_6~6\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_5~5_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[123]~6_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[123]~3_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~3_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~26\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X35_Y11_N18
\inst1|Div1|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_5~9_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[124]~19_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~6\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_5~9_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[124]~19_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[124]~19_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~6\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X35_Y11_N21
\inst1|Div1|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[125]~31_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[125]~27_combout\))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_6~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_6~14\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[125]~31_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[125]~27_combout\))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[125]~27_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[125]~31_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~10\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X35_Y11_N24
\inst1|Div1|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[126]~41_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_6~18\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[126]~41_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~41_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~14\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X35_Y11_N27
\inst1|Div1|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_5~29_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[127]~65_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[127]~61_combout\))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_6~18\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_6~30\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_5~29_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[127]~65_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[127]~61_combout\))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~61_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~65_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~18\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X35_Y11_N30
\inst1|Div1|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_5~33_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[128]~72_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~30\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_6~34\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_5~33_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[128]~72_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~72_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~30\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~34\);

-- Location: LABCELL_X35_Y11_N33
\inst1|Div1|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_5~37_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[129]~78_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[129]~74_combout\))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~74_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~78_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~34\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X35_Y11_N36
\inst1|Div1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X35_Y11_N42
\inst1|Div1|auto_generated|divider|divider|StageOut[140]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[140]~68_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_5~33_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[140]~68_combout\);

-- Location: LABCELL_X35_Y11_N48
\inst1|Div1|auto_generated|divider|divider|StageOut[140]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[140]~73_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[128]~72_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~72_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[140]~73_combout\);

-- Location: LABCELL_X35_Y11_N51
\inst1|Div1|auto_generated|divider|divider|StageOut[139]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[139]~66_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[127]~65_combout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_5~29_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|StageOut[127]~65_combout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\inst1|Div1|auto_generated|divider|divider|op_5~29_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[127]~61_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~61_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~65_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[139]~66_combout\);

-- Location: LABCELL_X35_Y11_N57
\inst1|Div1|auto_generated|divider|divider|StageOut[138]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[138]~37_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_5~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[138]~37_combout\);

-- Location: LABCELL_X36_Y11_N0
\inst1|Div1|auto_generated|divider|divider|StageOut[138]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[138]~42_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[126]~41_combout\ & ( \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~41_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[138]~42_combout\);

-- Location: LABCELL_X37_Y11_N51
\inst1|Div1|auto_generated|divider|divider|StageOut[137]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[137]~32_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|StageOut[125]~27_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[125]~31_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[125]~31_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[125]~27_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[137]~32_combout\);

-- Location: LABCELL_X31_Y11_N36
\inst1|Div1|auto_generated|divider|divider|StageOut[136]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[136]~15_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_5~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[136]~15_combout\);

-- Location: LABCELL_X31_Y11_N0
\inst1|Div1|auto_generated|divider|divider|StageOut[136]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[136]~20_combout\ = (\inst1|Div1|auto_generated|divider|divider|StageOut[124]~19_combout\ & \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[124]~19_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[136]~20_combout\);

-- Location: LABCELL_X36_Y11_N3
\inst1|Div1|auto_generated|divider|divider|StageOut[135]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[135]~7_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[123]~3_combout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_5~5_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|StageOut[123]~3_combout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|op_5~5_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[123]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~6_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~3_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[135]~7_combout\);

-- Location: LABCELL_X37_Y11_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[134]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[134]~47_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_5~25_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[134]~47_combout\);

-- Location: LABCELL_X37_Y11_N6
\inst1|Div1|auto_generated|divider|divider|StageOut[134]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[134]~50_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[122]~49_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[122]~49_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[134]~50_combout\);

-- Location: LABCELL_X37_Y11_N30
\inst1|Div1|auto_generated|divider|divider|StageOut[133]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[133]~90_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_5~41_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[121]~89_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_5~41_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|StageOut[121]~89_combout\ & 
-- \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~89_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[133]~90_combout\);

-- Location: LABCELL_X37_Y11_N15
\inst1|Div1|auto_generated|divider|divider|StageOut[132]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[132]~102_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst1|km\(7) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \inst1|Div1|auto_generated|divider|divider|op_5~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(7),
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[132]~102_combout\);

-- Location: LABCELL_X36_Y11_N12
\inst1|Div1|auto_generated|divider|divider|op_7~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_7~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_7~50_cout\);

-- Location: LABCELL_X36_Y11_N15
\inst1|Div1|auto_generated|divider|divider|op_7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_7~45_sumout\ = SUM(( \inst1|km\(5) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~50_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_7~46\ = CARRY(( \inst1|km\(5) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(5),
	cin => \inst1|Div1|auto_generated|divider|divider|op_7~50_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_7~45_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_7~46\);

-- Location: LABCELL_X36_Y11_N18
\inst1|Div1|auto_generated|divider|divider|op_7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_7~41_sumout\ = SUM(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_6~45_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst1|km\(6))) ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~46\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_7~42\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_6~45_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst1|km\(6))) ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|ALT_INV_km\(6),
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_7~46\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_7~41_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_7~42\);

-- Location: LABCELL_X36_Y11_N21
\inst1|Div1|auto_generated|divider|divider|op_7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_7~37_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_6~41_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[132]~102_combout\)) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~42\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_7~38\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_6~41_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[132]~102_combout\)) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~102_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_7~42\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_7~37_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_7~38\);

-- Location: LABCELL_X36_Y11_N24
\inst1|Div1|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_6~37_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[133]~90_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~38\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_7~34\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_6~37_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[133]~90_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[133]~90_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_7~38\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_7~34\);

-- Location: LABCELL_X36_Y11_N27
\inst1|Div1|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_6~25_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[134]~50_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[134]~47_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~34\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_6~25_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[134]~50_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[134]~47_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[134]~47_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[134]~50_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_7~34\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X36_Y11_N30
\inst1|Div1|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_6~5_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[135]~7_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~26\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_7~6\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_6~5_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[135]~7_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~7_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_7~26\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X36_Y11_N33
\inst1|Div1|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_6~9_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[136]~20_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[136]~15_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~6\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_6~9_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[136]~20_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[136]~15_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~15_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~20_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_7~6\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X36_Y11_N36
\inst1|Div1|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_6~13_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[137]~32_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_6~13_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[137]~32_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~32_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_7~10\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X36_Y11_N39
\inst1|Div1|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_6~17_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[138]~42_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[138]~37_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_6~17_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[138]~42_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[138]~37_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~37_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~42_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_7~14\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X36_Y11_N42
\inst1|Div1|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_6~29_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[139]~66_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~18\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_6~29_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[139]~66_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~66_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_7~18\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X36_Y11_N45
\inst1|Div1|auto_generated|divider|divider|op_7~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_7~22_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_6~33_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[140]~73_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[140]~68_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[140]~68_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[140]~73_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_7~30\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_7~22_cout\);

-- Location: LABCELL_X36_Y11_N48
\inst1|Div1|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_7~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_7~22_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X37_Y10_N48
\inst1|Div1|auto_generated|divider|divider|StageOut[162]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[162]~36_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_7~17_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[162]~36_combout\);

-- Location: LABCELL_X35_Y11_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[151]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[151]~60_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_6~29_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[151]~60_combout\);

-- Location: LABCELL_X35_Y11_N45
\inst1|Div1|auto_generated|divider|divider|StageOut[151]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[151]~67_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[139]~66_combout\ & ( \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~66_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[151]~67_combout\);

-- Location: LABCELL_X36_Y11_N6
\inst1|Div1|auto_generated|divider|divider|StageOut[150]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[150]~43_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_6~17_sumout\ & ( ((!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[138]~37_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[138]~42_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_6~17_sumout\ & ( 
-- (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[138]~37_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[138]~42_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~42_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~37_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[150]~43_combout\);

-- Location: LABCELL_X36_Y10_N51
\inst1|Div1|auto_generated|divider|divider|StageOut[149]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[149]~26_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_6~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[149]~26_combout\);

-- Location: LABCELL_X36_Y10_N0
\inst1|Div1|auto_generated|divider|divider|StageOut[149]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[149]~33_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[137]~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~32_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[149]~33_combout\);

-- Location: LABCELL_X36_Y11_N57
\inst1|Div1|auto_generated|divider|divider|StageOut[148]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[148]~21_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_6~9_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[136]~20_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[136]~15_combout\)) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_6~9_sumout\ & ( 
-- (\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[136]~20_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[136]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~15_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~20_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[148]~21_combout\);

-- Location: LABCELL_X35_Y10_N48
\inst1|Div1|auto_generated|divider|divider|StageOut[147]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[147]~2_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[147]~2_combout\);

-- Location: LABCELL_X37_Y11_N27
\inst1|Div1|auto_generated|divider|divider|StageOut[147]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[147]~8_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[135]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~7_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[147]~8_combout\);

-- Location: LABCELL_X37_Y11_N3
\inst1|Div1|auto_generated|divider|divider|StageOut[146]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[146]~51_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_6~25_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[134]~50_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[134]~47_combout\) ) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_6~25_sumout\ & ( 
-- \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|StageOut[134]~50_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[134]~47_combout\) ) ) ) # ( 
-- \inst1|Div1|auto_generated|divider|divider|op_6~25_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[134]~47_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[134]~50_combout\,
	datae => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[146]~51_combout\);

-- Location: LABCELL_X36_Y11_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[145]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[145]~88_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_6~37_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[145]~88_combout\);

-- Location: LABCELL_X37_Y11_N48
\inst1|Div1|auto_generated|divider|divider|StageOut[145]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[145]~91_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[133]~90_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[133]~90_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[145]~91_combout\);

-- Location: LABCELL_X37_Y11_N18
\inst1|Div1|auto_generated|divider|divider|StageOut[144]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[144]~103_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[132]~102_combout\ ) ) # ( 
-- !\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_6~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~102_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[144]~103_combout\);

-- Location: LABCELL_X37_Y11_N39
\inst1|Div1|auto_generated|divider|divider|StageOut[143]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[143]~110_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \inst1|km\(6) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \inst1|Div1|auto_generated|divider|divider|op_6~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	datad => \inst1|ALT_INV_km\(6),
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[143]~110_combout\);

-- Location: LABCELL_X36_Y10_N6
\inst1|Div1|auto_generated|divider|divider|op_8~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_8~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_8~50_cout\);

-- Location: LABCELL_X36_Y10_N9
\inst1|Div1|auto_generated|divider|divider|op_8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_8~45_sumout\ = SUM(( \inst1|km\(4) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~50_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_8~46\ = CARRY(( \inst1|km\(4) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(4),
	cin => \inst1|Div1|auto_generated|divider|divider|op_8~50_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_8~45_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_8~46\);

-- Location: LABCELL_X36_Y10_N12
\inst1|Div1|auto_generated|divider|divider|op_8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_8~41_sumout\ = SUM(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_7~45_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|km\(5))) ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~46\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_8~42\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_7~45_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|km\(5))) ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|ALT_INV_km\(5),
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_8~46\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_8~41_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_8~42\);

-- Location: LABCELL_X36_Y10_N15
\inst1|Div1|auto_generated|divider|divider|op_8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_8~37_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_7~41_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[143]~110_combout\)) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~42\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_8~38\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_7~41_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[143]~110_combout\)) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[143]~110_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_8~42\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_8~37_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_8~38\);

-- Location: LABCELL_X36_Y10_N18
\inst1|Div1|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_7~37_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[144]~103_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~38\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_8~34\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_7~37_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[144]~103_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~103_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_8~38\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_8~34\);

-- Location: LABCELL_X36_Y10_N21
\inst1|Div1|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_7~33_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[145]~91_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[145]~88_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~34\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_7~33_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[145]~91_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[145]~88_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~88_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~91_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_8~34\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_8~30\);

-- Location: LABCELL_X36_Y10_N24
\inst1|Div1|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[146]~51_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~30\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_8~26\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[146]~51_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~51_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_8~30\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X36_Y10_N27
\inst1|Div1|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_7~5_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[147]~8_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[147]~2_combout\)))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~26\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_8~6\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_7~5_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[147]~8_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[147]~2_combout\)))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~2_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~8_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_8~26\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X36_Y10_N30
\inst1|Div1|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_7~9_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[148]~21_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~6\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_7~9_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[148]~21_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~21_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_8~6\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X36_Y10_N33
\inst1|Div1|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_7~13_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[149]~33_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[149]~26_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_7~13_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[149]~33_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[149]~26_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~26_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~33_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_8~10\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X36_Y10_N36
\inst1|Div1|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_7~17_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[150]~43_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_7~17_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[150]~43_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~43_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_8~14\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X36_Y10_N39
\inst1|Div1|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_7~29_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[151]~67_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[151]~60_combout\)))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[151]~60_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[151]~67_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_8~18\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_8~22_cout\);

-- Location: LABCELL_X36_Y10_N42
\inst1|Div1|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_8~22_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X37_Y10_N57
\inst1|Div1|auto_generated|divider|divider|StageOut[162]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[162]~44_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[150]~43_combout\ & ( \inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~43_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[162]~44_combout\);

-- Location: LABCELL_X37_Y11_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[161]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[161]~34_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_7~13_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[149]~33_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[149]~26_combout\)) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_7~13_sumout\ & ( 
-- (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[149]~33_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[149]~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~26_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~33_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[161]~34_combout\);

-- Location: LABCELL_X37_Y10_N51
\inst1|Div1|auto_generated|divider|divider|StageOut[160]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[160]~14_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_7~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[160]~14_combout\);

-- Location: LABCELL_X37_Y11_N57
\inst1|Div1|auto_generated|divider|divider|StageOut[160]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[160]~22_combout\ = (\inst1|Div1|auto_generated|divider|divider|StageOut[148]~21_combout\ & \inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~21_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[160]~22_combout\);

-- Location: LABCELL_X37_Y10_N3
\inst1|Div1|auto_generated|divider|divider|StageOut[159]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[159]~9_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|StageOut[147]~8_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[147]~2_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_7~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~2_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~8_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[159]~9_combout\);

-- Location: LABCELL_X37_Y10_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[158]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[158]~46_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_7~25_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[158]~46_combout\);

-- Location: LABCELL_X37_Y11_N33
\inst1|Div1|auto_generated|divider|divider|StageOut[158]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[158]~52_combout\ = (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|StageOut[146]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~51_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[158]~52_combout\);

-- Location: LABCELL_X37_Y11_N9
\inst1|Div1|auto_generated|divider|divider|StageOut[157]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[157]~92_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[145]~91_combout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_7~33_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|StageOut[145]~91_combout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\inst1|Div1|auto_generated|divider|divider|op_7~33_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[145]~88_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~88_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~91_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[157]~92_combout\);

-- Location: LABCELL_X37_Y11_N12
\inst1|Div1|auto_generated|divider|divider|StageOut[156]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[156]~101_combout\ = (\inst1|Div1|auto_generated|divider|divider|op_7~37_sumout\ & !\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[156]~101_combout\);

-- Location: LABCELL_X37_Y11_N21
\inst1|Div1|auto_generated|divider|divider|StageOut[156]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[156]~104_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[144]~103_combout\ & ( \inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~103_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[156]~104_combout\);

-- Location: LABCELL_X37_Y11_N42
\inst1|Div1|auto_generated|divider|divider|StageOut[155]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[155]~111_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_7~41_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[143]~110_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_7~41_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|StageOut[143]~110_combout\ & 
-- \inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[143]~110_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[155]~111_combout\);

-- Location: LABCELL_X36_Y12_N9
\inst1|Div1|auto_generated|divider|divider|StageOut[154]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[154]~116_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_7~45_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|km\(5) ) ) ) # ( 
-- !\inst1|Div1|auto_generated|divider|divider|op_7~45_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|km\(5) ) ) ) # ( \inst1|Div1|auto_generated|divider|divider|op_7~45_sumout\ & ( 
-- !\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|ALT_INV_km\(5),
	datae => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[154]~116_combout\);

-- Location: LABCELL_X37_Y10_N6
\inst1|Div1|auto_generated|divider|divider|op_9~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~50_cout\);

-- Location: LABCELL_X37_Y10_N9
\inst1|Div1|auto_generated|divider|divider|op_9~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~45_sumout\ = SUM(( \inst1|km\(3) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~50_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~46\ = CARRY(( \inst1|km\(3) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(3),
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~50_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~45_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~46\);

-- Location: LABCELL_X37_Y10_N12
\inst1|Div1|auto_generated|divider|divider|op_9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~41_sumout\ = SUM(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_8~45_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|km\(4))) ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~46\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~42\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_8~45_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|km\(4))) ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|ALT_INV_km\(4),
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~46\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~41_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~42\);

-- Location: LABCELL_X37_Y10_N15
\inst1|Div1|auto_generated|divider|divider|op_9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~37_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_8~41_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[154]~116_combout\)) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~42\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~38\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_8~41_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[154]~116_combout\)) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[154]~116_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~42\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~37_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~38\);

-- Location: LABCELL_X37_Y10_N18
\inst1|Div1|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_8~37_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[155]~111_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~38\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~34\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_8~37_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[155]~111_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~111_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~38\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~34\);

-- Location: LABCELL_X37_Y10_N21
\inst1|Div1|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[156]~104_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[156]~101_combout\))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_9~34\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~30\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[156]~104_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[156]~101_combout\))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~101_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~104_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~34\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~30\);

-- Location: LABCELL_X37_Y10_N24
\inst1|Div1|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_8~29_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[157]~92_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~30\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_8~29_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[157]~92_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~92_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~30\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X37_Y10_N27
\inst1|Div1|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_8~25_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[158]~52_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[158]~46_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~26\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_8~25_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[158]~52_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[158]~46_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~46_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~52_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~26\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X37_Y10_N30
\inst1|Div1|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_8~5_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[159]~9_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~22\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_8~5_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[159]~9_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~9_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~22\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X37_Y10_N33
\inst1|Div1|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_8~9_sumout\)) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[160]~22_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[160]~14_combout\)))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_9~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~14\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_8~9_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[160]~22_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[160]~14_combout\)))) ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[160]~14_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[160]~22_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~10\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X37_Y10_N36
\inst1|Div1|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_8~13_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[161]~34_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_8~13_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[161]~34_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~34_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~14\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X37_Y10_N39
\inst1|Div1|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_8~17_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[162]~44_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[162]~36_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~36_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~44_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~18\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X37_Y10_N42
\inst1|Div1|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X37_Y12_N57
\inst1|Div1|auto_generated|divider|divider|StageOut[172]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[172]~23_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[160]~22_combout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_8~9_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|StageOut[160]~22_combout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|op_8~9_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[160]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[160]~14_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[160]~22_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[172]~23_combout\);

-- Location: LABCELL_X36_Y10_N3
\inst1|Div1|auto_generated|divider|divider|StageOut[171]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[171]~1_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_8~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[171]~1_combout\);

-- Location: LABCELL_X36_Y12_N27
\inst1|Div1|auto_generated|divider|divider|StageOut[171]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[171]~10_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[159]~9_combout\ & ( \inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~9_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[171]~10_combout\);

-- Location: LABCELL_X36_Y10_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[170]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[170]~53_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_8~25_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[158]~46_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[158]~52_combout\)) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_8~25_sumout\ & ( 
-- (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[158]~46_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[158]~52_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~52_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~46_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[170]~53_combout\);

-- Location: LABCELL_X36_Y10_N57
\inst1|Div1|auto_generated|divider|divider|StageOut[169]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[169]~87_combout\ = (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|op_8~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[169]~87_combout\);

-- Location: LABCELL_X36_Y12_N57
\inst1|Div1|auto_generated|divider|divider|StageOut[169]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[169]~93_combout\ = (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|StageOut[157]~92_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~92_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[169]~93_combout\);

-- Location: LABCELL_X36_Y10_N48
\inst1|Div1|auto_generated|divider|divider|StageOut[168]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[168]~105_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|StageOut[156]~104_combout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[156]~101_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_8~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~101_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~104_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[168]~105_combout\);

-- Location: LABCELL_X37_Y11_N36
\inst1|Div1|auto_generated|divider|divider|StageOut[167]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[167]~109_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_8~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[167]~109_combout\);

-- Location: LABCELL_X37_Y11_N45
\inst1|Div1|auto_generated|divider|divider|StageOut[167]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[167]~112_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[155]~111_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~111_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[167]~112_combout\);

-- Location: LABCELL_X36_Y12_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[166]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_8~41_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[154]~116_combout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_8~41_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- \inst1|Div1|auto_generated|divider|divider|StageOut[154]~116_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[154]~116_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\);

-- Location: LABCELL_X36_Y12_N24
\inst1|Div1|auto_generated|divider|divider|StageOut[165]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[165]~121_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|km\(4) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \inst1|Div1|auto_generated|divider|divider|op_8~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(4),
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[165]~121_combout\);

-- Location: LABCELL_X37_Y12_N12
\inst1|Div1|auto_generated|divider|divider|op_10~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~50_cout\);

-- Location: LABCELL_X37_Y12_N15
\inst1|Div1|auto_generated|divider|divider|op_10~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~45_sumout\ = SUM(( \inst1|km\(2) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~50_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_10~46\ = CARRY(( \inst1|km\(2) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(2),
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~50_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~45_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~46\);

-- Location: LABCELL_X37_Y12_N18
\inst1|Div1|auto_generated|divider|divider|op_10~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~41_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_9~45_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|km\(3))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~46\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_10~42\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_9~45_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|km\(3))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|ALT_INV_km\(3),
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~46\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~41_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~42\);

-- Location: LABCELL_X37_Y12_N21
\inst1|Div1|auto_generated|divider|divider|op_10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~37_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_9~41_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|Div1|auto_generated|divider|divider|StageOut[165]~121_combout\)) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~42\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_10~38\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_9~41_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[165]~121_combout\)) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~121_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~42\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~37_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~38\);

-- Location: LABCELL_X37_Y12_N24
\inst1|Div1|auto_generated|divider|divider|op_10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~33_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_9~37_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~38\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_10~34\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_9~37_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~117_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~38\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~33_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~34\);

-- Location: LABCELL_X37_Y12_N27
\inst1|Div1|auto_generated|divider|divider|op_10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~29_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_9~33_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[167]~112_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[167]~109_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_10~34\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_10~30\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_9~33_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[167]~112_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[167]~109_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~109_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~112_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~34\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~29_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~30\);

-- Location: LABCELL_X37_Y12_N30
\inst1|Div1|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_9~29_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|Div1|auto_generated|divider|divider|StageOut[168]~105_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~30\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_10~26\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_9~29_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[168]~105_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~105_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~30\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~26\);

-- Location: LABCELL_X37_Y12_N33
\inst1|Div1|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_9~25_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[169]~93_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[169]~87_combout\))) ) + ( GND ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_10~26\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_9~25_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[169]~93_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[169]~87_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[169]~87_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[169]~93_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~26\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X37_Y12_N36
\inst1|Div1|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_9~21_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|Div1|auto_generated|divider|divider|StageOut[170]~53_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~22\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_9~21_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[170]~53_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[170]~53_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~22\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X37_Y12_N39
\inst1|Div1|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[171]~10_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[171]~1_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~18\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Div1|auto_generated|divider|divider|StageOut[171]~10_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[171]~1_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~1_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~10_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~18\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X37_Y12_N42
\inst1|Div1|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[172]~23_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~10\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_10~14\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[172]~23_combout\)) ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[172]~23_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~10\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X37_Y12_N6
\inst1|Div1|auto_generated|divider|divider|StageOut[173]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[173]~25_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_8~13_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[173]~25_combout\);

-- Location: LABCELL_X37_Y12_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[173]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[173]~35_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[161]~34_combout\ & ( \inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~34_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[173]~35_combout\);

-- Location: LABCELL_X37_Y12_N45
\inst1|Div1|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_9~17_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[173]~35_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[173]~25_combout\))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~25_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~35_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~14\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X37_Y12_N48
\inst1|Div1|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X36_Y13_N45
\inst1|Div1|auto_generated|divider|divider|StageOut[184]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[184]~13_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_9~13_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[184]~13_combout\);

-- Location: LABCELL_X36_Y12_N30
\inst1|Div1|auto_generated|divider|divider|StageOut[184]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[184]~24_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[172]~23_combout\ & ( \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[172]~23_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[184]~24_combout\);

-- Location: LABCELL_X36_Y12_N18
\inst1|Div1|auto_generated|divider|divider|StageOut[183]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[183]~11_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[171]~1_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[171]~10_combout\) ) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\ & ( 
-- \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( (\inst1|Div1|auto_generated|divider|divider|StageOut[171]~1_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[171]~10_combout\) ) ) ) # ( 
-- \inst1|Div1|auto_generated|divider|divider|op_9~9_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~10_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~1_combout\,
	datae => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[183]~11_combout\);

-- Location: LABCELL_X36_Y13_N48
\inst1|Div1|auto_generated|divider|divider|StageOut[182]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[182]~45_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_9~21_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[182]~45_combout\);

-- Location: LABCELL_X36_Y12_N12
\inst1|Div1|auto_generated|divider|divider|StageOut[182]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[182]~54_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[170]~53_combout\ & ( \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[170]~53_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[182]~54_combout\);

-- Location: LABCELL_X36_Y13_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[181]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[181]~94_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[169]~87_combout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_9~25_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|StageOut[169]~87_combout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\inst1|Div1|auto_generated|divider|divider|op_9~25_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[169]~93_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[169]~93_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[169]~87_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[181]~94_combout\);

-- Location: LABCELL_X37_Y10_N0
\inst1|Div1|auto_generated|divider|divider|StageOut[180]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_9~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\);

-- Location: LABCELL_X36_Y12_N51
\inst1|Div1|auto_generated|divider|divider|StageOut[180]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[180]~106_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[168]~105_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~105_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[180]~106_combout\);

-- Location: LABCELL_X36_Y13_N57
\inst1|Div1|auto_generated|divider|divider|StageOut[179]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[179]~113_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_9~33_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[167]~109_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[167]~112_combout\)) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_9~33_sumout\ & ( 
-- (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[167]~109_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[167]~112_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~112_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~109_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[179]~113_combout\);

-- Location: LABCELL_X36_Y13_N51
\inst1|Div1|auto_generated|divider|divider|StageOut[178]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[178]~115_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_9~37_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[178]~115_combout\);

-- Location: LABCELL_X36_Y12_N33
\inst1|Div1|auto_generated|divider|divider|StageOut[178]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[178]~118_combout\ = (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & \inst1|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~117_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[178]~118_combout\);

-- Location: LABCELL_X36_Y12_N48
\inst1|Div1|auto_generated|divider|divider|StageOut[177]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[177]~122_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[165]~121_combout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_9~41_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|StageOut[165]~121_combout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- \inst1|Div1|auto_generated|divider|divider|op_9~41_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~121_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[177]~122_combout\);

-- Location: LABCELL_X36_Y12_N42
\inst1|Div1|auto_generated|divider|divider|StageOut[176]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[176]~124_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|km\(3) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \inst1|Div1|auto_generated|divider|divider|op_9~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(3),
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[176]~124_combout\);

-- Location: LABCELL_X36_Y13_N0
\inst1|Div1|auto_generated|divider|divider|op_11~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~50_cout\);

-- Location: LABCELL_X36_Y13_N3
\inst1|Div1|auto_generated|divider|divider|op_11~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~45_sumout\ = SUM(( \inst1|km\(1) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~50_cout\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_11~46\ = CARRY(( \inst1|km\(1) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(1),
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~50_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~45_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~46\);

-- Location: LABCELL_X36_Y13_N6
\inst1|Div1|auto_generated|divider|divider|op_11~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~41_sumout\ = SUM(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~45_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|km\(2))) ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~46\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_11~42\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~45_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|km\(2))) ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|ALT_INV_km\(2),
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~46\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~41_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~42\);

-- Location: LABCELL_X36_Y13_N9
\inst1|Div1|auto_generated|divider|divider|op_11~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~37_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~41_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[176]~124_combout\)) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~42\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_11~38\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~41_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[176]~124_combout\)) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[176]~124_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~42\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~37_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~38\);

-- Location: LABCELL_X36_Y13_N12
\inst1|Div1|auto_generated|divider|divider|op_11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~33_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~37_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[177]~122_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~38\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_11~34\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~37_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[177]~122_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~122_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~38\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~33_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~34\);

-- Location: LABCELL_X36_Y13_N15
\inst1|Div1|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_10~33_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[178]~118_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[178]~115_combout\))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_11~34\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_11~30\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_10~33_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[178]~118_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[178]~115_combout\))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_11~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[178]~115_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[178]~118_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~34\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~30\);

-- Location: LABCELL_X36_Y13_N18
\inst1|Div1|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~29_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[179]~113_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~30\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~29_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[179]~113_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[179]~113_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~30\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X36_Y13_N21
\inst1|Div1|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_10~25_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[180]~106_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\))) ) + ( GND ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_11~26\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_11~22\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_10~25_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[180]~106_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~100_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~106_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~26\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X36_Y13_N24
\inst1|Div1|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~21_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[181]~94_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~22\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~21_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[181]~94_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[181]~94_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~22\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X36_Y13_N27
\inst1|Div1|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_10~17_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[182]~54_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[182]~45_combout\))) ) + ( GND ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_11~18\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_10~17_sumout\)))) # (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[182]~54_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[182]~45_combout\))) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~45_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~54_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~18\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X36_Y13_N30
\inst1|Div1|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ 
-- & (\inst1|Div1|auto_generated|divider|divider|StageOut[183]~11_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~14\ ))
-- \inst1|Div1|auto_generated|divider|divider|op_11~10\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|StageOut[183]~11_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[183]~11_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~14\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X36_Y13_N33
\inst1|Div1|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|op_10~13_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ 
-- & (((\inst1|Div1|auto_generated|divider|divider|StageOut[184]~24_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[184]~13_combout\)))) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~13_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~24_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~10\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_11~6_cout\);

-- Location: LABCELL_X36_Y13_N36
\inst1|Div1|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X40_Y12_N30
\inst1|Mod0|auto_generated|divider|divider|op_11~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_11~22_cout\);

-- Location: LABCELL_X40_Y12_N33
\inst1|Mod0|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~22_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_11~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_11~22_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_11~6\);

-- Location: MLABCELL_X34_Y12_N30
\inst1|Mod0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~6\,
	shareout => \inst1|Mod0|auto_generated|divider|divider|op_3~7\);

-- Location: MLABCELL_X34_Y12_N33
\inst1|Mod0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~7\ ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_3~6\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~10\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~7\ ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~6\ 
-- ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~6\,
	sharein => \inst1|Mod0|auto_generated|divider|divider|op_3~7\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~10\,
	shareout => \inst1|Mod0|auto_generated|divider|divider|op_3~11\);

-- Location: MLABCELL_X34_Y12_N36
\inst1|Mod0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~11\ ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~14\ = CARRY(( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~11\ ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~10\,
	sharein => \inst1|Mod0|auto_generated|divider|divider|op_3~11\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~14\,
	shareout => \inst1|Mod0|auto_generated|divider|divider|op_3~15\);

-- Location: MLABCELL_X34_Y12_N39
\inst1|Mod0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~15\ ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~18\ = CARRY(( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~15\ ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_3~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~14\,
	sharein => \inst1|Mod0|auto_generated|divider|divider|op_3~15\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_3~18\,
	shareout => \inst1|Mod0|auto_generated|divider|divider|op_3~19\);

-- Location: MLABCELL_X34_Y12_N42
\inst1|Mod0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~19\ ) + ( \inst1|Mod0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_3~18\,
	sharein => \inst1|Mod0|auto_generated|divider|divider|op_3~19\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X34_Y12_N54
\inst1|Mod0|auto_generated|divider|divider|StageOut[51]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[51]~32_combout\ = ( !\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[51]~32_combout\);

-- Location: MLABCELL_X34_Y12_N27
\inst1|Mod0|auto_generated|divider|divider|StageOut[51]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[51]~33_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_add_sub_9_result_int[10]~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[51]~33_combout\);

-- Location: MLABCELL_X34_Y12_N0
\inst1|Mod0|auto_generated|divider|divider|op_4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~26_cout\);

-- Location: MLABCELL_X34_Y12_N3
\inst1|Mod0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~26_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~26_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~6\);

-- Location: MLABCELL_X34_Y12_N6
\inst1|Mod0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~6\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~10\ = CARRY(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X34_Y12_N9
\inst1|Mod0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (\inst1|Mod0|auto_generated|divider|divider|StageOut[51]~33_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[51]~32_combout\) ) + ( VCC ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_4~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~14\ = CARRY(( (\inst1|Mod0|auto_generated|divider|divider|StageOut[51]~33_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[51]~32_combout\) ) + ( VCC ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~32_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~33_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X34_Y12_N12
\inst1|Mod0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_3~13_sumout\) ) + ( GND ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_4~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_3~13_sumout\) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~14\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X34_Y12_N15
\inst1|Mod0|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_3~17_sumout\) ) + ( VCC ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~18\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_4~22_cout\);

-- Location: MLABCELL_X34_Y12_N18
\inst1|Mod0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: MLABCELL_X34_Y12_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[51]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[51]~34_combout\ = (\inst1|Mod0|auto_generated|divider|divider|StageOut[51]~33_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[51]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~32_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~33_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[51]~34_combout\);

-- Location: MLABCELL_X34_Y12_N24
\inst1|Mod0|auto_generated|divider|divider|StageOut[50]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[50]~28_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (!\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & !\inst1|Div1|auto_generated|divider|divider|op_3~1_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[50]~28_combout\);

-- Location: LABCELL_X35_Y12_N0
\inst1|Mod0|auto_generated|divider|divider|op_5~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~14_cout\);

-- Location: LABCELL_X35_Y12_N3
\inst1|Mod0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~14_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~14_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X35_Y12_N6
\inst1|Mod0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~6\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X35_Y12_N9
\inst1|Mod0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[50]~28_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~18\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[50]~28_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~28_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~18\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X35_Y12_N12
\inst1|Mod0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[51]~34_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~22\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_5~26\ = CARRY(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[51]~34_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~34_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~22\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X35_Y12_N15
\inst1|Mod0|auto_generated|divider|divider|op_5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~10_cout\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_4~17_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (\inst1|Mod0|auto_generated|divider|divider|op_3~13_sumout\ & (!\inst1|Mod0|auto_generated|divider|divider|op_3~1_sumout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~26\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_5~10_cout\);

-- Location: LABCELL_X35_Y12_N18
\inst1|Mod0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_5~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_5~10_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X35_Y12_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[57]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[57]~31_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_4~13_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[57]~31_combout\);

-- Location: MLABCELL_X34_Y12_N48
\inst1|Mod0|auto_generated|divider|divider|StageOut[57]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[51]~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~34_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\);

-- Location: LABCELL_X35_Y12_N54
\inst1|Mod0|auto_generated|divider|divider|StageOut[56]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[56]~29_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[50]~28_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[50]~28_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|op_4~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~28_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[56]~29_combout\);

-- Location: MLABCELL_X34_Y12_N51
\inst1|Mod0|auto_generated|divider|divider|StageOut[55]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[55]~24_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[55]~24_combout\);

-- Location: LABCELL_X35_Y12_N24
\inst1|Mod0|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~18_cout\);

-- Location: LABCELL_X35_Y12_N27
\inst1|Mod0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~18_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_6~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~18_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X35_Y12_N30
\inst1|Mod0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~6\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X35_Y12_N33
\inst1|Mod0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[55]~24_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_6~22\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[55]~24_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~24_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X35_Y12_N36
\inst1|Mod0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~21_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[56]~29_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~22\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_5~21_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[56]~29_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~29_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~22\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X35_Y12_N39
\inst1|Mod0|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_5~25_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[57]~31_combout\)))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~31_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~35_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~26\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X35_Y12_N42
\inst1|Mod0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_6~14_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X35_Y12_N51
\inst1|Mod0|auto_generated|divider|divider|StageOut[67]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[67]~23_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_6~21_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[67]~23_combout\);

-- Location: MLABCELL_X39_Y11_N6
\inst1|Mod0|auto_generated|divider|divider|StageOut[62]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[62]~27_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_5~21_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[62]~27_combout\);

-- Location: MLABCELL_X39_Y11_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[62]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[56]~29_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~29_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\);

-- Location: MLABCELL_X39_Y11_N9
\inst1|Mod0|auto_generated|divider|divider|StageOut[61]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[61]~25_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[55]~24_combout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[55]~24_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~24_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[61]~25_combout\);

-- Location: MLABCELL_X39_Y11_N21
\inst1|Mod0|auto_generated|divider|divider|StageOut[60]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[60]~20_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[60]~20_combout\);

-- Location: MLABCELL_X39_Y11_N36
\inst1|Mod0|auto_generated|divider|divider|op_7~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_7~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_7~22_cout\);

-- Location: MLABCELL_X39_Y11_N39
\inst1|Mod0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_7~22_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_7~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_7~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_7~22_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_7~6\);

-- Location: MLABCELL_X39_Y11_N42
\inst1|Mod0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_7~6\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_7~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_7~10\);

-- Location: MLABCELL_X39_Y11_N45
\inst1|Mod0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[60]~20_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_7~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[60]~20_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~20_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_7~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_7~14\);

-- Location: MLABCELL_X39_Y11_N48
\inst1|Mod0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_6~21_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[61]~25_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_7~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_6~21_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[61]~25_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~25_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_7~14\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_7~26\);

-- Location: MLABCELL_X39_Y11_N51
\inst1|Mod0|auto_generated|divider|divider|op_7~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_7~18_cout\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_6~25_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[62]~30_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[62]~27_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~27_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~30_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_7~26\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_7~18_cout\);

-- Location: MLABCELL_X39_Y11_N54
\inst1|Mod0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_7~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_7~18_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X35_Y12_N48
\inst1|Mod0|auto_generated|divider|divider|StageOut[67]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[67]~26_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[61]~25_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~25_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[67]~26_combout\);

-- Location: MLABCELL_X39_Y11_N30
\inst1|Mod0|auto_generated|divider|divider|StageOut[66]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[66]~21_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[60]~20_combout\ ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[60]~20_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ ) ) ) # ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[60]~20_combout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~20_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[66]~21_combout\);

-- Location: MLABCELL_X39_Y11_N18
\inst1|Mod0|auto_generated|divider|divider|StageOut[65]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[65]~16_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_6~5_sumout\) 
-- ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_6~5_sumout\) # (\inst1|Mod0|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[65]~16_combout\);

-- Location: MLABCELL_X39_Y12_N24
\inst1|Mod0|auto_generated|divider|divider|op_8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_8~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_8~26_cout\);

-- Location: MLABCELL_X39_Y12_N27
\inst1|Mod0|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_8~26_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_8~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_8~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_8~26_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_8~6\);

-- Location: MLABCELL_X39_Y12_N30
\inst1|Mod0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_8~6\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_8~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_8~10\);

-- Location: MLABCELL_X39_Y12_N33
\inst1|Mod0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_7~9_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[65]~16_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_8~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_7~9_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[65]~16_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~16_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_8~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_8~14\);

-- Location: MLABCELL_X39_Y12_N36
\inst1|Mod0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[66]~21_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_8~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[66]~21_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~21_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_8~14\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_8~18\);

-- Location: MLABCELL_X39_Y12_N39
\inst1|Mod0|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_7~25_sumout\)))) # (\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ 
-- & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[67]~26_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[67]~23_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~23_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~26_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_8~18\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_8~22_cout\);

-- Location: MLABCELL_X39_Y12_N42
\inst1|Mod0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_8~22_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X39_Y11_N24
\inst1|Mod0|auto_generated|divider|divider|StageOut[71]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[71]~17_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[65]~16_combout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ & ( (\inst1|Mod0|auto_generated|divider|divider|StageOut[65]~16_combout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~16_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[71]~17_combout\);

-- Location: MLABCELL_X39_Y11_N27
\inst1|Mod0|auto_generated|divider|divider|StageOut[70]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[70]~12_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (!\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_7~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[70]~12_combout\);

-- Location: MLABCELL_X39_Y12_N0
\inst1|Mod0|auto_generated|divider|divider|op_9~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_9~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_9~14_cout\);

-- Location: MLABCELL_X39_Y12_N3
\inst1|Mod0|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~14_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_9~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_9~14_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_9~6\);

-- Location: MLABCELL_X39_Y12_N6
\inst1|Mod0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_8~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~6\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_8~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_9~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_9~18\);

-- Location: MLABCELL_X39_Y12_N9
\inst1|Mod0|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_8~9_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[70]~12_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~18\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_8~9_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[70]~12_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~12_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_9~18\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_9~22\);

-- Location: MLABCELL_X39_Y12_N12
\inst1|Mod0|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_8~13_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[71]~17_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~22\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_9~26\ = CARRY(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_8~13_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[71]~17_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~17_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_9~22\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_9~26\);

-- Location: MLABCELL_X39_Y11_N15
\inst1|Mod0|auto_generated|divider|divider|StageOut[72]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~19_combout\ = ( !\inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_7~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datae => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~19_combout\);

-- Location: MLABCELL_X39_Y11_N3
\inst1|Mod0|auto_generated|divider|divider|StageOut[72]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~22_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[66]~21_combout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~21_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[72]~22_combout\);

-- Location: MLABCELL_X39_Y12_N15
\inst1|Mod0|auto_generated|divider|divider|op_9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_9~10_cout\ = CARRY(( VCC ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_8~17_sumout\)) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[72]~22_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[72]~19_combout\)))) ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~19_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~22_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_9~26\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_9~10_cout\);

-- Location: MLABCELL_X39_Y12_N18
\inst1|Mod0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_9~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_9~10_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X40_Y12_N54
\inst1|Mod0|auto_generated|divider|divider|StageOut[77]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[77]~15_combout\ = (!\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & \inst1|Mod0|auto_generated|divider|divider|op_8~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[77]~15_combout\);

-- Location: MLABCELL_X39_Y12_N54
\inst1|Mod0|auto_generated|divider|divider|StageOut[77]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[77]~18_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[71]~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~17_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[77]~18_combout\);

-- Location: LABCELL_X40_Y12_N27
\inst1|Mod0|auto_generated|divider|divider|StageOut[76]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[76]~13_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_8~9_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[70]~12_combout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|op_8~9_sumout\ & ( (\inst1|Mod0|auto_generated|divider|divider|StageOut[70]~12_combout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~12_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[76]~13_combout\);

-- Location: MLABCELL_X39_Y12_N51
\inst1|Mod0|auto_generated|divider|divider|StageOut[75]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[75]~8_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_8~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[75]~8_combout\);

-- Location: LABCELL_X40_Y12_N0
\inst1|Mod0|auto_generated|divider|divider|op_10~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_10~18_cout\);

-- Location: LABCELL_X40_Y12_N3
\inst1|Mod0|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~18_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_10~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_10~18_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_10~6\);

-- Location: LABCELL_X40_Y12_N6
\inst1|Mod0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_9~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~6\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_9~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_10~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X40_Y12_N9
\inst1|Mod0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|Mod0|auto_generated|divider|divider|StageOut[75]~8_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[75]~8_combout\)) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~8_combout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_10~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X40_Y12_N12
\inst1|Mod0|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_9~21_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\inst1|Mod0|auto_generated|divider|divider|StageOut[76]~13_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~22\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_10~26\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_9~21_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[76]~13_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~13_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_10~22\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_10~26\);

-- Location: LABCELL_X40_Y12_N15
\inst1|Mod0|auto_generated|divider|divider|op_10~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~14_cout\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_9~25_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\inst1|Mod0|auto_generated|divider|divider|StageOut[77]~18_combout\) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[77]~15_combout\)))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~15_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~18_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_10~26\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_10~14_cout\);

-- Location: LABCELL_X40_Y12_N18
\inst1|Mod0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_10~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_10~14_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X40_Y12_N24
\inst1|Mod0|auto_generated|divider|divider|StageOut[82]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[82]~11_combout\ = ( !\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_9~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[82]~11_combout\);

-- Location: LABCELL_X40_Y12_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[82]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[82]~14_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[76]~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~13_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[82]~14_combout\);

-- Location: MLABCELL_X39_Y12_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[81]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[81]~9_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[75]~8_combout\ ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_9~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~8_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[81]~9_combout\);

-- Location: MLABCELL_X39_Y12_N48
\inst1|Mod0|auto_generated|divider|divider|StageOut[80]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[80]~4_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_9~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[80]~4_combout\);

-- Location: LABCELL_X40_Y12_N36
\inst1|Mod0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_10~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ 
-- & (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~6\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_11~10\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_10~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_11~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X40_Y12_N39
\inst1|Mod0|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ 
-- & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[80]~4_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[80]~4_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[80]~4_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_11~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X40_Y12_N42
\inst1|Mod0|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[81]~9_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Mod0|auto_generated|divider|divider|StageOut[81]~9_combout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[81]~9_combout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_11~14\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X40_Y12_N45
\inst1|Mod0|auto_generated|divider|divider|op_11~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~18_cout\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_10~25_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[82]~14_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[82]~11_combout\))) ) + ( VCC ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~11_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~14_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_11~26\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_11~18_cout\);

-- Location: LABCELL_X40_Y12_N48
\inst1|Mod0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_11~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_11~18_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X37_Y12_N0
\inst1|Div1|auto_generated|divider|divider|StageOut[195]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[195]~0_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_10~9_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[195]~0_combout\);

-- Location: LABCELL_X36_Y12_N39
\inst1|Div1|auto_generated|divider|divider|StageOut[195]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[195]~12_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[183]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[183]~11_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[195]~12_combout\);

-- Location: LABCELL_X37_Y13_N54
\inst1|Div1|auto_generated|divider|divider|StageOut[194]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[194]~55_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[182]~54_combout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_10~17_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|StageOut[182]~54_combout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\inst1|Div1|auto_generated|divider|divider|op_10~17_sumout\))) # (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[182]~45_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~45_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~54_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[194]~55_combout\);

-- Location: LABCELL_X37_Y13_N51
\inst1|Div1|auto_generated|divider|divider|StageOut[193]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[193]~86_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_10~21_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[193]~86_combout\);

-- Location: LABCELL_X37_Y13_N48
\inst1|Div1|auto_generated|divider|divider|StageOut[193]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[193]~95_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[181]~94_combout\ & ( \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[181]~94_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[193]~95_combout\);

-- Location: LABCELL_X37_Y13_N45
\inst1|Div1|auto_generated|divider|divider|StageOut[192]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[192]~107_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_10~25_sumout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((\inst1|Div1|auto_generated|divider|divider|StageOut[180]~106_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\)) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_10~25_sumout\ & ( 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[180]~106_combout\) # (\inst1|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~100_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~106_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[192]~107_combout\);

-- Location: LABCELL_X37_Y12_N9
\inst1|Div1|auto_generated|divider|divider|StageOut[191]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[191]~108_combout\ = ( !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|op_10~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[191]~108_combout\);

-- Location: LABCELL_X36_Y13_N42
\inst1|Div1|auto_generated|divider|divider|StageOut[191]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[191]~114_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[179]~113_combout\ & ( \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[179]~113_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[191]~114_combout\);

-- Location: LABCELL_X37_Y13_N42
\inst1|Div1|auto_generated|divider|divider|StageOut[190]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[190]~119_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[178]~115_combout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_10~33_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|StageOut[178]~115_combout\ & ( (!\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~33_sumout\)) # (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|StageOut[178]~118_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[178]~118_combout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[178]~115_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[190]~119_combout\);

-- Location: LABCELL_X37_Y13_N57
\inst1|Div1|auto_generated|divider|divider|StageOut[189]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[189]~120_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_10~37_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[189]~120_combout\);

-- Location: LABCELL_X36_Y12_N3
\inst1|Div1|auto_generated|divider|divider|StageOut[189]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[189]~123_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Div1|auto_generated|divider|divider|StageOut[177]~122_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~122_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[189]~123_combout\);

-- Location: LABCELL_X36_Y12_N45
\inst1|Div1|auto_generated|divider|divider|StageOut[188]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[188]~125_combout\ = ( \inst1|Div1|auto_generated|divider|divider|StageOut[176]~124_combout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_10~41_sumout\) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|StageOut[176]~124_combout\ & ( (\inst1|Div1|auto_generated|divider|divider|op_10~41_sumout\ & 
-- !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[176]~124_combout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[188]~125_combout\);

-- Location: LABCELL_X37_Y12_N3
\inst1|Div1|auto_generated|divider|divider|StageOut[187]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|StageOut[187]~126_combout\ = ( \inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|km\(2) ) ) # ( !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \inst1|Div1|auto_generated|divider|divider|op_10~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_km\(2),
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Div1|auto_generated|divider|divider|StageOut[187]~126_combout\);

-- Location: LABCELL_X37_Y13_N0
\inst1|Div1|auto_generated|divider|divider|op_12~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~50_cout\);

-- Location: LABCELL_X37_Y13_N3
\inst1|Div1|auto_generated|divider|divider|op_12~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~46_cout\ = CARRY(( \inst1|km\(0) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|ALT_INV_km\(0),
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~50_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~46_cout\);

-- Location: LABCELL_X37_Y13_N6
\inst1|Div1|auto_generated|divider|divider|op_12~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~42_cout\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_11~45_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|km\(1))) ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|ALT_INV_km\(1),
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~46_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~42_cout\);

-- Location: LABCELL_X37_Y13_N9
\inst1|Div1|auto_generated|divider|divider|op_12~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~38_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_11~41_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[187]~126_combout\)) ) + ( VCC ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[187]~126_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~42_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~38_cout\);

-- Location: LABCELL_X37_Y13_N12
\inst1|Div1|auto_generated|divider|divider|op_12~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~34_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_11~37_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[188]~125_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[188]~125_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~38_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~34_cout\);

-- Location: LABCELL_X37_Y13_N15
\inst1|Div1|auto_generated|divider|divider|op_12~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~30_cout\ = CARRY(( VCC ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_11~33_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[189]~123_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[189]~120_combout\))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_12~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~120_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~123_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~34_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~30_cout\);

-- Location: LABCELL_X37_Y13_N18
\inst1|Div1|auto_generated|divider|divider|op_12~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~26_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_11~29_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[190]~119_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[190]~119_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~30_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~26_cout\);

-- Location: LABCELL_X37_Y13_N21
\inst1|Div1|auto_generated|divider|divider|op_12~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~22_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_11~25_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[191]~114_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[191]~108_combout\))) ) + ( GND ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_12~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~108_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~114_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~26_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~22_cout\);

-- Location: LABCELL_X37_Y13_N24
\inst1|Div1|auto_generated|divider|divider|op_12~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~18_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[192]~107_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[192]~107_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~22_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~18_cout\);

-- Location: LABCELL_X37_Y13_N27
\inst1|Div1|auto_generated|divider|divider|op_12~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~14_cout\ = CARRY(( GND ) + ( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_11~17_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[193]~95_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[193]~86_combout\))) ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_12~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~86_combout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	dataf => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~95_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~18_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~14_cout\);

-- Location: LABCELL_X37_Y13_N30
\inst1|Div1|auto_generated|divider|divider|op_12~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~10_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Div1|auto_generated|divider|divider|op_11~13_sumout\))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Div1|auto_generated|divider|divider|StageOut[194]~55_combout\)) ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[194]~55_combout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~14_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~10_cout\);

-- Location: LABCELL_X37_Y13_N33
\inst1|Div1|auto_generated|divider|divider|op_12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~6_cout\ = CARRY(( (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|op_11~9_sumout\)))) # 
-- (\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Div1|auto_generated|divider|divider|StageOut[195]~12_combout\)) # (\inst1|Div1|auto_generated|divider|divider|StageOut[195]~0_combout\))) ) + ( VCC ) + ( 
-- \inst1|Div1|auto_generated|divider|divider|op_12~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~0_combout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~12_combout\,
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~10_cout\,
	cout => \inst1|Div1|auto_generated|divider|divider|op_12~6_cout\);

-- Location: LABCELL_X37_Y13_N36
\inst1|Div1|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Div1|auto_generated|divider|divider|op_12~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Div1|auto_generated|divider|divider|op_12~6_cout\,
	sumout => \inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: MLABCELL_X39_Y13_N12
\inst1|Mod0|auto_generated|divider|divider|op_12~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~26_cout\);

-- Location: MLABCELL_X39_Y13_N15
\inst1|Mod0|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( !\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~26_cout\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_12~6\ = CARRY(( !\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~26_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~6\);

-- Location: MLABCELL_X39_Y13_N18
\inst1|Mod0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_11~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ 
-- & (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~6\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_12~10\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_11~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\)) ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~6\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~10\);

-- Location: MLABCELL_X39_Y13_N57
\inst1|Mod0|auto_generated|divider|divider|StageOut[87]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[87]~7_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_10~21_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[87]~7_combout\);

-- Location: MLABCELL_X39_Y13_N0
\inst1|Mod0|auto_generated|divider|divider|StageOut[87]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[87]~10_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|StageOut[81]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[81]~9_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[87]~10_combout\);

-- Location: MLABCELL_X39_Y13_N45
\inst1|Mod0|auto_generated|divider|divider|StageOut[86]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[86]~5_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|StageOut[80]~4_combout\ & ( (\inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\) ) ) # ( !\inst1|Mod0|auto_generated|divider|divider|StageOut[80]~4_combout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \inst1|Mod0|auto_generated|divider|divider|op_10~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[80]~4_combout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[86]~5_combout\);

-- Location: MLABCELL_X39_Y13_N39
\inst1|Mod0|auto_generated|divider|divider|StageOut[85]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[85]~2_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_10~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[85]~2_combout\);

-- Location: MLABCELL_X39_Y13_N21
\inst1|Mod0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ 
-- & ((\inst1|Mod0|auto_generated|divider|divider|StageOut[85]~2_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~10\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\inst1|Mod0|auto_generated|divider|divider|StageOut[85]~2_combout\))) ) + ( VCC ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~2_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~10\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~14\);

-- Location: MLABCELL_X39_Y13_N24
\inst1|Mod0|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_11~13_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[86]~5_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~14\ ))
-- \inst1|Mod0|auto_generated|divider|divider|op_12~18\ = CARRY(( GND ) + ( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\inst1|Mod0|auto_generated|divider|divider|op_11~13_sumout\))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[86]~5_combout\)) ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~5_combout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~14\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~18\);

-- Location: MLABCELL_X39_Y13_N27
\inst1|Mod0|auto_generated|divider|divider|op_12~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~22_cout\ = CARRY(( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|op_11~25_sumout\)))) # 
-- (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\inst1|Mod0|auto_generated|divider|divider|StageOut[87]~10_combout\)) # (\inst1|Mod0|auto_generated|divider|divider|StageOut[87]~7_combout\))) ) + ( VCC ) + ( 
-- \inst1|Mod0|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~7_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~10_combout\,
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~18\,
	cout => \inst1|Mod0|auto_generated|divider|divider|op_12~22_cout\);

-- Location: MLABCELL_X39_Y13_N30
\inst1|Mod0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \inst1|Mod0|auto_generated|divider|divider|op_12~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \inst1|Mod0|auto_generated|divider|divider|op_12~22_cout\,
	sumout => \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: MLABCELL_X39_Y13_N54
\inst1|Mod0|auto_generated|divider|divider|StageOut[96]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[96]~1_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\inst1|Mod0|auto_generated|divider|divider|op_11~5_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (!\inst1|Div1|auto_generated|divider|divider|op_11~1_sumout\)) ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_12~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011101010100011001110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[96]~1_combout\);

-- Location: FF_X39_Y13_N56
\inst1|seg1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst1|Mod0|auto_generated|divider|divider|StageOut[96]~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|seg1\(1));

-- Location: MLABCELL_X39_Y13_N42
\inst1|Mod0|auto_generated|divider|divider|StageOut[98]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[98]~6_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (!\inst1|Mod0|auto_generated|divider|divider|op_11~13_sumout\)) # (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((!\inst1|Mod0|auto_generated|divider|divider|StageOut[86]~5_combout\))) ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( !\inst1|Mod0|auto_generated|divider|divider|op_12~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010101010110011001010101011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~5_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[98]~6_combout\);

-- Location: FF_X39_Y13_N43
\inst1|seg1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst1|Mod0|auto_generated|divider|divider|StageOut[98]~6_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|seg1\(3));

-- Location: MLABCELL_X39_Y13_N36
\inst1|Mod0|auto_generated|divider|divider|StageOut[97]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[97]~3_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( (!\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\inst1|Mod0|auto_generated|divider|divider|op_11~9_sumout\))) # (\inst1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\inst1|Mod0|auto_generated|divider|divider|StageOut[85]~2_combout\)) ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_12~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~2_combout\,
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	datad => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[97]~3_combout\);

-- Location: FF_X39_Y13_N37
\inst1|seg1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst1|Mod0|auto_generated|divider|divider|StageOut[97]~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|seg1\(2));

-- Location: MLABCELL_X39_Y13_N3
\inst1|Mod0|auto_generated|divider|divider|StageOut[95]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|Mod0|auto_generated|divider|divider|StageOut[95]~0_combout\ = ( \inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( !\inst1|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) ) # ( 
-- !\inst1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \inst1|Mod0|auto_generated|divider|divider|op_12~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datad => \inst1|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \inst1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \inst1|Mod0|auto_generated|divider|divider|StageOut[95]~0_combout\);

-- Location: FF_X39_Y13_N5
\inst1|seg1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst1|Mod0|auto_generated|divider|divider|StageOut[95]~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|seg1\(0));

-- Location: MLABCELL_X39_Y13_N51
\inst6|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|WideOr0~0_combout\ = ( \inst1|seg1\(0) & ( !\inst1|seg1\(3) $ (((!\inst1|seg1\(1) & !\inst1|seg1\(2)))) ) ) # ( !\inst1|seg1\(0) & ( (!\inst1|seg1\(1) & ((\inst1|seg1\(2)))) # (\inst1|seg1\(1) & (!\inst1|seg1\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111001001110011011000110110001001110010011100110110001101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg1\(1),
	datab => \inst1|ALT_INV_seg1\(3),
	datac => \inst1|ALT_INV_seg1\(2),
	datae => \inst1|ALT_INV_seg1\(0),
	combout => \inst6|WideOr0~0_combout\);

-- Location: FF_X39_Y13_N4
\inst1|seg1[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst1|Mod0|auto_generated|divider|divider|StageOut[95]~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|seg1[0]~DUPLICATE_q\);

-- Location: MLABCELL_X84_Y13_N48
\inst6|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|WideOr1~0_combout\ = ( \inst1|seg1\(3) & ( (\inst1|seg1\(2) & (!\inst1|seg1[0]~DUPLICATE_q\ $ (!\inst1|seg1\(1)))) ) ) # ( !\inst1|seg1\(3) & ( (\inst1|seg1\(1)) # (\inst1|seg1\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg1\(2),
	datab => \inst1|ALT_INV_seg1[0]~DUPLICATE_q\,
	datac => \inst1|ALT_INV_seg1\(1),
	dataf => \inst1|ALT_INV_seg1\(3),
	combout => \inst6|WideOr1~0_combout\);

-- Location: MLABCELL_X84_Y13_N18
\inst6|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|WideOr2~0_combout\ = ( \inst1|seg1\(3) & ( (!\inst1|seg1[0]~DUPLICATE_q\ & (!\inst1|seg1\(2) & \inst1|seg1\(1))) ) ) # ( !\inst1|seg1\(3) & ( (\inst1|seg1\(1)) # (\inst1|seg1\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ALT_INV_seg1[0]~DUPLICATE_q\,
	datac => \inst1|ALT_INV_seg1\(2),
	datad => \inst1|ALT_INV_seg1\(1),
	dataf => \inst1|ALT_INV_seg1\(3),
	combout => \inst6|WideOr2~0_combout\);

-- Location: MLABCELL_X84_Y13_N27
\inst6|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|WideOr3~0_combout\ = ( \inst1|seg1\(2) & ( (!\inst1|seg1\(3)) # (!\inst1|seg1\(1) $ (\inst1|seg1[0]~DUPLICATE_q\)) ) ) # ( !\inst1|seg1\(2) & ( (!\inst1|seg1\(1) & (\inst1|seg1[0]~DUPLICATE_q\ & \inst1|seg1\(3))) # (\inst1|seg1\(1) & 
-- ((!\inst1|seg1\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001010010101010000101011111111101001011111111110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg1\(1),
	datac => \inst1|ALT_INV_seg1[0]~DUPLICATE_q\,
	datad => \inst1|ALT_INV_seg1\(3),
	dataf => \inst1|ALT_INV_seg1\(2),
	combout => \inst6|WideOr3~0_combout\);

-- Location: MLABCELL_X84_Y13_N21
\inst6|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|WideOr4~0_combout\ = ( \inst1|seg1\(2) & ( (!\inst1|seg1\(3)) # ((!\inst1|seg1\(1)) # (\inst1|seg1[0]~DUPLICATE_q\)) ) ) # ( !\inst1|seg1\(2) & ( ((!\inst1|seg1\(3) & \inst1|seg1\(1))) # (\inst1|seg1[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100111011001110110011101111111011111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg1\(3),
	datab => \inst1|ALT_INV_seg1[0]~DUPLICATE_q\,
	datac => \inst1|ALT_INV_seg1\(1),
	dataf => \inst1|ALT_INV_seg1\(2),
	combout => \inst6|WideOr4~0_combout\);

-- Location: MLABCELL_X84_Y13_N57
\inst6|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|WideOr5~0_combout\ = ( \inst1|seg1\(2) & ( (!\inst1|seg1\(3)) # ((\inst1|seg1[0]~DUPLICATE_q\ & \inst1|seg1\(1))) ) ) # ( !\inst1|seg1\(2) & ( ((\inst1|seg1\(3) & \inst1|seg1[0]~DUPLICATE_q\)) # (\inst1|seg1\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111110101010101011111010101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg1\(3),
	datac => \inst1|ALT_INV_seg1[0]~DUPLICATE_q\,
	datad => \inst1|ALT_INV_seg1\(1),
	dataf => \inst1|ALT_INV_seg1\(2),
	combout => \inst6|WideOr5~0_combout\);

-- Location: MLABCELL_X84_Y13_N30
\inst6|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|WideOr6~0_combout\ = ( \inst1|seg1\(3) & ( (!\inst1|seg1\(2) & ((\inst1|seg1\(1)))) # (\inst1|seg1\(2) & ((!\inst1|seg1[0]~DUPLICATE_q\) # (!\inst1|seg1\(1)))) ) ) # ( !\inst1|seg1\(3) & ( (!\inst1|seg1\(2) & !\inst1|seg1\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000001011110010111100101111001011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ALT_INV_seg1\(2),
	datab => \inst1|ALT_INV_seg1[0]~DUPLICATE_q\,
	datac => \inst1|ALT_INV_seg1\(1),
	dataf => \inst1|ALT_INV_seg1\(3),
	combout => \inst6|WideOr6~0_combout\);

-- Location: LABCELL_X16_Y30_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


