<module HW_revision="" XML_version="1" description="Port A" id="Port A">
<register acronym="PAIN" description="Port A Input" id="PAIN" offset=" 0x0200" width="16">
<bitfield begin="0" description="PAIN0" end="0" id="PAIN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PAIN1" end="1" id="PAIN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PAIN2" end="2" id="PAIN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PAIN3" end="3" id="PAIN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PAIN4" end="4" id="PAIN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PAIN5" end="5" id="PAIN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PAIN6" end="6" id="PAIN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PAIN7" end="7" id="PAIN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PAIN8" end="8" id="PAIN8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PAIN9" end="9" id="PAIN9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PAIN10" end="10" id="PAIN10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PAIN11" end="11" id="PAIN11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PAIN12" end="12" id="PAIN12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PAIN13" end="13" id="PAIN13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PAIN14" end="14" id="PAIN14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PAIN15" end="15" id="PAIN15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PAOUT" description="Port A Output" id="PAOUT" offset=" 0x0202" width="16">
<bitfield begin="0" description="PAOUT0" end="0" id="PAOUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PAOUT1" end="1" id="PAOUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PAOUT2" end="2" id="PAOUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PAOUT3" end="3" id="PAOUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PAOUT4" end="4" id="PAOUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PAOUT5" end="5" id="PAOUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PAOUT6" end="6" id="PAOUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PAOUT7" end="7" id="PAOUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PAOUT8" end="8" id="PAOUT8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PAOUT9" end="9" id="PAOUT9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PAOUT10" end="10" id="PAOUT10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PAOUT11" end="11" id="PAOUT11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PAOUT12" end="12" id="PAOUT12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PAOUT13" end="13" id="PAOUT13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PAOUT14" end="14" id="PAOUT14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PAOUT15" end="15" id="PAOUT15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PADIR" description="Port A Direction" id="PADIR" offset=" 0x0204" width="16">
<bitfield begin="0" description="PADIR0" end="0" id="PADIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PADIR1" end="1" id="PADIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PADIR2" end="2" id="PADIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PADIR3" end="3" id="PADIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PADIR4" end="4" id="PADIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PADIR5" end="5" id="PADIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PADIR6" end="6" id="PADIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PADIR7" end="7" id="PADIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PADIR8" end="8" id="PADIR8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PADIR9" end="9" id="PADIR9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PADIR10" end="10" id="PADIR10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PADIR11" end="11" id="PADIR11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PADIR12" end="12" id="PADIR12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PADIR13" end="13" id="PADIR13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PADIR14" end="14" id="PADIR14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PADIR15" end="15" id="PADIR15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PAREN" description="Port A Resistor Enable" id="PAREN" offset=" 0x0206" width="16">
<bitfield begin="0" description="PAREN0" end="0" id="PAREN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PAREN1" end="1" id="PAREN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PAREN2" end="2" id="PAREN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PAREN3" end="3" id="PAREN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PAREN4" end="4" id="PAREN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PAREN5" end="5" id="PAREN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PAREN6" end="6" id="PAREN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PAREN7" end="7" id="PAREN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PAREN8" end="8" id="PAREN8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PAREN9" end="9" id="PAREN9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PAREN10" end="10" id="PAREN10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PAREN11" end="11" id="PAREN11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PAREN12" end="12" id="PAREN12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PAREN13" end="13" id="PAREN13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PAREN14" end="14" id="PAREN14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PAREN15" end="15" id="PAREN15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PADS" description="Port A Drive Strenght" id="PADS" offset=" 0x0208" width="16">
<bitfield begin="0" description="PADS0" end="0" id="PADS0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PADS1" end="1" id="PADS1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PADS2" end="2" id="PADS2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PADS3" end="3" id="PADS3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PADS4" end="4" id="PADS4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PADS5" end="5" id="PADS5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PADS6" end="6" id="PADS6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PADS7" end="7" id="PADS7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PADS8" end="8" id="PADS8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PADS9" end="9" id="PADS9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PADS10" end="10" id="PADS10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PADS11" end="11" id="PADS11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PADS12" end="12" id="PADS12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PADS13" end="13" id="PADS13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PADS14" end="14" id="PADS14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PADS15" end="15" id="PADS15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PASEL" description="Port A Selection" id="PASEL" offset=" 0x020A" width="16">
<bitfield begin="0" description="PASEL0" end="0" id="PASEL0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PASEL1" end="1" id="PASEL1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PASEL2" end="2" id="PASEL2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PASEL3" end="3" id="PASEL3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PASEL4" end="4" id="PASEL4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PASEL5" end="5" id="PASEL5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PASEL6" end="6" id="PASEL6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PASEL7" end="7" id="PASEL7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PASEL8" end="8" id="PASEL8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PASEL9" end="9" id="PASEL9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PASEL10" end="10" id="PASEL10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PASEL11" end="11" id="PASEL11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PASEL12" end="12" id="PASEL12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PASEL13" end="13" id="PASEL13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PASEL14" end="14" id="PASEL14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PASEL15" end="15" id="PASEL15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PAIES" description="Port A Interrupt Edge Select" id="PAIES" offset=" 0x0218" width="16">
<bitfield begin="0" description="PAIES0" end="0" id="PAIES0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PAIES1" end="1" id="PAIES1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PAIES2" end="2" id="PAIES2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PAIES3" end="3" id="PAIES3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PAIES4" end="4" id="PAIES4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PAIES5" end="5" id="PAIES5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PAIES6" end="6" id="PAIES6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PAIES7" end="7" id="PAIES7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PAIES8" end="8" id="PAIES8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PAIES9" end="9" id="PAIES9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PAIES10" end="10" id="PAIES10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PAIES11" end="11" id="PAIES11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PAIES12" end="12" id="PAIES12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PAIES13" end="13" id="PAIES13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PAIES14" end="14" id="PAIES14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PAIES15" end="15" id="PAIES15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PAIE" description="Port A Interrupt Enable" id="PAIE" offset=" 0x021A" width="16">
<bitfield begin="0" description="PAIE0" end="0" id="PAIE0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PAIE1" end="1" id="PAIE1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PAIE2" end="2" id="PAIE2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PAIE3" end="3" id="PAIE3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PAIE4" end="4" id="PAIE4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PAIE5" end="5" id="PAIE5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PAIE6" end="6" id="PAIE6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PAIE7" end="7" id="PAIE7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PAIE8" end="8" id="PAIE8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PAIE9" end="9" id="PAIE9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PAIE10" end="10" id="PAIE10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PAIE11" end="11" id="PAIE11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PAIE12" end="12" id="PAIE12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PAIE13" end="13" id="PAIE13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PAIE14" end="14" id="PAIE14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PAIE15" end="15" id="PAIE15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PAIFG" description="Port A Interrupt Flag" id="PAIFG" offset=" 0x021C" width="16">
<bitfield begin="0" description="PAIFG0" end="0" id="PAIFG0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PAIFG1" end="1" id="PAIFG1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PAIFG2" end="2" id="PAIFG2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PAIFG3" end="3" id="PAIFG3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PAIFG4" end="4" id="PAIFG4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PAIFG5" end="5" id="PAIFG5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PAIFG6" end="6" id="PAIFG6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PAIFG7" end="7" id="PAIFG7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PAIFG8" end="8" id="PAIFG8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PAIFG9" end="9" id="PAIFG9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PAIFG10" end="10" id="PAIFG10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PAIFG11" end="11" id="PAIFG11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PAIFG12" end="12" id="PAIFG12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PAIFG13" end="13" id="PAIFG13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PAIFG14" end="14" id="PAIFG14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PAIFG15" end="15" id="PAIFG15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>