// Seed: 2571967037
module module_0 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    output uwire id_3,
    input wor id_4,
    input supply1 id_5
    , id_9,
    output wor id_6,
    output wire id_7
);
  assign id_3 = -1'b0;
  if (1) begin : LABEL_0
    wire id_10;
  end
  logic id_11;
  assign id_11 = 1'b0;
  assign id_11 = 1;
endmodule
module module_1 (
    input  wand id_0
    , id_4,
    output wand id_1,
    output wor  id_2
);
  assign id_2 = -1;
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1
  );
endmodule
