{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652114207385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652114207385 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Lite_Computer 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_Lite_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652114207514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652114207544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652114207544 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nea2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_nea2.tdf" 27 2 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1652114207604 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nea2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_nea2.tdf" 27 2 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1652114207604 ""}  } { { "db/altpll_nea2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_nea2.tdf" 27 2 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1652114207604 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1 clock2 " "Compensate clock of PLL \"Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1\" has been set to clock2" {  } { { "db/altpll_8aa2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_8aa2.tdf" 27 2 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 3083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1652114207604 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|clk\[2\] 3 10 0 0 " "Implementing clock multiplication of 3, clock division of 10, and phase shift of 0 degrees (0 ps) for Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|clk\[2\] port" {  } { { "db/altpll_8aa2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_8aa2.tdf" 27 2 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 3085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1652114207604 ""}  } { { "db/altpll_8aa2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_8aa2.tdf" 27 2 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 3083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1652114207604 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|wire_pll7_clk\[0\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|wire_pll7_clk\[0\] port" {  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1652114207604 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|wire_pll7_clk\[1\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|wire_pll7_clk\[1\] port" {  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1652114207604 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1652114207604 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652114208004 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652114208034 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652114209323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652114209323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652114209323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652114209323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652114209323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652114209323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652114209323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652114209323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652114209323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652114209323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652114209323 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652114209323 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209383 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652114209383 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652114209383 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652114209383 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652114209383 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652114209383 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652114209393 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652114209393 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652114209403 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1652114210763 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nea2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_nea2.tdf" 27 2 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1652114211802 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nea2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_nea2.tdf" 27 2 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1652114211802 ""}  } { { "db/altpll_nea2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_nea2.tdf" 27 2 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1652114211802 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|wire_pll7_clk\[0\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|wire_pll7_clk\[0\] port" {  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1652114211812 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|wire_pll7_clk\[1\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|wire_pll7_clk\[1\] port" {  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1652114211812 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1652114211812 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_d7j1 " "Entity dcfifo_d7j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_l7j1 " "Entity dcfifo_l7j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652114213651 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1652114213651 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652114213821 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652114213851 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652114213871 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652114214161 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652114214201 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Lite_Computer.sdc " "Reading SDC File: 'DE10_Lite_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652114214211 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1652114214221 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1652114214221 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 3 -duty_cycle 50.00 -name \{u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[2\]\} \{u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 3 -duty_cycle 50.00 -name \{u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[2\]\} \{u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1652114214221 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|adc_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|adc_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|adc_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|adc_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|adc_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|adc_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1652114214221 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|adc_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|adc_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|adc_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|adc_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|adc_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|adc_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1652114214221 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1652114214221 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1652114214221 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DEBOUNCE:debouncer\|NEWCLK " "Node: DEBOUNCE:debouncer\|NEWCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DEBOUNCE:debouncer\|Q DEBOUNCE:debouncer\|NEWCLK " "Register DEBOUNCE:debouncer\|Q is being clocked by DEBOUNCE:debouncer\|NEWCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652114214281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652114214281 "|DE10_Lite_Computer|DEBOUNCE:debouncer|NEWCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652114214301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Computer_System:u0\|Computer_System_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652114214301 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1652114214301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1652114214521 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1652114214521 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652114214531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652114214531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652114214531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652114214531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652114214531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 CLOCK_ADC_10 " " 100.000 CLOCK_ADC_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652114214531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     DRAM_CLK " "  10.000     DRAM_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652114214531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 u0\|adc_pll\|sd1\|pll7\|clk\[0\] " " 100.000 u0\|adc_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652114214531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|adc_pll\|sd1\|pll7\|clk\[1\] " "  40.000 u0\|adc_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652114214531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " "  10.000 u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652114214531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " "  10.000 u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652114214531 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  66.666 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[2\] " "  66.666 u0\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652114214531 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1652114214531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node CLOCK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DEBOUNCE:debouncer\|NEWCLK " "Destination node DEBOUNCE:debouncer\|NEWCLK" {  } { { "DEBOUNCE.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DEBOUNCE.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652114215900 ""}  } { { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652114215900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652114215900 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652114215900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652114215900 ""}  } { { "db/altpll_nea2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_nea2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652114215900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652114215900 ""}  } { { "db/altpll_nea2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_nea2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652114215900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|clk\[2\] (placed in counter C0 of PLL_4) " "Automatically promoted node Computer_System:u0\|Computer_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8aa2:auto_generated\|clk\[2\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652114215900 ""}  } { { "db/altpll_8aa2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_8aa2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 3083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652114215900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652114215900 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 40095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652114215900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Computer_System:u0\|computer_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Computer_System:u0\|computer_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|W_rf_wren " "Destination node Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|W_rf_wren" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3505 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 9936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node Computer_System:u0\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 34425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652114215900 ""}  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 11136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652114215900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Computer_System:u0\|computer_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Computer_System:u0\|computer_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[0\] " "Destination node Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[0\]" {  } { { "reg32.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/reg32.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 6273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[7\] " "Destination node Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[7\]" {  } { { "reg32.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/reg32.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 6266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[6\] " "Destination node Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[6\]" {  } { { "reg32.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/reg32.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 6267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[5\] " "Destination node Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[5\]" {  } { { "reg32.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/reg32.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 6268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[4\] " "Destination node Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[4\]" {  } { { "reg32.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/reg32.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 6269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[3\] " "Destination node Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[3\]" {  } { { "reg32.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/reg32.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 6270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[2\] " "Destination node Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[2\]" {  } { { "reg32.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/reg32.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 6271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[1\] " "Destination node Computer_System:u0\|MemMap:pwmx\|REG32:unit1\|SIG_Q\[1\]" {  } { { "reg32.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/reg32.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 6272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|MemMap:pwmy\|REG32:unit1\|SIG_Q\[0\] " "Destination node Computer_System:u0\|MemMap:pwmy\|REG32:unit1\|SIG_Q\[0\]" {  } { { "reg32.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/reg32.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 13245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|MemMap:pwmy\|REG32:unit1\|SIG_Q\[7\] " "Destination node Computer_System:u0\|MemMap:pwmy\|REG32:unit1\|SIG_Q\[7\]" {  } { { "reg32.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/reg32.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 13238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1652114215900 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652114215900 ""}  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 11140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652114215900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Computer_System:u0\|computer_system_rst_controller:rst_controller_003\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Computer_System:u0\|computer_system_rst_controller:rst_controller_003\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|cntr_gka:wr_ptr\|counter_reg_bit\[0\] " "Destination node Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|cntr_gka:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_gka.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_gka.tdf" 38 17 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 3104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|cntr_sk6:usedw_counter\|counter_reg_bit\[0\] " "Destination node Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|cntr_sk6:usedw_counter\|counter_reg_bit\[0\]" {  } { { "db/cntr_sk6.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/cntr_sk6.tdf" 39 17 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 3109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|full_dff " "Destination node Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|full_dff" {  } { { "db/a_dpfifo_l331.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_l331.tdf" 45 2 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 3172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|usedw_is_2_dff " "Destination node Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_e891:auto_generated\|a_dpfifo_l331:dpfifo\|usedw_is_2_dff" {  } { { "db/a_dpfifo_l331.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/a_dpfifo_l331.tdf" 50 2 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 3176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|slave_readdata\[0\] " "Destination node Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|slave_readdata\[0\]" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 221 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 3193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|buffer_swap " "Destination node Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|buffer_swap" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 3315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|back_buf_start_address\[25\] " "Destination node Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|back_buf_start_address\[25\]" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 3234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|back_buf_start_address\[24\] " "Destination node Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|back_buf_start_address\[24\]" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 3233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|back_buf_start_address\[23\] " "Destination node Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|back_buf_start_address\[23\]" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 3232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|back_buf_start_address\[22\] " "Destination node Computer_System:u0\|Computer_System_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|back_buf_start_address\[22\]" {  } { { "Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_video_pixel_buffer_dma_0.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 3231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1652114215900 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652114215900 ""}  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 11127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652114215900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 16534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652114215900 ""}  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 10046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652114215900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Computer_System:u0\|computer_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node Computer_System:u0\|computer_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652114215900 ""}  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 21072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652114215900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Computer_System:u0\|computer_system_rst_controller_001:rst_controller_002\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node Computer_System:u0\|computer_system_rst_controller_001:rst_controller_002\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652114215900 ""}  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 22885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652114215900 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Computer_System:u0\|Computer_System_adc_pll:adc_pll\|prev_reset  " "Automatically promoted node Computer_System:u0\|Computer_System_adc_pll:adc_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652114215900 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Computer_System:u0\|Computer_System_adc_pll:adc_pll\|readdata\[0\]~3 " "Destination node Computer_System:u0\|Computer_System_adc_pll:adc_pll\|readdata\[0\]~3" {  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 24714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652114215900 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652114215900 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 5768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652114215900 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652114218179 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652114218199 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652114218199 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652114218229 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652114218289 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1652114218289 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1652114218289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652114218289 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652114218329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652114221097 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1652114221117 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1652114221117 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1652114221117 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1652114221117 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652114221117 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_nea2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_nea2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 35 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1462 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 28 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1652114221447 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|pll7 0 " "PLL \"Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|pll7\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|pll7 driven by Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|pll7\" is driven by Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\]~clkctrl" {  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 150 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 294 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1471 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } } { "db/altpll_nea2.tdf" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/db/altpll_nea2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 35 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1462 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1652114221467 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 150 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 294 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1471 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1652114221467 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|pll7 compensate_clock 0 " "PLL \"Computer_System:u0\|Computer_System_adc_pll:adc_pll\|Computer_System_adc_pll_altpll_jc92:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 150 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_adc_pll.v" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/submodules/Computer_System_adc_pll.v" 294 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/Computer_System/synthesis/Computer_System.vhd" 1471 0 0 } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 154 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1652114221467 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652114222806 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652114222806 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652114222806 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652114222806 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652114222806 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652114222806 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652114222806 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652114222806 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652114222806 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652114222806 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652114222806 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652114222806 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652114222806 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652114222806 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1652114222806 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652114222806 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652114222846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652114225505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652114229383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652114229533 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652114255609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652114255609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652114258857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652114270051 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652114270051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652114282534 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1652114282534 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652114282534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652114282544 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 18.51 " "Total time spent on timing analysis during the Fitter is 18.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652114283034 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652114283144 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652114287032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652114287042 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652114291730 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652114295118 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652114297017 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "32 MAX 10 " "32 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_ADC_10 3.3-V LVTTL N5 " "Pin CLOCK_ADC_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_ADC_10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_ADC_10" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL P11 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL N14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JOY_PB 3.3-V LVTTL F16 " "Pin JOY_PB uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JOY_PB } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JOY_PB" } } } } { "DE10_Lite_Computer.vhd" "" { Text "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/" { { 0 { 0 ""} 0 1676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652114297616 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1652114297616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/University_Program/Computer_Systems/DE10-Lite/CE2820_MS9_VGA/verilog/DE10_Lite_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652114298596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6170 " "Peak virtual memory: 6170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652114302414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 11:38:22 2022 " "Processing ended: Mon May 09 11:38:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652114302414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652114302414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:23 " "Total CPU time (on all processors): 00:03:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652114302414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652114302414 ""}
