 <html> 
  <head>
    <script type="text/javascript" src="file:///vol/synopsys/fpga/O-2018.09-SP1/lib/report/reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///vol/synopsys/fpga/O-2018.09-SP1/lib/report/reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="rev_1-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">fm_radio (rev_1)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#mapperReport43" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#clockReport44" target="srrFrame" title="">Clock Conversion</a>  </li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#timingReport45" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#performanceSummary47" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#clockRelationships48" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#interfaceInfo49" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file://#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#clockReport50" target="srrFrame" title="">Clock: add|state_derived_clock</a>  
<ul  >
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#startingSlack51" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#endingSlack52" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#worstPaths53" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#clockReport54" target="srrFrame" title="">Clock: div_32s_32s|state_derived_clock[5]</a>  
<ul  >
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#startingSlack55" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#endingSlack56" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#worstPaths57" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#clockReport58" target="srrFrame" title="">Clock: fm_radio|clock</a>  
<ul  >
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#startingSlack59" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#endingSlack60" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#worstPaths61" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#clockReport62" target="srrFrame" title="">Clock: square_32s|state_derived_clock[0]</a>  
<ul  >
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#startingSlack63" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#endingSlack64" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#worstPaths65" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#clockReport66" target="srrFrame" title="">Clock: System</a>  
<ul  >
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#startingSlack67" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#endingSlack68" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#worstPaths69" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm#areaReport70" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_cck.rpt" target="srrFrame" title="">Constraint Checker Report (10:15 08-Mar)</a>  </li></ul></li>
<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Place and Route -  </b> 
<ul rel="open">
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/rev_1/syntmp/proj_1_fpga_mapper_srr.htm" target="srrFrame" title="">Timing Report</a>  </li></ul></li>
<li><a href="file:///home/mwp8699/CE387-Assignments/final_project/syn/stdout.log" target="srrFrame" title="">Session Log (10:17 08-Mar)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("rev_1-menu")</script>

  </body>
 </html>