/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [13:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [22:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire [25:0] celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_41z;
  wire celloutsig_0_51z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire celloutsig_0_78z;
  wire [8:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [25:0] celloutsig_1_8z;
  reg [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_51z = ~(_00_ | _01_);
  assign celloutsig_0_77z = ~(celloutsig_0_58z | celloutsig_0_1z[2]);
  assign celloutsig_0_78z = ~(celloutsig_0_5z | celloutsig_0_8z[3]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | celloutsig_1_1z);
  assign celloutsig_1_5z = ~(celloutsig_1_3z | in_data[176]);
  assign celloutsig_1_10z = ~(celloutsig_1_8z[20] | celloutsig_1_7z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z[0] | celloutsig_0_2z[7]) & celloutsig_0_0z);
  assign celloutsig_1_0z = ~((in_data[142] | in_data[105]) & in_data[136]);
  assign celloutsig_1_6z = ~((celloutsig_1_5z | celloutsig_1_5z) & celloutsig_1_2z);
  assign celloutsig_1_7z = ~((celloutsig_1_0z | celloutsig_1_4z[0]) & celloutsig_1_6z);
  assign celloutsig_0_10z = ~((celloutsig_0_1z[2] | celloutsig_0_8z[1]) & _02_);
  assign celloutsig_0_14z = ~((celloutsig_0_6z[3] | celloutsig_0_6z[8]) & in_data[30]);
  reg [11:0] _17_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _17_ <= 12'h000;
    else _17_ <= in_data[88:77];
  assign { _03_[11:2], _02_, _03_[0] } = _17_;
  reg [13:0] _18_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _18_ <= 14'h0000;
    else _18_ <= { celloutsig_0_19z[2:0], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_12z };
  assign { _01_, _04_[12:7], _00_, _04_[5:0] } = _18_;
  assign celloutsig_0_29z = { in_data[44:25], celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_11z } / { 1'h1, celloutsig_0_6z[6:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_8z[3:1], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_31z = celloutsig_0_29z[19:1] / { 1'h1, _03_[2], _02_, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_26z };
  assign celloutsig_0_41z = { celloutsig_0_27z[8:3], celloutsig_0_3z, celloutsig_0_0z } / { 1'h1, celloutsig_0_31z[7:2], celloutsig_0_26z };
  assign celloutsig_0_6z = { _03_[3:2], _02_, _03_[0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z } / { 1'h1, _03_[7:2], _02_, in_data[0] };
  assign celloutsig_0_7z = { _03_[8:2], _02_, _03_[0] } / { 1'h1, celloutsig_0_6z[7:0] };
  assign celloutsig_1_8z = in_data[126:101] / { 1'h1, in_data[122:106], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_2z } / { 1'h1, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[13:11] / { 1'h1, in_data[43:42] };
  assign celloutsig_0_19z = { celloutsig_0_2z[1:0], celloutsig_0_12z, celloutsig_0_5z } / { 1'h1, _03_[7:5] };
  assign celloutsig_0_2z = { in_data[29:18], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[67:54], celloutsig_0_0z };
  assign celloutsig_0_21z = in_data[3:0] / { 1'h1, celloutsig_0_2z[14:12] };
  assign celloutsig_0_27z = { celloutsig_0_2z[13:5], celloutsig_0_19z } / { 1'h1, _04_[11:7], _00_, _04_[5:0] };
  assign celloutsig_0_5z = celloutsig_0_1z === { _02_, _03_[0], celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[152:137] === { in_data[133:125], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_9z[9:2] === celloutsig_1_8z[13:6];
  assign celloutsig_1_19z = { in_data[144:138], celloutsig_1_1z, celloutsig_1_0z } === { in_data[157:150], celloutsig_1_10z };
  assign celloutsig_0_11z = { _03_[8:4], celloutsig_0_0z } === celloutsig_0_6z[5:0];
  assign celloutsig_0_15z = _03_[7:3] === { celloutsig_0_2z[2:0], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_16z = { _03_[11:6], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_11z } === { celloutsig_0_2z[11:1], celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[16] & ~(in_data[12]);
  assign celloutsig_0_58z = celloutsig_0_41z[1] & ~(celloutsig_0_51z);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_13z = celloutsig_1_10z & ~(celloutsig_1_4z[1]);
  assign celloutsig_0_12z = celloutsig_0_5z & ~(celloutsig_0_5z);
  assign celloutsig_0_26z = celloutsig_0_10z & ~(celloutsig_0_19z[0]);
  assign celloutsig_1_4z = celloutsig_1_0z ? { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } : { in_data[107], celloutsig_1_1z, 1'h0 };
  assign celloutsig_0_8z[3:1] = celloutsig_0_3z ? in_data[88:86] : _03_[8:6];
  assign celloutsig_0_18z = celloutsig_0_7z[0] ? { celloutsig_0_15z, celloutsig_0_8z[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_12z } : in_data[48:26];
  assign celloutsig_0_23z = celloutsig_0_14z ? celloutsig_0_2z[13:0] : celloutsig_0_18z[15:2];
  always_latch
    if (clkin_data[32]) celloutsig_1_9z = 10'h000;
    else if (!clkin_data[96]) celloutsig_1_9z = { in_data[103:98], celloutsig_1_4z, celloutsig_1_3z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_13z = 5'h00;
    else if (clkin_data[64]) celloutsig_0_13z = { celloutsig_0_8z[3:1], celloutsig_0_0z, celloutsig_0_5z };
  assign _03_[1] = _02_;
  assign { _04_[13], _04_[6] } = { _01_, _00_ };
  assign celloutsig_0_8z[0] = celloutsig_0_0z;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
