

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                           60 # ROP queue latency (default 85)
-dram_latency                          50 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 300.0:600.0:300.0:900.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 5dd6ddd6adf6f33472a61963632ef515  /tmp/tmp.3tMhef9sRg/histo__SIZE1_1
1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.3tMhef9sRg/histo__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.3tMhef9sRg/histo__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.3tMhef9sRg/histo__SIZE1_1 > _cuobjdump_complete_output_LpSvGM"
Parsing file _cuobjdump_complete_output_LpSvGM
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/histo/histo.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/histo/histo.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_oXzczZ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_kaTVrc

kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 13070
gpu_sim_insn = 5500864
gpu_ipc =     420.8771
gpu_tot_sim_cycle = 13070
gpu_tot_sim_insn = 5500864
gpu_tot_ipc =     420.8771
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10988
gpu_stall_icnt2sh    = 34102
gpu_total_sim_rate=458405
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1528, Miss = 776 (0.508), PendingHit = 358 (0.234)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1402, Miss = 758 (0.541), PendingHit = 436 (0.311)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1524, Miss = 752 (0.493), PendingHit = 444 (0.291)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1526, Miss = 771 (0.505), PendingHit = 345 (0.226)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1016, Miss = 447 (0.44), PendingHit = 237 (0.233)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1398, Miss = 752 (0.538), PendingHit = 355 (0.254)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1532, Miss = 876 (0.572), PendingHit = 347 (0.227)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 553 (0.726), PendingHit = 6 (0.00787)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 469 (0.615), PendingHit = 57 (0.0748)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 374 (0.491), PendingHit = 142 (0.186)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 766, Miss = 388 (0.507), PendingHit = 267 (0.349)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1526, Miss = 839 (0.55), PendingHit = 301 (0.197)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 386 (0.507), PendingHit = 97 (0.127)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 466 (0.612), PendingHit = 69 (0.0906)
total_dl1_misses=8607
total_dl1_accesses=16028
total_dl1_miss_rate= 0.536998
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 5820416
gpgpu_n_tot_w_icount = 181888
gpgpu_n_icache_hits = 104640
gpgpu_n_icache_misses = 3198
gpgpu_n_l1dcache_read_hits = 3960
gpgpu_n_l1dcache_read_misses = 12068
gpgpu_n_l1dcache_write_accesses = 0
gpgpu_n_l1dcache_wirte_misses = 0
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 2688
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 36407
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8735
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 518144
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 782208
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1235
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1235
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35172
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:55391	W0_Idle:28225	W0_Scoreboard:26874	W1:1472	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1088	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:177280
maxmrqlatency = 55 
maxdqlatency = 0 
maxmflatency = 605 
averagemflatency = 204 
max_icnt2mem_latency = 467 
max_icnt2sh_latency = 31 
mrq_lat_table:2358 	146 	372 	836 	336 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	1924 	4073 	2733 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:223 	3443 	354 	251 	417 	786 	1778 	1564 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:128 	645 	1392 	6138 	446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	9 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         5         4         5         4         3         4         4         8         4         4         9         4         7         5         4 
dram[1]:         5         5         4         5         4         3         4         4         8         4         6        10         4         6         4         4 
dram[2]:        10         7         4         6         4         4         4         4         8         4         4        10         4         5         5         3 
dram[3]:         8         7         4         6         4         4         3         4         8         4         4        12         4         6         3         3 
dram[4]:         8         6         4         6         4         4         4         4         8         4         2        11         4         6         4         4 
maximum service time to same row:
dram[0]:      3491      6343      1034      1259      6572      5536      1098      7965      5249      1056      7994      4922      1067      5595      5515      1081 
dram[1]:      3537      6312      1038      1146      6584      5550      1100      7967      5261      1074      7996      4885      1072      5587      5087      1042 
dram[2]:      5197      6435      1040      1141      6582      5567      1103      7925      5380      1036      8010      4897      1085      5503      5063      1044 
dram[3]:      5216      6435      1042      4045      6635      5849      1130      7869      5266      1051      8012      4973      1063      5521      5204      1046 
dram[4]:      4067      6319      1044      1248      6637      5643      1114      7883      5446      1053      8014      4841      1065      5482      5065      1064 
average row accesses per activate:
dram[0]:  4.500000  2.000000  2.093750  2.888889  2.250000  1.729730  1.950000  1.900000  2.193548  1.812500  2.285714  2.321429  1.942857  4.000000  1.783784  1.600000 
dram[1]:  3.857143  2.161290  1.861111  2.454545  2.550000  1.763158  1.944444  2.157895  1.911765  1.848485  3.000000  2.357143  2.031250  2.400000  2.093750  1.805556 
dram[2]:  6.500000  1.888889  1.777778  2.454545  2.173913  1.888889  2.266667  1.954545  2.133333  1.794118  2.142857  1.942857  2.066667  2.600000  1.882353  1.789474 
dram[3]:  3.250000  1.861111  1.911765  2.181818  2.428571  1.861111  1.700000  2.368421  1.911765  1.818182  2.500000  2.266667  1.722222  3.111111  1.857143  1.619048 
dram[4]:  3.714286  1.828571  1.595238  2.200000  2.291667  1.777778  1.761905  1.909091  1.942857  1.781250  1.736842  2.166667  1.710526  2.600000  2.000000  1.805556 
average row locality = 4121/2053 = 2.007306
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        64        67        26        54        64        39        38        68        58        32        65        68        24        66        64 
dram[1]:        27        67        67        27        51        67        35        41        65        61        30        66        65        24        67        65 
dram[2]:        26        68        64        27        50        68        34        43        64        61        30        68        62        26        64        68 
dram[3]:        26        67        65        24        51        67        34        45        65        60        30        68        62        28        65        68 
dram[4]:        26        64        67        22        55        64        37        42        68        57        33        65        65        26        68        65 
total reads: 4121
bank skew: 68/22 = 3.09
chip skew: 825/823 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        376       280       448       461       239       511       473       237       447       495       230       386       506       256       310       497
dram[1]:        312       312       470       476       264       531       487       257       454       496       254       403       509       266       332       504
dram[2]:        365       289       548       472       257       562       538       231       527       547       228       427       588       247       334       538
dram[3]:        386       294       571       890       242       582       532       212       568       570       215       467       640       222       319       565
dram[4]:        421       321       551       602       257       586       548       236       561       583       236       496       604       255       342       589
maximum mf latency per bank:
dram[0]:        348       354       395       415       319       424       384       199       389       351       191       386       413       333       391       421
dram[1]:        359       337       429       404       313       406       384       261       456       414       268       419       387       327       374       421
dram[2]:        419       332       400       420       313       441       399       208       453       441       180       383       410       365       423       461
dram[3]:        449       347       405       494       300       446       425       154       463       482       161       412       541       368       407       471
dram[4]:        594       347       476       605       387       501       475       210       498       462       200       529       560       460       522       564

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39207 n_nop=36767 n_act=404 n_pre=388 n_req=824 n_rd=1648 n_write=0 bw_util=0.08407
n_activity=7585 dram_eff=0.4345
bk0: 54a 38681i bk1: 128a 38491i bk2: 134a 38147i bk3: 52a 38550i bk4: 108a 38625i bk5: 128a 38020i bk6: 78a 38386i bk7: 76a 38628i bk8: 136a 38117i bk9: 116a 38166i bk10: 64a 38705i bk11: 130a 38234i bk12: 136a 37846i bk13: 48a 38358i bk14: 132a 37410i bk15: 128a 34711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.308083
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39207 n_nop=36781 n_act=396 n_pre=380 n_req=825 n_rd=1650 n_write=0 bw_util=0.08417
n_activity=7067 dram_eff=0.467
bk0: 54a 38630i bk1: 134a 38465i bk2: 134a 38175i bk3: 54a 38513i bk4: 102a 38612i bk5: 134a 38040i bk6: 70a 38342i bk7: 82a 38690i bk8: 130a 38055i bk9: 122a 38131i bk10: 60a 38690i bk11: 132a 38229i bk12: 130a 37930i bk13: 48a 38331i bk14: 134a 37406i bk15: 130a 34975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.369041
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39207 n_nop=36759 n_act=409 n_pre=393 n_req=823 n_rd=1646 n_write=0 bw_util=0.08396
n_activity=7725 dram_eff=0.4261
bk0: 52a 38715i bk1: 136a 38486i bk2: 128a 38147i bk3: 54a 38618i bk4: 100a 38571i bk5: 136a 38097i bk6: 68a 38458i bk7: 86a 38612i bk8: 128a 38156i bk9: 122a 38175i bk10: 60a 38690i bk11: 136a 38216i bk12: 124a 37983i bk13: 52a 38417i bk14: 128a 37296i bk15: 136a 34489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.318591
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39207 n_nop=36739 n_act=417 n_pre=401 n_req=825 n_rd=1650 n_write=0 bw_util=0.08417
n_activity=7864 dram_eff=0.4196
bk0: 52a 38698i bk1: 134a 38553i bk2: 130a 38136i bk3: 48a 38554i bk4: 102a 38592i bk5: 134a 38095i bk6: 68a 38392i bk7: 90a 38713i bk8: 130a 38184i bk9: 120a 38126i bk10: 60a 38667i bk11: 136a 38239i bk12: 124a 37990i bk13: 56a 38398i bk14: 130a 37394i bk15: 136a 34317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.303543
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39207 n_nop=36713 n_act=431 n_pre=415 n_req=824 n_rd=1648 n_write=0 bw_util=0.08407
n_activity=7497 dram_eff=0.4396
bk0: 52a 38640i bk1: 128a 38466i bk2: 134a 37971i bk3: 44a 38479i bk4: 110a 38556i bk5: 128a 38071i bk6: 74a 38379i bk7: 84a 38643i bk8: 136a 38108i bk9: 114a 38175i bk10: 66a 38693i bk11: 130a 38058i bk12: 130a 37797i bk13: 52a 38387i bk14: 136a 37485i bk15: 130a 34408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.335807
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1756, Miss = 824 (0.469), PendingHit = 3 (0.00171)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1762, Miss = 825 (0.468), PendingHit = 7 (0.00397)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1753, Miss = 823 (0.469), PendingHit = 6 (0.00342)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1882, Miss = 825 (0.438), PendingHit = 6 (0.00319)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1750, Miss = 824 (0.471), PendingHit = 1 (0.000571)
L2 Cache Total Miss Rate = 0.463

icnt_total_pkts_mem_to_simt=44103
icnt_total_pkts_simt_to_mem=8903

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 72.7847
% Accepted packets = 0 at node 0 (avg = 0.0150217)
lat(1) = 72.7847;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0671793 0.0674089 0.0670645 0.0768966 0.0669498 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 16.8168
% Accepted packets = 0 at node 14 (avg = 0.0733586)
lat(2) = 16.8168;
thru(2,:) = [ 0.151574 0.148131 0.146983 0.150618 0.0883354 0.146983 0.170703 0.108459 0.0923907 0.0742186 0.0768966 0.163625 0.076514 0.0918168 0 0 0 0 0 0 0 0 0 ];
% latency change    = 3.32809
% throughput change = 0.795229
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 72.7847 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0150217 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 4168 600 55 21 20 11 16 8 18 14 25 9 22 8 19 6 35 9 22 4 25 11 30 10 21 8 24 9 27 10 16 7 21 6 19 9 26 2 19 8 22 6 24 4 18 7 12 8 24 5 22 9 23 9 23 13 33 9 20 3 12 14 24 7 17 4 22 9 16 12 27 12 17 5 20 6 22 8 12 8 16 6 27 4 26 8 31 8 24 3 14 8 20 7 21 5 19 6 17 6 16 3 23 2 18 7 25 6 22 9 14 14 19 4 18 8 26 1 19 6 24 3 17 11 26 12 22 6 17 6 31 7 18 15 16 10 18 12 16 4 18 9 21 3 18 15 28 6 21 7 12 10 30 3 23 2 16 7 21 9 23 4 19 5 15 5 23 3 25 7 18 11 21 6 19 3 18 5 27 7 28 5 17 4 32 4 26 3 18 8 18 4 17 3 22 5 16 6 20 3 28 5 17 10 24 6 28 4 26 4 17 3 14 4 20 3 23 6 17 2 29 6 18 3 18 3 19 1 28 8 13 5 14 3 22 3 17 7 27 4 17 2 17 0 12 2 17 0 15 5 11 2 11 1 13 2 11 2 14 2 14 3 15 1 4 0 11 2 11 1 6 2 10 2 13 3 6 1 9 1 14 2 6 1 6 1 4 2 8 5 13 1 12 2 9 3 9 1 8 2 12 2 6 1 10 2 14 2 5 0 12 2 5 4 9 2 8 2 5 0 6 0 7 2 4 1 4 2 6 0 7 0 7 0 5 2 4 0 6 1 5 1 4 1 3 0 2 0 4 0 4 0 4 1 2 2 4 0 1 0 5 0 4 2 4 0 3 2 1 1 2 0 6 2 3 1 8 0 5 1 3 0 7 0 3 1 2 0 4 1 1 0 3 1 6 0 1 2 4 0 3 0 5 0 3 0 5 0 5 0 1 0 2 0 2 0 5 0 4 0 5 1 1 1 3 1 4 0 4 0 3 0 3 3 1 0 0 1 1 1 2 0 4 0 2 0 1 2 4 0 3 0 2 1 0 0 1 0 0 0 3 0 2 0 0 0 1 0 3 0 4 0 2 0 1 0 0 0 0 1 1 0 1 0 1 0 1 0 3 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 2 0 1 0 1 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (8903 samples)
traffic_manager/hop_stats_freq = [ 0 8903 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 16.8168 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0733586 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 128 1 1 551 161 75 231 346 174 124 153 144 312 180 3056 101 98 144 143 1463 51 37 65 60 565 22 19 29 34 240 4 7 9 11 92 2 2 2 1 32 0 1 0 6 16 0 1 0 1 3 1 0 0 0 3 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (8903 samples)
traffic_manager/hop_stats_freq = [ 0 8903 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 458405 (inst/sec)
gpgpu_simulation_rate = 1089 (cycle/sec)

kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 2 
gpu_sim_cycle = 88167
gpu_sim_insn = 15893670
gpu_ipc =     180.2678
gpu_tot_sim_cycle = 101237
gpu_tot_sim_insn = 21394534
gpu_tot_ipc =     211.3312
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 143757
gpu_stall_icnt2sh    = 102519
gpu_total_sim_rate=285260
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3694, Miss = 2786 (0.754), PendingHit = 360 (0.0975)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3568, Miss = 2809 (0.787), PendingHit = 441 (0.124)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3690, Miss = 2856 (0.774), PendingHit = 445 (0.121)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5858, Miss = 4699 (0.802), PendingHit = 349 (0.0596)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3182, Miss = 2515 (0.79), PendingHit = 237 (0.0745)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5008, Miss = 3779 (0.755), PendingHit = 370 (0.0739)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5864, Miss = 4727 (0.806), PendingHit = 354 (0.0604)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5094, Miss = 4549 (0.893), PendingHit = 8 (0.00157)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5094, Miss = 4511 (0.886), PendingHit = 61 (0.012)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5094, Miss = 4415 (0.867), PendingHit = 144 (0.0283)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4376, Miss = 3320 (0.759), PendingHit = 277 (0.0633)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4414, Miss = 3284 (0.744), PendingHit = 478 (0.108)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2928, Miss = 2450 (0.837), PendingHit = 97 (0.0331)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5094, Miss = 4491 (0.882), PendingHit = 72 (0.0141)
total_dl1_misses=51191
total_dl1_accesses=62958
total_dl1_miss_rate= 0.813098
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 22693376
gpgpu_n_tot_w_icount = 709168
gpgpu_n_icache_hits = 368800
gpgpu_n_icache_misses = 15040
gpgpu_n_l1dcache_read_hits = 8074
gpgpu_n_l1dcache_read_misses = 54884
gpgpu_n_l1dcache_write_accesses = 154440
gpgpu_n_l1dcache_wirte_misses = 154440
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 55728
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 902322
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51319
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1553984
gpgpu_n_store_insn = 2071680
gpgpu_n_shmem_insn = 782208
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3498476
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1235
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1235
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 901087
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1276974	W0_Idle:334931	W0_Scoreboard:42397	W1:1472	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1088	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:32955	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:671605
maxmrqlatency = 202 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 249 
max_icnt2mem_latency = 1740 
max_icnt2sh_latency = 101236 
mrq_lat_table:61362 	5563 	16375 	38375 	58013 	45009 	12153 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	12157 	99371 	94090 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:251 	7611 	2859 	4539 	21313 	49135 	65601 	53546 	1840 	96 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:128 	14487 	18033 	17050 	1628 	7 	0 	0 	0 	0 	0 	0 	0 	3713 	30904 	57628 	62195 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	14 	84 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        55        24        19        21        28        16        37        43        46        61       103        65        24        21        28 
dram[1]:        21        48        24        18        18        21        17        38        62        47        68        76        73        25        21        26 
dram[2]:        39        40        25        24        25        21        19        48        44        39        63        66        78        23        21        23 
dram[3]:        23        40        28        20        22        20        21        41        29        21        40        73        87        27        23        28 
dram[4]:        40        33        34        22        19        38        16        33        33        45        52        79        86        20        21        43 
maximum service time to same row:
dram[0]:      3491      6343      1125      1788      6968      5536      2227      7965      5249      2218      7994      7033      2586      5595      5515      2065 
dram[1]:      3537      6312      1038      1954      6584      5550      1952      7967      5261      2902      7996      5228      2907      5587      5087      1352 
dram[2]:      5197      6435      1126      1887      6857      5567      1103      7925      5380      1502      8010      4897      2885      5503      5063      1245 
dram[3]:      5216      6435      1900      4045      6635      5849      1130      7869      5266      1132      8012      4973      2962      5521      5204      1088 
dram[4]:      4067      6319      2223      2124      6637      5643      4269      7883      5446      3071      8014      5435      3183      5482      5065      1665 
average row accesses per activate:
dram[0]:  3.937415  4.030220  4.134199  3.877778  3.852978  4.022727  3.831788  3.965834  4.259668  3.777778  3.875328  4.146276  4.011873  4.011984  4.091781  3.917007 
dram[1]:  4.097320  4.205714  3.901235  3.887344  3.886044  4.004000  3.791885  4.035904  4.257618  3.742675  3.931035  4.359155  4.037333  4.120383  4.060976  4.171470 
dram[2]:  3.875834  3.975577  3.801325  3.830601  3.822642  3.907792  3.968579  4.053404  4.125676  3.828758  3.824836  4.250000  4.175172  3.967062  4.048715  4.096317 
dram[3]:  3.912517  3.936000  4.086648  3.835862  4.044117  3.945839  3.840000  4.170597  4.333333  3.806536  3.854545  4.195919  3.988127  3.979030  4.104905  4.052999 
dram[4]:  3.976744  3.980952  3.972222  3.792350  3.972585  3.969374  3.766927  3.969856  4.255618  3.721228  3.777637  4.191576  4.014512  3.734317  4.083784  3.983356 
average row locality = 237137/59512 = 3.984692
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1204      1246      1214      1151      1239      1228      1175      1223      1257      1190      1209      1295      1250      1221      1263      1206 
dram[1]:      1213      1267      1210      1160      1243      1234      1174      1226      1246      1189      1212      1283      1235      1222      1264      1216 
dram[2]:      1217      1260      1222      1162      1238      1227      1174      1223      1230      1184      1197      1278      1232      1225      1267      1223 
dram[3]:      1218      1261      1222      1147      1227      1211      1154      1206      1243      1180      1213      1279      1239      1237      1276      1225 
dram[4]:      1219      1245      1208      1134      1237      1209      1164      1222      1234      1182      1222      1281      1251      1238      1281      1202 
total reads: 97791
bank skew: 1295/1134 = 1.14
chip skew: 19594/19529 = 1.00
number of total write accesses:
dram[0]:      1690      1688      1651      1641      1801      1781      1718      1795      1827      1734      1744      1823      1791      1792      1724      1673 
dram[1]:      1692      1677      1634      1635      1792      1769      1723      1809      1828      1749      1752      1812      1793      1790      1733      1679 
dram[2]:      1686      1670      1648      1642      1801      1782      1731      1813      1823      1745      1729      1816      1795      1786      1725      1669 
dram[3]:      1689      1691      1655      1634      1798      1776      1726      1801      1825      1732      1755      1805      1784      1799      1737      1681 
dram[4]:      1688      1681      1652      1642      1806      1772      1729      1807      1796      1728      1751      1804      1792      1798      1741      1670 
total reads: 139346
bank skew: 1828/1634 = 1.12
chip skew: 27888/27857 = 1.00
average mf latency per bank:
dram[0]:        208       211       218       217       212       221       227       212       212       221       214       210       218       214       210       221
dram[1]:        209       212       219       215       217       224       222       214       216       220       215       210       218       213       213       216
dram[2]:        210       211       222       217       217       224       225       213       214       223       218       212       221       214       211       219
dram[3]:        206       207       217       217       212       220       224       210       213       218       211       211       219       210       206       218
dram[4]:        207       211       221       215       217       221       226       213       217       222       213       214       221       214       211       224
maximum mf latency per bank:
dram[0]:        498       532       523       588       507       500       561       527       546       482       470       487       500       512       525       513
dram[1]:        470       483       479       488       543       564       558       509       566       477       485       553       505       487       523       494
dram[2]:        520       452       551       492       501       623       579       576       566       508       532       479       482       522       511       516
dram[3]:        535       444       514       507       513       553       550       609       542       518       527       511       541       579       518       486
dram[4]:        594       542       493       605       550       524       589       496       542       487       523       529       560       491       522       564

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303706 n_nop=210826 n_act=11916 n_pre=11900 n_req=47444 n_rd=39142 n_write=29922 bw_util=0.4548
n_activity=257653 dram_eff=0.5361
bk0: 2408a 236762i bk1: 2492a 236507i bk2: 2428a 232795i bk3: 2302a 233455i bk4: 2478a 234596i bk5: 2456a 231163i bk6: 2350a 232609i bk7: 2446a 232580i bk8: 2514a 229018i bk9: 2380a 227400i bk10: 2418a 231260i bk11: 2590a 225084i bk12: 2500a 220596i bk13: 2442a 216560i bk14: 2526a 201066i bk15: 2412a 156876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.49122
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303706 n_nop=211052 n_act=11789 n_pre=11773 n_req=47461 n_rd=39188 n_write=29904 bw_util=0.455
n_activity=256954 dram_eff=0.5378
bk0: 2426a 238301i bk1: 2534a 237481i bk2: 2420a 233750i bk3: 2320a 233056i bk4: 2486a 235013i bk5: 2468a 231784i bk6: 2348a 232219i bk7: 2452a 234048i bk8: 2492a 229770i bk9: 2378a 227312i bk10: 2424a 230263i bk11: 2566a 225833i bk12: 2470a 221856i bk13: 2444a 217348i bk14: 2528a 201711i bk15: 2432a 158237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.47339
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303706 n_nop=210795 n_act=11947 n_pre=11931 n_req=47420 n_rd=39118 n_write=29915 bw_util=0.4546
n_activity=257100 dram_eff=0.537
bk0: 2434a 236675i bk1: 2520a 235993i bk2: 2444a 232621i bk3: 2324a 233106i bk4: 2476a 235227i bk5: 2454a 231396i bk6: 2348a 231765i bk7: 2446a 233285i bk8: 2460a 229377i bk9: 2368a 225676i bk10: 2394a 229638i bk11: 2556a 225976i bk12: 2464a 221345i bk13: 2450a 217349i bk14: 2534a 199905i bk15: 2446a 157522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.4854
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303706 n_nop=210990 n_act=11849 n_pre=11833 n_req=47426 n_rd=39076 n_write=29958 bw_util=0.4546
n_activity=257391 dram_eff=0.5364
bk0: 2436a 238180i bk1: 2522a 236545i bk2: 2444a 232495i bk3: 2294a 233053i bk4: 2454a 234621i bk5: 2422a 231457i bk6: 2308a 233170i bk7: 2412a 234198i bk8: 2486a 229606i bk9: 2360a 225839i bk10: 2426a 229922i bk11: 2558a 226455i bk12: 2478a 222489i bk13: 2474a 217322i bk14: 2552a 201081i bk15: 2450a 157356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.48656
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303706 n_nop=210709 n_act=12015 n_pre=11999 n_req=47386 n_rd=39058 n_write=29925 bw_util=0.4543
n_activity=257737 dram_eff=0.5353
bk0: 2438a 238553i bk1: 2490a 236341i bk2: 2416a 231993i bk3: 2268a 233788i bk4: 2474a 235599i bk5: 2418a 230505i bk6: 2328a 232586i bk7: 2444a 233011i bk8: 2468a 230409i bk9: 2364a 227003i bk10: 2444a 230887i bk11: 2562a 225587i bk12: 2502a 219146i bk13: 2476a 217960i bk14: 2562a 201456i bk15: 2404a 156666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.66452
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41348, Miss = 19571 (0.473), PendingHit = 15337 (0.371)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41333, Miss = 19594 (0.474), PendingHit = 15324 (0.371)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41315, Miss = 19559 (0.473), PendingHit = 15316 (0.371)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41455, Miss = 19538 (0.471), PendingHit = 15345 (0.37)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41358, Miss = 19529 (0.472), PendingHit = 15327 (0.371)
L2 Cache Total Miss Rate = 0.473

icnt_total_pkts_mem_to_simt=415873
icnt_total_pkts_simt_to_mem=361249

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 97.1883
% Accepted packets = 0 at node 0 (avg = 0.0868776)
lat(3) = 97.1883;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.399698 0.399579 0.399528 0.399591 0.399789 0 0 0 0 ];
% latency change    = 0.826967
% throughput change = 0.155609
Traffic 1 Stat
%=================================
% Average latency = 8.04378
% Accepted packets = 0 at node 14 (avg = 0.091667)
lat(4) = 8.04378;
thru(4,:) = [ 0.0983537 0.0997147 0.101615 0.194269 0.100197 0.155104 0.192284 0.196679 0.197586 0.197955 0.152382 0.125127 0.100225 0.196849 0 0 0 0 0 0 0 0 0 ];
% latency change    = 11.0824
% throughput change = 0.0522474
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 84.9865 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.0509497 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 1939 2794 611 657 378 479 322 399 311 348 367 359 384 457 491 1514 2107 1544 1705 1717 1829 1981 2029 2091 2155 2086 2110 2048 2213 2127 2231 2203 2211 2180 2162 2135 2100 2103 1993 1907 1925 1944 1905 1840 1822 1810 1642 1762 1626 1623 1574 1542 1496 1504 1504 1383 1450 1311 1315 1253 1246 1190 1255 1200 1183 1152 1007 1129 1103 998 1057 1068 937 923 986 953 946 914 930 882 875 810 838 790 809 703 743 741 722 738 681 680 695 658 741 593 641 664 628 559 630 571 607 576 531 561 591 522 503 547 543 506 535 515 485 510 475 487 474 458 482 467 480 495 480 482 464 440 460 436 465 435 441 445 449 428 447 442 410 425 408 404 426 427 420 379 405 396 431 416 418 391 402 347 395 375 378 345 379 345 413 372 434 339 411 373 399 384 366 346 376 325 383 328 395 349 340 321 335 325 363 357 317 333 345 321 305 299 344 324 352 346 383 332 345 291 329 317 306 295 313 300 308 295 342 274 282 289 300 307 306 298 317 274 309 302 302 294 329 306 332 278 328 252 278 289 287 261 308 276 292 230 282 239 255 298 265 269 291 259 254 232 264 226 259 191 255 235 240 202 232 207 240 223 226 196 244 212 234 205 190 216 224 210 236 207 216 191 213 190 198 149 222 190 181 167 183 145 165 151 179 134 185 143 155 140 150 140 154 152 157 123 125 152 143 117 139 104 119 119 120 113 102 115 96 121 117 87 127 84 105 101 82 99 96 87 98 70 99 65 77 72 66 70 80 72 77 76 65 57 46 55 68 53 59 56 57 48 42 42 55 37 52 26 35 31 39 26 39 32 33 19 26 15 30 27 39 24 19 16 27 16 22 26 20 29 18 17 16 24 22 15 28 22 25 9 22 13 15 14 18 21 24 13 18 11 12 13 20 24 19 13 10 6 16 10 12 8 6 6 18 4 17 15 18 10 6 9 13 6 15 7 10 7 7 10 10 6 12 9 6 8 6 4 3 5 7 6 7 6 9 9 6 7 6 7 9 6 4 7 5 3 8 5 6 4 10 5 7 0 6 4 6 1 4 6 7 1 3 1 7 2 2 0 5 6 6 7 4 3 4 2 3 0 2 0 1 3 3 4 1 0 4 3 3 2 2 1 3 3 2 3 1 1 5 7 1 1 2 0 2 1 0 0 2 1 2 5 1 2 1 0 0 2 3 1 3 1 1 1 1 2 1 2 0 2 2 1 0 0 0 2 0 1 0 0 1 1 0 0 0 1 0 1 2 0 0 2 0 0 0 0 1 1 0 0 2 1 0 0 0 0 2 1 1 1 2 1 0 0 0 1 2 2 0 1 1 1 2 1 1 0 0 1 2 1 2 0 0 0 1 1 0 0 1 0 0 0 1 0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 1 2 1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (206809 samples)
traffic_manager/hop_stats_freq = [ 0 206809 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 12.4303 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.0825128 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 59856 8862 5556 6521 21309 7955 5793 7875 12211 6262 4573 4411 4248 4289 3188 6936 3578 2966 2586 2195 2976 1809 1409 1254 1172 1336 865 721 592 561 677 423 359 306 306 342 206 151 146 155 175 98 99 78 60 76 42 55 52 38 29 26 21 27 17 12 7 7 14 1 5 7 5 5 4 2 3 0 1 0 3 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (206809 samples)
traffic_manager/hop_stats_freq = [ 0 206809 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 15 sec (75 sec)
gpgpu_simulation_rate = 285260 (inst/sec)
gpgpu_simulation_rate = 1349 (cycle/sec)

kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler
kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 445980
gpu_sim_insn = 157206464
gpu_ipc =     352.4967
gpu_tot_sim_cycle = 547217
gpu_tot_sim_insn = 178600998
gpu_tot_ipc =     326.3806
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 706723
gpu_stall_icnt2sh    = 2507292
gpu_total_sim_rate=336983
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133430, Miss = 35022 (0.262), PendingHit = 97140 (0.728)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132856, Miss = 34936 (0.263), PendingHit = 96906 (0.729)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133178, Miss = 35018 (0.263), PendingHit = 97007 (0.728)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135082, Miss = 36804 (0.272), PendingHit = 96758 (0.716)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132422, Miss = 34640 (0.262), PendingHit = 96718 (0.73)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134368, Miss = 35918 (0.267), PendingHit = 96870 (0.721)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135600, Miss = 36964 (0.273), PendingHit = 97149 (0.716)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134438, Miss = 36674 (0.273), PendingHit = 96478 (0.718)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134646, Miss = 36167 (0.269), PendingHit = 97048 (0.721)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134886, Miss = 36391 (0.27), PendingHit = 97145 (0.72)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134168, Miss = 35158 (0.262), PendingHit = 97334 (0.725)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133510, Miss = 34943 (0.262), PendingHit = 97016 (0.727)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132080, Miss = 34538 (0.261), PendingHit = 96441 (0.73)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135014, Miss = 36778 (0.272), PendingHit = 97017 (0.719)
total_dl1_misses=499951
total_dl1_accesses=1875678
total_dl1_miss_rate= 0.266544
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1507, 1493, 1437, 1493, 1521, 1535, 1451, 1479, 1563, 1563, 1507, 1535, 1479, 1465, 1451, 1507, 3201, 3243, 3243, 3215, 3173, 3117, 3201, 3229, 3243, 3229, 3159, 3145, 3215, 3173, 3201, 3229, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3215, 3187, 3215, 3229, 3201, 3271, 3215, 3243, 3215, 3243, 3257, 3201, 3215, 3201, 3201, 3201, 1521, 1549, 1507, 1535, 1535, 1619, 1479, 1521, 1535, 1507, 1577, 1521, 1577, 1591, 1535, 1563, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 
gpgpu_n_tot_thrd_icount = 225359360
gpgpu_n_tot_w_icount = 7042480
gpgpu_n_icache_hits = 4035118
gpgpu_n_icache_misses = 17554
gpgpu_n_l1dcache_read_hits = 18700
gpgpu_n_l1dcache_read_misses = 1856978
gpgpu_n_l1dcache_write_accesses = 154440
gpgpu_n_l1dcache_wirte_misses = 154440
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 592688
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 3847939
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 700783
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 33768768
gpgpu_n_store_insn = 2071680
gpgpu_n_shmem_insn = 6867968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 37863916
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1235
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1235
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3751592
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3990035	W0_Idle:399683	W0_Scoreboard:3186318	W1:234474	W2:210470	W3:181146	W4:138692	W5:82446	W6:50806	W7:38790	W8:43856	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76042	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5182537
maxmrqlatency = 202 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 195 
max_icnt2mem_latency = 1740 
max_icnt2sh_latency = 101236 
mrq_lat_table:398477 	18851 	43792 	76811 	76290 	48133 	12292 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	157404 	517141 	180527 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:334 	190549 	51918 	100919 	131986 	143076 	154136 	81431 	1964 	96 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:128 	76483 	133205 	469187 	21725 	69 	0 	0 	0 	0 	0 	0 	0 	3713 	30904 	57628 	62195 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	79 	840 	167 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        55        32        32        32        32        32        37        43        46        61       103        65        32        32        32 
dram[1]:        32        48        32        32        32        32        32        38        62        47        68        76        73        32        32        32 
dram[2]:        39        40        32        32        32        32        32        48        44        39        63        66        78        32        32        32 
dram[3]:        32        40        32        32        32        32        32        41        32        46        40        73        87        32        32        32 
dram[4]:        40        33        34        32        32        38        32        33        33        45        52        79        86        32        32        43 
maximum service time to same row:
dram[0]:      9164      6343      7383      6270      9052      5536      6681     12255      9434     12618     12381     11113     11688     12408     10653      6264 
dram[1]:      6039      7648      8801     10636      9958      5550      7099     12308     11955     12541     10831     11670      5779     12391     10768      5330 
dram[2]:     11119      6435     12391     11348      8315      5567      6683     12353     12030     12204      8944     12134      9442      9960     10130      7815 
dram[3]:     10834      7202     12043     12457      9651      5849      6441     11587     12404     12571     12037     11993     11088     10308      5464      9956 
dram[4]:      9282     12368      5090     12358     10142      5643      6747     12180     12173     12776     12098      5435     12411     12626      5396      8112 
average row accesses per activate:
dram[0]:  2.301892  2.273969  2.259599  2.210196  2.217932  2.273419  2.232138  2.274711  2.282855  2.214193  2.208106  2.265711  2.237835  2.231469  2.318970  2.286644 
dram[1]:  2.278569  2.290756  2.231976  2.235537  2.252327  2.240496  2.249539  2.244824  2.280411  2.194373  2.218481  2.304070  2.207198  2.241055  2.249932  2.294600 
dram[2]:  2.279519  2.310218  2.243855  2.276596  2.255754  2.281653  2.300565  2.303377  2.315804  2.200155  2.279063  2.292670  2.256768  2.234973  2.288239  2.342494 
dram[3]:  2.309847  2.301351  2.303349  2.258361  2.276746  2.292793  2.246702  2.333783  2.322148  2.238711  2.308110  2.282173  2.254794  2.226391  2.330996  2.319405 
dram[4]:  2.321846  2.337927  2.297083  2.248475  2.300395  2.302103  2.253633  2.307958  2.326669  2.226078  2.280547  2.311182  2.255174  2.210567  2.324643  2.270171 
average row locality = 674933/297191 = 2.271041
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6363      6380      6366      6348      6821      6788      6734      6793      6797      6712      6723      6813      6766      6742      6484      6332 
dram[1]:      6367      6407      6367      6358      6815      6796      6737      6799      6788      6713      6715      6793      6750      6745      6485      6354 
dram[2]:      6365      6398      6371      6367      6814      6789      6738      6787      6766      6703      6708      6791      6749      6754      6487      6353 
dram[3]:      6373      6399      6364      6348      6800      6774      6715      6777      6785      6704      6723      6792      6755      6760      6496      6351 
dram[4]:      6368      6371      6356      6351      6816      6777      6728      6798      6770      6700      6728      6793      6770      6771      6479      6329 
total reads: 529712
bank skew: 6821/6329 = 1.08
chip skew: 105989/105905 = 1.00
number of total write accesses:
dram[0]:      1788      1779      1755      1759      1911      1876      1795      1860      1871      1775      1776      1876      1834      1838      1804      1749 
dram[1]:      1788      1771      1744      1757      1897      1868      1800      1875      1873      1788      1784      1868      1836      1836      1806      1762 
dram[2]:      1782      1764      1754      1765      1909      1879      1804      1876      1865      1783      1761      1873      1838      1835      1801      1745 
dram[3]:      1790      1780      1753      1755      1904      1879      1800      1865      1865      1774      1787      1862      1829      1845      1814      1753 
dram[4]:      1784      1772      1755      1757      1914      1872      1802      1873      1841      1768      1783      1867      1838      1848      1813      1746 
total reads: 145221
bank skew: 1914/1744 = 1.10
chip skew: 29055/29033 = 1.00
average mf latency per bank:
dram[0]:        235       238       242       267       262       263       270       263       250       245       232       230       234       233       232       239
dram[1]:        236       237       239       265       267       265       267       265       254       246       235       229       234       232       233       237
dram[2]:        241       241       245       271       268       267       271       265       259       251       240       234       239       236       236       241
dram[3]:        234       235       239       272       260       261       269       260       255       244       231       234       234       232       231       240
dram[4]:        232       236       240       267       260       259       266       259       255       245       233       231       234       231       232       239
maximum mf latency per bank:
dram[0]:        522       532       523       588       507       500       561       527       546       482       502       536       518       550       525       513
dram[1]:        470       483       479       488       543       564       558       509       566       477       485       553       505       487       523       494
dram[2]:        520       544       551       492       501       623       579       576       566       508       532       488       482       522       511       528
dram[3]:        535       444       514       507       513       553       550       609       542       518       527       511       541       579       518       486
dram[4]:        594       542       493       605       550       524       589       496       542       487       523       529       560       491       522       564

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1641644 n_nop=1277718 n_act=59875 n_pre=59859 n_req=135008 n_rd=211924 n_write=32268 bw_util=0.2975
n_activity=1155277 dram_eff=0.4227
bk0: 12726a 1479348i bk1: 12760a 1480376i bk2: 12732a 1481500i bk3: 12696a 1483966i bk4: 13642a 1486137i bk5: 13576a 1483323i bk6: 13468a 1484106i bk7: 13586a 1482000i bk8: 13594a 1475646i bk9: 13424a 1471107i bk10: 13446a 1472075i bk11: 13626a 1462729i bk12: 13532a 1450018i bk13: 13484a 1422527i bk14: 12968a 1332751i bk15: 12664a 933999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.15907
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1641644 n_nop=1277384 n_act=60011 n_pre=59995 n_req=135042 n_rd=211978 n_write=32276 bw_util=0.2976
n_activity=1157174 dram_eff=0.4222
bk0: 12734a 1478554i bk1: 12814a 1480971i bk2: 12734a 1480408i bk3: 12716a 1480578i bk4: 13630a 1485991i bk5: 13592a 1482203i bk6: 13474a 1482228i bk7: 13598a 1481511i bk8: 13576a 1475123i bk9: 13426a 1470233i bk10: 13430a 1471475i bk11: 13586a 1461701i bk12: 13500a 1450055i bk13: 13490a 1423911i bk14: 12970a 1331907i bk15: 12708a 936679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.16573
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1641644 n_nop=1279025 n_act=59247 n_pre=59231 n_req=134974 n_rd=211880 n_write=32261 bw_util=0.2974
n_activity=1145892 dram_eff=0.4261
bk0: 12730a 1479330i bk1: 12796a 1479395i bk2: 12742a 1479326i bk3: 12734a 1480056i bk4: 13628a 1484705i bk5: 13578a 1481466i bk6: 13476a 1481653i bk7: 13574a 1478988i bk8: 13532a 1475283i bk9: 13406a 1468696i bk10: 13416a 1469409i bk11: 13582a 1461196i bk12: 13498a 1449762i bk13: 13508a 1423997i bk14: 12974a 1333957i bk15: 12706a 949041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.17107
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1641644 n_nop=1279510 n_act=59013 n_pre=58997 n_req=134971 n_rd=211832 n_write=32292 bw_util=0.2974
n_activity=1147696 dram_eff=0.4254
bk0: 12746a 1481915i bk1: 12798a 1480942i bk2: 12728a 1480348i bk3: 12696a 1483358i bk4: 13600a 1485268i bk5: 13548a 1483216i bk6: 13430a 1484106i bk7: 13554a 1482858i bk8: 13570a 1475750i bk9: 13408a 1471151i bk10: 13446a 1470745i bk11: 13584a 1464175i bk12: 13510a 1451362i bk13: 13520a 1425777i bk14: 12992a 1335485i bk15: 12702a 942456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.17708
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1641644 n_nop=1279475 n_act=59049 n_pre=59033 n_req=134938 n_rd=211810 n_write=32277 bw_util=0.2974
n_activity=1150679 dram_eff=0.4242
bk0: 12736a 1482142i bk1: 12742a 1482347i bk2: 12712a 1479817i bk3: 12702a 1483478i bk4: 13632a 1486970i bk5: 13554a 1483616i bk6: 13456a 1484569i bk7: 13596a 1480576i bk8: 13540a 1477421i bk9: 13400a 1472223i bk10: 13456a 1472147i bk11: 13586a 1463318i bk12: 13540a 1447464i bk13: 13542a 1425642i bk14: 12958a 1334715i bk15: 12658a 944230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.19401
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 171250, Miss = 105962 (0.619), PendingHit = 15378 (0.0898)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 171263, Miss = 105989 (0.619), PendingHit = 15378 (0.0898)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 171183, Miss = 105940 (0.619), PendingHit = 15358 (0.0897)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 171416, Miss = 105916 (0.618), PendingHit = 15385 (0.0898)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 171315, Miss = 105905 (0.618), PendingHit = 15361 (0.0897)
L2 Cache Total Miss Rate = 0.619

icnt_total_pkts_mem_to_simt=3663963
icnt_total_pkts_simt_to_mem=1010867

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 47.0276
% Accepted packets = 0 at node 0 (avg = 0.0707984)
lat(5) = 47.0276;
thru(5,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.325448 0.325479 0.32541 0.326016 0.326012 0 0 0 0 ];
% latency change    = 0.828956
% throughput change = 0.29476
Traffic 1 Stat
%=================================
% Average latency = 16.1217
% Accepted packets = 0 at node 14 (avg = 0.158327)
lat(6) = 16.1217;
thru(6,:) = [ 0.261127 0.260516 0.260713 0.260393 0.260505 0.260584 0.261133 0.260505 0.257876 0.25967 0.258896 0.257893 0.260298 0.261413 0 0 0 0 0 0 0 0 0 ];
% latency change    = 1.91703
% throughput change = 0.552834
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 72.3335 (3 samples)
Traffic[0]class0Overall average accepted rate = 0.0575659 (3 samples)
Traffic[0]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 196715 27177 7569 5872 8783 4645 3560 4544 5596 5407 5170 4466 4608 3929 4490 8951 12151 7612 6192 4507 6407 6670 5731 4375 4419 5347 6483 4990 4702 3702 4797 4708 4677 3639 3923 3957 4776 3766 3904 3081 3790 3624 3671 3070 3271 3039 3518 2835 3134 2552 3108 2672 2956 2273 2696 2315 2783 2271 2608 2041 2420 2081 2458 1946 2292 1855 2209 1739 2044 1665 1999 1605 1968 1509 1773 1448 1831 1450 1810 1332 1664 1274 1604 1234 1518 1208 1522 1139 1471 1094 1434 1112 1426 979 1357 932 1322 912 1278 968 1215 860 1208 831 1143 846 1135 841 1082 775 1151 749 1091 738 1084 726 1029 704 1043 693 985 695 952 695 948 679 976 690 933 661 865 621 878 621 826 611 932 551 914 579 878 583 828 558 803 580 843 543 852 570 752 533 782 490 790 558 788 550 760 522 714 505 779 518 756 470 676 491 712 521 709 493 658 461 668 467 611 440 678 422 644 420 673 431 639 427 612 424 557 414 640 406 597 391 619 373 587 381 537 361 594 359 510 392 482 347 503 322 490 333 468 331 466 331 477 282 457 296 470 304 464 279 458 332 399 293 401 262 371 273 417 223 367 263 396 247 358 234 324 223 338 228 367 202 339 228 308 214 283 179 315 242 310 197 283 198 269 159 300 180 292 161 245 176 282 174 283 151 229 155 212 159 196 148 243 137 205 114 190 156 208 132 192 126 202 139 162 109 177 115 157 109 171 137 151 113 155 95 135 100 141 105 139 90 137 88 139 80 152 82 128 70 125 76 125 71 115 67 115 69 120 63 96 61 113 55 92 66 87 60 79 56 69 52 80 53 61 49 76 46 78 44 58 34 69 43 59 42 54 28 35 38 44 36 37 29 52 24 44 22 57 28 40 23 47 45 44 25 42 19 31 24 39 15 28 31 26 20 34 29 22 18 30 16 27 16 29 14 24 21 24 16 15 9 23 6 21 7 20 9 22 8 18 14 11 6 5 8 10 7 8 2 7 7 13 7 5 5 4 6 8 5 9 3 6 9 8 2 9 5 9 1 3 3 2 6 3 0 6 1 1 0 9 3 4 0 4 1 1 2 3 6 2 1 3 1 0 1 2 2 3 0 3 2 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 1 0 0 0 1 2 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (856427 samples)
traffic_manager/hop_stats_freq = [ 0 856427 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 13.6608 (3 samples)
Traffic[1]class0Overall average accepted rate = 0.107784 (3 samples)
Traffic[1]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 0 0 0 44038 17972 9140 13062 31518 13372 12170 12213 12443 18752 11087 249596 9075 8529 10002 7706 100805 2908 2645 3019 2418 34019 856 830 863 695 11131 224 245 272 190 4026 81 93 108 114 1623 36 24 38 43 837 9 11 12 13 395 4 4 16 4 181 2 1 5 3 78 0 1 1 1 40 0 1 0 1 14 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (856427 samples)
traffic_manager/hop_stats_freq = [ 0 856427 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 50 sec (530 sec)
gpgpu_simulation_rate = 336983 (inst/sec)
gpgpu_simulation_rate = 1032 (cycle/sec)

kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 36351
gpu_sim_insn = 6755328
gpu_ipc =     185.8361
gpu_tot_sim_cycle = 583568
gpu_tot_sim_insn = 185356326
gpu_tot_ipc =     317.6259
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 733878
gpu_stall_icnt2sh    = 2531046
gpu_total_sim_rate=333374
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136566, Miss = 36334 (0.266), PendingHit = 98827 (0.724)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135928, Miss = 36216 (0.266), PendingHit = 98497 (0.725)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136314, Miss = 36330 (0.267), PendingHit = 98599 (0.723)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138218, Miss = 38116 (0.276), PendingHit = 98459 (0.712)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135494, Miss = 35920 (0.265), PendingHit = 98378 (0.726)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138336, Miss = 37582 (0.272), PendingHit = 99085 (0.716)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137776, Miss = 37860 (0.275), PendingHit = 98270 (0.713)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137510, Miss = 37954 (0.276), PendingHit = 98058 (0.713)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137718, Miss = 37447 (0.272), PendingHit = 98698 (0.717)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138854, Miss = 38055 (0.274), PendingHit = 99212 (0.715)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137304, Miss = 36470 (0.266), PendingHit = 98968 (0.721)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136646, Miss = 36255 (0.265), PendingHit = 98662 (0.722)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135280, Miss = 35882 (0.265), PendingHit = 98131 (0.725)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137254, Miss = 37706 (0.275), PendingHit = 98220 (0.716)
total_dl1_misses=518127
total_dl1_accesses=1919198
total_dl1_miss_rate= 0.269971
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1507, 1493, 1437, 1493, 1521, 1535, 1451, 1479, 1563, 1563, 1507, 1535, 1479, 1465, 1451, 1507, 3201, 3243, 3243, 3215, 3173, 3117, 3201, 3229, 3243, 3229, 3159, 3145, 3215, 3173, 3201, 3229, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3215, 3187, 3215, 3229, 3201, 3271, 3215, 3243, 3215, 3243, 3257, 3201, 3215, 3201, 3201, 3201, 1521, 1549, 1507, 1535, 1535, 1619, 1479, 1521, 1535, 1507, 1577, 1521, 1577, 1591, 1535, 1563, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 
gpgpu_n_tot_thrd_icount = 232243712
gpgpu_n_tot_w_icount = 7257616
gpgpu_n_icache_hits = 4148750
gpgpu_n_icache_misses = 19042
gpgpu_n_l1dcache_read_hits = 21007
gpgpu_n_l1dcache_read_misses = 1898191
gpgpu_n_l1dcache_write_accesses = 219976
gpgpu_n_l1dcache_wirte_misses = 215568
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 600976
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 4226047
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 718959
gpgpu_n_mem_write_global = 219976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34465088
gpgpu_n_store_insn = 3120256
gpgpu_n_shmem_insn = 6867968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38394348
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1235
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1235
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4129700
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4476436	W0_Idle:559092	W0_Scoreboard:3216040	W1:234474	W2:210470	W3:181146	W4:138692	W5:82446	W6:50806	W7:38790	W8:43856	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76042	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5397673
maxmrqlatency = 304 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 197 
max_icnt2mem_latency = 1740 
max_icnt2sh_latency = 583567 
mrq_lat_table:423972 	21700 	50496 	90924 	94831 	62522 	16379 	660 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	163350 	572531 	202839 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:349 	192499 	53543 	102578 	138566 	171307 	184504 	94379 	2425 	97 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:128 	82901 	140791 	473188 	21895 	70 	0 	0 	0 	0 	0 	0 	0 	3713 	30904 	57628 	62195 	0 	0 	65536 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	85 	894 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65        55        35        80        60        40        32        75        75        55        61       103        75        55        32        45 
dram[1]:        50        48        32        80        55        80        32        70        70        55        68        80        73        50        32        62 
dram[2]:        45        40        40        80        55        70        45        75        70        60        63        80        78        50        32        35 
dram[3]:        40        40        33        80        65        75        55        75        70        46        49        75        87        50        32        53 
dram[4]:        40        35        34        80        75        70        40        75        75        45        52        79        86        50        32        45 
maximum service time to same row:
dram[0]:      9164      6343      7383      6270      9052      5536      6681     12255      9434     12618     12381     11113     11688     12408     10653      6264 
dram[1]:      6039      7648      8801     10636      9958      5550      7099     12308     11955     12541     10831     11670      5779     12391     10768      5330 
dram[2]:     11119      6435     12391     11348      8315      5567      6683     12353     12030     12204      8944     12134      9442      9960     10130      7815 
dram[3]:     10834      7202     12043     12457      9651      5849      6441     11587     12404     12571     12037     11993     11088     10308      5464      9956 
dram[4]:      9282     12368      5090     12358     10142      5643      6747     12180     12173     12776     12098      5435     12411     12626      5396      8112 
average row accesses per activate:
dram[0]:  2.445383  2.433849  2.390358  2.364452  2.350060  2.398761  2.375738  2.454364  2.458198  2.360376  2.342151  2.392751  2.376326  2.329767  2.452474  2.427436 
dram[1]:  2.432879  2.436649  2.372458  2.385172  2.381022  2.355161  2.391089  2.419474  2.455250  2.341487  2.346059  2.429684  2.323174  2.358213  2.383949  2.435024 
dram[2]:  2.443568  2.473544  2.377125  2.422170  2.389389  2.410901  2.424052  2.472201  2.489470  2.344625  2.405302  2.416354  2.382251  2.349890  2.423615  2.494982 
dram[3]:  2.473474  2.461132  2.441768  2.401148  2.420949  2.407029  2.391865  2.515757  2.501019  2.388388  2.441184  2.413337  2.405297  2.342342  2.471177  2.470462 
dram[4]:  2.478738  2.501750  2.437748  2.395325  2.445330  2.424090  2.395689  2.489254  2.504862  2.372544  2.406909  2.435078  2.375339  2.321842  2.443167  2.428496 
average row locality = 761490/315574 = 2.413032
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6759      6778      6750      6762      7227      7154      7110      7177      7181      7060      7043      7163      7118      7094      6860      6716 
dram[1]:      6765      6805      6751      6772      7219      7162      7113      7183      7172      7061      7035      7143      7102      7097      6861      6738 
dram[2]:      6763      6796      6755      6781      7218      7155      7114      7171      7150      7051      7028      7141      7101      7106      6863      6737 
dram[3]:      6771      6797      6748      6764      7204      7140      7091      7161      7169      7052      7043      7144      7107      7112      6872      6735 
dram[4]:      6765      6769      6740      6767      7220      7143      7106      7182      7154      7048      7048      7145      7122      7123      6857      6713 
total reads: 559673
bank skew: 7227/6713 = 1.08
chip skew: 111979/111902 = 1.00
number of total write accesses:
dram[0]:      2509      2512      2472      2457      2608      2525      2545      2665      2669      2483      2431      2542      2518      2486      2506      2450 
dram[1]:      2514      2503      2466      2461      2567      2513      2547      2657      2649      2511      2429      2532      2502      2508      2496      2481 
dram[2]:      2525      2507      2473      2462      2600      2532      2541      2656      2661      2501      2408      2522      2509      2498      2497      2462 
dram[3]:      2507      2511      2477      2442      2596      2517      2553      2658      2650      2492      2441      2519      2519      2508      2516      2465 
dram[4]:      2503      2525      2482      2455      2598      2517      2563      2663      2635      2492      2428      2532      2510      2508      2493      2474 
total reads: 201817
bank skew: 2669/2408 = 1.11
chip skew: 40378/40336 = 1.00
average mf latency per bank:
dram[0]:        232       234       238       261       257       258       263       257       246       240       230       229       232       232       231       235
dram[1]:        233       232       236       259       262       260       261       259       250       240       233       230       234       230       232       235
dram[2]:        237       236       241       264       262       261       263       258       252       245       237       233       238       235       234       238
dram[3]:        232       230       235       266       255       256       263       254       250       239       229       232       234       230       230       237
dram[4]:        231       232       236       261       257       255       259       254       249       240       231       230       233       230       231       235
maximum mf latency per bank:
dram[0]:        522       532       523       588       507       500       561       527       546       510       502       536       518       550       525       513
dram[1]:        481       582       540       511       561       564       586       562       580       477       485       553       576       487       523       494
dram[2]:        520       544       551       492       501       623       579       576       566       508       532       504       482       522       511       528
dram[3]:        535       448       514       575       513       553       550       609       542       518       527       511       541       579       518       512
dram[4]:        594       542       493       621       557       524       589       589       542       522       523       529       560       538       522       564

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750695 n_nop=1353607 n_act=63572 n_pre=63556 n_req=152330 n_rd=223904 n_write=46056 bw_util=0.3084
n_activity=1252856 dram_eff=0.431
bk0: 13518a 1567690i bk1: 13556a 1568266i bk2: 13500a 1569586i bk3: 13524a 1571449i bk4: 14454a 1574072i bk5: 14308a 1571114i bk6: 14220a 1571224i bk7: 14354a 1567575i bk8: 14362a 1562601i bk9: 14120a 1557062i bk10: 14086a 1557889i bk11: 14326a 1546705i bk12: 14236a 1533378i bk13: 14188a 1501568i bk14: 13720a 1405843i bk15: 13432a 994693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.59481
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750695 n_nop=1353206 n_act=63738 n_pre=63722 n_req=152315 n_rd=223958 n_write=46071 bw_util=0.3085
n_activity=1254854 dram_eff=0.4304
bk0: 13530a 1566960i bk1: 13610a 1569764i bk2: 13502a 1569051i bk3: 13544a 1568265i bk4: 14438a 1574376i bk5: 14324a 1569282i bk6: 14226a 1568577i bk7: 14366a 1566376i bk8: 14344a 1561496i bk9: 14122a 1556021i bk10: 14070a 1556724i bk11: 14286a 1545324i bk12: 14204a 1533144i bk13: 14194a 1503440i bk14: 13722a 1405557i bk15: 13476a 997839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.59075
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750695 n_nop=1354869 n_act=62953 n_pre=62937 n_req=152284 n_rd=223860 n_write=46076 bw_util=0.3084
n_activity=1243143 dram_eff=0.4343
bk0: 13526a 1567826i bk1: 13592a 1567944i bk2: 13510a 1567916i bk3: 13562a 1567145i bk4: 14436a 1573051i bk5: 14310a 1568578i bk6: 14228a 1568227i bk7: 14342a 1564258i bk8: 14300a 1562215i bk9: 14102a 1554205i bk10: 14056a 1554800i bk11: 14282a 1544273i bk12: 14202a 1533018i bk13: 14212a 1502997i bk14: 13726a 1406709i bk15: 13474a 1009696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.59486
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750695 n_nop=1355691 n_act=62584 n_pre=62568 n_req=152281 n_rd=223820 n_write=46032 bw_util=0.3083
n_activity=1244825 dram_eff=0.4336
bk0: 13542a 1570107i bk1: 13594a 1569512i bk2: 13496a 1569132i bk3: 13528a 1570560i bk4: 14408a 1573568i bk5: 14280a 1570822i bk6: 14182a 1571630i bk7: 14322a 1568731i bk8: 14338a 1563088i bk9: 14104a 1557716i bk10: 14086a 1556497i bk11: 14288a 1548078i bk12: 14214a 1534694i bk13: 14224a 1505144i bk14: 13744a 1408969i bk15: 13470a 1003896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.60655
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750695 n_nop=1355331 n_act=62731 n_pre=62715 n_req=152280 n_rd=223804 n_write=46114 bw_util=0.3084
n_activity=1248389 dram_eff=0.4324
bk0: 13530a 1570756i bk1: 13538a 1571168i bk2: 13480a 1568538i bk3: 13534a 1570991i bk4: 14440a 1575102i bk5: 14286a 1571094i bk6: 14212a 1571790i bk7: 14364a 1565800i bk8: 14308a 1564382i bk9: 14096a 1558217i bk10: 14096a 1557046i bk11: 14290a 1546674i bk12: 14244a 1530704i bk13: 14246a 1505264i bk14: 13714a 1409105i bk15: 13426a 1005207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.61766
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 188012, Miss = 111952 (0.595), PendingHit = 22622 (0.12)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 188029, Miss = 111979 (0.596), PendingHit = 22515 (0.12)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 187949, Miss = 111930 (0.596), PendingHit = 22545 (0.12)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 188190, Miss = 111910 (0.595), PendingHit = 22641 (0.12)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 188085, Miss = 111902 (0.595), PendingHit = 22574 (0.12)
L2 Cache Total Miss Rate = 0.595

icnt_total_pkts_mem_to_simt=3821009
icnt_total_pkts_simt_to_mem=1200177

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 79.0464
% Accepted packets = 0 at node 0 (avg = 0.113217)
lat(7) = 79.0464;
thru(7,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.520633 0.520688 0.520688 0.520908 0.521073 0 0 0 0 ];
% latency change    = 0.796048
% throughput change = 0.398441
Traffic 1 Stat
%=================================
% Average latency = 7.98071
% Accepted packets = 0 at node 14 (avg = 0.0939214)
lat(8) = 7.98071;
thru(8,:) = [ 0.155997 0.152036 0.155997 0.155997 0.152036 0.197813 0.106259 0.152036 0.152036 0.197813 0.155997 0.155997 0.159959 0.11022 0 0 0 0 0 0 0 0 0 ];
% latency change    = 8.90468
% throughput change = 0.205443
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 74.0117 (4 samples)
Traffic[0]class0Overall average accepted rate = 0.0714787 (4 samples)
Traffic[0]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 562 1007 307 286 290 334 152 213 221 271 154 220 160 302 287 1237 1309 727 765 716 783 830 887 782 848 876 838 870 862 869 874 838 892 932 847 914 888 866 832 922 888 850 864 939 932 902 836 881 815 846 852 833 806 792 762 750 798 787 714 770 780 724 726 739 687 657 665 724 665 656 643 640 630 634 609 572 555 568 535 491 466 476 471 459 455 432 439 406 403 436 396 367 372 364 361 364 311 322 321 322 264 288 279 247 233 240 243 258 220 228 228 220 201 206 178 201 180 195 205 173 147 171 160 154 149 166 138 150 129 125 136 140 131 146 138 102 138 123 139 124 139 144 105 118 117 111 122 124 115 116 118 94 88 118 107 104 106 103 107 91 106 112 104 127 107 94 117 111 100 88 106 122 86 102 93 109 110 103 98 101 84 94 120 89 74 91 98 96 93 85 82 102 71 79 73 76 84 88 70 93 57 70 72 75 82 62 86 61 81 65 92 67 82 76 76 58 65 84 76 72 65 69 75 55 66 62 63 57 71 59 71 65 50 49 58 61 50 46 47 53 61 55 56 61 53 49 53 48 44 42 48 45 39 58 45 49 42 45 44 41 39 47 47 41 41 42 40 37 30 34 36 31 34 34 41 21 37 37 42 25 27 36 41 29 31 23 21 15 26 21 17 25 38 30 24 27 26 23 27 20 19 14 24 28 24 22 20 27 14 15 20 18 10 26 20 19 17 14 16 10 14 14 23 6 12 18 17 19 24 20 15 19 17 9 12 8 12 16 12 14 9 14 9 10 10 8 12 6 15 15 7 11 5 6 8 17 8 7 13 15 10 6 8 4 9 5 2 5 9 9 8 5 4 6 6 4 6 7 5 4 4 8 9 9 4 5 4 5 7 4 5 4 2 6 6 3 8 1 2 3 5 4 4 5 3 5 5 4 4 5 3 1 2 1 3 0 1 4 1 7 3 3 3 0 2 1 2 3 1 4 4 4 6 1 1 2 4 5 1 1 3 1 4 0 3 2 0 3 0 1 3 2 1 2 3 3 2 3 1 4 0 3 1 1 0 1 2 7 2 3 1 2 4 4 4 3 3 1 1 1 4 0 0 0 2 0 2 0 3 0 2 0 2 1 1 1 0 0 0 0 0 1 0 0 0 2 0 1 0 1 1 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (940265 samples)
traffic_manager/hop_stats_freq = [ 0 940265 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 12.2408 (4 samples)
Traffic[1]class0Overall average accepted rate = 0.104319 (4 samples)
Traffic[1]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 21996 3300 2235 2802 9735 3816 3171 3562 5609 3346 2494 2147 2196 2185 1692 3347 1814 1343 1067 1011 941 661 534 503 409 342 232 228 192 140 91 103 83 79 44 66 37 44 38 32 37 23 7 8 17 21 4 3 6 6 1 1 2 0 3 8 6 2 1 0 1 4 0 1 0 0 3 2 1 0 0 0 0 0 1 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (940265 samples)
traffic_manager/hop_stats_freq = [ 0 940265 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 16 sec (556 sec)
gpgpu_simulation_rate = 333374 (inst/sec)
gpgpu_simulation_rate = 1049 (cycle/sec)

kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 12701
gpu_sim_insn = 5500864
gpu_ipc =     433.1048
gpu_tot_sim_cycle = 596269
gpu_tot_sim_insn = 190857190
gpu_tot_ipc =     320.0857
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 743474
gpu_stall_icnt2sh    = 2560468
gpu_total_sim_rate=336016
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137332, Miss = 36742 (0.268), PendingHit = 98951 (0.721)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136692, Miss = 36597 (0.268), PendingHit = 98731 (0.722)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137840, Miss = 37102 (0.269), PendingHit = 98975 (0.718)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139488, Miss = 38620 (0.277), PendingHit = 98741 (0.708)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136256, Miss = 36321 (0.267), PendingHit = 98538 (0.723)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139230, Miss = 38025 (0.273), PendingHit = 99307 (0.713)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139304, Miss = 38618 (0.277), PendingHit = 98622 (0.708)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139034, Miss = 38713 (0.278), PendingHit = 98440 (0.708)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138480, Miss = 37898 (0.274), PendingHit = 98741 (0.713)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140252, Miss = 38789 (0.277), PendingHit = 99453 (0.709)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138834, Miss = 37245 (0.268), PendingHit = 99229 (0.715)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137662, Miss = 36703 (0.267), PendingHit = 98842 (0.718)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136042, Miss = 36262 (0.267), PendingHit = 98241 (0.722)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138780, Miss = 38484 (0.277), PendingHit = 98568 (0.71)
total_dl1_misses=526119
total_dl1_accesses=1935226
total_dl1_miss_rate= 0.271864
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1507, 1493, 1437, 1493, 1521, 1535, 1451, 1479, 1563, 1563, 1507, 1535, 1479, 1465, 1451, 1507, 3201, 3243, 3243, 3215, 3173, 3117, 3201, 3229, 3243, 3229, 3159, 3145, 3215, 3173, 3201, 3229, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3215, 3187, 3215, 3229, 3201, 3271, 3215, 3243, 3215, 3243, 3257, 3201, 3215, 3201, 3201, 3201, 1521, 1549, 1507, 1535, 1535, 1619, 1479, 1521, 1535, 1507, 1577, 1521, 1577, 1591, 1535, 1563, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 238064128
gpgpu_n_tot_w_icount = 7439504
gpgpu_n_icache_hits = 4253390
gpgpu_n_icache_misses = 21544
gpgpu_n_l1dcache_read_hits = 25728
gpgpu_n_l1dcache_read_misses = 1909498
gpgpu_n_l1dcache_write_accesses = 219976
gpgpu_n_l1dcache_wirte_misses = 215568
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 604112
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 4256940
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 727079
gpgpu_n_mem_write_global = 219976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34983232
gpgpu_n_store_insn = 3120256
gpgpu_n_shmem_insn = 7650176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38591084
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1235
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1235
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4160593
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4523009	W0_Idle:585077	W0_Scoreboard:3245720	W1:235946	W2:210982	W3:181146	W4:139204	W5:82446	W6:50806	W7:39878	W8:44368	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76554	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5574953
maxmrqlatency = 304 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 197 
max_icnt2mem_latency = 1740 
max_icnt2sh_latency = 583567 
mrq_lat_table:426432 	21852 	50921 	91721 	95363 	62760 	16395 	660 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	165456 	575912 	205471 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:550 	195945 	53929 	102805 	138984 	172017 	186020 	95659 	2501 	97 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:252 	83614 	142236 	478706 	22215 	70 	0 	0 	0 	0 	0 	0 	0 	3713 	30904 	57628 	62195 	0 	0 	65536 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	97 	901 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65        55        35        80        60        40        32        75        75        55        61       103        75        55        32        45 
dram[1]:        50        48        32        80        55        80        32        70        70        55        68        80        73        50        32        62 
dram[2]:        45        40        40        80        55        70        45        75        70        60        63        80        78        50        32        35 
dram[3]:        40        40        33        80        65        75        55        75        70        46        49        75        87        50        32        53 
dram[4]:        40        35        34        80        75        70        40        75        75        45        52        79        86        50        32        45 
maximum service time to same row:
dram[0]:      9164      6343      7383      6270      9052      5563      6681     12255      9434     12618     12381     11113     11688     12408     10653      6264 
dram[1]:      6039      7648      8801     10636      9958      5550      7099     12308     11955     12541     10831     11670      5796     12391     10768      5330 
dram[2]:     11119      6435     12391     11348      8315      5640      6683     12353     12030     12204      8944     12134      9442      9960     10130      7815 
dram[3]:     10834      7202     12043     12457      9651      5849      6441     11587     12404     12571     12037     11993     11088     10308      5464      9956 
dram[4]:      9282     12368      5090     12358     10142      5643      6747     12180     12173     12776     12098      5435     12411     12626      5396      8112 
average row accesses per activate:
dram[0]:  2.443131  2.425278  2.386136  2.361111  2.348043  2.393270  2.371575  2.450669  2.452457  2.353922  2.340965  2.384016  2.371945  2.332767  2.450507  2.418063 
dram[1]:  2.430585  2.433204  2.368783  2.382995  2.376297  2.348036  2.388670  2.412582  2.442526  2.334464  2.346591  2.419787  2.317997  2.361207  2.378597  2.425921 
dram[2]:  2.445028  2.466351  2.372989  2.417969  2.385210  2.403301  2.422856  2.467665  2.486282  2.342259  2.405385  2.406767  2.377488  2.352223  2.419512  2.488990 
dram[3]:  2.467674  2.452051  2.433133  2.397978  2.419181  2.403361  2.388354  2.509779  2.491440  2.383433  2.440031  2.403453  2.399703  2.343454  2.467502  2.461253 
dram[4]:  2.476178  2.493610  2.429804  2.389577  2.438796  2.415901  2.396543  2.484308  2.500634  2.368707  2.407998  2.429995  2.369231  2.323628  2.440529  2.420612 
average row locality = 766110/318074 = 2.408591
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6785      6842      6817      6788      7281      7218      7149      7215      7249      7118      7075      7228      7186      7118      6926      6780 
dram[1]:      6791      6872      6818      6799      7270      7229      7148      7224      7237      7122      7065      7209      7167      7121      6928      6803 
dram[2]:      6789      6864      6819      6808      7268      7223      7148      7214      7214      7112      7058      7209      7163      7132      6927      6805 
dram[3]:      6797      6864      6813      6788      7255      7207      7125      7206      7234      7112      7073      7212      7169      7140      6937      6803 
dram[4]:      6791      6833      6807      6789      7275      7207      7143      7224      7222      7105      7081      7210      7187      7149      6925      6778 
total reads: 563792
bank skew: 7281/6778 = 1.07
chip skew: 112803/112726 = 1.00
number of total write accesses:
dram[0]:      2516      2522      2477      2477      2616      2525      2546      2671      2681      2486      2434      2556      2520      2486      2506      2457 
dram[1]:      2523      2508      2470      2478      2575      2513      2550      2670      2665      2517      2434      2550      2506      2508      2496      2481 
dram[2]:      2529      2518      2476      2477      2602      2532      2541      2669      2664      2510      2412      2536      2511      2498      2497      2464 
dram[3]:      2516      2520      2484      2461      2608      2517      2555      2675      2662      2498      2448      2534      2521      2508      2516      2471 
dram[4]:      2512      2533      2487      2473      2607      2517      2563      2671      2643      2493      2433      2544      2515      2508      2493      2476 
total reads: 202318
bank skew: 2681/2412 = 1.11
chip skew: 40494/40436 = 1.00
average mf latency per bank:
dram[0]:        232       234       240       261       257       259       263       257       247       242       229       230       234       232       231       236
dram[1]:        233       232       237       260       261       262       262       259       251       242       233       230       235       230       232       237
dram[2]:        237       236       242       264       262       262       264       258       253       246       236       234       239       235       234       239
dram[3]:        232       231       238       268       255       258       263       254       251       240       228       234       236       231       230       239
dram[4]:        231       231       238       261       256       257       260       253       250       241       231       231       235       230       231       237
maximum mf latency per bank:
dram[0]:        522       532       523       588       507       500       561       527       546       510       502       536       518       550       525       513
dram[1]:        481       582       540       511       561       564       586       562       580       477       485       553       576       487       523       494
dram[2]:        520       544       551       492       501       623       579       576       566       508       532       504       482       522       511       528
dram[3]:        535       448       514       575       513       553       550       609       542       518       527       511       541       579       518       512
dram[4]:        594       542       493       621       557       524       589       589       542       522       523       529       560       538       522       564

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788795 n_nop=1388871 n_act=64069 n_pre=64053 n_req=153251 n_rd=225550 n_write=46252 bw_util=0.3039
n_activity=1261247 dram_eff=0.431
bk0: 13570a 1604808i bk1: 13684a 1605093i bk2: 13634a 1606097i bk3: 13576a 1608407i bk4: 14562a 1611044i bk5: 14436a 1607731i bk6: 14298a 1608071i bk7: 14430a 1604597i bk8: 14498a 1599229i bk9: 14236a 1593663i bk10: 14150a 1595111i bk11: 14456a 1583303i bk12: 14372a 1569698i bk13: 14236a 1538289i bk14: 13852a 1441707i bk15: 13560a 1027253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.54964
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788795 n_nop=1388400 n_act=64259 n_pre=64243 n_req=153247 n_rd=225606 n_write=46287 bw_util=0.304
n_activity=1263353 dram_eff=0.4304
bk0: 13582a 1604091i bk1: 13744a 1606627i bk2: 13636a 1605490i bk3: 13598a 1605199i bk4: 14540a 1611505i bk5: 14458a 1605552i bk6: 14296a 1605462i bk7: 14448a 1603446i bk8: 14474a 1598121i bk9: 14244a 1592431i bk10: 14130a 1593767i bk11: 14418a 1581765i bk12: 14334a 1569515i bk13: 14242a 1540168i bk14: 13856a 1441282i bk15: 13606a 1030209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.54596
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788795 n_nop=1390219 n_act=63423 n_pre=63407 n_req=153189 n_rd=225506 n_write=46240 bw_util=0.3038
n_activity=1250799 dram_eff=0.4345
bk0: 13578a 1605043i bk1: 13728a 1604953i bk2: 13638a 1604483i bk3: 13616a 1604244i bk4: 14536a 1610156i bk5: 14446a 1605037i bk6: 14296a 1605157i bk7: 14428a 1601238i bk8: 14428a 1598720i bk9: 14224a 1590648i bk10: 14116a 1591905i bk11: 14418a 1580809i bk12: 14326a 1569194i bk13: 14264a 1539874i bk14: 13854a 1442656i bk15: 13610a 1042985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.55183
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788795 n_nop=1390847 n_act=63108 n_pre=63092 n_req=153229 n_rd=225470 n_write=46278 bw_util=0.3038
n_activity=1252975 dram_eff=0.4338
bk0: 13594a 1607108i bk1: 13728a 1606123i bk2: 13626a 1605341i bk3: 13576a 1607276i bk4: 14510a 1610401i bk5: 14414a 1607017i bk6: 14250a 1608280i bk7: 14412a 1605685i bk8: 14468a 1599259i bk9: 14224a 1593925i bk10: 14146a 1593367i bk11: 14424a 1584313i bk12: 14338a 1570684i bk13: 14280a 1541821i bk14: 13874a 1444549i bk15: 13606a 1036385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.56568
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788795 n_nop=1390627 n_act=63219 n_pre=63203 n_req=153194 n_rd=225452 n_write=46294 bw_util=0.3038
n_activity=1256379 dram_eff=0.4326
bk0: 13582a 1607922i bk1: 13666a 1608094i bk2: 13614a 1605045i bk3: 13578a 1607909i bk4: 14550a 1612115i bk5: 14414a 1607668i bk6: 14286a 1608723i bk7: 14448a 1602785i bk8: 14444a 1600780i bk9: 14210a 1594750i bk10: 14162a 1594085i bk11: 14420a 1583131i bk12: 14374a 1567022i bk13: 14298a 1541928i bk14: 13850a 1444859i bk15: 13556a 1038088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.57226
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 189627, Miss = 112775 (0.595), PendingHit = 22624 (0.119)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 189643, Miss = 112803 (0.595), PendingHit = 22521 (0.119)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 189583, Miss = 112753 (0.595), PendingHit = 22551 (0.119)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 189952, Miss = 112735 (0.593), PendingHit = 22645 (0.119)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 189720, Miss = 112726 (0.594), PendingHit = 22577 (0.119)
L2 Cache Total Miss Rate = 0.594

icnt_total_pkts_mem_to_simt=3861925
icnt_total_pkts_simt_to_mem=1208437

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 64.011
% Accepted packets = 0 at node 0 (avg = 0.0143575)
lat(9) = 64.011;
thru(9,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0635802 0.0635408 0.0643282 0.0744065 0.0643675 0 0 0 0 ];
% latency change    = 0.875323
% throughput change = 5.54161
Traffic 1 Stat
%=================================
% Average latency = 16.2569
% Accepted packets = 0 at node 14 (avg = 0.0700349)
lat(10) = 16.2569;
thru(10,:) = [ 0.0827526 0.0774379 0.154876 0.101964 0.0813747 0.0897996 0.15212 0.152317 0.0912169 0.147396 0.155466 0.0907838 0.0772411 0.156057 0 0 0 0 0 0 0 0 0 ];
% latency change    = 2.93747
% throughput change = 0.794995
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 72.0116 (5 samples)
Traffic[0]class0Overall average accepted rate = 0.0600544 (5 samples)
Traffic[0]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 4064 597 101 38 42 12 30 8 32 10 28 12 28 7 17 5 33 4 31 7 24 4 30 6 31 8 21 8 27 8 13 6 17 7 16 5 26 10 23 7 15 4 14 2 20 5 28 6 18 2 17 4 24 7 17 3 22 7 20 3 21 3 18 3 22 8 26 5 19 2 20 4 16 5 15 4 18 5 19 4 13 6 12 3 20 8 21 12 16 5 27 7 15 7 19 7 25 1 22 5 22 7 17 7 21 6 14 6 14 3 16 3 15 2 17 6 16 5 18 6 21 3 12 7 16 4 17 11 13 4 10 5 25 5 19 6 20 10 21 7 19 3 19 6 13 5 15 15 17 7 13 10 16 9 22 4 15 7 13 7 15 2 9 3 16 6 12 4 11 7 16 4 13 4 14 7 13 9 16 13 13 3 14 5 20 4 19 6 13 7 12 2 14 10 12 5 14 2 21 7 9 5 11 3 6 4 15 6 10 0 19 5 14 4 15 6 22 8 19 3 10 6 12 2 17 1 18 2 10 7 8 2 21 4 18 5 12 3 18 1 12 2 13 0 20 3 18 6 13 4 9 0 14 3 16 2 17 3 10 1 10 0 10 1 11 0 9 1 4 2 6 3 10 1 5 3 10 0 14 3 13 2 7 2 7 2 8 0 5 0 7 0 3 1 7 1 6 1 8 0 8 2 2 1 4 1 7 0 4 0 6 1 11 0 6 1 4 0 6 1 7 0 2 0 7 2 3 0 8 1 4 1 5 0 5 1 4 2 6 2 7 1 6 0 6 0 4 0 4 0 7 0 6 1 3 0 3 1 6 0 6 0 4 0 1 0 3 0 4 0 7 1 3 0 5 0 5 0 3 1 4 1 3 1 1 0 1 0 1 0 2 0 2 0 3 0 4 0 2 0 2 1 2 0 3 0 0 0 2 0 2 0 1 1 3 0 0 1 2 0 1 0 1 0 0 0 0 0 2 0 1 0 2 0 0 1 2 0 0 1 2 0 2 1 1 1 1 0 2 0 0 0 1 0 2 0 2 0 0 0 0 0 1 1 1 0 0 0 1 0 0 0 1 0 1 0 0 1 1 0 2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 1 0 1 0 0 0 0 0 0 0 0 0 2 0 1 0 0 0 1 0 1 0 0 0 0 0 0 2 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (948525 samples)
traffic_manager/hop_stats_freq = [ 0 948525 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 13.044 (5 samples)
Traffic[1]class0Overall average accepted rate = 0.0974618 (5 samples)
Traffic[1]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 124 0 0 596 175 79 238 425 159 144 133 145 258 186 2712 128 113 154 140 1241 49 49 54 48 486 34 30 29 16 149 9 11 10 10 64 4 6 5 5 23 5 1 0 1 7 0 1 0 0 3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (948525 samples)
traffic_manager/hop_stats_freq = [ 0 948525 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 28 sec (568 sec)
gpgpu_simulation_rate = 336016 (inst/sec)
gpgpu_simulation_rate = 1049 (cycle/sec)

kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 6 
gpu_sim_cycle = 84655
gpu_sim_insn = 15893670
gpu_ipc =     187.7464
gpu_tot_sim_cycle = 680924
gpu_tot_sim_insn = 206750860
gpu_tot_ipc =     303.6328
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 865049
gpu_stall_icnt2sh    = 2632342
gpu_total_sim_rate=328175
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140942, Miss = 39592 (0.281), PendingHit = 98980 (0.702)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139580, Miss = 38985 (0.279), PendingHit = 98887 (0.708)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142172, Miss = 40981 (0.288), PendingHit = 98980 (0.696)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 143820, Miss = 42670 (0.297), PendingHit = 98742 (0.687)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139866, Miss = 39545 (0.283), PendingHit = 98550 (0.705)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141396, Miss = 40030 (0.283), PendingHit = 99307 (0.702)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141470, Miss = 40684 (0.288), PendingHit = 98622 (0.697)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141200, Miss = 40633 (0.288), PendingHit = 98440 (0.697)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140646, Miss = 39802 (0.283), PendingHit = 98744 (0.702)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 144584, Miss = 42444 (0.294), PendingHit = 99489 (0.688)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142444, Miss = 40163 (0.282), PendingHit = 99250 (0.697)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141272, Miss = 39636 (0.281), PendingHit = 98848 (0.7)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140374, Miss = 39694 (0.283), PendingHit = 98258 (0.7)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142390, Miss = 41493 (0.291), PendingHit = 98587 (0.692)
total_dl1_misses=566352
total_dl1_accesses=1982156
total_dl1_miss_rate= 0.285725
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1507, 1493, 1437, 1493, 1521, 1535, 1451, 1479, 1563, 1563, 1507, 1535, 1479, 1465, 1451, 1507, 3201, 3243, 3243, 3215, 3173, 3117, 3201, 3229, 3243, 3229, 3159, 3145, 3215, 3173, 3201, 3229, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3215, 3187, 3215, 3229, 3201, 3271, 3215, 3243, 3215, 3243, 3257, 3201, 3215, 3201, 3201, 3201, 1521, 1549, 1507, 1535, 1535, 1619, 1479, 1521, 1535, 1507, 1577, 1521, 1577, 1591, 1535, 1563, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 254937088
gpgpu_n_tot_w_icount = 7966784
gpgpu_n_icache_hits = 4517550
gpgpu_n_icache_misses = 34072
gpgpu_n_l1dcache_read_hits = 32120
gpgpu_n_l1dcache_read_misses = 1950036
gpgpu_n_l1dcache_write_accesses = 374416
gpgpu_n_l1dcache_wirte_misses = 370008
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 657152
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 5104045
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 767312
gpgpu_n_mem_write_global = 374416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 36019072
gpgpu_n_store_insn = 5191936
gpgpu_n_shmem_insn = 7650176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 41892824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1235
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1235
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5007698
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5728829	W0_Idle:870054	W0_Scoreboard:3265495	W1:235946	W2:210982	W3:181146	W4:139204	W5:82446	W6:50806	W7:39878	W8:44368	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76554	W17:54698	W18:101498	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6069278
maxmrqlatency = 304 
maxdqlatency = 0 
maxmflatency = 637 
averagemflatency = 204 
max_icnt2mem_latency = 1740 
max_icnt2sh_latency = 680923 
mrq_lat_table:483762 	27052 	66244 	126409 	146473 	102458 	27707 	1001 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	184136 	669164 	288083 	359 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:569 	203010 	58168 	107990 	158089 	221059 	244694 	146078 	4122 	206 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:252 	96357 	157188 	489753 	23677 	99 	0 	0 	0 	0 	0 	0 	0 	3713 	30904 	57628 	62195 	0 	0 	219976 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	104 	993 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65        55        35        80        60        40        32        75        75        55        61       103        75        55        64        48 
dram[1]:        50        48        32        80        55        80        32        70        70        55        68        80        73        50        54        62 
dram[2]:        45        40        40        80        55        70        45        75        70        60        63        80        78        50        60        35 
dram[3]:        40        40        33        80        65        75        55        75        70        55        49        75        87        50        59        53 
dram[4]:        40        35        34        80        75        70        40        75        75        45        52        79        86        50        53        45 
maximum service time to same row:
dram[0]:      9164      6343      7383      6270      9052      5563      6681     12255      9434     12618     12381     11113     11688     12408     10653      6264 
dram[1]:      6039      7648      8801     10636      9958      5550      7099     12308     11955     12541     10831     11670      5796     12391     10768      5330 
dram[2]:     11119      6435     12391     11348      8315      5640      6683     12353     12030     12204      8944     12134      9442      9960     10130      7815 
dram[3]:     10834      7202     12043     12457      9651      5849      6441     11587     12404     12571     12037     11993     11088     10308      5464      9956 
dram[4]:      9282     12368      5090     12358     10142      5643      6747     12180     12173     12776     12098      5435     12411     12626      5396      8112 
average row accesses per activate:
dram[0]:  2.648576  2.648750  2.607575  2.587611  2.567382  2.615060  2.579494  2.645087  2.667647  2.578859  2.537869  2.599958  2.597584  2.539220  2.685575  2.649575 
dram[1]:  2.638392  2.659267  2.600044  2.610735  2.582056  2.560719  2.602551  2.601988  2.671362  2.560075  2.554343  2.631479  2.544990  2.569355  2.619058  2.671381 
dram[2]:  2.639159  2.680036  2.604345  2.641659  2.598521  2.621104  2.644756  2.670496  2.703720  2.553824  2.606048  2.629387  2.591212  2.579090  2.664614  2.718993 
dram[3]:  2.666443  2.666223  2.658969  2.613193  2.645519  2.623225  2.612082  2.721546  2.722723  2.602032  2.630739  2.625238  2.618507  2.554961  2.709663  2.688984 
dram[4]:  2.664279  2.706655  2.655620  2.625961  2.650628  2.640239  2.612091  2.702151  2.708226  2.602032  2.608036  2.635902  2.602126  2.542851  2.687292  2.664571 
average row locality = 981112/373456 = 2.627115
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7821      7889      7856      7856      8362      8274      8204      8247      8323      8173      8131      8306      8280      8193      8017      7826 
dram[1]:      7837      7928      7877      7880      8358      8285      8209      8257      8321      8175      8116      8267      8255      8193      8020      7857 
dram[2]:      7835      7916      7875      7887      8355      8285      8199      8242      8281      8154      8106      8268      8249      8218      8024      7866 
dram[3]:      7848      7926      7865      7855      8333      8255      8170      8222      8306      8157      8126      8276      8265      8228      8040      7861 
dram[4]:      7832      7881      7853      7856      8356      8255      8190      8254      8301      8159      8144      8285      8292      8235      8031      7832 
total reads: 648842
bank skew: 8362/7821 = 1.07
chip skew: 129835/129733 = 1.00
number of total write accesses:
dram[0]:      4087      4086      3985      4091      4326      4124      4224      4296      4375      4123      4066      4205      4191      4173      4103      4007 
dram[1]:      4107      4052      3974      4085      4276      4114      4239      4308      4384      4162      4058      4172      4190      4199      4101      4044 
dram[2]:      4094      4045      3993      4085      4292      4160      4234      4312      4367      4135      4046      4169      4194      4190      4092      4016 
dram[3]:      4095      4080      3994      4069      4302      4124      4240      4308      4371      4135      4078      4144      4186      4184      4102      4027 
dram[4]:      4072      4077      4007      4100      4314      4133      4254      4311      4341      4133      4059      4167      4193      4197      4086      4036 
total reads: 332270
bank skew: 4384/3974 = 1.10
chip skew: 66480/66424 = 1.00
average mf latency per bank:
dram[0]:        228       229       235       251       247       251       255       249       240       236       228       227       230       229       227       232
dram[1]:        230       230       234       250       251       254       253       252       244       237       230       229       233       228       229       233
dram[2]:        233       232       237       254       251       252       254       250       245       240       232       230       234       231       230       235
dram[3]:        227       227       233       256       245       249       253       246       242       235       226       230       232       228       226       234
dram[4]:        226       228       233       251       246       249       251       245       241       236       229       227       231       228       227       232
maximum mf latency per bank:
dram[0]:        522       537       637       588       507       500       561       527       546       511       512       550       542       550       525       536
dram[1]:        512       582       540       533       561       564       586       562       580       528       531       600       576       526       523       494
dram[2]:        530       544       551       514       501       623       579       576       609       524       546       504       521       522       511       528
dram[3]:        535       523       587       575       513       553       561       609       542       540       527       511       552       579       518       512
dram[4]:        594       542       533       621       577       524       597       589       542       539       532       529       564       538       569       564

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042758 n_nop=1557601 n_act=75215 n_pre=75199 n_req=196220 n_rd=259516 n_write=75227 bw_util=0.3277
n_activity=1499369 dram_eff=0.4465
bk0: 15642a 1798833i bk1: 15778a 1797428i bk2: 15712a 1794817i bk3: 15712a 1797763i bk4: 16724a 1803563i bk5: 16548a 1795282i bk6: 16408a 1796306i bk7: 16494a 1793444i bk8: 16646a 1786135i bk9: 16346a 1777666i bk10: 16262a 1782499i bk11: 16612a 1764847i bk12: 16560a 1749122i bk13: 16386a 1713079i bk14: 16034a 1601953i bk15: 15652a 1145224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.51211
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042758 n_nop=1557099 n_act=75385 n_pre=75369 n_req=196300 n_rd=259670 n_write=75235 bw_util=0.3279
n_activity=1501433 dram_eff=0.4461
bk0: 15674a 1796882i bk1: 15856a 1798735i bk2: 15754a 1794169i bk3: 15760a 1794613i bk4: 16716a 1803682i bk5: 16570a 1792699i bk6: 16418a 1793701i bk7: 16514a 1791884i bk8: 16642a 1785290i bk9: 16350a 1775403i bk10: 16232a 1781061i bk11: 16534a 1764487i bk12: 16510a 1747876i bk13: 16386a 1715485i bk14: 16040a 1601502i bk15: 15714a 1147144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.49904
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042758 n_nop=1559076 n_act=74503 n_pre=74487 n_req=196184 n_rd=259520 n_write=75172 bw_util=0.3277
n_activity=1488956 dram_eff=0.4496
bk0: 15670a 1799568i bk1: 15832a 1798214i bk2: 15750a 1793872i bk3: 15774a 1793196i bk4: 16710a 1802856i bk5: 16570a 1794415i bk6: 16398a 1795010i bk7: 16484a 1791298i bk8: 16562a 1785346i bk9: 16308a 1775091i bk10: 16212a 1779528i bk11: 16536a 1763227i bk12: 16498a 1747470i bk13: 16436a 1714089i bk14: 16048a 1602083i bk15: 15732a 1160369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.50686
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042758 n_nop=1559883 n_act=74121 n_pre=74105 n_req=196172 n_rd=259466 n_write=75183 bw_util=0.3276
n_activity=1491140 dram_eff=0.4488
bk0: 15696a 1802483i bk1: 15852a 1799246i bk2: 15730a 1794907i bk3: 15710a 1797044i bk4: 16666a 1802522i bk5: 16510a 1795745i bk6: 16340a 1796877i bk7: 16444a 1795415i bk8: 16612a 1787459i bk9: 16314a 1779660i bk10: 16252a 1781934i bk11: 16552a 1767614i bk12: 16530a 1750068i bk13: 16456a 1718402i bk14: 16080a 1605383i bk15: 15722a 1155771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.52945
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042758 n_nop=1559543 n_act=74236 n_pre=74220 n_req=196236 n_rd=259512 n_write=75247 bw_util=0.3278
n_activity=1495614 dram_eff=0.4477
bk0: 15664a 1801647i bk1: 15762a 1801249i bk2: 15706a 1794337i bk3: 15712a 1796899i bk4: 16712a 1803850i bk5: 16510a 1795643i bk6: 16380a 1797400i bk7: 16508a 1792719i bk8: 16602a 1787740i bk9: 16318a 1779369i bk10: 16288a 1780819i bk11: 16570a 1765252i bk12: 16584a 1746393i bk13: 16470a 1716679i bk14: 16062a 1604470i bk15: 15664a 1155932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.51489
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 228748, Miss = 129758 (0.567), PendingHit = 36325 (0.159)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 228742, Miss = 129835 (0.568), PendingHit = 36274 (0.159)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 228663, Miss = 129760 (0.567), PendingHit = 36273 (0.159)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 229033, Miss = 129733 (0.566), PendingHit = 36311 (0.159)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 228834, Miss = 129756 (0.567), PendingHit = 36316 (0.159)
L2 Cache Total Miss Rate = 0.567

icnt_total_pkts_mem_to_simt=4221640
icnt_total_pkts_simt_to_mem=1558372

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 94.3377
% Accepted packets = 0 at node 0 (avg = 0.0898627)
lat(11) = 94.3377;
thru(11,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.413498 0.413368 0.413256 0.413262 0.413457 0 0 0 0 ];
% latency change    = 0.827673
% throughput change = 0.220646
Traffic 1 Stat
%=================================
% Average latency = 8.16966
% Accepted packets = 0 at node 14 (avg = 0.0923742)
lat(12) = 8.16966;
thru(12,:) = [ 0.156253 0.128576 0.200675 0.206226 0.167357 0.102582 0.104413 0.0997466 0.0992741 0.194059 0.158261 0.158704 0.187474 0.161007 0 0 0 0 0 0 0 0 0 ];
% latency change    = 10.5473
% throughput change = 0.0271882
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 75.7326 (6 samples)
Traffic[0]class0Overall average accepted rate = 0.0650225 (6 samples)
Traffic[0]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 2684 4441 995 1168 597 809 520 611 465 577 445 488 468 548 600 1433 1913 1542 1490 1626 1660 1651 1795 1797 1813 1863 1944 1826 2071 1975 2137 2000 2048 1988 1959 2011 1925 2034 2006 1988 1900 1941 1996 1887 1961 1757 1744 1713 1780 1630 1675 1617 1555 1598 1571 1604 1491 1448 1392 1418 1352 1303 1301 1169 1183 1147 1167 1140 1124 1071 1104 974 1052 987 978 961 940 926 906 888 875 863 858 848 805 741 768 755 739 671 717 695 669 688 661 624 618 557 558 575 563 587 567 544 567 508 482 534 507 512 470 516 479 463 455 457 473 429 426 438 393 412 410 390 412 372 403 373 368 401 373 385 412 355 361 360 334 359 358 307 324 349 338 352 342 345 352 351 347 348 344 356 342 332 388 308 356 314 295 328 327 309 364 338 319 358 319 314 325 292 298 304 309 318 310 324 294 298 312 296 307 286 300 288 284 304 326 271 278 301 287 297 282 289 274 279 335 274 304 281 256 274 298 279 298 297 284 253 278 271 276 276 275 270 301 273 303 264 280 250 276 285 284 243 263 260 243 237 277 247 276 245 263 246 239 213 246 246 251 205 247 202 229 228 249 213 228 203 194 204 238 242 244 221 238 212 226 213 225 231 228 225 235 227 234 210 198 179 184 161 216 180 203 168 206 169 209 161 170 143 184 152 160 173 164 164 153 139 164 135 155 133 136 117 144 87 127 117 136 99 108 108 114 102 112 100 117 94 109 92 92 94 92 83 104 78 119 87 100 75 87 63 75 72 75 71 77 47 93 55 65 43 66 56 64 54 55 58 58 60 63 53 50 52 53 40 65 39 59 39 59 40 33 20 34 39 30 16 30 27 24 28 33 30 24 25 21 29 34 34 37 27 25 22 37 28 33 24 24 17 27 20 21 23 24 25 31 21 27 18 16 19 19 20 18 25 24 16 18 14 20 13 16 16 10 9 21 11 13 4 10 9 13 15 9 8 14 1 9 5 8 3 8 6 7 6 2 9 7 5 3 2 5 3 2 4 5 6 3 8 7 4 4 3 1 6 5 2 3 3 1 4 6 3 11 6 7 2 3 2 4 4 3 2 2 2 4 1 1 2 2 1 3 0 1 0 1 2 1 0 1 0 3 2 1 1 0 1 0 1 2 0 0 0 0 0 2 0 0 1 0 1 0 1 2 1 2 2 0 0 2 2 2 2 1 3 1 1 3 3 0 1 0 1 4 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 0 2 0 0 0 1 0 0 0 0 2 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1144020 samples)
traffic_manager/hop_stats_freq = [ 0 1144020 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 12.2316 (6 samples)
Traffic[1]class0Overall average accepted rate = 0.0966139 (6 samples)
Traffic[1]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 62236 8929 5309 6220 20048 7370 5480 7104 10870 6059 4264 4071 3970 4169 2867 6692 3701 3135 2433 2471 3173 1692 1518 1358 1328 1469 932 554 599 699 646 470 373 284 349 353 264 217 175 164 219 148 110 114 88 123 70 59 51 36 60 35 37 32 22 42 26 16 18 26 16 15 11 11 15 6 12 8 11 7 2 5 1 2 3 7 0 1 0 3 2 2 0 1 4 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1144020 samples)
traffic_manager/hop_stats_freq = [ 0 1144020 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 30 sec (630 sec)
gpgpu_simulation_rate = 328175 (inst/sec)
gpgpu_simulation_rate = 1080 (cycle/sec)

kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler

kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 446744
gpu_sim_insn = 157206464
gpu_ipc =     351.8939
gpu_tot_sim_cycle = 1127668
gpu_tot_sim_insn = 363957324
gpu_tot_ipc =     322.7522
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1395153
gpu_stall_icnt2sh    = 4936282
gpu_total_sim_rate=339196
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270742, Miss = 71845 (0.265), PendingHit = 195851 (0.723)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269132, Miss = 71028 (0.264), PendingHit = 195577 (0.727)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271388, Miss = 73077 (0.269), PendingHit = 195344 (0.72)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273420, Miss = 74449 (0.272), PendingHit = 195604 (0.715)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269554, Miss = 71482 (0.265), PendingHit = 195401 (0.725)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270556, Miss = 71844 (0.266), PendingHit = 195805 (0.724)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270630, Miss = 72354 (0.267), PendingHit = 195139 (0.721)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270816, Miss = 72680 (0.268), PendingHit = 195179 (0.721)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270254, Miss = 71984 (0.266), PendingHit = 195375 (0.723)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274376, Miss = 74404 (0.271), PendingHit = 196402 (0.716)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272236, Miss = 72257 (0.265), PendingHit = 196118 (0.72)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270424, Miss = 71581 (0.265), PendingHit = 195271 (0.722)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269590, Miss = 71506 (0.265), PendingHit = 194719 (0.722)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271758, Miss = 73093 (0.269), PendingHit = 195329 (0.719)
total_dl1_misses=1013584
total_dl1_accesses=3794876
total_dl1_miss_rate= 0.267093
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1507, 1493, 1437, 1493, 1521, 1535, 1451, 1479, 1563, 1563, 1507, 1535, 1479, 1465, 1451, 1507, 3201, 3243, 3243, 3215, 3173, 3117, 3201, 3229, 3243, 3229, 3159, 3145, 3215, 3173, 3201, 3229, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3215, 3187, 3215, 3229, 3201, 3271, 3215, 3243, 3215, 3243, 3257, 3201, 3215, 3201, 3201, 3201, 1521, 1549, 1507, 1535, 1535, 1619, 1479, 1521, 1535, 1507, 1577, 1521, 1577, 1591, 1535, 1563, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1513, 1541, 1429, 1513, 1499, 1541, 1485, 1499, 1541, 1513, 1457, 1485, 1499, 1485, 1527, 1611, 3201, 3243, 3243, 3215, 3173, 3117, 3201, 3229, 3243, 3229, 3159, 3145, 3215, 3173, 3201, 3229, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3173, 3187, 3285, 3201, 3173, 3229, 3187, 3145, 3285, 3229, 3271, 3271, 3229, 3257, 3257, 3159, 1619, 1605, 1605, 1563, 1563, 1605, 1577, 1647, 1521, 1549, 1507, 1479, 1591, 1591, 1535, 1535, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 
gpgpu_n_tot_thrd_icount = 457603072
gpgpu_n_tot_w_icount = 14300096
gpgpu_n_icache_hits = 8183868
gpgpu_n_icache_misses = 36557
gpgpu_n_l1dcache_read_hits = 44178
gpgpu_n_l1dcache_read_misses = 3750698
gpgpu_n_l1dcache_write_accesses = 374416
gpgpu_n_l1dcache_wirte_misses = 370008
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 1194112
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 8090326
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1415248
gpgpu_n_mem_write_global = 374416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68233856
gpgpu_n_store_insn = 5191936
gpgpu_n_shmem_insn = 13735936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76258264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1235
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1235
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 190224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7898867
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8527961	W0_Idle:927167	W0_Scoreboard:6399900	W1:468948	W2:420940	W3:362292	W4:277384	W5:164892	W6:101612	W7:77580	W8:87712	W9:115332	W10:152600	W11:184800	W12:209692	W13:217420	W14:216384	W15:186620	W16:152084	W17:109396	W18:137086	W19:41440	W20:20496	W21:9772	W22:3584	W23:1316	W24:392	W25:112	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10580210
maxmrqlatency = 304 
maxdqlatency = 0 
maxmflatency = 637 
averagemflatency = 194 
max_icnt2mem_latency = 1740 
max_icnt2sh_latency = 680923 
mrq_lat_table:826593 	40440 	93157 	165401 	165925 	105662 	27852 	1001 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	329244 	1086593 	373465 	376 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:652 	399217 	99039 	198234 	270667 	314881 	331602 	173211 	4366 	206 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:252 	164682 	281486 	927431 	41271 	140 	0 	0 	0 	0 	0 	0 	0 	3713 	30904 	57628 	62195 	0 	0 	219976 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	166 	1747 	329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65        55        35        80        60        40        32        75        75        55        61       103        75        55        64        48 
dram[1]:        50        48        32        80        55        80        32        70        70        55        68        80        73        50        54        62 
dram[2]:        45        40        40        80        55        70        45        75        70        60        63        80        78        50        60        35 
dram[3]:        40        40        33        80        65        75        55        75        70        55        49        75        87        50        59        53 
dram[4]:        40        35        34        80        75        70        40        75        75        45        52        79        86        50        53        45 
maximum service time to same row:
dram[0]:      9164      8274      7383      7341      9052      6050      6681     12255      9882     12618     12381     11113     11688     12408     10653      6264 
dram[1]:      6039      7648      8801     10636      9958      5550      7099     12308     11955     12541     10831     11670      6151     12391     10768      6160 
dram[2]:     11119      7587     12391     11348      8315      5896      6683     12353     12030     12204      8944     12134      9442      9960     10130      7815 
dram[3]:     10834      7202     12043     12457      9757      6426      6441     11587     12404     12571     12037     11993     11088     10308      5852      9956 
dram[4]:      9282     12368      9610     12358     10142      6040      6747     12180     12173     12776     12098      7307     12411     12626      5654      8112 
average row accesses per activate:
dram[0]:  2.368450  2.375706  2.362473  2.327561  2.313119  2.332649  2.326638  2.353985  2.365276  2.290487  2.284066  2.317805  2.295414  2.267817  2.389789  2.389516 
dram[1]:  2.366199  2.383161  2.354724  2.342471  2.338456  2.295759  2.330434  2.325847  2.366448  2.304776  2.290975  2.333419  2.281301  2.300650  2.350971  2.396132 
dram[2]:  2.395320  2.419554  2.360017  2.371928  2.343853  2.375065  2.366450  2.392423  2.402625  2.304660  2.344896  2.359984  2.332345  2.312972  2.404387  2.455922 
dram[3]:  2.413324  2.412783  2.398380  2.351296  2.389300  2.364346  2.341199  2.417701  2.395273  2.336153  2.351629  2.354481  2.338760  2.312300  2.414812  2.411443 
dram[4]:  2.413502  2.432501  2.387074  2.361228  2.380713  2.368325  2.362351  2.416930  2.403599  2.327930  2.348485  2.366166  2.323043  2.297435  2.406761  2.411409 
average row locality = 1426037/604940 = 2.357320
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13022     13073     13050     13125     14017     13908     13855     13915     13936     13772     13716     13890     13876     13792     13327     13027 
dram[1]:     13034     13114     13073     13144     14017     13921     13869     13918     13932     13772     13696     13853     13850     13797     13328     13063 
dram[2]:     13034     13106     13069     13163     14008     13919     13855     13903     13893     13752     13694     13854     13844     13821     13327     13069 
dram[3]:     13046     13114     13053     13131     13981     13893     13818     13890     13919     13753     13710     13860     13863     13830     13351     13062 
dram[4]:     13022     13070     13045     13161     14012     13898     13845     13918     13912     13756     13725     13875     13890     13841     13307     13028 
total reads: 1086572
bank skew: 14017/13022 = 1.08
chip skew: 217381/217274 = 1.00
number of total write accesses:
dram[0]:      4154      4177      4111      4213      4444      4275      4330      4399      4428      4190      4102      4270      4244      4219      4226      4113 
dram[1]:      4173      4152      4100      4202      4396      4266      4348      4412      4434      4226      4098      4238      4243      4247      4222      4158 
dram[2]:      4162      4143      4119      4209      4410      4312      4343      4411      4415      4199      4085      4240      4248      4241      4213      4120 
dram[3]:      4161      4176      4117      4191      4419      4277      4338      4412      4424      4198      4113      4213      4239      4236      4224      4134 
dram[4]:      4138      4174      4130      4220      4429      4286      4364      4412      4389      4197      4100      4238      4246      4249      4207      4134 
total reads: 339465
bank skew: 4444/4085 = 1.09
chip skew: 67915/67870 = 1.00
average mf latency per bank:
dram[0]:        234       236       240       263       259       260       265       259       250       242       232       232       234       233       231       236
dram[1]:        233       233       237       259       260       261       261       260       251       241       232       230       234       230       230       234
dram[2]:        237       236       240       264       260       261       262       259       253       243       234       232       236       234       232       237
dram[3]:        233       233       237       269       257       259       263       257       252       241       231       234       234       231       230       238
dram[4]:        231       232       235       262       255       256       260       255       249       240       230       229       232       230       230       234
maximum mf latency per bank:
dram[0]:        522       537       637       588       507       500       561       527       546       511       512       550       542       550       525       536
dram[1]:        512       582       545       533       561       564       586       562       580       528       545       600       576       526       523       581
dram[2]:        530       544       551       514       501       623       579       576       609       524       546       504       521       522       511       528
dram[3]:        535       523       587       575       513       553       561       609       542       540       527       511       552       579       518       512
dram[4]:        594       542       537       621       577       524       597       589       542       539       532       529       580       538       569       564

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3382988 n_nop=2625919 n_act=122195 n_pre=122179 n_req=285196 n_rd=434602 n_write=78093 bw_util=0.3031
n_activity=2410473 dram_eff=0.4254
bk0: 26044a 3039635i bk1: 26146a 3041302i bk2: 26100a 3043930i bk3: 26250a 3049975i bk4: 28034a 3060586i bk5: 27816a 3052820i bk6: 27710a 3053802i bk7: 27830a 3048701i bk8: 27872a 3038670i bk9: 27544a 3028353i bk10: 27432a 3029445i bk11: 27780a 3003225i bk12: 27752a 2976627i bk13: 27584a 2916736i bk14: 26654a 2726184i bk15: 26054a 1924039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.33114
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3382988 n_nop=2625655 n_act=122226 n_pre=122210 n_req=285296 n_rd=434762 n_write=78135 bw_util=0.3032
n_activity=2420812 dram_eff=0.4237
bk0: 26068a 3039632i bk1: 26228a 3044892i bk2: 26146a 3045033i bk3: 26288a 3049870i bk4: 28034a 3061643i bk5: 27842a 3051208i bk6: 27738a 3052880i bk7: 27836a 3047442i bk8: 27864a 3038926i bk9: 27544a 3027129i bk10: 27392a 3028125i bk11: 27706a 3005840i bk12: 27700a 2978535i bk13: 27594a 2920910i bk14: 26656a 2727728i bk15: 26126a 1923874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.30952
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3382988 n_nop=2629692 n_act=120313 n_pre=120297 n_req=285181 n_rd=434622 n_write=78064 bw_util=0.3031
n_activity=2402756 dram_eff=0.4267
bk0: 26068a 3042010i bk1: 26212a 3043623i bk2: 26138a 3045077i bk3: 26326a 3048325i bk4: 28016a 3061627i bk5: 27838a 3056344i bk6: 27710a 3056460i bk7: 27806a 3047812i bk8: 27786a 3042144i bk9: 27504a 3029310i bk10: 27388a 3027115i bk11: 27708a 3002917i bk12: 27688a 2976575i bk13: 27642a 2917859i bk14: 26654a 2730158i bk15: 26138a 1946251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.32156
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3382988 n_nop=2630221 n_act=120093 n_pre=120077 n_req=285146 n_rd=434548 n_write=78049 bw_util=0.303
n_activity=2397377 dram_eff=0.4276
bk0: 26092a 3044866i bk1: 26228a 3043851i bk2: 26106a 3046207i bk3: 26262a 3050527i bk4: 27962a 3059667i bk5: 27786a 3054477i bk6: 27636a 3055924i bk7: 27780a 3050509i bk8: 27838a 3042054i bk9: 27506a 3030963i bk10: 27420a 3028544i bk11: 27720a 3007129i bk12: 27726a 2978833i bk13: 27660a 2921412i bk14: 26702a 2732778i bk15: 26124a 1943759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.34505
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3382988 n_nop=2630047 n_act=120117 n_pre=120101 n_req=285218 n_rd=434610 n_write=78113 bw_util=0.3031
n_activity=2410337 dram_eff=0.4254
bk0: 26044a 3044015i bk1: 26140a 3048047i bk2: 26090a 3045758i bk3: 26322a 3052715i bk4: 28024a 3063075i bk5: 27796a 3056070i bk6: 27690a 3058743i bk7: 27836a 3050066i bk8: 27824a 3044274i bk9: 27512a 3032459i bk10: 27450a 3029064i bk11: 27750a 3006272i bk12: 27780a 2976427i bk13: 27682a 2921837i bk14: 26614a 2730527i bk15: 26056a 1941757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.32614
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 358343, Miss = 217301 (0.606), PendingHit = 36420 (0.102)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 358373, Miss = 217381 (0.607), PendingHit = 36378 (0.102)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 358218, Miss = 217311 (0.607), PendingHit = 36375 (0.102)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 358687, Miss = 217274 (0.606), PendingHit = 36410 (0.102)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 358489, Miss = 217305 (0.606), PendingHit = 36421 (0.102)
L2 Cache Total Miss Rate = 0.606

icnt_total_pkts_mem_to_simt=7462090
icnt_total_pkts_simt_to_mem=2206462

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 46.8121
% Accepted packets = 0 at node 0 (avg = 0.070603)
lat(13) = 46.8121;
thru(13,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.324548 0.324588 0.324503 0.325115 0.325116 0 0 0 0 ];
% latency change    = 0.82548
% throughput change = 0.308361
Traffic 1 Stat
%=================================
% Average latency = 15.7325
% Accepted packets = 0 at node 14 (avg = 0.157685)
lat(14) = 15.7325;
thru(14,:) = [ 0.260776 0.259601 0.259897 0.258124 0.259008 0.258319 0.257514 0.259623 0.260379 0.259136 0.259886 0.259052 0.258308 0.257122 0 0 0 0 0 0 0 0 0 ];
% latency change    = 1.9755
% throughput change = 0.552252
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 71.6011 (7 samples)
Traffic[0]class0Overall average accepted rate = 0.0658197 (7 samples)
Traffic[0]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 206664 27340 6556 4848 7240 3819 3211 3848 4806 4448 4324 3560 3927 3306 3837 8245 11318 6953 5585 4124 6117 6448 5536 4071 4305 5283 6502 4777 4464 3559 5035 4955 4673 3621 3857 4136 4877 3717 3992 3051 3958 3824 3793 3052 3414 3189 3845 2991 3311 2581 3209 2901 3089 2573 2739 2437 2990 2423 2700 2148 2665 2268 2502 1962 2299 1937 2334 1756 2103 1760 2153 1731 2023 1604 1981 1490 1913 1475 1776 1436 1732 1343 1673 1307 1613 1199 1522 1219 1465 1059 1394 1051 1386 1023 1333 934 1333 934 1262 891 1274 882 1219 871 1158 799 1132 799 1141 754 1078 830 1100 729 1061 685 1061 756 1040 672 1025 683 957 718 946 634 927 640 969 581 913 619 904 594 919 609 895 608 862 601 851 536 796 563 869 555 778 561 804 574 811 526 766 528 800 498 746 533 788 499 779 464 746 502 688 493 650 466 731 478 703 432 695 462 700 462 640 451 615 421 647 428 625 435 610 410 607 438 590 362 574 386 640 376 560 380 548 307 588 400 584 328 545 341 509 365 514 317 505 356 514 297 509 306 456 282 435 277 434 274 444 276 406 249 417 224 407 262 399 258 426 249 347 277 380 222 330 240 360 236 375 203 351 216 369 210 312 171 307 191 291 203 312 174 315 201 266 161 297 190 234 154 288 166 238 150 265 171 241 139 228 139 232 133 211 120 207 129 234 134 201 122 186 111 219 114 146 90 175 98 171 107 167 103 132 85 150 102 141 85 147 83 140 98 151 102 123 85 119 75 129 77 117 64 119 73 114 70 119 52 76 62 93 55 90 58 92 49 94 51 88 63 66 55 83 52 78 34 70 48 65 47 77 32 59 45 54 35 60 18 54 26 54 23 52 23 51 25 40 21 50 28 43 18 35 18 31 19 36 15 33 14 21 13 26 14 24 15 22 13 28 10 20 7 21 11 24 11 21 7 24 9 20 9 16 11 9 13 7 3 8 11 14 3 16 9 12 6 12 11 5 4 15 3 8 8 10 4 6 3 6 3 8 5 6 1 9 3 8 2 4 1 3 4 1 2 5 4 5 1 7 2 3 1 4 1 1 2 4 0 4 1 4 1 1 0 2 2 2 0 4 1 2 1 1 0 3 0 2 1 2 0 1 1 2 2 2 1 6 0 1 0 7 0 2 0 2 0 3 0 0 0 5 0 3 0 3 0 1 0 1 1 3 0 2 1 1 0 1 0 2 0 2 0 1 0 3 0 0 0 0 0 1 0 2 0 2 0 1 0 0 0 1 0 3 0 1 0 2 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 2 0 0 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1792110 samples)
traffic_manager/hop_stats_freq = [ 0 1792110 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 12.7317 (7 samples)
Traffic[1]class0Overall average accepted rate = 0.105338 (7 samples)
Traffic[1]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 0 0 0 49223 19125 10301 14730 34011 14721 12914 12615 13226 19492 12774 242828 9088 8710 10140 8155 94403 2670 2604 2938 2342 30950 754 650 711 672 10118 203 212 220 217 3541 77 72 68 65 1301 26 22 39 38 587 6 13 9 8 259 4 2 7 4 117 2 2 2 1 60 1 3 0 0 21 0 0 0 0 15 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1792110 samples)
traffic_manager/hop_stats_freq = [ 0 1792110 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 53 sec (1073 sec)
gpgpu_simulation_rate = 339196 (inst/sec)
gpgpu_simulation_rate = 1050 (cycle/sec)
kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 35283
gpu_sim_insn = 6755328
gpu_ipc =     191.4613
gpu_tot_sim_cycle = 1162951
gpu_tot_sim_insn = 370712652
gpu_tot_ipc =     318.7689
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1419792
gpu_stall_icnt2sh    = 4960844
gpu_total_sim_rate=337625
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274774, Miss = 73541 (0.268), PendingHit = 198002 (0.721)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272204, Miss = 72308 (0.266), PendingHit = 197164 (0.724)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275420, Miss = 74773 (0.271), PendingHit = 197517 (0.717)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275596, Miss = 75345 (0.273), PendingHit = 196733 (0.714)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272690, Miss = 72794 (0.267), PendingHit = 197154 (0.723)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274588, Miss = 73542 (0.268), PendingHit = 197938 (0.721)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273702, Miss = 73634 (0.269), PendingHit = 196737 (0.719)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273888, Miss = 73960 (0.27), PendingHit = 196816 (0.719)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273390, Miss = 73296 (0.268), PendingHit = 197100 (0.721)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 277448, Miss = 75684 (0.273), PendingHit = 198049 (0.714)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274412, Miss = 73153 (0.267), PendingHit = 197170 (0.719)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273560, Miss = 72893 (0.266), PendingHit = 196968 (0.72)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271830, Miss = 72434 (0.266), PendingHit = 195953 (0.721)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274894, Miss = 74409 (0.271), PendingHit = 196967 (0.717)
total_dl1_misses=1031766
total_dl1_accesses=3838396
total_dl1_miss_rate= 0.268801
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1507, 1493, 1437, 1493, 1521, 1535, 1451, 1479, 1563, 1563, 1507, 1535, 1479, 1465, 1451, 1507, 3201, 3243, 3243, 3215, 3173, 3117, 3201, 3229, 3243, 3229, 3159, 3145, 3215, 3173, 3201, 3229, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3215, 3187, 3215, 3229, 3201, 3271, 3215, 3243, 3215, 3243, 3257, 3201, 3215, 3201, 3201, 3201, 1521, 1549, 1507, 1535, 1535, 1619, 1479, 1521, 1535, 1507, 1577, 1521, 1577, 1591, 1535, 1563, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1513, 1541, 1429, 1513, 1499, 1541, 1485, 1499, 1541, 1513, 1457, 1485, 1499, 1485, 1527, 1611, 3201, 3243, 3243, 3215, 3173, 3117, 3201, 3229, 3243, 3229, 3159, 3145, 3215, 3173, 3201, 3229, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3173, 3187, 3285, 3201, 3173, 3229, 3187, 3145, 3285, 3229, 3271, 3271, 3229, 3257, 3257, 3159, 1619, 1605, 1605, 1563, 1563, 1605, 1577, 1647, 1521, 1549, 1507, 1479, 1591, 1591, 1535, 1535, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 
gpgpu_n_tot_thrd_icount = 464487424
gpgpu_n_tot_w_icount = 14515232
gpgpu_n_icache_hits = 8297500
gpgpu_n_icache_misses = 38045
gpgpu_n_l1dcache_read_hits = 46362
gpgpu_n_l1dcache_read_misses = 3792034
gpgpu_n_l1dcache_write_accesses = 439952
gpgpu_n_l1dcache_wirte_misses = 431300
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 1202400
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 8450259
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1433430
gpgpu_n_mem_write_global = 439952
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68930176
gpgpu_n_store_insn = 6240512
gpgpu_n_shmem_insn = 13735936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76788696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1235
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1235
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 190224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8258800
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8985739	W0_Idle:1081289	W0_Scoreboard:6425870	W1:468948	W2:420940	W3:362292	W4:277384	W5:164892	W6:101612	W7:77580	W8:87712	W9:115332	W10:152600	W11:184800	W12:209692	W13:217420	W14:216384	W15:186620	W16:152084	W17:109396	W18:137086	W19:41440	W20:20496	W21:9772	W22:3584	W23:1316	W24:392	W25:112	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10795346
maxmrqlatency = 347 
maxdqlatency = 0 
maxmflatency = 799 
averagemflatency = 195 
max_icnt2mem_latency = 1740 
max_icnt2sh_latency = 1162950 
mrq_lat_table:851691 	43289 	100038 	179577 	184769 	120048 	31778 	1342 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	335336 	1143653 	393959 	448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:668 	401392 	100964 	200283 	278211 	344031 	360935 	184475 	4753 	207 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:252 	170859 	289181 	931538 	41474 	140 	0 	0 	0 	0 	0 	0 	0 	3713 	30904 	57628 	62195 	0 	0 	219976 	65536 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	169 	1804 	339 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        80        55        36        80        65        45        39        75        75        55        61       103        75        55        64        50 
dram[1]:        50        48        32        80        55        80        35        80        70        55        68        80        73        50        54        62 
dram[2]:        70        40        50        80        55        70        45        80        70        60        63        80        78        50        60        60 
dram[3]:        55        40        45        80        65        75        55        80        70        60        49        75        87        50        59        58 
dram[4]:        60        35        34        80        75        70        50        75        75        50        52        80        86        50        53        45 
maximum service time to same row:
dram[0]:      9164      8274      7383      7341      9052      6050      6681     12255      9882     12618     12381     11113     11688     12408     10653      6264 
dram[1]:      6039      7648      8801     10636      9958      5550      7099     12308     11955     12541     10831     11670      6151     12391     10768      6160 
dram[2]:     11119      7587     12391     11348      8315      5896      6683     12353     12030     12204      8944     12134      9442      9960     10130      7815 
dram[3]:     10834      7202     12043     12457      9757      6426      6441     11587     12404     12571     12037     11993     11088     10308      5852      9956 
dram[4]:      9282     12368      9610     12358     10142      6040      6747     12180     12173     12776     12098      7307     12411     12626      5654      8112 
average row accesses per activate:
dram[0]:  2.445365  2.453721  2.427223  2.401508  2.373178  2.389497  2.394609  2.439183  2.448708  2.364235  2.355648  2.385648  2.363782  2.318902  2.448475  2.466630 
dram[1]:  2.442402  2.462383  2.426449  2.417114  2.408692  2.354997  2.399528  2.408400  2.447589  2.373956  2.368016  2.403595  2.347901  2.361338  2.412153  2.466892 
dram[2]:  2.472882  2.495656  2.441259  2.439694  2.410950  2.432925  2.430137  2.475718  2.487291  2.377422  2.422188  2.432278  2.392437  2.371816  2.467056  2.534507 
dram[3]:  2.493272  2.492563  2.466460  2.425174  2.455221  2.417749  2.404473  2.507086  2.483276  2.412048  2.419156  2.416814  2.401557  2.363028  2.476817  2.473606 
dram[4]:  2.497884  2.511602  2.461828  2.434903  2.449335  2.424097  2.436696  2.497181  2.495774  2.403057  2.424500  2.433566  2.385928  2.356852  2.469041  2.486100 
average row locality = 1512546/622948 = 2.428045
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13418     13471     13434     13539     14423     14274     14231     14299     14320     14120     14036     14240     14228     14144     13703     13411 
dram[1]:     13432     13512     13457     13558     14421     14287     14245     14302     14316     14120     14016     14203     14202     14149     13704     13447 
dram[2]:     13432     13504     13453     13577     14412     14285     14231     14287     14277     14099     14014     14204     14196     14173     13703     13453 
dram[3]:     13444     13512     13437     13547     14385     14259     14194     14274     14303     14100     14030     14212     14215     14182     13727     13446 
dram[4]:     13419     13468     13429     13577     14416     14264     14223     14302     14296     14104     14045     14227     14242     14193     13685     13412 
total reads: 1116531
bank skew: 14423/13411 = 1.08
chip skew: 223371/223267 = 1.00
number of total write accesses:
dram[0]:      4888      4927      4826      4931      5113      4928      5048      5173      5206      4905      4755      4943      4921      4871      4925      4810 
dram[1]:      4908      4882      4836      4916      5087      4918      5064      5194      5228      4931      4760      4920      4924      4907      4913      4845 
dram[2]:      4897      4879      4854      4911      5095      4957      5057      5187      5196      4918      4741      4921      4910      4913      4906      4836 
dram[3]:      4899      4923      4837      4911      5107      4921      5049      5186      5223      4919      4762      4876      4911      4890      4916      4829 
dram[4]:      4878      4932      4855      4938      5115      4930      5100      5186      5191      4921      4757      4913      4917      4914      4897      4831 
total reads: 396015
bank skew: 5228/4741 = 1.10
chip skew: 79275/79159 = 1.00
average mf latency per bank:
dram[0]:        232       234       238       261       256       258       262       257       247       240       231       231       233       232       230       234
dram[1]:        232       231       235       256       257       258       259       257       248       238       231       230       233       230       229       233
dram[2]:        235       233       237       260       257       258       259       256       250       240       232       231       235       233       231       235
dram[3]:        232       231       235       266       255       257       261       255       249       238       229       233       234       231       229       236
dram[4]:        229       229       233       259       253       254       257       253       246       237       229       228       232       230       229       233
maximum mf latency per bank:
dram[0]:        522       537       637       588       539       500       561       552       546       511       512       550       542       604       525       536
dram[1]:        517       688       545       533       561       564       586       627       583       528       545       600       576       581       523       581
dram[2]:        530       571       551       514       501       799       579       576       609       557       546       524       521       559       541       528
dram[3]:        535       523       587       575       513       563       561       609       620       540       527       511       552       579       518       512
dram[4]:        594       542       537       621       577       524       597       589       542       539       532       529       580       538       569       564

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488835 n_nop=2698836 n_act=125836 n_pre=125820 n_req=302461 n_rd=446582 n_write=91761 bw_util=0.3086
n_activity=2506993 dram_eff=0.4295
bk0: 26836a 3125041i bk1: 26942a 3126681i bk2: 26868a 3129580i bk3: 27078a 3134854i bk4: 28846a 3146235i bk5: 28548a 3137215i bk6: 28462a 3137632i bk7: 28598a 3131264i bk8: 28640a 3122263i bk9: 28240a 3111179i bk10: 28072a 3111797i bk11: 28480a 3084016i bk12: 28456a 3057021i bk13: 28288a 2992756i bk14: 27406a 2796874i bk15: 26822a 1981996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.54268
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488835 n_nop=2698678 n_act=125802 n_pre=125786 n_req=302604 n_rd=446742 n_write=91827 bw_util=0.3087
n_activity=2517529 dram_eff=0.4279
bk0: 26864a 3125079i bk1: 27024a 3130537i bk2: 26914a 3130772i bk3: 27116a 3134369i bk4: 28842a 3146933i bk5: 28574a 3135722i bk6: 28490a 3136817i bk7: 28604a 3130141i bk8: 28632a 3123035i bk9: 28240a 3109810i bk10: 28032a 3110405i bk11: 28406a 3086461i bk12: 28404a 3059110i bk13: 28298a 2997199i bk14: 27408a 2798289i bk15: 26894a 1983044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.51948
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488835 n_nop=2702759 n_act=123885 n_pre=123869 n_req=302478 n_rd=446600 n_write=91722 bw_util=0.3086
n_activity=2499402 dram_eff=0.4308
bk0: 26864a 3127167i bk1: 27008a 3128817i bk2: 26906a 3130018i bk3: 27154a 3132407i bk4: 28824a 3146453i bk5: 28570a 3140615i bk6: 28462a 3140839i bk7: 28574a 3130777i bk8: 28554a 3126037i bk9: 28198a 3111568i bk10: 28028a 3109478i bk11: 28408a 3083448i bk12: 28392a 3057276i bk13: 28346a 2994473i bk14: 27406a 2801507i bk15: 26906a 2004950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.52318
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488835 n_nop=2702989 n_act=123775 n_pre=123759 n_req=302426 n_rd=446534 n_write=91778 bw_util=0.3086
n_activity=2493119 dram_eff=0.4318
bk0: 26888a 3129915i bk1: 27024a 3129093i bk2: 26874a 3131693i bk3: 27094a 3134815i bk4: 28770a 3144448i bk5: 28518a 3138286i bk6: 28388a 3138909i bk7: 28548a 3132577i bk8: 28606a 3125432i bk9: 28200a 3112921i bk10: 28060a 3110240i bk11: 28424a 3087327i bk12: 28430a 3058653i bk13: 28364a 2997343i bk14: 27454a 2803255i bk15: 26892a 2001772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.55732
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488835 n_nop=2703115 n_act=123654 n_pre=123638 n_req=302577 n_rd=446604 n_write=91824 bw_util=0.3087
n_activity=2506710 dram_eff=0.4296
bk0: 26838a 3129182i bk1: 26936a 3133570i bk2: 26858a 3131138i bk3: 27154a 3137233i bk4: 28832a 3148480i bk5: 28528a 3140081i bk6: 28446a 3143055i bk7: 28604a 3133195i bk8: 28592a 3128728i bk9: 28208a 3115620i bk10: 28090a 3112468i bk11: 28454a 3087462i bk12: 28484a 3056967i bk13: 28386a 2998391i bk14: 27370a 2801590i bk15: 26824a 2000906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.54096
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 375107, Miss = 223291 (0.595), PendingHit = 43670 (0.116)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 375143, Miss = 223371 (0.595), PendingHit = 43690 (0.116)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 374984, Miss = 223300 (0.595), PendingHit = 43696 (0.117)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 375461, Miss = 223267 (0.595), PendingHit = 43617 (0.116)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 375259, Miss = 223302 (0.595), PendingHit = 43796 (0.117)
L2 Cache Total Miss Rate = 0.595

icnt_total_pkts_mem_to_simt=7619166
icnt_total_pkts_simt_to_mem=2395778

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 75.4037
% Accepted packets = 0 at node 0 (avg = 0.116648)
lat(15) = 75.4037;
thru(15,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.536421 0.536506 0.536449 0.536676 0.536846 0 0 0 0 ];
% latency change    = 0.791356
% throughput change = 0.351802
Traffic 1 Stat
%=================================
% Average latency = 8.17647
% Accepted packets = 0 at node 14 (avg = 0.0967829)
lat(16) = 8.17647;
thru(16,:) = [ 0.207882 0.156638 0.207882 0.109475 0.160719 0.208024 0.156638 0.156638 0.160719 0.156638 0.109475 0.160719 0.113556 0.161003 0 0 0 0 0 0 0 0 0 ];
% latency change    = 8.22204
% throughput change = 0.205251
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 72.0764 (8 samples)
Traffic[0]class0Overall average accepted rate = 0.0721732 (8 samples)
Traffic[0]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 727 940 387 365 354 421 193 261 234 257 194 216 190 273 355 1222 1262 822 825 769 795 865 827 890 871 865 864 875 891 857 910 954 871 916 920 938 969 933 939 953 893 981 931 924 845 877 918 857 908 847 862 804 823 820 777 842 817 784 823 765 801 713 758 732 715 692 721 670 682 629 609 609 616 602 605 534 554 576 515 524 517 485 539 434 439 443 427 423 415 373 374 383 329 354 356 335 324 298 295 302 289 250 218 233 261 235 243 232 227 204 199 209 195 174 190 177 169 165 134 162 150 145 157 142 138 154 147 137 139 141 126 113 152 117 135 121 128 110 103 114 96 107 106 115 121 100 105 123 100 117 105 93 109 80 101 117 111 106 73 86 92 85 80 86 87 100 92 109 79 75 89 77 83 103 85 74 98 111 74 83 87 91 89 96 83 90 77 84 108 86 91 79 82 67 77 81 77 74 81 91 75 93 85 91 72 66 72 65 58 58 87 69 61 85 69 61 66 65 67 58 67 50 64 57 39 54 47 58 63 58 58 59 64 37 60 63 42 55 41 44 50 40 58 48 41 40 45 60 27 41 52 51 36 29 42 47 27 39 33 33 42 38 29 33 44 34 33 31 35 29 33 38 37 36 29 28 34 29 22 24 28 26 25 20 28 17 24 21 24 18 27 18 23 16 18 11 18 11 16 9 9 17 13 9 14 15 9 10 16 13 13 12 7 11 11 9 15 13 8 15 12 6 24 10 11 18 8 16 9 15 17 11 15 14 9 14 14 17 10 10 10 9 5 14 7 11 7 13 14 9 20 11 7 5 9 11 3 6 11 7 8 3 8 7 4 11 13 7 5 1 7 12 13 7 5 5 11 7 4 7 6 5 8 2 6 5 3 3 2 2 2 3 7 6 4 3 6 2 3 4 2 1 5 3 2 3 1 8 3 2 3 3 3 4 6 4 3 3 0 2 2 3 2 1 2 2 1 1 2 0 2 0 2 2 1 0 1 1 1 0 1 2 1 0 1 0 0 0 0 0 0 0 1 1 1 0 2 1 1 0 1 1 0 1 3 0 0 1 2 1 4 0 0 0 0 4 0 1 3 3 1 1 3 1 1 1 1 0 1 1 0 1 1 1 0 2 1 0 0 0 1 2 1 4 2 0 2 3 0 0 1 1 1 0 1 1 1 1 1 0 0 0 1 5 3 1 0 2 1 0 0 1 0 0 0 0 2 1 1 0 1 0 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 1 1 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1875954 samples)
traffic_manager/hop_stats_freq = [ 0 1875954 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 12.1623 (8 samples)
Traffic[1]class0Overall average accepted rate = 0.104269 (8 samples)
Traffic[1]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 21719 3211 2228 2815 9289 3738 3040 3608 5899 3482 2624 2236 1853 2017 1702 3575 1751 1284 1151 1110 1108 767 495 448 452 440 278 208 171 133 214 121 75 70 71 75 63 36 45 30 31 20 9 27 9 16 12 17 16 6 3 1 5 6 5 1 1 2 1 1 1 1 2 2 0 0 3 0 1 1 2 1 2 0 0 2 0 2 0 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1875954 samples)
traffic_manager/hop_stats_freq = [ 0 1875954 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 18 sec (1098 sec)
gpgpu_simulation_rate = 337625 (inst/sec)
gpgpu_simulation_rate = 1059 (cycle/sec)

