class packet;
  rand  bit [3:0] addr;
  
  constraint addr_range { addr inside {5,10,15}; }
endclass

module static_constr;
  initial begin
    packet pkt;
    pkt = new();
    
    
    $display("Before Constraint disable");
    repeat(2) begin //{
      pkt.randomize();
      $display("\taddr = %0d",pkt.addr);
    end //}
    
    //disabling constraint
    pkt.addr_range.constraint_mode(0);
    
    $display("After Constraint disable");
    repeat(2) begin //{
      pkt.randomize();
      $display("\taddr = %0d",pkt.addr);
    end //}
  end
endmodule
Simulator Output

Before Constraint disable
addr = 15
addr = 5
After Constraint disable
addr = 9
addr = 14
Click to execute on    

calling constraint_mode method
In the below example,
Constrain_mode is called as method to see to the enable/disable status of constraint.

Ezoic
class packet;
  rand  bit [3:0] addr;
  
  constraint addr_range { addr inside {5,10,15}; }
endclass

module static_constr;
  initial begin
    packet pkt;
    pkt = new();
    
    
    $display("Before Constraint disable");
    $display("Value of constraint mode = %0d",pkt.addr_range.constraint_mode());    
    pkt.randomize();
    $display("\taddr = %0d",pkt.addr);
    
    //disabling constraint
    pkt.addr_range.constraint_mode(0);
    
    $display("After Constraint disable");
    $display("Value of constraint mode = %0d",pkt.addr_range.constraint_mode());    
    pkt.randomize();
    $display("\taddr = %0d",pkt.addr);
    
  end
endmodule
Simulator Output

Before Constraint disable
Value of constraint mode = 1
addr = 15
After Constraint disable
Value of constraint mode = 0
addr = 1
Click to execute on    

❮ PreviousNext ❯

Ezoic
SystemVerilog
UVM
SystemC
Interview Questions
Quiz
Verification Guide Proudly powered by WordPress
