0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/lakshmideepmaddineni/Desktop/uart_lite_tb.v,1739535046,verilog,,,,uart_lite_tb,,,,,,,,
N:/VLSI_Design_Lab/UART/UART.sim/sim_1/synth/timing/xsim/uart_lite_tb_time_synth.v,1739698176,verilog,,C:/Users/lakshmideepmaddineni/Desktop/uart_lite_tb.v,,baud_rate_gen;glbl;uart_lite,,,,,,,,
