NQCFET technology
technology booster
technology valorisation
large European technology development laboratories
GR-GATE project
reduced gate lengths
steep subthreshold characteristics
large volume production
order
TRL
high performance operation characteristics of transistors
lower gate dielectric thickness
mature steep slope switches
steep slope switch technologies
prototype transistor arrays
novel negative quantum capacitance field effect transistor
low power supply voltages
high potential
art Si device architectures
Scalable graphene-gated transistors
acceptable device yield
advanced development steps
mainstream Si devices
compliance
FDSOI
larger area wafers
rival
functioning
scaling trends
key chip manufacturers
IP protection
licence agreement
prospect
smooth entry
TFET
non-disruptive innovation
competitive advantages
technological requirements
state
crucial role
international patent filing
Vdd
commercial value
manufacturability
viability
industrial affiliates
impact
energy efficient nanoelectronics
maturity
industry
addition