\t (00:00:00) allegro 16.6-2015 S115 (v16-6-112JF) Windows 32
\t (00:00:00)     Journal start - Mon Aug 02 18:21:29 2021
\t (00:00:00)         Host=DESKTOP-9H2V1I1 User=MikeJ Pid=14216 CPUs=8
\t (00:00:00) CmdLine= D:\Cadence\Cadence_SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:00) 
\t (00:00:03) Opening existing design...
\d (00:00:03) Design opened: D:/Cadence/lib/allegro/psm_draSymbols/MB102.dra
\i (00:00:04) trapsize 312
\i (00:00:04) trapsize 307
\i (00:00:04) trapsize 313
\i (00:00:05) trapsize 378
\i (00:00:05) trapsize 378
\i (00:00:05) generaledit 
\i (00:00:11) opencd F:/Project/z_x96_u69/new_1.0/PCB/S905_AND_U69.brd 
\t (00:00:12) Opening existing design...
\i (00:00:12) trapsize 2958
\i (00:00:12) trapsize 2880
\i (00:00:12) trapsize 2958
\i (00:00:13) trapsize 2841
\i (00:00:13) trapsize 2841
\t (00:00:14)     Journal end - Mon Aug 02 18:21:42 2021
