Synthesizing design: usb_rx.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {control_fsm.sv timer.sv flex_counter.sv flex_stp_sr.sv sr_8bit.sv decoder.sv crc_checker_5bit.sv crc_checker_16bit.sv  usb_rx.sv}
Running PRESTO HDLC
Compiling source file ./source/control_fsm.sv
Compiling source file ./source/timer.sv
Compiling source file ./source/flex_counter.sv
Compiling source file ./source/flex_stp_sr.sv
Compiling source file ./source/sr_8bit.sv
Compiling source file ./source/decoder.sv
Compiling source file ./source/crc_checker_5bit.sv
Compiling source file ./source/crc_checker_16bit.sv
Compiling source file ./source/usb_rx.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate usb_rx -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'usb_rx'.
Information: Building the design 'decoder'. (HDL-193)

Statistics for case statements in always block at line 34 in file
	'./source/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            40            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder line 20 in file
		'./source/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      start_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    d_decoded_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'crc_checker_5bit'. (HDL-193)

Inferred memory devices in process
	in routine crc_checker_5bit line 16 in file
		'./source/crc_checker_5bit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'crc_checker_16bit'. (HDL-193)

Inferred memory devices in process
	in routine crc_checker_16bit line 17 in file
		'./source/crc_checker_16bit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'timer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sr_8bit'. (HDL-193)

Inferred memory devices in process
	in routine sr_8bit line 30 in file
		'./source/sr_8bit.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| sync_byte_detected_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Information: Building the design 'control_fsm'. (HDL-193)

Statistics for case statements in always block at line 49 in file
	'./source/control_fsm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            60            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine control_fsm line 35 in file
		'./source/control_fsm.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  temp_holding_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rx_packet_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   packet_data_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'timer' with
	the parameters "NUM_CNT_BITS=4". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS4 line 24 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     r_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_stp_sr' instantiated from design 'sr_8bit' with
	the parameters "NUM_BITS=8,SHIFT_MSB=1'h0". (HDL-193)

Inferred memory devices in process
	in routine flex_stp_sr_8_0 line 20 in file
		'./source/flex_stp_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       par_reg       | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "clk" -name "clk" -period 10
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 39 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'control_fsm'
  Processing 'flex_stp_sr_8_0'
  Processing 'sr_8bit'
  Processing 'flex_counter_NUM_CNT_BITS4'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4'. (DDB-72)
  Processing 'timer'
  Processing 'crc_checker_16bit'
  Processing 'crc_checker_5bit'
  Processing 'decoder'
  Processing 'usb_rx'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'flex_counter_NUM_CNT_BITS4_DW01_dec_0'
  Processing 'DW01_inc_width4'
  Mapping 'flex_counter_NUM_CNT_BITS4_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  212166.0      0.00       0.0       0.0                          
    0:00:00  212166.0      0.00       0.0       0.0                          
    0:00:00  212166.0      0.00       0.0       0.0                          
    0:00:00  212166.0      0.00       0.0       0.0                          
    0:00:00  212166.0      0.00       0.0       0.0                          
    0:00:00  207342.0      0.00       0.0       0.0                          
    0:00:00  207342.0      0.00       0.0       0.0                          
    0:00:00  207342.0      0.00       0.0       0.0                          
    0:00:00  207342.0      0.00       0.0       0.0                          
    0:00:00  207342.0      0.00       0.0       0.0                          
    0:00:00  207342.0      0.00       0.0       0.0                          
    0:00:00  207342.0      0.00       0.0       0.0                          
    0:00:00  207342.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  207342.0      0.00       0.0       0.0                          
    0:00:00  207342.0      0.00       0.0       0.0                          
    0:00:00  207342.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  207342.0      0.00       0.0       0.0                          
    0:00:00  207342.0      0.00       0.0       0.0                          
    0:00:00  205830.0      0.00       0.0       0.0                          
    0:00:00  205398.0      0.00       0.0       0.0                          
    0:00:00  205110.0      0.00       0.0       0.0                          
    0:00:00  205110.0      0.00       0.0       0.0                          
    0:00:00  205110.0      0.00       0.0       0.0                          
    0:00:00  205110.0      0.00       0.0       0.0                          
    0:00:00  205110.0      0.00       0.0       0.0                          
    0:00:00  205110.0      0.00       0.0       0.0                          
    0:00:00  205110.0      0.00       0.0       0.0                          
    0:00:00  205110.0      0.00       0.0       0.0                          
    0:00:00  205110.0      0.00       0.0       0.0                          
    0:00:00  205110.0      0.00       0.0       0.0                          
    0:00:00  205110.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/usb_rx.rep
report_area >> reports/usb_rx.rep
report_power -hier >> reports/usb_rx.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/usb_rx.v"
Writing verilog file '/home/ecegrid/a/mg74/USB-AHB-Module/chris/cdl/mapped/usb_rx.v'.
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Wed Apr 24 11:54:13 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      8
    Unconnected ports (LINT-28)                                     8

Cells                                                              14
    Connected to power or ground (LINT-32)                         13
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'timer', port 'bit_period[7]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'bit_period[6]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'bit_period[5]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'bit_period[4]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'bit_period[3]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'bit_period[2]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'bit_period[1]' is not connected to any nets. (LINT-28)
Warning: In design 'timer', port 'bit_period[0]' is not connected to any nets. (LINT-28)
Warning: In design 'usb_rx', a pin on submodule 'TIME' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_period[7]' is connected to logic 0. 
Warning: In design 'usb_rx', a pin on submodule 'TIME' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_period[6]' is connected to logic 0. 
Warning: In design 'usb_rx', a pin on submodule 'TIME' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_period[5]' is connected to logic 0. 
Warning: In design 'usb_rx', a pin on submodule 'TIME' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_period[4]' is connected to logic 0. 
Warning: In design 'usb_rx', a pin on submodule 'TIME' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_period[3]' is connected to logic 0. 
Warning: In design 'usb_rx', a pin on submodule 'TIME' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_period[2]' is connected to logic 0. 
Warning: In design 'usb_rx', a pin on submodule 'TIME' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_period[1]' is connected to logic 0. 
Warning: In design 'usb_rx', a pin on submodule 'TIME' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'bit_period[0]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'BYTE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'BYTE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'timer', a pin on submodule 'BYTE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'BYTE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'BYTE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'timer', the same net is connected to more than one pin on submodule 'BYTE'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]'', 'rollover_val[0]'.
quit

Thank you...
Done


