{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634483812025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634483812025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 20:46:50 2021 " "Processing started: Sun Oct 17 20:46:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634483812025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483812025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_test -c adc_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_test -c adc_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483812025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634483812475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634483812475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_test.vhd 3 1 " "Found 3 design units, including 1 entities, in source file adc_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_test_package " "Found design unit 1: adc_test_package" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820575 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adc_test-intr " "Found design unit 2: adc_test-intr" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820575 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_test " "Found entity 1: adc_test" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483820575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_pll-rtl " "Found design unit 1: test_pll-rtl" {  } { { "test_pll.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/test_pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820575 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_pll " "Found entity 1: test_pll" {  } { { "test_pll.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/test_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483820575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pll/test_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file test_pll/test_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_pll_0002 " "Found entity 1: test_pll_0002" {  } { { "test_pll/test_pll_0002.v" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/test_pll/test_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483820575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_test-SYN " "Found design unit 1: fifo_test-SYN" {  } { { "fifo_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_test.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820575 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_test " "Found entity 1: fifo_test" {  } { { "fifo_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_test.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483820575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_large.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_large.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_large-SYN " "Found design unit 1: fifo_large-SYN" {  } { { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820583 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_large " "Found entity 1: fifo_large" {  } { { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483820583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_proc-rtl " "Found design unit 1: clock_proc-rtl" {  } { { "clock_proc.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820583 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_proc " "Found entity 1: clock_proc" {  } { { "clock_proc.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483820583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_proc/clock_proc_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_proc/clock_proc_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_proc_0002 " "Found entity 1: clock_proc_0002" {  } { { "clock_proc/clock_proc_0002.v" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483820585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "features.vhd 3 1 " "Found 3 design units, including 1 entities, in source file features.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 features_package " "Found design unit 1: features_package" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820585 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 features-feat " "Found design unit 2: features-feat" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820585 ""} { "Info" "ISGN_ENTITY_NAME" "1 features " "Found entity 1: features" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483820585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_small.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_small.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_small-SYN " "Found design unit 1: fifo_small-SYN" {  } { { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820585 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_small " "Found entity 1: fifo_small" {  } { { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483820585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-SYN " "Found design unit 1: multiplier-SYN" {  } { { "multiplier.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820585 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483820585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Found design unit 1: adder-SYN" {  } { { "adder.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adder.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820585 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483820585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_test " "Elaborating entity \"adc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634483820637 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_data adc_test.vhd(58) " "VHDL Signal Declaration warning at adc_test.vhd(58): used implicit default value for signal \"o_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634483820637 "|adc_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked adc_test.vhd(77) " "Verilog HDL or VHDL warning at adc_test.vhd(77): object \"locked\" assigned a value but never read" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634483820637 "|adc_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdempty adc_test.vhd(106) " "VHDL Process Statement warning at adc_test.vhd(106): signal \"rdempty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634483820637 "|adc_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrfull adc_test.vhd(110) " "VHDL Process Statement warning at adc_test.vhd(110): signal \"wrfull\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634483820637 "|adc_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag adc_test.vhd(102) " "VHDL Process Statement warning at adc_test.vhd(102): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634483820637 "|adc_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag adc_test.vhd(102) " "Inferred latch for \"flag\" at adc_test.vhd(102)" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483820637 "|adc_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_proc clock_proc:clock_1 " "Elaborating entity \"clock_proc\" for hierarchy \"clock_proc:clock_1\"" {  } { { "adc_test.vhd" "clock_1" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483820637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_proc_0002 clock_proc:clock_1\|clock_proc_0002:clock_proc_inst " "Elaborating entity \"clock_proc_0002\" for hierarchy \"clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\"" {  } { { "clock_proc.vhd" "clock_proc_inst" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483820637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_proc/clock_proc_0002.v" "altera_pll_i" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483820657 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1634483820665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_proc/clock_proc_0002.v" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483820665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820665 ""}  } { { "clock_proc/clock_proc_0002.v" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634483820665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_large fifo_large:fifo_1 " "Elaborating entity \"fifo_large\" for hierarchy \"fifo_large:fifo_1\"" {  } { { "adc_test.vhd" "fifo_1" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483820668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_large:fifo_1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\"" {  } { { "fifo_large.vhd" "dcfifo_component" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483820932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_large:fifo_1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_large:fifo_1\|dcfifo:dcfifo_component\"" {  } { { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483820932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_large:fifo_1\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_large:fifo_1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483820932 ""}  } { { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634483820932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nnl1 " "Found entity 1: dcfifo_nnl1" {  } { { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483820971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483820971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nnl1 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated " "Elaborating entity \"dcfifo_nnl1\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483820971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qh6 " "Found entity 1: a_graycounter_qh6" {  } { { "db/a_graycounter_qh6.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_qh6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qh6 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_qh6:rdptr_g1p " "Elaborating entity \"a_graycounter_qh6\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_qh6:rdptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g1p" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mvb " "Found entity 1: a_graycounter_mvb" {  } { { "db/a_graycounter_mvb.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_mvb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mvb fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_mvb:wrptr_g1p " "Elaborating entity \"a_graycounter_mvb\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_mvb:wrptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "wrptr_g1p" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eia1 " "Found entity 1: altsyncram_eia1" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eia1 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram " "Elaborating entity \"altsyncram_eia1\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\"" {  } { { "db/dcfifo_nnl1.tdf" "fifo_ram" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s07.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s07.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s07 " "Found entity 1: decode_s07" {  } { { "db/decode_s07.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/decode_s07.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s07 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|decode_s07:decode12 " "Elaborating entity \"decode_s07\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|decode_s07:decode12\"" {  } { { "db/altsyncram_eia1.tdf" "decode12" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cr7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cr7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cr7 " "Found entity 1: mux_cr7" {  } { { "db/mux_cr7.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/mux_cr7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_cr7 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|mux_cr7:mux13 " "Elaborating entity \"mux_cr7\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|mux_cr7:mux13\"" {  } { { "db/altsyncram_eia1.tdf" "mux13" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ual.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ual " "Found entity 1: alt_synch_pipe_ual" {  } { { "db/alt_synch_pipe_ual.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_ual.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ual fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_ual:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ual\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_dgwp" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_f09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\|dffpipe_f09:dffpipe14 " "Elaborating entity \"dffpipe_f09\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\|dffpipe_f09:dffpipe14\"" {  } { { "db/alt_synch_pipe_ual.tdf" "dffpipe14" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_ual.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_val.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_val.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_val " "Found entity 1: alt_synch_pipe_val" {  } { { "db/alt_synch_pipe_val.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_val.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_val fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_val:ws_dgrp " "Elaborating entity \"alt_synch_pipe_val\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_val:ws_dgrp\"" {  } { { "db/dcfifo_nnl1.tdf" "ws_dgrp" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_g09 " "Found entity 1: dffpipe_g09" {  } { { "db/dffpipe_g09.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_g09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_g09 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_val:ws_dgrp\|dffpipe_g09:dffpipe17 " "Elaborating entity \"dffpipe_g09\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_val:ws_dgrp\|dffpipe_g09:dffpipe17\"" {  } { { "db/alt_synch_pipe_val.tdf" "dffpipe17" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_val.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e06 " "Found entity 1: cmpr_e06" {  } { { "db/cmpr_e06.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/cmpr_e06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e06 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_e06:rdempty_eq_comp " "Elaborating entity \"cmpr_e06\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_e06:rdempty_eq_comp\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "features features:feat_block " "Elaborating entity \"features\" for hierarchy \"features:feat_block\"" {  } { { "adc_test.vhd" "feat_block" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821250 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_data features.vhd(58) " "VHDL Signal Declaration warning at features.vhd(58): used implicit default value for signal \"o_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634483821250 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout features.vhd(84) " "Verilog HDL or VHDL warning at features.vhd(84): object \"cout\" assigned a value but never read" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634483821250 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdreq features.vhd(111) " "VHDL Process Statement warning at features.vhd(111): signal \"rdreq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634483821250 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdempty features.vhd(114) " "VHDL Process Statement warning at features.vhd(114): signal \"rdempty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634483821250 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ready features.vhd(114) " "VHDL Process Statement warning at features.vhd(114): signal \"data_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634483821250 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrfull features.vhd(122) " "VHDL Process Statement warning at features.vhd(122): signal \"wrfull\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634483821250 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_req features.vhd(105) " "VHDL Process Statement warning at features.vhd(105): inferring latch(es) for signal or variable \"data_req\", which holds its previous value in one or more paths through the process" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634483821250 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wrreq features.vhd(105) " "VHDL Process Statement warning at features.vhd(105): inferring latch(es) for signal or variable \"wrreq\", which holds its previous value in one or more paths through the process" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634483821250 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rdreq features.vhd(105) " "VHDL Process Statement warning at features.vhd(105): inferring latch(es) for signal or variable \"rdreq\", which holds its previous value in one or more paths through the process" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634483821250 "|adc_test|features:feat_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdreq features.vhd(105) " "Inferred latch for \"rdreq\" at features.vhd(105)" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821250 "|adc_test|features:feat_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrreq features.vhd(105) " "Inferred latch for \"wrreq\" at features.vhd(105)" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821250 "|adc_test|features:feat_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_req features.vhd(105) " "Inferred latch for \"data_req\" at features.vhd(105)" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821250 "|adc_test|features:feat_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier features:feat_block\|multiplier:mult_1 " "Elaborating entity \"multiplier\" for hierarchy \"features:feat_block\|multiplier:mult_1\"" {  } { { "features.vhd" "mult_1" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component " "Elaborating entity \"altsquare\" for hierarchy \"features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component\"" {  } { { "multiplier.vhd" "altsquare_component" { Text "F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component " "Elaborated megafunction instantiation \"features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component\"" {  } { { "multiplier.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component " "Instantiated megafunction \"features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_width 8 " "Parameter \"data_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQUARE " "Parameter \"lpm_type\" = \"ALTSQUARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 1 " "Parameter \"pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment MSB " "Parameter \"result_alignment\" = \"MSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_width 16 " "Parameter \"result_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821285 ""}  } { { "multiplier.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634483821285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsquare_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsquare_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsquare_qrg " "Found entity 1: altsquare_qrg" {  } { { "db/altsquare_qrg.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsquare_qrg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare_qrg features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component\|altsquare_qrg:auto_generated " "Elaborating entity \"altsquare_qrg\" for hierarchy \"features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component\|altsquare_qrg:auto_generated\"" {  } { { "altsquare.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsquare.tdf" 52 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder features:feat_block\|adder:add_1 " "Elaborating entity \"adder\" for hierarchy \"features:feat_block\|adder:add_1\"" {  } { { "features.vhd" "add_1" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder.vhd" "LPM_ADD_SUB_component" { Text "F:/Academic/Semester 7/EDL/ADC_test/adder.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adder.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821351 ""}  } { { "adder.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adder.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634483821351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ivj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ivj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ivj " "Found entity 1: add_sub_ivj" {  } { { "db/add_sub_ivj.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/add_sub_ivj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ivj features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ivj:auto_generated " "Elaborating entity \"add_sub_ivj\" for hierarchy \"features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ivj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_small features:feat_block\|fifo_small:fifo_2 " "Elaborating entity \"fifo_small\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\"" {  } { { "features.vhd" "fifo_2" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\"" {  } { { "fifo_small.vhd" "dcfifo_component" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\"" {  } { { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component " "Instantiated megafunction \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634483821617 ""}  } { { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634483821617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_khl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_khl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_khl1 " "Found entity 1: dcfifo_khl1" {  } { { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_khl1 features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated " "Elaborating entity \"dcfifo_khl1\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_dg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_dg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_dg6 " "Found entity 1: a_graycounter_dg6" {  } { { "db/a_graycounter_dg6.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_dg6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_dg6 features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|a_graycounter_dg6:rdptr_g1p " "Elaborating entity \"a_graycounter_dg6\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|a_graycounter_dg6:rdptr_g1p\"" {  } { { "db/dcfifo_khl1.tdf" "rdptr_g1p" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9ub " "Found entity 1: a_graycounter_9ub" {  } { { "db/a_graycounter_9ub.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_9ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9ub features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|a_graycounter_9ub:wrptr_g1p " "Elaborating entity \"a_graycounter_9ub\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|a_graycounter_9ub:wrptr_g1p\"" {  } { { "db/dcfifo_khl1.tdf" "wrptr_g1p" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kfa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kfa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kfa1 " "Found entity 1: altsyncram_kfa1" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kfa1 features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram " "Elaborating entity \"altsyncram_kfa1\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\"" {  } { { "db/dcfifo_khl1.tdf" "fifo_ram" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\"" {  } { { "db/dcfifo_khl1.tdf" "rs_dgwp" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe12 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe12" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\"" {  } { { "db/dcfifo_khl1.tdf" "ws_dgrp" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe15 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe15" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/cmpr_1v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634483821850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483821850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_khl1.tdf" "rdempty_eq_comp" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483821850 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[0\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 41 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[1\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 73 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[2\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 105 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[3\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 137 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[4\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 169 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[5\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 201 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[6\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 233 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[7\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 265 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a0 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a0\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 51 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a1 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a1\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 83 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a2 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a2\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 115 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a3 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a3\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 147 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a4 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a4\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 179 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a5 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a5\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 211 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a6 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a6\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 243 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a7 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a7\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 275 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a8 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a8\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 307 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a9 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a9\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 339 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a10 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a10\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 371 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a11 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a11\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 403 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a12 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a12\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 435 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a13 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a13\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 467 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a14 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a14\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 499 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a15 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a15\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 531 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821944 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1634483821944 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1634483821944 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "clock_proc/clock_proc_0002.v" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v" 85 0 0 } } { "clock_proc.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc.vhd" 32 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483821954 "|adc_test|clock_proc:clock_1|clock_proc_0002:clock_proc_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1634483821954 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1634483821954 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[0\] GND " "Pin \"o_data\[0\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|o_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[1\] GND " "Pin \"o_data\[1\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|o_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[2\] GND " "Pin \"o_data\[2\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|o_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[3\] GND " "Pin \"o_data\[3\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|o_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[4\] GND " "Pin \"o_data\[4\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|o_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[5\] GND " "Pin \"o_data\[5\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|o_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[6\] GND " "Pin \"o_data\[6\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|o_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[7\] GND " "Pin \"o_data\[7\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|o_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[0\] GND " "Pin \"fifo_out\[0\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|fifo_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[1\] GND " "Pin \"fifo_out\[1\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|fifo_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[2\] GND " "Pin \"fifo_out\[2\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|fifo_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[3\] GND " "Pin \"fifo_out\[3\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|fifo_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[4\] GND " "Pin \"fifo_out\[4\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|fifo_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[5\] GND " "Pin \"fifo_out\[5\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|fifo_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[6\] GND " "Pin \"fifo_out\[6\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|fifo_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[7\] GND " "Pin \"fifo_out\[7\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634483822262 "|adc_test|fifo_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634483822262 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "233 " "233 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634483822262 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test_pll 16 " "Ignored 16 assignments for entity \"test_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity test_pll -sip test_pll.sip -library lib_test_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity test_pll -sip test_pll.sip -library lib_test_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1634483822270 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity test_pll -sip test_pll.sip -library lib_test_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity test_pll -sip test_pll.sip -library lib_test_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1634483822270 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity test_pll -sip test_pll.sip -library lib_test_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity test_pll -sip test_pll.sip -library lib_test_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1634483822270 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1634483822270 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test_pll_0002 317 " "Ignored 317 assignments for entity \"test_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1634483822270 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634483822441 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634483822441 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "interr " "No output dependent on input pin \"interr\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483822488 "|adc_test|interr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[0\] " "No output dependent on input pin \"i_data\[0\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483822488 "|adc_test|i_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[1\] " "No output dependent on input pin \"i_data\[1\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483822488 "|adc_test|i_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[2\] " "No output dependent on input pin \"i_data\[2\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483822488 "|adc_test|i_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[3\] " "No output dependent on input pin \"i_data\[3\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483822488 "|adc_test|i_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[4\] " "No output dependent on input pin \"i_data\[4\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483822488 "|adc_test|i_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[5\] " "No output dependent on input pin \"i_data\[5\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483822488 "|adc_test|i_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[6\] " "No output dependent on input pin \"i_data\[6\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483822488 "|adc_test|i_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[7\] " "No output dependent on input pin \"i_data\[7\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483822488 "|adc_test|i_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "refclk " "No output dependent on input pin \"refclk\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634483822488 "|adc_test|refclk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634483822488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634483822488 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634483822488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634483822488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634483822504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 17 20:47:02 2021 " "Processing ended: Sun Oct 17 20:47:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634483822504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634483822504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634483822504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634483822504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1634483824830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634483824830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 20:47:03 2021 " "Processing started: Sun Oct 17 20:47:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634483824830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634483824830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adc_test -c adc_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off adc_test -c adc_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634483824830 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1634483824915 ""}
{ "Info" "0" "" "Project  = adc_test" {  } {  } 0 0 "Project  = adc_test" 0 0 "Fitter" 0 0 1634483824915 ""}
{ "Info" "0" "" "Revision = adc_test" {  } {  } 0 0 "Revision = adc_test" 0 0 "Fitter" 0 0 1634483824915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1634483825046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634483825046 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adc_test 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"adc_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634483825046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634483825093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634483825093 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634483825474 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634483825504 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634483825595 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1634483836351 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634483836379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634483836384 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634483836384 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634483836384 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1634483836384 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1634483836384 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634483836385 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634483836385 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1634483836385 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634483836385 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rdclk " "Node \"rdclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1634483836401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rdempty " "Node \"rdempty\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdempty" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1634483836401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wrfull " "Node \"wrfull\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wrfull" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1634483836401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wrreq " "Node \"wrreq\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wrreq" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1634483836401 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1634483836401 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634483836401 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_khl1 " "Entity dcfifo_khl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1634483843230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1634483843230 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1634483843230 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1634483843230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_f09:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_f09:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1634483843230 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1634483843230 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1634483843230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1634483843230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1634483843230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1634483843230 ""}  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1634483843230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1634483843230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1634483843238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1634483843238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1634483843238 ""}  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1634483843238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1634483843238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_g09:dffpipe17\|dffe18a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_g09:dffpipe17\|dffe18a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1634483843238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1634483843238 ""}  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1634483843238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1634483843238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_f09:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_f09:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1634483843238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1634483843238 ""}  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1634483843238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1634483843238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adc_test.sdc " "Synopsys Design Constraints File file not found: 'adc_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1634483843240 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1634483843240 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1634483843240 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1634483843240 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1634483843240 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1634483843240 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1634483843240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634483843240 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1634483843314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634483843894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634483844316 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634483844457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634483844457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634483845054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "F:/Academic/Semester 7/EDL/ADC_test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1634483849107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634483849107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1634483849408 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1634483849408 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634483849408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634483849408 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1634483850540 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634483850571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634483851344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634483851344 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634483852232 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634483854675 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1634483854891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Academic/Semester 7/EDL/ADC_test/output_files/adc_test.fit.smsg " "Generated suppressed messages file F:/Academic/Semester 7/EDL/ADC_test/output_files/adc_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634483854931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6498 " "Peak virtual memory: 6498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634483855550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 17 20:47:35 2021 " "Processing ended: Sun Oct 17 20:47:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634483855550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634483855550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634483855550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634483855550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1634483858113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634483858113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 20:47:37 2021 " "Processing started: Sun Oct 17 20:47:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634483858113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1634483858113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adc_test -c adc_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off adc_test -c adc_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1634483858113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1634483858824 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1634483863888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634483864626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 17 20:47:44 2021 " "Processing ended: Sun Oct 17 20:47:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634483864626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634483864626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634483864626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1634483864626 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1634483865253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1634483866791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634483866791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 20:47:45 2021 " "Processing started: Sun Oct 17 20:47:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634483866791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1634483866791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta adc_test -c adc_test " "Command: quartus_sta adc_test -c adc_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1634483866791 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1634483866892 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test_pll 16 " "Ignored 16 assignments for entity \"test_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity test_pll -sip test_pll.sip -library lib_test_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity test_pll -sip test_pll.sip -library lib_test_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1634483867348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity test_pll -sip test_pll.sip -library lib_test_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity test_pll -sip test_pll.sip -library lib_test_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1634483867348 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity test_pll -sip test_pll.sip -library lib_test_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity test_pll -sip test_pll.sip -library lib_test_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1634483867348 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1634483867348 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test_pll_0002 317 " "Ignored 317 assignments for entity \"test_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1634483867348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1634483867469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1634483867469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634483867510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634483867510 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_khl1 " "Entity dcfifo_khl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1634483868005 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1634483868005 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1634483868005 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1634483868005 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_f09:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_f09:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1634483868005 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1634483868005 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1634483868005 ""}  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1634483868005 ""}  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_g09:dffpipe17\|dffe18a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_g09:dffpipe17\|dffe18a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1634483868005 ""}  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_f09:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_f09:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1634483868005 ""}  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adc_test.sdc " "Synopsys Design Constraints File file not found: 'adc_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1634483868005 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1634483868005 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1634483868016 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1634483868016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483868016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483868026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483868026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483868034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483868034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483868034 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1634483868034 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1634483868059 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1634483869024 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1634483869095 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1634483869095 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1634483869095 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1634483869095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483869095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483869105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483869105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483869105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483869113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483869113 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1634483869115 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1634483869329 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1634483870447 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1634483870478 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1634483870478 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1634483870478 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1634483870478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483870478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483870486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483870486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483870486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483870486 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1634483870486 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1634483870619 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1634483870619 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1634483870619 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1634483870619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483870621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483870621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483870629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483870629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634483870629 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634483871858 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634483871858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5126 " "Peak virtual memory: 5126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634483871889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 17 20:47:51 2021 " "Processing ended: Sun Oct 17 20:47:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634483871889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634483871889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634483871889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1634483871889 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 128 s " "Quartus Prime Full Compilation was successful. 0 errors, 128 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1634483872623 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634483883828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634483883830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 20:48:02 2021 " "Processing started: Sun Oct 17 20:48:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634483883830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1634483883830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp adc_test -c adc_test --netlist_type=sgate " "Command: quartus_npp adc_test -c adc_test --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1634483883830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1634483884016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634483884053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 17 20:48:04 2021 " "Processing ended: Sun Oct 17 20:48:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634483884053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634483884053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634483884053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1634483884053 ""}
