/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [8:0] _04_;
  wire [6:0] _05_;
  reg [6:0] _06_;
  wire [6:0] _07_;
  wire [21:0] _08_;
  reg [4:0] _09_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [14:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [15:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [15:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [12:0] celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[91] ? in_data[56] : in_data[65];
  assign celloutsig_0_31z = celloutsig_0_12z ? _00_ : celloutsig_0_12z;
  assign celloutsig_0_6z = celloutsig_0_33z ? celloutsig_0_33z : celloutsig_0_3z;
  assign celloutsig_1_5z = celloutsig_1_4z ? celloutsig_1_3z[7] : celloutsig_1_2z;
  assign celloutsig_1_9z = celloutsig_1_2z ? celloutsig_1_8z : celloutsig_1_6z;
  assign celloutsig_0_26z = celloutsig_0_20z ? in_data[88] : celloutsig_0_25z;
  assign celloutsig_0_47z = ~(celloutsig_0_9z | celloutsig_0_24z[2]);
  assign celloutsig_1_14z = ~(celloutsig_1_0z | celloutsig_1_10z[0]);
  assign celloutsig_0_12z = ~(celloutsig_0_8z | celloutsig_0_11z);
  assign celloutsig_0_16z = ~(celloutsig_0_9z | celloutsig_0_15z);
  assign celloutsig_0_25z = ~(celloutsig_0_15z | celloutsig_0_7z);
  assign celloutsig_0_64z = ~celloutsig_0_12z;
  assign celloutsig_0_11z = ~celloutsig_0_0z;
  assign celloutsig_1_13z = celloutsig_1_5z | ~(celloutsig_1_7z);
  assign celloutsig_1_17z = celloutsig_1_2z | ~(celloutsig_1_1z[8]);
  assign celloutsig_0_42z = ~(celloutsig_0_12z ^ celloutsig_0_3z);
  assign celloutsig_1_15z = ~(celloutsig_1_8z ^ celloutsig_1_2z);
  assign celloutsig_0_20z = ~(in_data[87] ^ celloutsig_0_0z);
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 7'h00;
    else _06_ <= { _05_[6:5], celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_29z };
  reg [6:0] _29_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _29_ <= 7'h00;
    else _29_ <= { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_6z };
  assign { _02_, _07_[5:1], _01_ } = _29_;
  reg [21:0] _30_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _30_ <= 22'h000000;
    else _30_ <= { in_data[68:48], celloutsig_0_16z };
  assign { _08_[21:20], _03_, _08_[18:5], _05_[6:5], _08_[2:0] } = _30_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 5'h00;
    else _09_ <= { celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_20z };
  reg [8:0] _32_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _32_ <= 9'h000;
    else _32_ <= { celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_26z };
  assign { _00_, _04_[7:0] } = _32_;
  assign celloutsig_0_34z = { _02_, _07_[5:4], celloutsig_0_25z } == { celloutsig_0_24z[3:1], celloutsig_0_16z };
  assign celloutsig_0_3z = { in_data[26:12], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } == in_data[61:43];
  assign celloutsig_0_63z = { _04_[5:1], celloutsig_0_33z } == { celloutsig_0_53z[4:1], celloutsig_0_56z, celloutsig_0_56z };
  assign celloutsig_1_8z = { celloutsig_1_1z[3:2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z } == { in_data[117:104], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[26:25], celloutsig_0_0z } == { celloutsig_0_33z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_46z = { celloutsig_0_35z[3:0], celloutsig_0_32z } === _08_[10:6];
  assign celloutsig_0_50z = { _08_[18:16], celloutsig_0_0z, celloutsig_0_47z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_33z, celloutsig_0_26z, _00_, _04_[7:0], celloutsig_0_31z, celloutsig_0_21z } === { celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_40z, celloutsig_0_27z, celloutsig_0_46z, celloutsig_0_46z, celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_17z };
  assign celloutsig_1_16z = celloutsig_1_3z[6:4] === { celloutsig_1_10z[11:10], celloutsig_1_8z };
  assign celloutsig_0_1z = in_data[25:23] === in_data[2:0];
  assign celloutsig_0_22z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_12z } === { celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_28z = { celloutsig_0_14z[7:6], celloutsig_0_8z, celloutsig_0_33z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_12z } === { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_15z };
  assign celloutsig_0_38z = { celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_34z } > celloutsig_0_27z[13:9];
  assign celloutsig_0_40z = { _02_, _07_[5:1], celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_36z, celloutsig_0_17z } > { celloutsig_0_27z[8], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_1_4z = { celloutsig_1_1z[1], celloutsig_1_0z, celloutsig_1_2z } > in_data[137:135];
  assign celloutsig_1_18z = { celloutsig_1_10z[10:4], celloutsig_1_14z, celloutsig_1_15z } > { celloutsig_1_11z[12:6], celloutsig_1_16z, celloutsig_1_7z };
  assign celloutsig_0_7z = ! { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_33z, celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_3z[6] & ~(celloutsig_1_2z);
  assign celloutsig_0_17z = celloutsig_0_16z & ~(in_data[24]);
  assign celloutsig_0_18z = in_data[84] & ~(celloutsig_0_1z);
  assign celloutsig_0_21z = { in_data[30:29], celloutsig_0_12z, celloutsig_0_17z } % { 1'h1, celloutsig_0_13z[5:4], in_data[0] };
  assign celloutsig_0_32z = { _00_, _04_[7:6], celloutsig_0_8z } !== { celloutsig_0_14z[4], celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_7z };
  assign celloutsig_0_41z = _06_[5:2] !== { _08_[11:10], celloutsig_0_26z, celloutsig_0_1z };
  assign celloutsig_0_44z = { celloutsig_0_27z[10:0], celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_18z } !== { celloutsig_0_27z[14:2], celloutsig_0_0z };
  assign celloutsig_0_54z = { celloutsig_0_35z[3:1], celloutsig_0_33z, _08_[21:20], _03_, _08_[18:5], _05_[6:5], _08_[2:0], celloutsig_0_42z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_40z, celloutsig_0_47z } !== { celloutsig_0_13z[7:6], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_50z, celloutsig_0_50z, celloutsig_0_46z, celloutsig_0_28z, celloutsig_0_51z, celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_38z, celloutsig_0_41z, celloutsig_0_49z, celloutsig_0_9z, celloutsig_0_44z, celloutsig_0_50z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_9z };
  assign celloutsig_0_56z = { _08_[21:20], celloutsig_0_38z, celloutsig_0_54z } !== { celloutsig_0_26z, celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_25z };
  assign celloutsig_1_0z = in_data[109:107] !== in_data[147:145];
  assign celloutsig_0_15z = { celloutsig_0_13z[6], celloutsig_0_13z } !== { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_1_7z = celloutsig_1_1z[1] & celloutsig_1_6z;
  assign celloutsig_0_49z = ^ { _04_[2:1], celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_41z };
  assign celloutsig_0_51z = ^ { celloutsig_0_15z, celloutsig_0_44z, _09_, celloutsig_0_44z };
  assign celloutsig_0_9z = ^ { celloutsig_0_5z[1:0], celloutsig_0_8z };
  assign celloutsig_0_29z = ^ { celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_25z };
  assign celloutsig_1_3z = in_data[147:137] << { in_data[155:147], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_1z[0], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z } << { celloutsig_1_3z[5:1], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } >> { celloutsig_0_33z, celloutsig_0_33z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[118:110] >> { in_data[134:128], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { in_data[16:12], celloutsig_0_6z, celloutsig_0_5z } >> { in_data[79:76], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_13z[8:7], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_8z } >> { celloutsig_0_33z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_27z = { _08_[10:5], _05_[6], celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_22z } >>> { celloutsig_0_33z, celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_3z };
  assign celloutsig_0_35z = { celloutsig_0_13z[6], celloutsig_0_27z } ^ { _09_[3:1], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_12z, _02_, _07_[5:1], _01_ };
  assign celloutsig_0_53z = { celloutsig_0_35z[15:4], celloutsig_0_36z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_20z } ^ { celloutsig_0_27z, celloutsig_0_1z };
  assign celloutsig_0_33z = ~((celloutsig_0_1z & celloutsig_0_1z) | in_data[24]);
  assign celloutsig_1_19z = ~((celloutsig_1_13z & celloutsig_1_4z) | celloutsig_1_17z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_10z = 13'h0000;
    else if (!clkin_data[128]) celloutsig_1_10z = { celloutsig_1_1z[6], celloutsig_1_3z, celloutsig_1_8z };
  always_latch
    if (clkin_data[32]) celloutsig_0_24z = 5'h00;
    else if (!clkin_data[96]) celloutsig_0_24z = { celloutsig_0_21z[3], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_36z = ~((celloutsig_0_1z & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_25z));
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_1z[2]) | (celloutsig_1_1z[8] & celloutsig_1_0z));
  assign _04_[8] = _00_;
  assign _05_[4:0] = { celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_29z };
  assign { _07_[6], _07_[0] } = { _02_, _01_ };
  assign { _08_[19], _08_[4:3] } = { _03_, _05_[6:5] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
