
*** Running vivado
    with args -log AEC_enc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AEC_enc.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source AEC_enc.tcl -notrace
Command: synth_design -top AEC_enc -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43352 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 375.188 ; gain = 99.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AEC_enc' [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:3]
WARNING: [Synth 8-3848] Net crypt_text in module/entity AEC_enc does not have driver. [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:7]
INFO: [Synth 8-6155] done synthesizing module 'AEC_enc' (1#1) [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:3]
WARNING: [Synth 8-3330] design AEC_enc has an empty top module
WARNING: [Synth 8-3331] design AEC_enc has unconnected port crypt_text
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[127]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[126]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[125]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[124]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[123]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[122]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[121]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[120]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[119]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[118]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[117]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[116]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[115]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[114]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[113]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[112]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[111]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[110]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[109]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[108]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[107]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[106]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[105]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[104]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[103]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[102]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[101]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[100]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[99]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[98]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[97]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[96]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[95]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[94]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[93]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[92]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[91]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[90]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[89]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[88]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[87]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[86]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[85]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[84]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[83]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[82]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[81]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[80]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[79]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[78]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[77]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[76]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[75]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[74]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[73]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[72]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[71]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[70]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[69]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[68]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[67]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[66]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[65]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[64]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[63]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[62]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[61]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[60]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[59]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[58]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[57]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[56]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[55]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[54]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[53]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[52]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[51]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[50]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[49]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[48]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[47]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[46]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[45]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[44]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[43]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[42]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[41]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[40]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[39]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[38]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[37]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[36]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[35]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[34]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[33]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[32]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[31]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[30]
WARNING: [Synth 8-3331] design AEC_enc has unconnected port key[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 431.234 ; gain = 155.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 431.234 ; gain = 155.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 431.234 ; gain = 155.316
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 431.234 ; gain = 155.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design AEC_enc has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 518.297 ; gain = 242.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 518.297 ; gain = 242.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 526.934 ; gain = 251.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 526.934 ; gain = 251.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 526.934 ; gain = 251.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 526.934 ; gain = 251.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 526.934 ; gain = 251.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 526.934 ; gain = 251.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 526.934 ; gain = 251.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 526.934 ; gain = 251.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 263 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 526.934 ; gain = 251.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 526.934 ; gain = 251.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 632.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 632.004 ; gain = 368.062
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 632.004 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.runs/synth_1/AEC_enc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AEC_enc_utilization_synth.rpt -pb AEC_enc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 12 13:35:07 2022...
