
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-road-261.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2504520 heartbeat IPC: 3.99278 cumulative IPC: 3.99278 (Simulation time: 0 hr 0 min 17 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 5007126 heartbeat IPC: 3.99584 cumulative IPC: 3.99431 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 7508689 heartbeat IPC: 3.9975 cumulative IPC: 3.99537 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 10014122 heartbeat IPC: 3.99133 cumulative IPC: 3.99436 (Simulation time: 0 hr 1 min 8 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 10014122 (Simulation time: 0 hr 1 min 8 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 32169636 heartbeat IPC: 0.451355 cumulative IPC: 0.451355 (Simulation time: 0 hr 1 min 44 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 54297265 heartbeat IPC: 0.451924 cumulative IPC: 0.451639 (Simulation time: 0 hr 2 min 21 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 76513462 heartbeat IPC: 0.450122 cumulative IPC: 0.451132 (Simulation time: 0 hr 2 min 57 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 100959477 heartbeat IPC: 0.409065 cumulative IPC: 0.439825 (Simulation time: 0 hr 3 min 44 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 123255027 heartbeat IPC: 0.44852 cumulative IPC: 0.441537 (Simulation time: 0 hr 4 min 22 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 145302063 heartbeat IPC: 0.453576 cumulative IPC: 0.443498 (Simulation time: 0 hr 4 min 59 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 167682058 heartbeat IPC: 0.446828 cumulative IPC: 0.443971 (Simulation time: 0 hr 5 min 37 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 189777379 heartbeat IPC: 0.452585 cumulative IPC: 0.44503 (Simulation time: 0 hr 6 min 14 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 212010988 heartbeat IPC: 0.44977 cumulative IPC: 0.445551 (Simulation time: 0 hr 6 min 50 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 233999396 heartbeat IPC: 0.454785 cumulative IPC: 0.446458 (Simulation time: 0 hr 7 min 27 sec) 
Finished CPU 0 instructions: 100000004 cycles: 223985276 cumulative IPC: 0.446458 (Simulation time: 0 hr 7 min 27 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.446458 instructions: 100000004 cycles: 223985276
cpu0_DTLB TOTAL     ACCESS:   26313900  HIT:   26265709  MISS:      48191
cpu0_DTLB LOAD      ACCESS:   21667687  HIT:   21619560  MISS:      48127
cpu0_DTLB RFO       ACCESS:    4646213  HIT:    4646149  MISS:         64
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 108.109 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 50734
cpu0_ITLB TOTAL     ACCESS:   10447439  HIT:   10447439  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10447439  HIT:   10447439  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      48191  HIT:      17091  MISS:      31100
cpu0_STLB LOAD      ACCESS:      48127  HIT:      17062  MISS:      31065
cpu0_STLB RFO       ACCESS:         64  HIT:         29  MISS:         35
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 154.569 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   24056885  HIT:   22064520  MISS:    1992365
cpu0_L1D LOAD      ACCESS:   18629914  HIT:   16653147  MISS:    1976767
cpu0_L1D RFO       ACCESS:    5396039  HIT:    5384300  MISS:      11739
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      30932  HIT:      27073  MISS:       3859
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 205.685 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 2479733
cpu0_L2C TOTAL     ACCESS:    2330777  HIT:     577099  MISS:    1753678
cpu0_L2C LOAD      ACCESS:    1976757  HIT:     229894  MISS:    1746863
cpu0_L2C RFO       ACCESS:      11739  HIT:       5146  MISS:       6593
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     338422  HIT:     338422  MISS:          0
cpu0_L2C TRANSLATION ACCESS:       3859  HIT:       3637  MISS:        222
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 222.162 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    3507355  HIT:       9883  MISS:    1743795
LLC LOAD      ACCESS:    1746863  HIT:       9646  MISS:    1737217
LLC RFO       ACCESS:       6593  HIT:         89  MISS:       6504
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1753677  HIT:          0  MISS:    1753677
LLC TRANSLATION ACCESS:        222  HIT:        148  MISS:         74
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 203.303 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      14800  ROW_BUFFER_MISS:    1728992
 DBUS AVG_CONGESTED_CYCLE:    3.80971
 WQ ROW_BUFFER_HIT:      92287  ROW_BUFFER_MISS:     243533  FULL:          0

Summary: DRAM events
Added_to_RQ : 1743792
Added_to_WQ : 335868
Merged_WQ_READ : 4
 DBUS congested total cycle: 12625296
 DBUS delay total cycle: 6582260545

CPU 0 Branch Prediction Accuracy: 63.1828% MPKI: 43.7732 Average ROB Occupancy at Mispredict: 98.156
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 43.7732
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

