#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul  4 15:02:55 2022
# Process ID: 10764
# Current directory: D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20200 D:\FPGA_Development\Image-Desampling-FPGA\ModuleTestBenches\TempProject.xpr
# Log file: D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/vivado.log
# Journal file: D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.xpr
update_compile_order -fileset sources_1
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pc_tb.v w ]
add_files -fileset sim_1 D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pc_tb.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
source pc_tb.tcl
close_sim
launch_simulation
source pc_tb.tcl
close_sim
launch_simulation
source pc_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pc_tb.v]
set_property is_enabled true [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/processor.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sources_1/imports/new/testmp.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
current_wave_config {Untitled 26}
add_wave {{/pro_tb/test/Pro/PC/Din}} 
relaunch_sim
close_sim
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
current_wave_config {Untitled 28}
add_wave {{/pro_tb/test/Pro/CU/start_sig}} 
current_wave_config {Untitled 28}
add_wave {{/pro_tb/test/Pro/CU/PC_SIG}} 
current_wave_config {Untitled 28}
add_wave {{/pro_tb/test/Pro/CU/state}} 
current_wave_config {Untitled 28}
add_wave {{/pro_tb/test/Pro/CU/pc_sig}} 
current_wave_config {Untitled 28}
add_wave {{/pro_tb/test/Pro/PC/Din}} 
current_wave_config {Untitled 28}
add_wave {{/pro_tb/test/Pro/PC/Dout}} 
current_wave_config {Untitled 28}
add_wave {{/pro_tb/test/Pro/PC/clk}} 
current_wave_config {Untitled 28}
add_wave {{/pro_tb/test/Pro/CU/clk}} 
relaunch_sim
current_wave_config {Untitled 28}
add_wave {{/pro_tb/test/Pro/CU/Din}} 
relaunch_sim
current_wave_config {Untitled 28}
add_wave {{/pro_tb/test/Iram/fetch}} {{/pro_tb/test/Iram/address}} {{/pro_tb/test/Iram/Dout}} {{/pro_tb/test/Iram/ADDRESS}} 
relaunch_sim
current_wave_config {Untitled 28}
add_wave {{/pro_tb/test/Iram/memory[0]}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 28}
add_wave {{/pro_tb/test/Pro/CU/ir}} 
relaunch_sim
close_sim
launch_simulation
source pro_tb.tcl
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Pro/CU/ir}} 
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Pro/CU/start_sig}} 
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Pro/CU/pc_sig}} 
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Pro/CU/state}} 
relaunch_sim
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Iram/Dout}} 
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Iram/ADDRESS}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Pro/AC/Din}} 
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Pro/AC/Dout}} 
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Pro/MAR/Din}} 
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Pro/MAR/Dout}} 
relaunch_sim
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Pro/ALU/operation}} 
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Pro/ALU/data}} 
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Pro/ALU/A}} 
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Pro/ALU/B}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 29}
add_wave {{/pro_tb/test/Pro/CU/alu_sig}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
