{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560322094935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560322094939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 13:48:14 2019 " "Processing started: Wed Jun 12 13:48:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560322094939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322094939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleClock -c SingleClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleClock -c SingleClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322094939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560322095258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560322095258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104723 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(72) " "Verilog HDL warning at alu.v(72): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1560322104724 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(76) " "Verilog HDL warning at alu.v(76): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1560322104724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.v 1 1 " "Found 1 design units, including 1 entities, in source file branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104726 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.v(87) " "Verilog HDL warning at control_unit.v(87): extended using \"x\" or \"z\"" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1560322104727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104728 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.v(9) " "Verilog HDL warning at data_memory.v(9): extended using \"x\" or \"z\"" {  } { { "data_memory.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/data_memory.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1560322104729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104729 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "inst_mem.v(57) " "Verilog HDL warning at inst_mem.v(57): extended using \"x\" or \"z\"" {  } { { "inst_mem.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/inst_mem.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1560322104730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/inst_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5 " "Found entity 1: mux_5" {  } { { "mux_5.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/mux_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104733 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_files.v(53) " "Verilog HDL warning at register_files.v(53): extended using \"x\" or \"z\"" {  } { { "register_files.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/register_files.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1560322104734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_files.v 1 1 " "Found 1 design units, including 1 entities, in source file register_files.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_files " "Found entity 1: register_files" {  } { { "register_files.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/register_files.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYS_Master " "Found entity 1: SYS_Master" {  } { { "SYS_Master.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "D:/Study Materials/2-182/KTMT/BTL/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_handle.v 1 1 " "Found 1 design units, including 1 entities, in source file error_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_handle " "Found entity 1: error_handle" {  } { { "error_handle.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/error_handle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_hex " "Found entity 1: seven_seg_hex" {  } { { "seven_seg_hex.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/seven_seg_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_26_to_4.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_26_to_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_26_to_4 " "Found entity 1: conv_26_to_4" {  } { { "conv_26_to_4.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/conv_26_to_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_decoder " "Found entity 1: LCD_decoder" {  } { { "LCD_decoder.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/LCD_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560322104743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322104743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SYS_Master " "Elaborating entity \"SYS_Master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560322105343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 SYS_Master.v(66) " "Verilog HDL assignment warning at SYS_Master.v(66): truncated value with size 32 to match size of target (27)" {  } { { "SYS_Master.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560322105461 "|SYS_Master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd\"" {  } { { "SYS_Master.v" "lcd" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322105488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 lcd.v(52) " "Verilog HDL assignment warning at lcd.v(52): truncated value with size 32 to match size of target (24)" {  } { { "lcd.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/lcd.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560322105520 "|SYS_Master|lcd:lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd.v(72) " "Verilog HDL assignment warning at lcd.v(72): truncated value with size 32 to match size of target (6)" {  } { { "lcd.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/lcd.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560322105520 "|SYS_Master|lcd:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_decoder lcd:lcd\|LCD_decoder:H0 " "Elaborating entity \"LCD_decoder\" for hierarchy \"lcd:lcd\|LCD_decoder:H0\"" {  } { { "lcd.v" "H0" { Text "D:/Study Materials/2-182/KTMT/BTL/lcd.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322105521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_26_to_4 conv_26_to_4:converter " "Elaborating entity \"conv_26_to_4\" for hierarchy \"conv_26_to_4:converter\"" {  } { { "SYS_Master.v" "converter" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322105577 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "conv_26_to_4.v(10) " "Verilog HDL warning at conv_26_to_4.v(10): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "conv_26_to_4.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/conv_26_to_4.v" 10 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1560322105606 "|SYS_Master|conv_26_to_4:converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_hex conv_26_to_4:converter\|seven_seg_hex:hex_0 " "Elaborating entity \"seven_seg_hex\" for hierarchy \"conv_26_to_4:converter\|seven_seg_hex:hex_0\"" {  } { { "conv_26_to_4.v" "hex_0" { Text "D:/Study Materials/2-182/KTMT/BTL/conv_26_to_4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322105607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "SYS_Master.v" "pc" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322105633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:branch " "Elaborating entity \"branch\" for hierarchy \"branch:branch\"" {  } { { "SYS_Master.v" "branch" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322105666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder branch:branch\|adder:Add1 " "Elaborating entity \"adder\" for hierarchy \"branch:branch\|adder:Add1\"" {  } { { "branch.v" "Add1" { Text "D:/Study Materials/2-182/KTMT/BTL/branch.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322105705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 branch:branch\|mux_32:M1 " "Elaborating entity \"mux_32\" for hierarchy \"branch:branch\|mux_32:M1\"" {  } { { "branch.v" "M1" { Text "D:/Study Materials/2-182/KTMT/BTL/branch.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322105738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:i_mem " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:i_mem\"" {  } { { "SYS_Master.v" "i_mem" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322105791 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "inst_mem.v(10) " "Verilog HDL Case Statement warning at inst_mem.v(10): can't check case statement for completeness because the case expression has too many possible states" {  } { { "inst_mem.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/inst_mem.v" 10 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1560322105828 "|SYS_Master|inst_mem:i_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit\"" {  } { { "SYS_Master.v" "control_unit" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322105830 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "master_control control_unit.v(25) " "Verilog HDL Always Construct warning at control_unit.v(25): inferring latch(es) for variable \"master_control\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560322105885 "|SYS_Master|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "master_control\[0\] control_unit.v(25) " "Inferred latch for \"master_control\[0\]\" at control_unit.v(25)" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322105885 "|SYS_Master|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "master_control\[1\] control_unit.v(25) " "Inferred latch for \"master_control\[1\]\" at control_unit.v(25)" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322105885 "|SYS_Master|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "master_control\[2\] control_unit.v(25) " "Inferred latch for \"master_control\[2\]\" at control_unit.v(25)" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322105885 "|SYS_Master|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "master_control\[4\] control_unit.v(25) " "Inferred latch for \"master_control\[4\]\" at control_unit.v(25)" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322105886 "|SYS_Master|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "master_control\[5\] control_unit.v(25) " "Inferred latch for \"master_control\[5\]\" at control_unit.v(25)" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322105886 "|SYS_Master|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "master_control\[6\] control_unit.v(25) " "Inferred latch for \"master_control\[6\]\" at control_unit.v(25)" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322105886 "|SYS_Master|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "master_control\[7\] control_unit.v(25) " "Inferred latch for \"master_control\[7\]\" at control_unit.v(25)" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322105886 "|SYS_Master|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "master_control\[8\] control_unit.v(25) " "Inferred latch for \"master_control\[8\]\" at control_unit.v(25)" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322105886 "|SYS_Master|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "master_control\[9\] control_unit.v(25) " "Inferred latch for \"master_control\[9\]\" at control_unit.v(25)" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322105886 "|SYS_Master|control_unit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_control " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_control\"" {  } { { "SYS_Master.v" "alu_control" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322105888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5 mux_5:M1 " "Elaborating entity \"mux_5\" for hierarchy \"mux_5:M1\"" {  } { { "SYS_Master.v" "M1" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322105922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_files register_files:reg_file " "Elaborating entity \"register_files\" for hierarchy \"register_files:reg_file\"" {  } { { "SYS_Master.v" "reg_file" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322105975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend\"" {  } { { "SYS_Master.v" "sign_extend" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322106025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "SYS_Master.v" "alu" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322106066 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_signed alu.v(22) " "Verilog HDL Always Construct warning at alu.v(22): inferring latch(es) for variable \"out_signed\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560322106135 "|SYS_Master|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_unsigned alu.v(22) " "Verilog HDL Always Construct warning at alu.v(22): inferring latch(es) for variable \"out_unsigned\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560322106135 "|SYS_Master|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status alu.v(22) " "Verilog HDL Always Construct warning at alu.v(22): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560322106136 "|SYS_Master|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[3\] alu.v(22) " "Inferred latch for \"status\[3\]\" at alu.v(22)" {  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322106138 "|SYS_Master|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[5\] alu.v(22) " "Inferred latch for \"status\[5\]\" at alu.v(22)" {  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322106138 "|SYS_Master|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[6\] alu.v(22) " "Inferred latch for \"status\[6\]\" at alu.v(22)" {  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322106138 "|SYS_Master|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_signed\[32\] alu.v(22) " "Inferred latch for \"out_signed\[32\]\" at alu.v(22)" {  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322106138 "|SYS_Master|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[4\] alu.v(78) " "Inferred latch for \"status\[4\]\" at alu.v(78)" {  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322106138 "|SYS_Master|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[7\] alu.v(78) " "Inferred latch for \"status\[7\]\" at alu.v(78)" {  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322106138 "|SYS_Master|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_handle error_handle:exception " "Elaborating entity \"error_handle\" for hierarchy \"error_handle:exception\"" {  } { { "SYS_Master.v" "exception" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322106396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "SYS_Master.v" "data_mem" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322106429 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560322113380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|master_control\[2\] " "Latch control_unit:control_unit\|master_control\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:pc\|imem_instruction\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:pc\|imem_instruction\[0\]" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560322113540 ""}  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560322113540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|master_control\[5\] " "Latch control_unit:control_unit\|master_control\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:pc\|imem_instruction\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:pc\|imem_instruction\[0\]" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560322113541 ""}  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560322113541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|master_control\[4\] " "Latch control_unit:control_unit\|master_control\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:pc\|imem_instruction\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:pc\|imem_instruction\[0\]" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560322113541 ""}  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560322113541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|master_control\[0\] " "Latch control_unit:control_unit\|master_control\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:pc\|imem_instruction\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:pc\|imem_instruction\[0\]" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560322113541 ""}  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560322113541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|status\[6\] " "Latch alu:alu\|status\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control_unit\|master_control\[5\] " "Ports D and ENA on the latch are fed by the same signal control_unit:control_unit\|master_control\[5\]" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560322113542 ""}  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560322113542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|status\[3\] " "Latch alu:alu\|status\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control_unit\|master_control\[5\] " "Ports D and ENA on the latch are fed by the same signal control_unit:control_unit\|master_control\[5\]" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560322113542 ""}  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560322113542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|master_control\[7\] " "Latch control_unit:control_unit\|master_control\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:pc\|imem_instruction\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:pc\|imem_instruction\[0\]" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560322113542 ""}  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560322113542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|master_control\[8\] " "Latch control_unit:control_unit\|master_control\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:pc\|imem_instruction\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:pc\|imem_instruction\[0\]" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560322113542 ""}  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560322113542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|master_control\[6\] " "Latch control_unit:control_unit\|master_control\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:pc\|imem_instruction\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:pc\|imem_instruction\[0\]" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560322113542 ""}  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560322113542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|master_control\[1\] " "Latch control_unit:control_unit\|master_control\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:pc\|imem_instruction\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:pc\|imem_instruction\[0\]" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560322113543 ""}  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560322113543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control_unit\|master_control\[9\] " "Latch control_unit:control_unit\|master_control\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:pc\|imem_instruction\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:pc\|imem_instruction\[0\]" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560322113543 ""}  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560322113543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|status\[7\] " "Latch alu:alu\|status\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_mem:i_mem\|WideOr25 " "Ports D and ENA on the latch are fed by the same signal inst_mem:i_mem\|WideOr25" {  } { { "inst_mem.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/inst_mem.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560322113543 ""}  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560322113543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|status\[4\] " "Latch alu:alu\|status\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_mem:i_mem\|WideOr25 " "Ports D and ENA on the latch are fed by the same signal inst_mem:i_mem\|WideOr25" {  } { { "inst_mem.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/inst_mem.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560322113544 ""}  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560322113544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|out_signed\[32\] " "Latch alu:alu\|out_signed\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control_unit\|master_control\[4\] " "Ports D and ENA on the latch are fed by the same signal control_unit:control_unit\|master_control\[4\]" {  } { { "control_unit.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/control_unit.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560322113544 ""}  } { { "alu.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/alu.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560322113544 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pc:pc\|imem_instruction\[0\] pc:pc\|imem_instruction\[0\]~_emulated pc:pc\|imem_instruction\[0\]~25 " "Register \"pc:pc\|imem_instruction\[0\]\" is converted into an equivalent circuit using register \"pc:pc\|imem_instruction\[0\]~_emulated\" and latch \"pc:pc\|imem_instruction\[0\]~25\"" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560322113565 "|SYS_Master|pc:pc|imem_instruction[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pc:pc\|imem_instruction\[1\] pc:pc\|imem_instruction\[1\]~_emulated pc:pc\|imem_instruction\[1\]~30 " "Register \"pc:pc\|imem_instruction\[1\]\" is converted into an equivalent circuit using register \"pc:pc\|imem_instruction\[1\]~_emulated\" and latch \"pc:pc\|imem_instruction\[1\]~30\"" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560322113565 "|SYS_Master|pc:pc|imem_instruction[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pc:pc\|imem_instruction\[2\] pc:pc\|imem_instruction\[2\]~_emulated pc:pc\|imem_instruction\[2\]~35 " "Register \"pc:pc\|imem_instruction\[2\]\" is converted into an equivalent circuit using register \"pc:pc\|imem_instruction\[2\]~_emulated\" and latch \"pc:pc\|imem_instruction\[2\]~35\"" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560322113565 "|SYS_Master|pc:pc|imem_instruction[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pc:pc\|imem_instruction\[3\] pc:pc\|imem_instruction\[3\]~_emulated pc:pc\|imem_instruction\[3\]~40 " "Register \"pc:pc\|imem_instruction\[3\]\" is converted into an equivalent circuit using register \"pc:pc\|imem_instruction\[3\]~_emulated\" and latch \"pc:pc\|imem_instruction\[3\]~40\"" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560322113565 "|SYS_Master|pc:pc|imem_instruction[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pc:pc\|imem_instruction\[4\] pc:pc\|imem_instruction\[4\]~_emulated pc:pc\|imem_instruction\[4\]~45 " "Register \"pc:pc\|imem_instruction\[4\]\" is converted into an equivalent circuit using register \"pc:pc\|imem_instruction\[4\]~_emulated\" and latch \"pc:pc\|imem_instruction\[4\]~45\"" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560322113565 "|SYS_Master|pc:pc|imem_instruction[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pc:pc\|imem_instruction\[5\] pc:pc\|imem_instruction\[5\]~_emulated pc:pc\|imem_instruction\[5\]~50 " "Register \"pc:pc\|imem_instruction\[5\]\" is converted into an equivalent circuit using register \"pc:pc\|imem_instruction\[5\]~_emulated\" and latch \"pc:pc\|imem_instruction\[5\]~50\"" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560322113565 "|SYS_Master|pc:pc|imem_instruction[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pc:pc\|imem_instruction\[6\] pc:pc\|imem_instruction\[6\]~_emulated pc:pc\|imem_instruction\[6\]~55 " "Register \"pc:pc\|imem_instruction\[6\]\" is converted into an equivalent circuit using register \"pc:pc\|imem_instruction\[6\]~_emulated\" and latch \"pc:pc\|imem_instruction\[6\]~55\"" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560322113565 "|SYS_Master|pc:pc|imem_instruction[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pc:pc\|imem_instruction\[7\] pc:pc\|imem_instruction\[7\]~_emulated pc:pc\|imem_instruction\[7\]~60 " "Register \"pc:pc\|imem_instruction\[7\]\" is converted into an equivalent circuit using register \"pc:pc\|imem_instruction\[7\]~_emulated\" and latch \"pc:pc\|imem_instruction\[7\]~60\"" {  } { { "pc.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/pc.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1560322113565 "|SYS_Master|pc:pc|imem_instruction[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1560322113565 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "SYS_Master.v" "" { Text "D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560322115917 "|SYS_Master|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560322115917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560322116642 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "267 " "267 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560322119683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study Materials/2-182/KTMT/BTL/output_files/SingleClock.map.smsg " "Generated suppressed messages file D:/Study Materials/2-182/KTMT/BTL/output_files/SingleClock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322120137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560322120888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560322120888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3788 " "Implemented 3788 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560322121678 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560322121678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3673 " "Implemented 3673 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560322121678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560322121678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560322121781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 13:48:41 2019 " "Processing ended: Wed Jun 12 13:48:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560322121781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560322121781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560322121781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560322121780 ""}
