static void * F_1 ( int V_1 )\r\n{\r\nreturn ( ( void * ) V_2 ) + ( V_1 << 10 ) ;\r\n}\r\nT_1 F_2 ( int V_1 , int V_3 )\r\n{\r\nvoid * V_4 ;\r\nT_1 * V_5 ;\r\nT_1 * V_6 ;\r\nT_1 V_7 ;\r\nV_4 = F_1 ( V_1 ) ;\r\nV_5 = ( T_1 * ) ( V_4 + V_8 ) ;\r\nV_6 = ( T_1 * ) ( V_4 + V_3 ) ;\r\ndo {\r\nV_7 = F_3 ( V_6 ) ;\r\n} while ( F_3 ( V_5 ) & 1 );\r\nreturn V_7 ;\r\n}\r\nvoid F_4 ( int V_1 , int V_3 , T_1 V_7 )\r\n{\r\nvoid * V_4 ;\r\nT_1 * V_5 ;\r\nT_1 * V_6 ;\r\nV_4 = F_1 ( V_1 ) ;\r\nV_5 = ( T_1 * ) ( V_4 + V_8 ) ;\r\nV_6 = ( T_1 * ) ( V_4 + V_3 ) ;\r\ndo {\r\nF_5 ( V_6 , V_7 ) ;\r\n} while ( F_3 ( V_5 ) & 1 );\r\n}\r\nvoid F_6 ( T_1 V_9 )\r\n{\r\nT_1 V_7 ;\r\nV_7 = F_3 ( V_10 ) & ~ V_11 ;\r\nV_9 &= V_11 ;\r\nF_7 ( V_10 , V_7 | V_9 ) ;\r\nF_7 ( V_10 , V_7 ) ;\r\n}\r\nvoid F_8 ( int V_1 , T_1 V_12 )\r\n{\r\nV_12 |= 0x10000000 ;\r\nF_4 ( V_1 , V_13 , V_12 ) ;\r\nF_4 ( V_1 , V_14 , 0x00002000 ) ;\r\nF_4 ( V_1 , V_15 , 0x00 ) ;\r\nF_4 ( V_1 , V_16 , 0x00 ) ;\r\nF_4 ( V_1 , V_17 , 0 ) ;\r\n}\r\nstatic int F_9 ( T_1 V_18 )\r\n{\r\nreturn F_10 ( V_18 ) & 1 ;\r\n}\r\nstatic void F_11 ( int V_1 , T_2 V_19 )\r\n{\r\nV_19 |= ( T_2 ) F_9 ( ( V_19 >> 20 ) & 0x000fffff ) << 41 ;\r\nV_19 |= ( T_2 ) F_9 ( V_19 & 0x000fffff ) << 40 ;\r\nF_4 ( V_1 , V_20 , ( T_1 ) V_19 ) ;\r\nF_4 ( V_1 , V_21 , ( T_1 ) ( V_19 >> 32 ) ) ;\r\n}\r\nvoid F_12 ( int V_1 , T_3 * V_22 , int V_23 )\r\n{\r\nint V_24 ;\r\nF_4 ( V_1 , V_25 , 0x80000000 ) ;\r\nfor ( V_24 = 0 ; V_24 < V_23 ; V_24 ++ ) {\r\nT_2 V_19 ;\r\nV_19 = ( ( ( T_2 ) V_22 [ 0 ] ) << 32 ) |\r\n( ( ( T_2 ) V_22 [ 1 ] ) << 24 ) |\r\n( ( ( T_2 ) V_22 [ 2 ] ) << 16 ) |\r\n( ( ( T_2 ) V_22 [ 3 ] ) << 8 ) |\r\n( ( T_2 ) V_22 [ 4 ] ) ;\r\nV_22 += 5 ;\r\nF_11 ( V_1 , V_19 ) ;\r\n}\r\nfor ( V_24 = 0 ; V_24 < 4 ; V_24 ++ ) {\r\nT_1 V_26 ;\r\nV_26 = F_2 ( V_1 , V_25 ) ;\r\nif ( V_26 == 0x80000000 )\r\nbreak;\r\nF_11 ( V_1 , 0xf0000c0300ULL ) ;\r\n}\r\nF_4 ( V_1 , V_25 , 0x00000000 ) ;\r\n}\r\nvoid F_13 ( int V_1 , int V_27 , int V_28 )\r\n{\r\nF_4 ( V_1 , V_29 , V_27 ) ;\r\nF_4 ( V_1 , V_30 , 1 ) ;\r\nF_4 ( V_1 , V_31 , 1 ) ;\r\nF_4 ( V_1 , V_32 , V_28 ) ;\r\n}\r\nvoid F_14 ( int V_1 , T_3 V_33 )\r\n{\r\nT_1 V_34 ;\r\nV_34 = F_2 ( V_1 , V_13 ) ;\r\nV_34 |= V_33 << 8 ;\r\nF_4 ( V_1 , V_13 , V_34 ) ;\r\n}\r\nvoid F_15 ( int V_1 , T_3 V_33 )\r\n{\r\nT_1 V_34 ;\r\nV_34 = F_2 ( V_1 , V_13 ) ;\r\nV_34 &= ~ ( V_33 << 8 ) ;\r\nF_4 ( V_1 , V_13 , V_34 ) ;\r\n}\r\nstatic int F_16 ( struct V_35 * V_36 )\r\n{\r\nT_1 V_37 ;\r\nT_1 V_38 ;\r\nV_37 = F_3 ( V_39 ) ;\r\nif ( ( ( V_37 >> 16 ) & 0x1f ) != 0 )\r\nreturn 0 ;\r\nswitch ( ( V_37 >> 8 ) & 0xff ) {\r\n#ifdef F_17\r\ncase 0 :\r\nif ( ! ( V_36 -> V_40 & 4 ) )\r\nreturn 0 ;\r\nbreak;\r\ncase 1 :\r\nif ( ! ( V_36 -> V_40 & 8 ) )\r\nreturn 0 ;\r\nbreak;\r\ncase 2 :\r\nif ( ! ( V_36 -> V_40 & 2 ) )\r\nreturn 0 ;\r\nbreak;\r\n#endif\r\n#ifdef F_18\r\ncase 4 :\r\nif ( ! ( V_36 -> V_40 & 0x3f0 ) )\r\nreturn 0 ;\r\nbreak;\r\n#endif\r\ndefault:\r\nreturn 0 ;\r\n}\r\nV_38 = V_37 & 0xff ;\r\nif ( V_38 < V_36 -> V_41 || V_38 > V_36 -> V_42 )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic void F_19 ( T_3 * V_22 , T_1 * V_43 , T_1 * V_44 )\r\n{\r\nint V_3 ;\r\nint V_24 ;\r\nV_3 = 0 ;\r\nfor ( V_24 = 0 ; V_24 < 128 ; V_24 ++ ) {\r\nT_3 V_45 ;\r\nT_3 V_46 ;\r\nT_3 V_47 ;\r\nT_3 V_48 ;\r\nV_45 = ( V_43 [ V_24 ] >> 24 ) & 0xff ;\r\nV_46 = ( V_43 [ V_24 ] >> 16 ) & 0xff ;\r\nV_47 = ( V_43 [ V_24 ] >> 8 ) & 0xff ;\r\nV_48 = V_43 [ V_24 ] & 0xff ;\r\nV_22 [ V_3 ++ ] = 0xf0 ;\r\nV_22 [ V_3 ++ ] = ( V_47 >> 4 ) ;\r\nV_22 [ V_3 ++ ] = ( V_47 << 4 ) | 0x0c | ( V_48 >> 6 ) ;\r\nV_22 [ V_3 ++ ] = ( V_48 << 2 ) ;\r\nV_22 [ V_3 ++ ] = 0x80 | V_24 ;\r\nV_22 [ V_3 ++ ] = 0xf4 ;\r\nV_22 [ V_3 ++ ] = 0x40 | ( V_45 >> 4 ) ;\r\nV_22 [ V_3 ++ ] = ( V_45 << 4 ) | 0x0c | ( V_46 >> 6 ) ;\r\nV_22 [ V_3 ++ ] = ( V_46 << 2 ) ;\r\nV_22 [ V_3 ++ ] = 0x80 | V_24 ;\r\n}\r\nfor ( V_24 = 0 ; V_24 < 128 ; V_24 ++ ) {\r\nT_3 V_45 ;\r\nT_3 V_46 ;\r\nT_3 V_47 ;\r\nT_3 V_48 ;\r\nV_45 = ( V_44 [ V_24 ] >> 24 ) & 0xff ;\r\nV_46 = ( V_44 [ V_24 ] >> 16 ) & 0xff ;\r\nV_47 = ( V_44 [ V_24 ] >> 8 ) & 0xff ;\r\nV_48 = V_44 [ V_24 ] & 0xff ;\r\nV_22 [ V_3 ++ ] = 0xf0 ;\r\nV_22 [ V_3 ++ ] = ( V_47 >> 4 ) ;\r\nV_22 [ V_3 ++ ] = ( V_47 << 4 ) | 0x02 | ( V_24 >> 6 ) ;\r\nV_22 [ V_3 ++ ] = ( V_24 << 2 ) | 0x03 ;\r\nV_22 [ V_3 ++ ] = V_48 ;\r\nV_22 [ V_3 ++ ] = 0xf4 ;\r\nV_22 [ V_3 ++ ] = 0x40 | ( V_45 >> 4 ) ;\r\nV_22 [ V_3 ++ ] = ( V_45 << 4 ) | 0x02 | ( V_24 >> 6 ) ;\r\nV_22 [ V_3 ++ ] = ( V_24 << 2 ) | 0x03 ;\r\nV_22 [ V_3 ++ ] = V_46 ;\r\n}\r\nV_22 [ V_3 ++ ] = 0xe0 ;\r\nV_22 [ V_3 ++ ] = 0x00 ;\r\nV_22 [ V_3 ++ ] = 0x01 ;\r\nV_22 [ V_3 ++ ] = 0x00 ;\r\nV_22 [ V_3 ++ ] = 0x00 ;\r\n}\r\nstatic int F_20 ( int V_1 , struct V_35 * V_36 )\r\n{\r\nint V_49 ;\r\nT_1 * V_43 ;\r\nT_1 * V_44 ;\r\nT_3 * V_22 ;\r\nint V_24 ;\r\nV_43 = F_21 ( 128 * sizeof( T_1 ) , V_50 ) ;\r\nV_44 = F_21 ( 128 * sizeof( T_1 ) , V_50 ) ;\r\nV_22 = F_22 ( 513 * 5 , V_50 ) ;\r\nif ( V_43 == NULL || V_44 == NULL || V_22 == NULL ) {\r\nF_23 ( V_22 ) ;\r\nF_23 ( V_44 ) ;\r\nF_23 ( V_43 ) ;\r\nreturn 1 ;\r\n}\r\nV_49 = 16 ;\r\nif ( V_36 -> V_51 & V_52 )\r\nV_49 = 32 ;\r\nfor ( V_24 = 0 ; V_24 < 256 ; V_24 ++ ) {\r\nstruct V_53 * V_54 = V_36 -> V_55 + V_24 ;\r\nT_1 * V_56 ;\r\nint V_57 ;\r\nint V_58 ;\r\nif ( V_54 -> V_6 == - 1 )\r\nbreak;\r\nV_56 = ( V_54 -> V_6 & 0x400 ) ? V_44 : V_43 ;\r\nV_57 = ( V_54 -> V_6 & 0x80 ) ? 128 : V_49 ;\r\nV_58 = V_54 -> V_6 & 0x7f ;\r\nwhile ( V_58 < 128 ) {\r\nV_56 [ V_58 ] = V_54 -> V_7 ;\r\nV_58 += V_57 ;\r\n}\r\n}\r\nF_19 ( V_22 , V_43 , V_44 ) ;\r\nF_12 ( V_1 , V_22 , 513 ) ;\r\nF_13 ( V_1 , 0 , 0 ) ;\r\nF_14 ( V_1 , 0x01 ) ;\r\nfor ( V_24 = 0 ; V_24 < 100 ; V_24 ++ ) {\r\nT_1 V_59 ;\r\nV_59 = F_2 ( V_1 , V_60 ) ;\r\nif ( ! ( V_59 & 0x80000000 ) )\r\nbreak;\r\n}\r\nF_15 ( V_1 , 0x01 ) ;\r\nF_23 ( V_22 ) ;\r\nF_23 ( V_44 ) ;\r\nF_23 ( V_43 ) ;\r\nreturn ! ! ( V_24 == 100 ) ;\r\n}\r\nint F_24 ( int V_1 , struct V_35 * V_36 )\r\n{\r\nint V_61 ;\r\nif ( ! F_16 ( V_36 ) )\r\nreturn 1 ;\r\nif ( ! ( V_11 & ( 1 << V_1 ) ) )\r\nreturn 1 ;\r\nF_6 ( 1 << V_1 ) ;\r\nF_8 ( V_1 , V_36 -> V_51 ) ;\r\nif ( F_20 ( V_1 , V_36 ) )\r\nreturn 1 ;\r\nF_12 ( V_1 , V_36 -> V_23 , V_36 -> V_62 ) ;\r\nfor ( V_61 = 0 ; V_61 < 8 ; V_61 ++ )\r\nF_13 ( V_1 , V_61 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_25 ( void )\r\n{\r\nint V_1 ;\r\nT_1 V_7 ;\r\nswitch ( ( F_3 ( V_39 ) >> 8 ) & 0x1fff ) {\r\n#ifdef F_17\r\ncase 0 :\r\ncase 1 :\r\nV_11 = 0x00ff00ff ;\r\nbreak;\r\ncase 2 :\r\nV_11 = 0x000f000f ;\r\nbreak;\r\n#endif\r\n#ifdef F_18\r\ncase 4 :\r\nV_11 = ( * V_63 >> 8 ) & 0xf ;\r\nbreak;\r\n#endif\r\ndefault:\r\nF_26 ( V_64 L_1 ,\r\n( unsigned int ) F_3 ( V_39 ) ) ;\r\nV_11 = 0x00000000 ;\r\nbreak;\r\n}\r\nF_6 ( V_11 ) ;\r\nV_7 = F_3 ( V_65 ) ;\r\nF_7 ( V_65 , V_7 & ~ 0x80 ) ;\r\nfor ( V_1 = 0 ; V_1 < 32 ; V_1 ++ ) {\r\nif ( V_11 & ( 1 << V_1 ) ) {\r\nF_4 ( V_1 , V_66 , 0 ) ;\r\nF_4 ( V_1 , V_67 , 0 ) ;\r\n}\r\n}\r\nF_7 ( V_65 , V_7 | 0x80 ) ;\r\nreturn 0 ;\r\n}
