
BQ24298_IC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001978  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08001ab4  08001ab4  00011ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ad0  08001ad0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08001ad0  08001ad0  00011ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001ad8  08001ad8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ad8  08001ad8  00011ad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001adc  08001adc  00011adc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001ae0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000002c  2000000c  08001aec  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000038  08001aec  00020038  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003269  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000eb1  00000000  00000000  0002329e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003f8  00000000  00000000  00024150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000360  00000000  00000000  00024548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000158ed  00000000  00000000  000248a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004ae6  00000000  00000000  0003a195  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007daac  00000000  00000000  0003ec7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000bc727  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000dd8  00000000  00000000  000bc77c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000000c 	.word	0x2000000c
 8000158:	00000000 	.word	0x00000000
 800015c:	08001a9c 	.word	0x08001a9c

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000010 	.word	0x20000010
 8000178:	08001a9c 	.word	0x08001a9c

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b96e 	b.w	8000470 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	f040 8083 	bne.w	80002c4 <__udivmoddi4+0x118>
 80001be:	428a      	cmp	r2, r1
 80001c0:	4617      	mov	r7, r2
 80001c2:	d947      	bls.n	8000254 <__udivmoddi4+0xa8>
 80001c4:	fab2 f382 	clz	r3, r2
 80001c8:	b14b      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001ca:	f1c3 0120 	rsb	r1, r3, #32
 80001ce:	fa05 fe03 	lsl.w	lr, r5, r3
 80001d2:	fa20 f101 	lsr.w	r1, r0, r1
 80001d6:	409f      	lsls	r7, r3
 80001d8:	ea41 0e0e 	orr.w	lr, r1, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001e2:	fbbe fcf8 	udiv	ip, lr, r8
 80001e6:	fa1f f987 	uxth.w	r9, r7
 80001ea:	fb08 e21c 	mls	r2, r8, ip, lr
 80001ee:	fb0c f009 	mul.w	r0, ip, r9
 80001f2:	0c21      	lsrs	r1, r4, #16
 80001f4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	18ba      	adds	r2, r7, r2
 80001fe:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000202:	f080 8118 	bcs.w	8000436 <__udivmoddi4+0x28a>
 8000206:	4290      	cmp	r0, r2
 8000208:	f240 8115 	bls.w	8000436 <__udivmoddi4+0x28a>
 800020c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000210:	443a      	add	r2, r7
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f8 	udiv	r0, r2, r8
 8000218:	fb08 2210 	mls	r2, r8, r0, r2
 800021c:	fb00 f109 	mul.w	r1, r0, r9
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a1      	cmp	r1, r4
 8000228:	d909      	bls.n	800023e <__udivmoddi4+0x92>
 800022a:	193c      	adds	r4, r7, r4
 800022c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000230:	f080 8103 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000234:	42a1      	cmp	r1, r4
 8000236:	f240 8100 	bls.w	800043a <__udivmoddi4+0x28e>
 800023a:	3802      	subs	r0, #2
 800023c:	443c      	add	r4, r7
 800023e:	1a64      	subs	r4, r4, r1
 8000240:	2100      	movs	r1, #0
 8000242:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000246:	b11e      	cbz	r6, 8000250 <__udivmoddi4+0xa4>
 8000248:	2200      	movs	r2, #0
 800024a:	40dc      	lsrs	r4, r3
 800024c:	e9c6 4200 	strd	r4, r2, [r6]
 8000250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000254:	b902      	cbnz	r2, 8000258 <__udivmoddi4+0xac>
 8000256:	deff      	udf	#255	; 0xff
 8000258:	fab2 f382 	clz	r3, r2
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14f      	bne.n	8000300 <__udivmoddi4+0x154>
 8000260:	1a8d      	subs	r5, r1, r2
 8000262:	2101      	movs	r1, #1
 8000264:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000268:	fa1f f882 	uxth.w	r8, r2
 800026c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000270:	fb0e 551c 	mls	r5, lr, ip, r5
 8000274:	fb08 f00c 	mul.w	r0, r8, ip
 8000278:	0c22      	lsrs	r2, r4, #16
 800027a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800027e:	42a8      	cmp	r0, r5
 8000280:	d907      	bls.n	8000292 <__udivmoddi4+0xe6>
 8000282:	197d      	adds	r5, r7, r5
 8000284:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000288:	d202      	bcs.n	8000290 <__udivmoddi4+0xe4>
 800028a:	42a8      	cmp	r0, r5
 800028c:	f200 80e9 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 8000290:	4694      	mov	ip, r2
 8000292:	1a2d      	subs	r5, r5, r0
 8000294:	fbb5 f0fe 	udiv	r0, r5, lr
 8000298:	fb0e 5510 	mls	r5, lr, r0, r5
 800029c:	fb08 f800 	mul.w	r8, r8, r0
 80002a0:	b2a4      	uxth	r4, r4
 80002a2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002a6:	45a0      	cmp	r8, r4
 80002a8:	d907      	bls.n	80002ba <__udivmoddi4+0x10e>
 80002aa:	193c      	adds	r4, r7, r4
 80002ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b0:	d202      	bcs.n	80002b8 <__udivmoddi4+0x10c>
 80002b2:	45a0      	cmp	r8, r4
 80002b4:	f200 80d9 	bhi.w	800046a <__udivmoddi4+0x2be>
 80002b8:	4610      	mov	r0, r2
 80002ba:	eba4 0408 	sub.w	r4, r4, r8
 80002be:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002c2:	e7c0      	b.n	8000246 <__udivmoddi4+0x9a>
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d908      	bls.n	80002da <__udivmoddi4+0x12e>
 80002c8:	2e00      	cmp	r6, #0
 80002ca:	f000 80b1 	beq.w	8000430 <__udivmoddi4+0x284>
 80002ce:	2100      	movs	r1, #0
 80002d0:	e9c6 0500 	strd	r0, r5, [r6]
 80002d4:	4608      	mov	r0, r1
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d14b      	bne.n	800037a <__udivmoddi4+0x1ce>
 80002e2:	42ab      	cmp	r3, r5
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0x140>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80b9 	bhi.w	800045e <__udivmoddi4+0x2b2>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb65 0303 	sbc.w	r3, r5, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	469e      	mov	lr, r3
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d0aa      	beq.n	8000250 <__udivmoddi4+0xa4>
 80002fa:	e9c6 4e00 	strd	r4, lr, [r6]
 80002fe:	e7a7      	b.n	8000250 <__udivmoddi4+0xa4>
 8000300:	409f      	lsls	r7, r3
 8000302:	f1c3 0220 	rsb	r2, r3, #32
 8000306:	40d1      	lsrs	r1, r2
 8000308:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800030c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000310:	fa1f f887 	uxth.w	r8, r7
 8000314:	fb0e 1110 	mls	r1, lr, r0, r1
 8000318:	fa24 f202 	lsr.w	r2, r4, r2
 800031c:	409d      	lsls	r5, r3
 800031e:	fb00 fc08 	mul.w	ip, r0, r8
 8000322:	432a      	orrs	r2, r5
 8000324:	0c15      	lsrs	r5, r2, #16
 8000326:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800032a:	45ac      	cmp	ip, r5
 800032c:	fa04 f403 	lsl.w	r4, r4, r3
 8000330:	d909      	bls.n	8000346 <__udivmoddi4+0x19a>
 8000332:	197d      	adds	r5, r7, r5
 8000334:	f100 31ff 	add.w	r1, r0, #4294967295
 8000338:	f080 808f 	bcs.w	800045a <__udivmoddi4+0x2ae>
 800033c:	45ac      	cmp	ip, r5
 800033e:	f240 808c 	bls.w	800045a <__udivmoddi4+0x2ae>
 8000342:	3802      	subs	r0, #2
 8000344:	443d      	add	r5, r7
 8000346:	eba5 050c 	sub.w	r5, r5, ip
 800034a:	fbb5 f1fe 	udiv	r1, r5, lr
 800034e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000352:	fb01 f908 	mul.w	r9, r1, r8
 8000356:	b295      	uxth	r5, r2
 8000358:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800035c:	45a9      	cmp	r9, r5
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x1c4>
 8000360:	197d      	adds	r5, r7, r5
 8000362:	f101 32ff 	add.w	r2, r1, #4294967295
 8000366:	d274      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000368:	45a9      	cmp	r9, r5
 800036a:	d972      	bls.n	8000452 <__udivmoddi4+0x2a6>
 800036c:	3902      	subs	r1, #2
 800036e:	443d      	add	r5, r7
 8000370:	eba5 0509 	sub.w	r5, r5, r9
 8000374:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000378:	e778      	b.n	800026c <__udivmoddi4+0xc0>
 800037a:	f1c1 0720 	rsb	r7, r1, #32
 800037e:	408b      	lsls	r3, r1
 8000380:	fa22 fc07 	lsr.w	ip, r2, r7
 8000384:	ea4c 0c03 	orr.w	ip, ip, r3
 8000388:	fa25 f407 	lsr.w	r4, r5, r7
 800038c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000390:	fbb4 f9fe 	udiv	r9, r4, lr
 8000394:	fa1f f88c 	uxth.w	r8, ip
 8000398:	fb0e 4419 	mls	r4, lr, r9, r4
 800039c:	fa20 f307 	lsr.w	r3, r0, r7
 80003a0:	fb09 fa08 	mul.w	sl, r9, r8
 80003a4:	408d      	lsls	r5, r1
 80003a6:	431d      	orrs	r5, r3
 80003a8:	0c2b      	lsrs	r3, r5, #16
 80003aa:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003ae:	45a2      	cmp	sl, r4
 80003b0:	fa02 f201 	lsl.w	r2, r2, r1
 80003b4:	fa00 f301 	lsl.w	r3, r0, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x222>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c2:	d248      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d946      	bls.n	8000456 <__udivmoddi4+0x2aa>
 80003c8:	f1a9 0902 	sub.w	r9, r9, #2
 80003cc:	4464      	add	r4, ip
 80003ce:	eba4 040a 	sub.w	r4, r4, sl
 80003d2:	fbb4 f0fe 	udiv	r0, r4, lr
 80003d6:	fb0e 4410 	mls	r4, lr, r0, r4
 80003da:	fb00 fa08 	mul.w	sl, r0, r8
 80003de:	b2ad      	uxth	r5, r5
 80003e0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x24e>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f100 35ff 	add.w	r5, r0, #4294967295
 80003f0:	d22d      	bcs.n	800044e <__udivmoddi4+0x2a2>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d92b      	bls.n	800044e <__udivmoddi4+0x2a2>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4464      	add	r4, ip
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c6      	mov	lr, r8
 800040a:	464d      	mov	r5, r9
 800040c:	d319      	bcc.n	8000442 <__udivmoddi4+0x296>
 800040e:	d016      	beq.n	800043e <__udivmoddi4+0x292>
 8000410:	b15e      	cbz	r6, 800042a <__udivmoddi4+0x27e>
 8000412:	ebb3 020e 	subs.w	r2, r3, lr
 8000416:	eb64 0405 	sbc.w	r4, r4, r5
 800041a:	fa04 f707 	lsl.w	r7, r4, r7
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431f      	orrs	r7, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c6 7400 	strd	r7, r4, [r6]
 800042a:	2100      	movs	r1, #0
 800042c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000430:	4631      	mov	r1, r6
 8000432:	4630      	mov	r0, r6
 8000434:	e70c      	b.n	8000250 <__udivmoddi4+0xa4>
 8000436:	468c      	mov	ip, r1
 8000438:	e6eb      	b.n	8000212 <__udivmoddi4+0x66>
 800043a:	4610      	mov	r0, r2
 800043c:	e6ff      	b.n	800023e <__udivmoddi4+0x92>
 800043e:	4543      	cmp	r3, r8
 8000440:	d2e6      	bcs.n	8000410 <__udivmoddi4+0x264>
 8000442:	ebb8 0e02 	subs.w	lr, r8, r2
 8000446:	eb69 050c 	sbc.w	r5, r9, ip
 800044a:	3801      	subs	r0, #1
 800044c:	e7e0      	b.n	8000410 <__udivmoddi4+0x264>
 800044e:	4628      	mov	r0, r5
 8000450:	e7d3      	b.n	80003fa <__udivmoddi4+0x24e>
 8000452:	4611      	mov	r1, r2
 8000454:	e78c      	b.n	8000370 <__udivmoddi4+0x1c4>
 8000456:	4681      	mov	r9, r0
 8000458:	e7b9      	b.n	80003ce <__udivmoddi4+0x222>
 800045a:	4608      	mov	r0, r1
 800045c:	e773      	b.n	8000346 <__udivmoddi4+0x19a>
 800045e:	4608      	mov	r0, r1
 8000460:	e749      	b.n	80002f6 <__udivmoddi4+0x14a>
 8000462:	f1ac 0c02 	sub.w	ip, ip, #2
 8000466:	443d      	add	r5, r7
 8000468:	e713      	b.n	8000292 <__udivmoddi4+0xe6>
 800046a:	3802      	subs	r0, #2
 800046c:	443c      	add	r4, r7
 800046e:	e724      	b.n	80002ba <__udivmoddi4+0x10e>

08000470 <__aeabi_idiv0>:
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop

08000474 <BQ24298_Update_Data>:
 */

#include "bq24298.h"

BQ24298_Status_Typedef BQ24298_Update_Data(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
	 return BQ24298_ISCR_ER;
	 }
	 }
	 */
	/*Input Source Control Register*/
	if (BQ24298_Write_Mem( BQ24298_ISCR_ADD, BQ24298_ISCR_SEL) != true)
 8000478:	2137      	movs	r1, #55	; 0x37
 800047a:	2000      	movs	r0, #0
 800047c:	f000 f8f2 	bl	8000664 <BQ24298_Write_Mem>
 8000480:	4603      	mov	r3, r0
 8000482:	f083 0301 	eor.w	r3, r3, #1
 8000486:	b2db      	uxtb	r3, r3
 8000488:	2b00      	cmp	r3, #0
 800048a:	d001      	beq.n	8000490 <BQ24298_Update_Data+0x1c>
	{
		return BQ24298_ISCR_ER;
 800048c:	2300      	movs	r3, #0
 800048e:	e054      	b.n	800053a <BQ24298_Update_Data+0xc6>
	}

	/*Power-On Configuration*/
	if (BQ24298_Write_Mem( BQ24298_POCR_ADD, BQ24298_POCR_SEL) != true)
 8000490:	211b      	movs	r1, #27
 8000492:	2001      	movs	r0, #1
 8000494:	f000 f8e6 	bl	8000664 <BQ24298_Write_Mem>
 8000498:	4603      	mov	r3, r0
 800049a:	f083 0301 	eor.w	r3, r3, #1
 800049e:	b2db      	uxtb	r3, r3
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d001      	beq.n	80004a8 <BQ24298_Update_Data+0x34>
	{
		return BQ24298_POCR_ER;
 80004a4:	2301      	movs	r3, #1
 80004a6:	e048      	b.n	800053a <BQ24298_Update_Data+0xc6>
	}

	/*Charge Current Control*/
	if (BQ24298_Write_Mem(BQ24298_CCCR_ADD, BQ24298_CCCR_SEL) != true)
 80004a8:	2120      	movs	r1, #32
 80004aa:	2002      	movs	r0, #2
 80004ac:	f000 f8da 	bl	8000664 <BQ24298_Write_Mem>
 80004b0:	4603      	mov	r3, r0
 80004b2:	f083 0301 	eor.w	r3, r3, #1
 80004b6:	b2db      	uxtb	r3, r3
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d001      	beq.n	80004c0 <BQ24298_Update_Data+0x4c>
	{
		return BQ24298_CCCR_ER;
 80004bc:	2302      	movs	r3, #2
 80004be:	e03c      	b.n	800053a <BQ24298_Update_Data+0xc6>
	}

	/*Pre-Charge/Termination Current Control*/
	if (BQ24298_Write_Mem(BQ24298_PC_TCCR_ADD, BQ24298_PC_TCCR_SEL) != true)
 80004c0:	2110      	movs	r1, #16
 80004c2:	2003      	movs	r0, #3
 80004c4:	f000 f8ce 	bl	8000664 <BQ24298_Write_Mem>
 80004c8:	4603      	mov	r3, r0
 80004ca:	f083 0301 	eor.w	r3, r3, #1
 80004ce:	b2db      	uxtb	r3, r3
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d001      	beq.n	80004d8 <BQ24298_Update_Data+0x64>
	{
		return BQ24298_PC_TCCR_ER;
 80004d4:	2303      	movs	r3, #3
 80004d6:	e030      	b.n	800053a <BQ24298_Update_Data+0xc6>
	}

	/*Charge Voltage Control Register*/
	if (BQ24298_Write_Mem(BQ24298_CVCR_ADD, BQ24298_CVCR_SEL) != true)
 80004d8:	21bb      	movs	r1, #187	; 0xbb
 80004da:	2004      	movs	r0, #4
 80004dc:	f000 f8c2 	bl	8000664 <BQ24298_Write_Mem>
 80004e0:	4603      	mov	r3, r0
 80004e2:	f083 0301 	eor.w	r3, r3, #1
 80004e6:	b2db      	uxtb	r3, r3
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d001      	beq.n	80004f0 <BQ24298_Update_Data+0x7c>
	{
		return BQ24298_CVCR_ER;
 80004ec:	2304      	movs	r3, #4
 80004ee:	e024      	b.n	800053a <BQ24298_Update_Data+0xc6>
	}

	/*Charge Termination/Timer Control Register*/
	if (BQ24298_Write_Mem(BQ24298_CT_TCR_ADD, BQ24298_CT_CTR_SEL) != true)
 80004f0:	218c      	movs	r1, #140	; 0x8c
 80004f2:	2005      	movs	r0, #5
 80004f4:	f000 f8b6 	bl	8000664 <BQ24298_Write_Mem>
 80004f8:	4603      	mov	r3, r0
 80004fa:	f083 0301 	eor.w	r3, r3, #1
 80004fe:	b2db      	uxtb	r3, r3
 8000500:	2b00      	cmp	r3, #0
 8000502:	d001      	beq.n	8000508 <BQ24298_Update_Data+0x94>
	{
		return BQ24298_CT_TCR_ER;
 8000504:	2305      	movs	r3, #5
 8000506:	e018      	b.n	800053a <BQ24298_Update_Data+0xc6>
	}

	/*Boost Voltage/Thermal Regulation Control Register*/
	if (BQ24298_Write_Mem(BQ24298_BV_TRCR_ADD, BQ24298_BV_TRCR_SEL) != true)
 8000508:	2173      	movs	r1, #115	; 0x73
 800050a:	2006      	movs	r0, #6
 800050c:	f000 f8aa 	bl	8000664 <BQ24298_Write_Mem>
 8000510:	4603      	mov	r3, r0
 8000512:	f083 0301 	eor.w	r3, r3, #1
 8000516:	b2db      	uxtb	r3, r3
 8000518:	2b00      	cmp	r3, #0
 800051a:	d001      	beq.n	8000520 <BQ24298_Update_Data+0xac>
	{
		return BQ24298_BV_TRCR_ER;
 800051c:	2306      	movs	r3, #6
 800051e:	e00c      	b.n	800053a <BQ24298_Update_Data+0xc6>
	}

	/*Misc Operation Control Register*/
	if (BQ24298_Write_Mem(BQ24298_MOCR_ADD, BQ24298_MOCR_SEL) != true)
 8000520:	214b      	movs	r1, #75	; 0x4b
 8000522:	2007      	movs	r0, #7
 8000524:	f000 f89e 	bl	8000664 <BQ24298_Write_Mem>
 8000528:	4603      	mov	r3, r0
 800052a:	f083 0301 	eor.w	r3, r3, #1
 800052e:	b2db      	uxtb	r3, r3
 8000530:	2b00      	cmp	r3, #0
 8000532:	d001      	beq.n	8000538 <BQ24298_Update_Data+0xc4>
	{
		return BQ24298_MOCR_ER;
 8000534:	2307      	movs	r3, #7
 8000536:	e000      	b.n	800053a <BQ24298_Update_Data+0xc6>
	}
	return BQ24298_OK;
 8000538:	2310      	movs	r3, #16

}
 800053a:	4618      	mov	r0, r3
 800053c:	bd80      	pop	{r7, pc}

0800053e <BQ24298_Check_data>:
uint8_t BQ24298_Check_data(uint8_t *buffer)
{
 800053e:	b580      	push	{r7, lr}
 8000540:	b082      	sub	sp, #8
 8000542:	af00      	add	r7, sp, #0
 8000544:	6078      	str	r0, [r7, #4]
	//uint8_t pBuffer[8];
	if (BQ24298_Read_Mem(BQ24298_ISCR_ADD, buffer) != true)
 8000546:	6879      	ldr	r1, [r7, #4]
 8000548:	2000      	movs	r0, #0
 800054a:	f000 f8b5 	bl	80006b8 <BQ24298_Read_Mem>
 800054e:	4603      	mov	r3, r0
 8000550:	f083 0301 	eor.w	r3, r3, #1
 8000554:	b2db      	uxtb	r3, r3
 8000556:	2b00      	cmp	r3, #0
 8000558:	d001      	beq.n	800055e <BQ24298_Check_data+0x20>
	{
		return 1;
 800055a:	2301      	movs	r3, #1
 800055c:	e07e      	b.n	800065c <BQ24298_Check_data+0x11e>
	}
	if (BQ24298_Read_Mem(BQ24298_POCR_ADD, (buffer + 1)) != true)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	3301      	adds	r3, #1
 8000562:	4619      	mov	r1, r3
 8000564:	2001      	movs	r0, #1
 8000566:	f000 f8a7 	bl	80006b8 <BQ24298_Read_Mem>
 800056a:	4603      	mov	r3, r0
 800056c:	f083 0301 	eor.w	r3, r3, #1
 8000570:	b2db      	uxtb	r3, r3
 8000572:	2b00      	cmp	r3, #0
 8000574:	d001      	beq.n	800057a <BQ24298_Check_data+0x3c>
	{
		return 1;
 8000576:	2301      	movs	r3, #1
 8000578:	e070      	b.n	800065c <BQ24298_Check_data+0x11e>
	}
	if (BQ24298_Read_Mem(BQ24298_CCCR_ADD, (buffer + 2)) != true)
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	3302      	adds	r3, #2
 800057e:	4619      	mov	r1, r3
 8000580:	2002      	movs	r0, #2
 8000582:	f000 f899 	bl	80006b8 <BQ24298_Read_Mem>
 8000586:	4603      	mov	r3, r0
 8000588:	f083 0301 	eor.w	r3, r3, #1
 800058c:	b2db      	uxtb	r3, r3
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <BQ24298_Check_data+0x58>
	{
		return 1;
 8000592:	2301      	movs	r3, #1
 8000594:	e062      	b.n	800065c <BQ24298_Check_data+0x11e>
	}
	if (BQ24298_Read_Mem(BQ24298_PC_TCCR_ADD, (buffer + 3)) != true)
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	3303      	adds	r3, #3
 800059a:	4619      	mov	r1, r3
 800059c:	2003      	movs	r0, #3
 800059e:	f000 f88b 	bl	80006b8 <BQ24298_Read_Mem>
 80005a2:	4603      	mov	r3, r0
 80005a4:	f083 0301 	eor.w	r3, r3, #1
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d001      	beq.n	80005b2 <BQ24298_Check_data+0x74>
	{
		return 1;
 80005ae:	2301      	movs	r3, #1
 80005b0:	e054      	b.n	800065c <BQ24298_Check_data+0x11e>
	}
	if (BQ24298_Read_Mem(BQ24298_CVCR_ADD, (buffer + 4)) != true)
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	3304      	adds	r3, #4
 80005b6:	4619      	mov	r1, r3
 80005b8:	2004      	movs	r0, #4
 80005ba:	f000 f87d 	bl	80006b8 <BQ24298_Read_Mem>
 80005be:	4603      	mov	r3, r0
 80005c0:	f083 0301 	eor.w	r3, r3, #1
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <BQ24298_Check_data+0x90>
	{
		return 1;
 80005ca:	2301      	movs	r3, #1
 80005cc:	e046      	b.n	800065c <BQ24298_Check_data+0x11e>
	}
	if (BQ24298_Read_Mem(BQ24298_CT_TCR_ADD, (buffer + 5)) != true)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	3305      	adds	r3, #5
 80005d2:	4619      	mov	r1, r3
 80005d4:	2005      	movs	r0, #5
 80005d6:	f000 f86f 	bl	80006b8 <BQ24298_Read_Mem>
 80005da:	4603      	mov	r3, r0
 80005dc:	f083 0301 	eor.w	r3, r3, #1
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <BQ24298_Check_data+0xac>
	{
		return 1;
 80005e6:	2301      	movs	r3, #1
 80005e8:	e038      	b.n	800065c <BQ24298_Check_data+0x11e>
	}
	if (BQ24298_Read_Mem(BQ24298_BV_TRCR_ADD, (buffer + 6)) != true)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	3306      	adds	r3, #6
 80005ee:	4619      	mov	r1, r3
 80005f0:	2006      	movs	r0, #6
 80005f2:	f000 f861 	bl	80006b8 <BQ24298_Read_Mem>
 80005f6:	4603      	mov	r3, r0
 80005f8:	f083 0301 	eor.w	r3, r3, #1
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <BQ24298_Check_data+0xc8>
	{
		return 1;
 8000602:	2301      	movs	r3, #1
 8000604:	e02a      	b.n	800065c <BQ24298_Check_data+0x11e>
	}
	if (BQ24298_Read_Mem(BQ24298_MOCR_ADD, (buffer + 7)) != true)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	3307      	adds	r3, #7
 800060a:	4619      	mov	r1, r3
 800060c:	2007      	movs	r0, #7
 800060e:	f000 f853 	bl	80006b8 <BQ24298_Read_Mem>
 8000612:	4603      	mov	r3, r0
 8000614:	f083 0301 	eor.w	r3, r3, #1
 8000618:	b2db      	uxtb	r3, r3
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <BQ24298_Check_data+0xe4>
	{
		return 1;
 800061e:	2301      	movs	r3, #1
 8000620:	e01c      	b.n	800065c <BQ24298_Check_data+0x11e>
	}
	if (BQ24298_Read_Mem(BQ24298_SSR_ADD, (buffer + 8)) != true)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	3308      	adds	r3, #8
 8000626:	4619      	mov	r1, r3
 8000628:	2008      	movs	r0, #8
 800062a:	f000 f845 	bl	80006b8 <BQ24298_Read_Mem>
 800062e:	4603      	mov	r3, r0
 8000630:	f083 0301 	eor.w	r3, r3, #1
 8000634:	b2db      	uxtb	r3, r3
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <BQ24298_Check_data+0x100>
	{
		return 1;
 800063a:	2301      	movs	r3, #1
 800063c:	e00e      	b.n	800065c <BQ24298_Check_data+0x11e>
	}
	if (BQ24298_Read_Mem(BQ2429_FAULT_ADD, (buffer + 9)) != true)
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	3309      	adds	r3, #9
 8000642:	4619      	mov	r1, r3
 8000644:	2009      	movs	r0, #9
 8000646:	f000 f837 	bl	80006b8 <BQ24298_Read_Mem>
 800064a:	4603      	mov	r3, r0
 800064c:	f083 0301 	eor.w	r3, r3, #1
 8000650:	b2db      	uxtb	r3, r3
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <BQ24298_Check_data+0x11c>
	{
		return 1;
 8000656:	2301      	movs	r3, #1
 8000658:	e000      	b.n	800065c <BQ24298_Check_data+0x11e>
	 {
	 return 1;
	 }
	 }*/

	return 0;
 800065a:	2300      	movs	r3, #0
}
 800065c:	4618      	mov	r0, r3
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}

08000664 <BQ24298_Write_Mem>:

bool BQ24298_Write_Mem(uint8_t addMem, uint8_t data)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	460a      	mov	r2, r1
 800066e:	71fb      	strb	r3, [r7, #7]
 8000670:	4613      	mov	r3, r2
 8000672:	71bb      	strb	r3, [r7, #6]
	uint8_t buffer = 0;
 8000674:	2300      	movs	r3, #0
 8000676:	73fb      	strb	r3, [r7, #15]
	I2C_Read_Mem(I2C1_UR, (uint8_t) BQ2429X_I2C_ADDR, addMem, &buffer);
 8000678:	f107 030f 	add.w	r3, r7, #15
 800067c:	79fa      	ldrb	r2, [r7, #7]
 800067e:	21d6      	movs	r1, #214	; 0xd6
 8000680:	480c      	ldr	r0, [pc, #48]	; (80006b4 <BQ24298_Write_Mem+0x50>)
 8000682:	f000 f94c 	bl	800091e <I2C_Read_Mem>
	if (buffer != data)
 8000686:	7bfb      	ldrb	r3, [r7, #15]
 8000688:	79ba      	ldrb	r2, [r7, #6]
 800068a:	429a      	cmp	r2, r3
 800068c:	d00c      	beq.n	80006a8 <BQ24298_Write_Mem+0x44>
	{
		if (I2C_Write_Mem(I2C1_UR, (uint8_t) BQ2429X_I2C_ADDR, addMem, data)
 800068e:	79bb      	ldrb	r3, [r7, #6]
 8000690:	79fa      	ldrb	r2, [r7, #7]
 8000692:	21d6      	movs	r1, #214	; 0xd6
 8000694:	4807      	ldr	r0, [pc, #28]	; (80006b4 <BQ24298_Write_Mem+0x50>)
 8000696:	f000 f899 	bl	80007cc <I2C_Write_Mem>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d101      	bne.n	80006a4 <BQ24298_Write_Mem+0x40>
				== USER_OK)
		{
			return true;
 80006a0:	2301      	movs	r3, #1
 80006a2:	e002      	b.n	80006aa <BQ24298_Write_Mem+0x46>
		}
		else
		{
			return false;
 80006a4:	2300      	movs	r3, #0
 80006a6:	e000      	b.n	80006aa <BQ24298_Write_Mem+0x46>
		}
	}
	return true;
 80006a8:	2301      	movs	r3, #1
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	3710      	adds	r7, #16
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	40005400 	.word	0x40005400

080006b8 <BQ24298_Read_Mem>:

bool BQ24298_Read_Mem(uint8_t addMem, uint8_t *pBuffer)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	4603      	mov	r3, r0
 80006c0:	6039      	str	r1, [r7, #0]
 80006c2:	71fb      	strb	r3, [r7, #7]
	if (I2C_Read_Mem(I2C1_UR, (uint8_t) BQ2429X_I2C_ADDR, addMem, pBuffer)
 80006c4:	79fa      	ldrb	r2, [r7, #7]
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	21d6      	movs	r1, #214	; 0xd6
 80006ca:	4806      	ldr	r0, [pc, #24]	; (80006e4 <BQ24298_Read_Mem+0x2c>)
 80006cc:	f000 f927 	bl	800091e <I2C_Read_Mem>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d101      	bne.n	80006da <BQ24298_Read_Mem+0x22>
			== USER_OK)
	{
		return true;
 80006d6:	2301      	movs	r3, #1
 80006d8:	e000      	b.n	80006dc <BQ24298_Read_Mem+0x24>
	}
	else
	{
		return false;
 80006da:	2300      	movs	r3, #0
	}
}
 80006dc:	4618      	mov	r0, r3
 80006de:	3708      	adds	r7, #8
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	40005400 	.word	0x40005400

080006e8 <I2C1_Init>:
 *      Author: ADMIN
 */
#include "i2c_user.h"

void I2C1_Init()
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
	/*Enable clock of GPIOB on AHB bus */
	SET_BIT_USER(RCC_UR->AHBENR, RCC_AHBENR_GPIOB_EN);
 80006ec:	4b34      	ldr	r3, [pc, #208]	; (80007c0 <I2C1_Init+0xd8>)
 80006ee:	69db      	ldr	r3, [r3, #28]
 80006f0:	4a33      	ldr	r2, [pc, #204]	; (80007c0 <I2C1_Init+0xd8>)
 80006f2:	f043 0302 	orr.w	r3, r3, #2
 80006f6:	61d3      	str	r3, [r2, #28]
	/*Configure Output Speed on PIN 6&7*/
	SET_BIT_USER(GPIOB_UR->OSPEEDR,
 80006f8:	4b32      	ldr	r3, [pc, #200]	; (80007c4 <I2C1_Init+0xdc>)
 80006fa:	689b      	ldr	r3, [r3, #8]
 80006fc:	4a31      	ldr	r2, [pc, #196]	; (80007c4 <I2C1_Init+0xdc>)
 80006fe:	f443 4320 	orr.w	r3, r3, #40960	; 0xa000
 8000702:	6093      	str	r3, [r2, #8]
			(GPIO_OSPEEDER_OSPEEDR6_1 |GPIO_OSPEEDER_OSPEEDR7_1));
	/*Configure Output-Open-Drain mode PIN 6&7*/
	SET_BIT_USER(GPIOB_UR->OTYPER, (GPIO_OTYPER_OT_6 |GPIO_OTYPER_OT_7));
 8000704:	4b2f      	ldr	r3, [pc, #188]	; (80007c4 <I2C1_Init+0xdc>)
 8000706:	685b      	ldr	r3, [r3, #4]
 8000708:	4a2e      	ldr	r2, [pc, #184]	; (80007c4 <I2C1_Init+0xdc>)
 800070a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800070e:	6053      	str	r3, [r2, #4]
	/*Enable alternate mode of I2C*/
	SET_BIT_USER(GPIOB_UR->AFRL, GPIO_AFRL_AFSEL6_AF4);
 8000710:	4b2c      	ldr	r3, [pc, #176]	; (80007c4 <I2C1_Init+0xdc>)
 8000712:	6a1b      	ldr	r3, [r3, #32]
 8000714:	4a2b      	ldr	r2, [pc, #172]	; (80007c4 <I2C1_Init+0xdc>)
 8000716:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800071a:	6213      	str	r3, [r2, #32]
	SET_BIT_USER(GPIOB_UR->AFRL, GPIO_AFRL_AFSEL7_AF4);
 800071c:	4b29      	ldr	r3, [pc, #164]	; (80007c4 <I2C1_Init+0xdc>)
 800071e:	6a1b      	ldr	r3, [r3, #32]
 8000720:	4a28      	ldr	r2, [pc, #160]	; (80007c4 <I2C1_Init+0xdc>)
 8000722:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000726:	6213      	str	r3, [r2, #32]
	/*Configure alternate function mode PIN 6&7 */
	SET_BIT_USER(GPIOB_UR->MODER, GPIO_MODER_MODER6_1);
 8000728:	4b26      	ldr	r3, [pc, #152]	; (80007c4 <I2C1_Init+0xdc>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a25      	ldr	r2, [pc, #148]	; (80007c4 <I2C1_Init+0xdc>)
 800072e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000732:	6013      	str	r3, [r2, #0]
	SET_BIT_USER(GPIOB_UR->MODER, GPIO_MODER_MODER7_1);
 8000734:	4b23      	ldr	r3, [pc, #140]	; (80007c4 <I2C1_Init+0xdc>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a22      	ldr	r2, [pc, #136]	; (80007c4 <I2C1_Init+0xdc>)
 800073a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800073e:	6013      	str	r3, [r2, #0]
	/*Configure Pull-Up mode on PIN 6&7*/
	SET_BIT_USER(GPIOB_UR->PUPDR, GPIO_PUPDR_PUPDR6_0);
 8000740:	4b20      	ldr	r3, [pc, #128]	; (80007c4 <I2C1_Init+0xdc>)
 8000742:	68db      	ldr	r3, [r3, #12]
 8000744:	4a1f      	ldr	r2, [pc, #124]	; (80007c4 <I2C1_Init+0xdc>)
 8000746:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800074a:	60d3      	str	r3, [r2, #12]
	SET_BIT_USER(GPIOB_UR->PUPDR, GPIO_PUPDR_PUPDR7_0);
 800074c:	4b1d      	ldr	r3, [pc, #116]	; (80007c4 <I2C1_Init+0xdc>)
 800074e:	68db      	ldr	r3, [r3, #12]
 8000750:	4a1c      	ldr	r2, [pc, #112]	; (80007c4 <I2C1_Init+0xdc>)
 8000752:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000756:	60d3      	str	r3, [r2, #12]
	/*Configure I2C*/
	/*Enable clock of I2C on APB1 bus*/
	SET_BIT_USER(RCC_UR->APB1ENR, RCC_APB1ENR_I2C1_EN);
 8000758:	4b19      	ldr	r3, [pc, #100]	; (80007c0 <I2C1_Init+0xd8>)
 800075a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800075c:	4a18      	ldr	r2, [pc, #96]	; (80007c0 <I2C1_Init+0xd8>)
 800075e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000762:	6253      	str	r3, [r2, #36]	; 0x24
	/*Disable Peripheral of I2C*/
	CLEAR_BIT_USER(I2C1_UR->CR1, I2C_CR1_PE_EN);
 8000764:	4b18      	ldr	r3, [pc, #96]	; (80007c8 <I2C1_Init+0xe0>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a17      	ldr	r2, [pc, #92]	; (80007c8 <I2C1_Init+0xe0>)
 800076a:	f023 0301 	bic.w	r3, r3, #1
 800076e:	6013      	str	r3, [r2, #0]
	/*Reset I2C*/
	SET_BIT_USER(I2C1_UR->CR1, I2C_CR1_SWRST_EN);
 8000770:	4b15      	ldr	r3, [pc, #84]	; (80007c8 <I2C1_Init+0xe0>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a14      	ldr	r2, [pc, #80]	; (80007c8 <I2C1_Init+0xe0>)
 8000776:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800077a:	6013      	str	r3, [r2, #0]
	CLEAR_BIT_USER(I2C1_UR->CR1, I2C_CR1_SWRST_EN);
 800077c:	4b12      	ldr	r3, [pc, #72]	; (80007c8 <I2C1_Init+0xe0>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a11      	ldr	r2, [pc, #68]	; (80007c8 <I2C1_Init+0xe0>)
 8000782:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000786:	6013      	str	r3, [r2, #0]
	/*Configure frequency of I2C*/
	SET_BIT_USER(I2C1_UR->CR2, I2C_CR2_FREQ_2M);
 8000788:	4b0f      	ldr	r3, [pc, #60]	; (80007c8 <I2C1_Init+0xe0>)
 800078a:	685b      	ldr	r3, [r3, #4]
 800078c:	4a0e      	ldr	r2, [pc, #56]	; (80007c8 <I2C1_Init+0xe0>)
 800078e:	f043 0302 	orr.w	r3, r3, #2
 8000792:	6053      	str	r3, [r2, #4]
	/*Configure frame of Clock*/
	SET_BIT_USER(I2C1_UR->CCR, I2C_CCR_CCR_2M);
 8000794:	4b0c      	ldr	r3, [pc, #48]	; (80007c8 <I2C1_Init+0xe0>)
 8000796:	69db      	ldr	r3, [r3, #28]
 8000798:	4a0b      	ldr	r2, [pc, #44]	; (80007c8 <I2C1_Init+0xe0>)
 800079a:	f043 030a 	orr.w	r3, r3, #10
 800079e:	61d3      	str	r3, [r2, #28]
	SET_BIT_USER(I2C1_UR->TRISE, I2C_TRISE_TRISE_2M);
 80007a0:	4b09      	ldr	r3, [pc, #36]	; (80007c8 <I2C1_Init+0xe0>)
 80007a2:	6a1b      	ldr	r3, [r3, #32]
 80007a4:	4a08      	ldr	r2, [pc, #32]	; (80007c8 <I2C1_Init+0xe0>)
 80007a6:	f043 0311 	orr.w	r3, r3, #17
 80007aa:	6213      	str	r3, [r2, #32]
	/*Enable Peripheral of I2C*/
	SET_BIT_USER(I2C1_UR->CR1, I2C_CR1_PE_EN);
 80007ac:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <I2C1_Init+0xe0>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a05      	ldr	r2, [pc, #20]	; (80007c8 <I2C1_Init+0xe0>)
 80007b2:	f043 0301 	orr.w	r3, r3, #1
 80007b6:	6013      	str	r3, [r2, #0]
}
 80007b8:	bf00      	nop
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bc80      	pop	{r7}
 80007be:	4770      	bx	lr
 80007c0:	40023800 	.word	0x40023800
 80007c4:	40020400 	.word	0x40020400
 80007c8:	40005400 	.word	0x40005400

080007cc <I2C_Write_Mem>:

User_Status_Typedef I2C_Write_Mem(I2C_Typedef *I2C, uint8_t add, uint8_t mem,
		uint8_t data)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b085      	sub	sp, #20
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	4608      	mov	r0, r1
 80007d6:	4611      	mov	r1, r2
 80007d8:	461a      	mov	r2, r3
 80007da:	4603      	mov	r3, r0
 80007dc:	70fb      	strb	r3, [r7, #3]
 80007de:	460b      	mov	r3, r1
 80007e0:	70bb      	strb	r3, [r7, #2]
 80007e2:	4613      	mov	r3, r2
 80007e4:	707b      	strb	r3, [r7, #1]
	uint16_t timeout = 0xffff;
 80007e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007ea:	81fb      	strh	r3, [r7, #14]
	/*Wait for BUSY bit RESET*/
	while (I2C->SR1 & I2C_SR2_BUSY_EN)
 80007ec:	e00a      	b.n	8000804 <I2C_Write_Mem+0x38>
	{
		if (timeout <= 0)
 80007ee:	89fb      	ldrh	r3, [r7, #14]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d104      	bne.n	80007fe <I2C_Write_Mem+0x32>
		{
			timeout = 0xffff;
 80007f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007f8:	81fb      	strh	r3, [r7, #14]
			return USER_BUSY;
 80007fa:	2302      	movs	r3, #2
 80007fc:	e08a      	b.n	8000914 <I2C_Write_Mem+0x148>
		}
		else
		{
			timeout--;
 80007fe:	89fb      	ldrh	r3, [r7, #14]
 8000800:	3b01      	subs	r3, #1
 8000802:	81fb      	strh	r3, [r7, #14]
	while (I2C->SR1 & I2C_SR2_BUSY_EN)
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	695b      	ldr	r3, [r3, #20]
 8000808:	f003 0302 	and.w	r3, r3, #2
 800080c:	2b00      	cmp	r3, #0
 800080e:	d1ee      	bne.n	80007ee <I2C_Write_Mem+0x22>
		}
	};
	/*Acknowledge enable*/
	SET_BIT_USER(I2C->CR1, I2C_CR1_ACK_EN);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	601a      	str	r2, [r3, #0]
	/*Generate Start condition*/
	SET_BIT_USER(I2C->CR1, I2C_CR1_START_EN);
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	601a      	str	r2, [r3, #0]
	/*Wait for SB bit SET*/
	while (!(I2C->SR1 & I2C_SR1_SB_EN))
 8000828:	e00a      	b.n	8000840 <I2C_Write_Mem+0x74>
	{
		if (timeout <= 0)
 800082a:	89fb      	ldrh	r3, [r7, #14]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d104      	bne.n	800083a <I2C_Write_Mem+0x6e>
		{
			timeout = 0xffff;
 8000830:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000834:	81fb      	strh	r3, [r7, #14]
			return USER_TIMEOUT;
 8000836:	2303      	movs	r3, #3
 8000838:	e06c      	b.n	8000914 <I2C_Write_Mem+0x148>
		}
		else
		{
			timeout--;
 800083a:	89fb      	ldrh	r3, [r7, #14]
 800083c:	3b01      	subs	r3, #1
 800083e:	81fb      	strh	r3, [r7, #14]
	while (!(I2C->SR1 & I2C_SR1_SB_EN))
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	695b      	ldr	r3, [r3, #20]
 8000844:	f003 0301 	and.w	r3, r3, #1
 8000848:	2b00      	cmp	r3, #0
 800084a:	d0ee      	beq.n	800082a <I2C_Write_Mem+0x5e>
		}
	};
	/*Clear bit SB*/
	I2C->SR1;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	695b      	ldr	r3, [r3, #20]
	/*Write down data for DR register*/
	I2C->DR = add;
 8000850:	78fa      	ldrb	r2, [r7, #3]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	611a      	str	r2, [r3, #16]
	/*Wait for ADDR bit SET*/
	while (!(I2C->SR1 & I2C_SR1_ADDR_EN))
 8000856:	e00a      	b.n	800086e <I2C_Write_Mem+0xa2>
	{
		if (timeout <= 0)
 8000858:	89fb      	ldrh	r3, [r7, #14]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d104      	bne.n	8000868 <I2C_Write_Mem+0x9c>
		{
			timeout = 0xffff;
 800085e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000862:	81fb      	strh	r3, [r7, #14]
			return USER_TIMEOUT;
 8000864:	2303      	movs	r3, #3
 8000866:	e055      	b.n	8000914 <I2C_Write_Mem+0x148>
		}
		else
		{
			timeout--;
 8000868:	89fb      	ldrh	r3, [r7, #14]
 800086a:	3b01      	subs	r3, #1
 800086c:	81fb      	strh	r3, [r7, #14]
	while (!(I2C->SR1 & I2C_SR1_ADDR_EN))
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	695b      	ldr	r3, [r3, #20]
 8000872:	f003 0302 	and.w	r3, r3, #2
 8000876:	2b00      	cmp	r3, #0
 8000878:	d0ee      	beq.n	8000858 <I2C_Write_Mem+0x8c>
		}
	};
	/*Clear ADDR bit*/
	I2C->SR1;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	695b      	ldr	r3, [r3, #20]
	I2C->SR2;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	699b      	ldr	r3, [r3, #24]
	/*Wait for TXE bit SET*/
	while (!(I2C->SR1 & I2C_SR1_TXE_EN))
 8000882:	e00a      	b.n	800089a <I2C_Write_Mem+0xce>
	{
		if (timeout <= 0)
 8000884:	89fb      	ldrh	r3, [r7, #14]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d104      	bne.n	8000894 <I2C_Write_Mem+0xc8>
		{
			timeout = 0xffff;
 800088a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800088e:	81fb      	strh	r3, [r7, #14]
			return USER_TIMEOUT;
 8000890:	2303      	movs	r3, #3
 8000892:	e03f      	b.n	8000914 <I2C_Write_Mem+0x148>
		}
		else
		{
			timeout--;
 8000894:	89fb      	ldrh	r3, [r7, #14]
 8000896:	3b01      	subs	r3, #1
 8000898:	81fb      	strh	r3, [r7, #14]
	while (!(I2C->SR1 & I2C_SR1_TXE_EN))
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	695b      	ldr	r3, [r3, #20]
 800089e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d0ee      	beq.n	8000884 <I2C_Write_Mem+0xb8>
		}
	};
	/*Write down data for DR register*/
	I2C->DR = mem;
 80008a6:	78ba      	ldrb	r2, [r7, #2]
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	611a      	str	r2, [r3, #16]
	/*Wait for TXE bit SET*/
	while (!(I2C->SR1 & I2C_SR1_TXE_EN))
 80008ac:	e00a      	b.n	80008c4 <I2C_Write_Mem+0xf8>
	{
		if (timeout <= 0)
 80008ae:	89fb      	ldrh	r3, [r7, #14]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d104      	bne.n	80008be <I2C_Write_Mem+0xf2>
		{
			timeout = 0xffff;
 80008b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008b8:	81fb      	strh	r3, [r7, #14]
			return USER_TIMEOUT;
 80008ba:	2303      	movs	r3, #3
 80008bc:	e02a      	b.n	8000914 <I2C_Write_Mem+0x148>
		}
		else
		{
			timeout--;
 80008be:	89fb      	ldrh	r3, [r7, #14]
 80008c0:	3b01      	subs	r3, #1
 80008c2:	81fb      	strh	r3, [r7, #14]
	while (!(I2C->SR1 & I2C_SR1_TXE_EN))
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	695b      	ldr	r3, [r3, #20]
 80008c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d0ee      	beq.n	80008ae <I2C_Write_Mem+0xe2>
		}
	};
	/*Write down data for DR register*/
	I2C->DR = data;
 80008d0:	787a      	ldrb	r2, [r7, #1]
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	611a      	str	r2, [r3, #16]
	/*Wait for BFT bit SET*/
	while (!(I2C->SR1 & I2C_SR1_BTF_EN))
 80008d6:	e00a      	b.n	80008ee <I2C_Write_Mem+0x122>
	{
		if (timeout <= 0)
 80008d8:	89fb      	ldrh	r3, [r7, #14]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d104      	bne.n	80008e8 <I2C_Write_Mem+0x11c>
		{
			timeout = 0xffff;
 80008de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008e2:	81fb      	strh	r3, [r7, #14]
			return USER_TIMEOUT;
 80008e4:	2303      	movs	r3, #3
 80008e6:	e015      	b.n	8000914 <I2C_Write_Mem+0x148>
		}
		else
		{
			timeout--;
 80008e8:	89fb      	ldrh	r3, [r7, #14]
 80008ea:	3b01      	subs	r3, #1
 80008ec:	81fb      	strh	r3, [r7, #14]
	while (!(I2C->SR1 & I2C_SR1_BTF_EN))
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	695b      	ldr	r3, [r3, #20]
 80008f2:	f003 0304 	and.w	r3, r3, #4
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d0ee      	beq.n	80008d8 <I2C_Write_Mem+0x10c>
		}
	};
	/*Generate STOP condition*/
	CLEAR_BIT_USER(I2C->CR1, I2C_CR1_ACK_EN);
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	601a      	str	r2, [r3, #0]
	SET_BIT_USER(I2C->CR1, I2C_CR1_STOP_EN);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	601a      	str	r2, [r3, #0]
	return USER_OK;
 8000912:	2300      	movs	r3, #0
}
 8000914:	4618      	mov	r0, r3
 8000916:	3714      	adds	r7, #20
 8000918:	46bd      	mov	sp, r7
 800091a:	bc80      	pop	{r7}
 800091c:	4770      	bx	lr

0800091e <I2C_Read_Mem>:

User_Status_Typedef I2C_Read_Mem(I2C_Typedef *I2C, uint8_t Add, uint8_t Mem,
		uint8_t *buffer)
{
 800091e:	b480      	push	{r7}
 8000920:	b087      	sub	sp, #28
 8000922:	af00      	add	r7, sp, #0
 8000924:	60f8      	str	r0, [r7, #12]
 8000926:	607b      	str	r3, [r7, #4]
 8000928:	460b      	mov	r3, r1
 800092a:	72fb      	strb	r3, [r7, #11]
 800092c:	4613      	mov	r3, r2
 800092e:	72bb      	strb	r3, [r7, #10]
	uint16_t timeout = 0xffff;
 8000930:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000934:	82fb      	strh	r3, [r7, #22]
	/*Wait for BUSY bit RESET*/
	while (I2C->SR1 & I2C_SR2_BUSY_EN)
 8000936:	e00a      	b.n	800094e <I2C_Read_Mem+0x30>
	{
		if (timeout <= 0)
 8000938:	8afb      	ldrh	r3, [r7, #22]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d104      	bne.n	8000948 <I2C_Read_Mem+0x2a>
		{
			timeout = 0xffff;
 800093e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000942:	82fb      	strh	r3, [r7, #22]
			return USER_BUSY;
 8000944:	2302      	movs	r3, #2
 8000946:	e0c3      	b.n	8000ad0 <I2C_Read_Mem+0x1b2>
		}
		else
		{
			timeout--;
 8000948:	8afb      	ldrh	r3, [r7, #22]
 800094a:	3b01      	subs	r3, #1
 800094c:	82fb      	strh	r3, [r7, #22]
	while (I2C->SR1 & I2C_SR2_BUSY_EN)
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	695b      	ldr	r3, [r3, #20]
 8000952:	f003 0302 	and.w	r3, r3, #2
 8000956:	2b00      	cmp	r3, #0
 8000958:	d1ee      	bne.n	8000938 <I2C_Read_Mem+0x1a>
		}
	}
	/*Acknowledge enable*/
	SET_BIT_USER(I2C->CR1, I2C_CR1_ACK_EN);
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	601a      	str	r2, [r3, #0]
	/*Generate Start condition*/
	SET_BIT_USER(I2C->CR1, I2C_CR1_START_EN);
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	601a      	str	r2, [r3, #0]
	/*Wait for SB bit SET*/
	while (!(I2C->SR1 & I2C_SR1_SB_EN))
 8000972:	e00a      	b.n	800098a <I2C_Read_Mem+0x6c>
	{
		if (timeout <= 0)
 8000974:	8afb      	ldrh	r3, [r7, #22]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d104      	bne.n	8000984 <I2C_Read_Mem+0x66>
		{
			timeout = 0xffff;
 800097a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800097e:	82fb      	strh	r3, [r7, #22]
			return USER_TIMEOUT;
 8000980:	2303      	movs	r3, #3
 8000982:	e0a5      	b.n	8000ad0 <I2C_Read_Mem+0x1b2>
		}
		else
		{
			timeout--;
 8000984:	8afb      	ldrh	r3, [r7, #22]
 8000986:	3b01      	subs	r3, #1
 8000988:	82fb      	strh	r3, [r7, #22]
	while (!(I2C->SR1 & I2C_SR1_SB_EN))
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	695b      	ldr	r3, [r3, #20]
 800098e:	f003 0301 	and.w	r3, r3, #1
 8000992:	2b00      	cmp	r3, #0
 8000994:	d0ee      	beq.n	8000974 <I2C_Read_Mem+0x56>
		}
	}
	/*Clear bit SB*/
	I2C->SR1;
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	695b      	ldr	r3, [r3, #20]
	/*Write down data for DR register*/
	I2C->DR = Add;
 800099a:	7afa      	ldrb	r2, [r7, #11]
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	611a      	str	r2, [r3, #16]
	/*Wait for ADDR bit SET*/
	while (!(I2C->SR1 & I2C_SR1_ADDR_EN))
 80009a0:	e00a      	b.n	80009b8 <I2C_Read_Mem+0x9a>
	{
		if (timeout <= 0)
 80009a2:	8afb      	ldrh	r3, [r7, #22]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d104      	bne.n	80009b2 <I2C_Read_Mem+0x94>
		{
			timeout = 0xffff;
 80009a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009ac:	82fb      	strh	r3, [r7, #22]
			return USER_TIMEOUT;
 80009ae:	2303      	movs	r3, #3
 80009b0:	e08e      	b.n	8000ad0 <I2C_Read_Mem+0x1b2>
		}
		else
		{
			timeout--;
 80009b2:	8afb      	ldrh	r3, [r7, #22]
 80009b4:	3b01      	subs	r3, #1
 80009b6:	82fb      	strh	r3, [r7, #22]
	while (!(I2C->SR1 & I2C_SR1_ADDR_EN))
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	695b      	ldr	r3, [r3, #20]
 80009bc:	f003 0302 	and.w	r3, r3, #2
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d0ee      	beq.n	80009a2 <I2C_Read_Mem+0x84>
		}
	}
	/*Clear ADDR bit*/
	I2C->SR1;
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	695b      	ldr	r3, [r3, #20]
	I2C->SR2;
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	699b      	ldr	r3, [r3, #24]
	/*Wait for TXE bit SET*/
	while (!(I2C->SR1 & I2C_SR1_TXE_EN))
 80009cc:	e00a      	b.n	80009e4 <I2C_Read_Mem+0xc6>
	{
		if (timeout <= 0)
 80009ce:	8afb      	ldrh	r3, [r7, #22]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d104      	bne.n	80009de <I2C_Read_Mem+0xc0>
		{
			timeout = 0xffff;
 80009d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009d8:	82fb      	strh	r3, [r7, #22]
			return USER_TIMEOUT;
 80009da:	2303      	movs	r3, #3
 80009dc:	e078      	b.n	8000ad0 <I2C_Read_Mem+0x1b2>
		}
		else
		{
			timeout--;
 80009de:	8afb      	ldrh	r3, [r7, #22]
 80009e0:	3b01      	subs	r3, #1
 80009e2:	82fb      	strh	r3, [r7, #22]
	while (!(I2C->SR1 & I2C_SR1_TXE_EN))
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	695b      	ldr	r3, [r3, #20]
 80009e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d0ee      	beq.n	80009ce <I2C_Read_Mem+0xb0>
		}
	}
	I2C->DR = Mem;
 80009f0:	7aba      	ldrb	r2, [r7, #10]
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	611a      	str	r2, [r3, #16]
	/*Wait for TXE bit SET*/
	while (!(I2C->SR1 & I2C_SR1_TXE_EN))
 80009f6:	e00a      	b.n	8000a0e <I2C_Read_Mem+0xf0>
	{
		if (timeout <= 0)
 80009f8:	8afb      	ldrh	r3, [r7, #22]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d104      	bne.n	8000a08 <I2C_Read_Mem+0xea>
		{
			timeout = 0xffff;
 80009fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a02:	82fb      	strh	r3, [r7, #22]
			return USER_TIMEOUT;
 8000a04:	2303      	movs	r3, #3
 8000a06:	e063      	b.n	8000ad0 <I2C_Read_Mem+0x1b2>
		}
		else
		{
			timeout--;
 8000a08:	8afb      	ldrh	r3, [r7, #22]
 8000a0a:	3b01      	subs	r3, #1
 8000a0c:	82fb      	strh	r3, [r7, #22]
	while (!(I2C->SR1 & I2C_SR1_TXE_EN))
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	695b      	ldr	r3, [r3, #20]
 8000a12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d0ee      	beq.n	80009f8 <I2C_Read_Mem+0xda>
		}
	}
	/*Generate Restart condition*/
	SET_BIT_USER(I2C->CR1, I2C_CR1_START_EN);
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	601a      	str	r2, [r3, #0]
	/*Wait for SB bit SET*/
	while (!(I2C->SR1 & I2C_SR1_SB_EN))
 8000a26:	e00a      	b.n	8000a3e <I2C_Read_Mem+0x120>
	{
		if (timeout <= 0)
 8000a28:	8afb      	ldrh	r3, [r7, #22]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d104      	bne.n	8000a38 <I2C_Read_Mem+0x11a>
		{
			timeout = 0xffff;
 8000a2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a32:	82fb      	strh	r3, [r7, #22]
			return USER_TIMEOUT;
 8000a34:	2303      	movs	r3, #3
 8000a36:	e04b      	b.n	8000ad0 <I2C_Read_Mem+0x1b2>
		}
		else
		{
			timeout--;
 8000a38:	8afb      	ldrh	r3, [r7, #22]
 8000a3a:	3b01      	subs	r3, #1
 8000a3c:	82fb      	strh	r3, [r7, #22]
	while (!(I2C->SR1 & I2C_SR1_SB_EN))
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	695b      	ldr	r3, [r3, #20]
 8000a42:	f003 0301 	and.w	r3, r3, #1
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d0ee      	beq.n	8000a28 <I2C_Read_Mem+0x10a>
		}
	}
	/*Clear bit SB*/
	I2C->SR1;
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	695b      	ldr	r3, [r3, #20]
	Add = (Add | 0x01);
 8000a4e:	7afb      	ldrb	r3, [r7, #11]
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	72fb      	strb	r3, [r7, #11]
	I2C->DR = Add;
 8000a56:	7afa      	ldrb	r2, [r7, #11]
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	611a      	str	r2, [r3, #16]
	/*Wait for ADDR bit SET*/
	while (!(I2C->SR1 & I2C_SR1_ADDR_EN))
 8000a5c:	e00a      	b.n	8000a74 <I2C_Read_Mem+0x156>
	{
		if (timeout <= 0)
 8000a5e:	8afb      	ldrh	r3, [r7, #22]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d104      	bne.n	8000a6e <I2C_Read_Mem+0x150>
		{
			timeout = 0xffff;
 8000a64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a68:	82fb      	strh	r3, [r7, #22]
			return USER_TIMEOUT;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	e030      	b.n	8000ad0 <I2C_Read_Mem+0x1b2>
		}
		else
		{
			timeout--;
 8000a6e:	8afb      	ldrh	r3, [r7, #22]
 8000a70:	3b01      	subs	r3, #1
 8000a72:	82fb      	strh	r3, [r7, #22]
	while (!(I2C->SR1 & I2C_SR1_ADDR_EN))
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	695b      	ldr	r3, [r3, #20]
 8000a78:	f003 0302 	and.w	r3, r3, #2
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d0ee      	beq.n	8000a5e <I2C_Read_Mem+0x140>
		}
	}
	/*Acknowledge Disable - the Acknowledge disable must be performed during EV6 event, i.e. before clearing ADDR flag*/
	CLEAR_BIT_USER(I2C->CR1, I2C_CR1_ACK_EN);
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	601a      	str	r2, [r3, #0]
	/*Clear ADDR bit*/
	I2C->SR1;
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	695b      	ldr	r3, [r3, #20]
	I2C->SR2;
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	699b      	ldr	r3, [r3, #24]
	/*Wait for RXE bit SET*/
	while (!(I2C->SR1 & I2C_SR1_RXNE_EN))
 8000a94:	e00a      	b.n	8000aac <I2C_Read_Mem+0x18e>
	{
		if (timeout <= 0)
 8000a96:	8afb      	ldrh	r3, [r7, #22]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d104      	bne.n	8000aa6 <I2C_Read_Mem+0x188>
		{
			timeout = 0xffff;
 8000a9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000aa0:	82fb      	strh	r3, [r7, #22]
			return USER_TIMEOUT;
 8000aa2:	2303      	movs	r3, #3
 8000aa4:	e014      	b.n	8000ad0 <I2C_Read_Mem+0x1b2>
		}
		else
		{
			timeout--;
 8000aa6:	8afb      	ldrh	r3, [r7, #22]
 8000aa8:	3b01      	subs	r3, #1
 8000aaa:	82fb      	strh	r3, [r7, #22]
	while (!(I2C->SR1 & I2C_SR1_RXNE_EN))
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	695b      	ldr	r3, [r3, #20]
 8000ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d0ee      	beq.n	8000a96 <I2C_Read_Mem+0x178>
		}
	}
	/*Write  data from DR register into buffer*/
	*buffer = I2C->DR;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	691b      	ldr	r3, [r3, #16]
 8000abc:	b2da      	uxtb	r2, r3
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	701a      	strb	r2, [r3, #0]
	/*Generate STOP condition*/
	SET_BIT_USER(I2C->CR1, I2C_CR1_STOP_EN);
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	601a      	str	r2, [r3, #0]
	return USER_OK;
 8000ace:	2300      	movs	r3, #0
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	371c      	adds	r7, #28
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bc80      	pop	{r7}
 8000ad8:	4770      	bx	lr
	...

08000adc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000ae0:	f000 f8f3 	bl	8000cca <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000ae4:	f000 f80c 	bl	8000b00 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000ae8:	f000 f852 	bl	8000b90 <MX_GPIO_Init>
	/* USER CODE BEGIN 2 */
	I2C1_Init();
 8000aec:	f7ff fdfc 	bl	80006e8 <I2C1_Init>
	BQ24298_Update_Data();
 8000af0:	f7ff fcc0 	bl	8000474 <BQ24298_Update_Data>
	BQ24298_Check_data(buffer);
 8000af4:	4801      	ldr	r0, [pc, #4]	; (8000afc <main+0x20>)
 8000af6:	f7ff fd22 	bl	800053e <BQ24298_Check_data>
	//I2C_Read_Mem(I2C1_UR, BQ2429X_I2C_ADDR, 0x08, buffer);
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000afa:	e7fe      	b.n	8000afa <main+0x1e>
 8000afc:	20000028 	.word	0x20000028

08000b00 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b092      	sub	sp, #72	; 0x48
 8000b04:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8000b06:	f107 0314 	add.w	r3, r7, #20
 8000b0a:	2234      	movs	r2, #52	; 0x34
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f000 ffbc 	bl	8001a8c <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8000b14:	463b      	mov	r3, r7
 8000b16:	2200      	movs	r2, #0
 8000b18:	601a      	str	r2, [r3, #0]
 8000b1a:	605a      	str	r2, [r3, #4]
 8000b1c:	609a      	str	r2, [r3, #8]
 8000b1e:	60da      	str	r2, [r3, #12]
 8000b20:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b22:	4b1a      	ldr	r3, [pc, #104]	; (8000b8c <SystemClock_Config+0x8c>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000b2a:	4a18      	ldr	r2, [pc, #96]	; (8000b8c <SystemClock_Config+0x8c>)
 8000b2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000b30:	6013      	str	r3, [r2, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000b32:	2310      	movs	r3, #16
 8000b34:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000b36:	2301      	movs	r3, #1
 8000b38:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000b3e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000b42:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b44:	2300      	movs	r3, #0
 8000b46:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b48:	f107 0314 	add.w	r3, r7, #20
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f000 fa0f 	bl	8000f70 <HAL_RCC_OscConfig>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <SystemClock_Config+0x5c>
	{
		Error_Handler();
 8000b58:	f000 f830 	bl	8000bbc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000b5c:	230f      	movs	r3, #15
 8000b5e:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000b60:	2300      	movs	r3, #0
 8000b62:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b64:	2300      	movs	r3, #0
 8000b66:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b70:	463b      	mov	r3, r7
 8000b72:	2100      	movs	r1, #0
 8000b74:	4618      	mov	r0, r3
 8000b76:	f000 fd2b 	bl	80015d0 <HAL_RCC_ClockConfig>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <SystemClock_Config+0x84>
	{
		Error_Handler();
 8000b80:	f000 f81c 	bl	8000bbc <Error_Handler>
	}
}
 8000b84:	bf00      	nop
 8000b86:	3748      	adds	r7, #72	; 0x48
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	40007000 	.word	0x40007000

08000b90 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000b96:	4b08      	ldr	r3, [pc, #32]	; (8000bb8 <MX_GPIO_Init+0x28>)
 8000b98:	69db      	ldr	r3, [r3, #28]
 8000b9a:	4a07      	ldr	r2, [pc, #28]	; (8000bb8 <MX_GPIO_Init+0x28>)
 8000b9c:	f043 0301 	orr.w	r3, r3, #1
 8000ba0:	61d3      	str	r3, [r2, #28]
 8000ba2:	4b05      	ldr	r3, [pc, #20]	; (8000bb8 <MX_GPIO_Init+0x28>)
 8000ba4:	69db      	ldr	r3, [r3, #28]
 8000ba6:	f003 0301 	and.w	r3, r3, #1
 8000baa:	607b      	str	r3, [r7, #4]
 8000bac:	687b      	ldr	r3, [r7, #4]

}
 8000bae:	bf00      	nop
 8000bb0:	370c      	adds	r7, #12
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bc80      	pop	{r7}
 8000bb6:	4770      	bx	lr
 8000bb8:	40023800 	.word	0x40023800

08000bbc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc0:	b672      	cpsid	i
}
 8000bc2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000bc4:	e7fe      	b.n	8000bc4 <Error_Handler+0x8>
	...

08000bc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000bce:	4b14      	ldr	r3, [pc, #80]	; (8000c20 <HAL_MspInit+0x58>)
 8000bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bd2:	4a13      	ldr	r2, [pc, #76]	; (8000c20 <HAL_MspInit+0x58>)
 8000bd4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd8:	6253      	str	r3, [r2, #36]	; 0x24
 8000bda:	4b11      	ldr	r3, [pc, #68]	; (8000c20 <HAL_MspInit+0x58>)
 8000bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bde:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000be6:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <HAL_MspInit+0x58>)
 8000be8:	6a1b      	ldr	r3, [r3, #32]
 8000bea:	4a0d      	ldr	r2, [pc, #52]	; (8000c20 <HAL_MspInit+0x58>)
 8000bec:	f043 0301 	orr.w	r3, r3, #1
 8000bf0:	6213      	str	r3, [r2, #32]
 8000bf2:	4b0b      	ldr	r3, [pc, #44]	; (8000c20 <HAL_MspInit+0x58>)
 8000bf4:	6a1b      	ldr	r3, [r3, #32]
 8000bf6:	f003 0301 	and.w	r3, r3, #1
 8000bfa:	60bb      	str	r3, [r7, #8]
 8000bfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bfe:	4b08      	ldr	r3, [pc, #32]	; (8000c20 <HAL_MspInit+0x58>)
 8000c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c02:	4a07      	ldr	r2, [pc, #28]	; (8000c20 <HAL_MspInit+0x58>)
 8000c04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c08:	6253      	str	r3, [r2, #36]	; 0x24
 8000c0a:	4b05      	ldr	r3, [pc, #20]	; (8000c20 <HAL_MspInit+0x58>)
 8000c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c16:	bf00      	nop
 8000c18:	3714      	adds	r7, #20
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bc80      	pop	{r7}
 8000c1e:	4770      	bx	lr
 8000c20:	40023800 	.word	0x40023800

08000c24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c28:	e7fe      	b.n	8000c28 <NMI_Handler+0x4>

08000c2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c2a:	b480      	push	{r7}
 8000c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c2e:	e7fe      	b.n	8000c2e <HardFault_Handler+0x4>

08000c30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c34:	e7fe      	b.n	8000c34 <MemManage_Handler+0x4>

08000c36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c36:	b480      	push	{r7}
 8000c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c3a:	e7fe      	b.n	8000c3a <BusFault_Handler+0x4>

08000c3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c40:	e7fe      	b.n	8000c40 <UsageFault_Handler+0x4>

08000c42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c42:	b480      	push	{r7}
 8000c44:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c46:	bf00      	nop
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bc80      	pop	{r7}
 8000c4c:	4770      	bx	lr

08000c4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bc80      	pop	{r7}
 8000c58:	4770      	bx	lr

08000c5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bc80      	pop	{r7}
 8000c64:	4770      	bx	lr

08000c66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c66:	b580      	push	{r7, lr}
 8000c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c6a:	f000 f881 	bl	8000d70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c72:	b480      	push	{r7}
 8000c74:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c76:	bf00      	nop
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bc80      	pop	{r7}
 8000c7c:	4770      	bx	lr
	...

08000c80 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c80:	480c      	ldr	r0, [pc, #48]	; (8000cb4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c82:	490d      	ldr	r1, [pc, #52]	; (8000cb8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c84:	4a0d      	ldr	r2, [pc, #52]	; (8000cbc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c88:	e002      	b.n	8000c90 <LoopCopyDataInit>

08000c8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c8e:	3304      	adds	r3, #4

08000c90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c94:	d3f9      	bcc.n	8000c8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c96:	4a0a      	ldr	r2, [pc, #40]	; (8000cc0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c98:	4c0a      	ldr	r4, [pc, #40]	; (8000cc4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c9c:	e001      	b.n	8000ca2 <LoopFillZerobss>

08000c9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ca0:	3204      	adds	r2, #4

08000ca2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ca2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ca4:	d3fb      	bcc.n	8000c9e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000ca6:	f7ff ffe4 	bl	8000c72 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000caa:	f000 fecb 	bl	8001a44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cae:	f7ff ff15 	bl	8000adc <main>
  bx lr
 8000cb2:	4770      	bx	lr
  ldr r0, =_sdata
 8000cb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cb8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000cbc:	08001ae0 	.word	0x08001ae0
  ldr r2, =_sbss
 8000cc0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000cc4:	20000038 	.word	0x20000038

08000cc8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cc8:	e7fe      	b.n	8000cc8 <ADC1_IRQHandler>

08000cca <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cca:	b580      	push	{r7, lr}
 8000ccc:	b082      	sub	sp, #8
 8000cce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cd4:	2003      	movs	r0, #3
 8000cd6:	f000 f917 	bl	8000f08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cda:	200f      	movs	r0, #15
 8000cdc:	f000 f80e 	bl	8000cfc <HAL_InitTick>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d002      	beq.n	8000cec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	71fb      	strb	r3, [r7, #7]
 8000cea:	e001      	b.n	8000cf0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cec:	f7ff ff6c 	bl	8000bc8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
	...

08000cfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d04:	2300      	movs	r3, #0
 8000d06:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000d08:	4b16      	ldr	r3, [pc, #88]	; (8000d64 <HAL_InitTick+0x68>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d022      	beq.n	8000d56 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000d10:	4b15      	ldr	r3, [pc, #84]	; (8000d68 <HAL_InitTick+0x6c>)
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	4b13      	ldr	r3, [pc, #76]	; (8000d64 <HAL_InitTick+0x68>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d24:	4618      	mov	r0, r3
 8000d26:	f000 f916 	bl	8000f56 <HAL_SYSTICK_Config>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d10f      	bne.n	8000d50 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2b0f      	cmp	r3, #15
 8000d34:	d809      	bhi.n	8000d4a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d36:	2200      	movs	r2, #0
 8000d38:	6879      	ldr	r1, [r7, #4]
 8000d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8000d3e:	f000 f8ee 	bl	8000f1e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d42:	4a0a      	ldr	r2, [pc, #40]	; (8000d6c <HAL_InitTick+0x70>)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6013      	str	r3, [r2, #0]
 8000d48:	e007      	b.n	8000d5a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	73fb      	strb	r3, [r7, #15]
 8000d4e:	e004      	b.n	8000d5a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d50:	2301      	movs	r3, #1
 8000d52:	73fb      	strb	r3, [r7, #15]
 8000d54:	e001      	b.n	8000d5a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d56:	2301      	movs	r3, #1
 8000d58:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3710      	adds	r7, #16
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	20000008 	.word	0x20000008
 8000d68:	20000000 	.word	0x20000000
 8000d6c:	20000004 	.word	0x20000004

08000d70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d74:	4b05      	ldr	r3, [pc, #20]	; (8000d8c <HAL_IncTick+0x1c>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	4b05      	ldr	r3, [pc, #20]	; (8000d90 <HAL_IncTick+0x20>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4413      	add	r3, r2
 8000d7e:	4a03      	ldr	r2, [pc, #12]	; (8000d8c <HAL_IncTick+0x1c>)
 8000d80:	6013      	str	r3, [r2, #0]
}
 8000d82:	bf00      	nop
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bc80      	pop	{r7}
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	20000034 	.word	0x20000034
 8000d90:	20000008 	.word	0x20000008

08000d94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  return uwTick;
 8000d98:	4b02      	ldr	r3, [pc, #8]	; (8000da4 <HAL_GetTick+0x10>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr
 8000da4:	20000034 	.word	0x20000034

08000da8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b085      	sub	sp, #20
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	f003 0307 	and.w	r3, r3, #7
 8000db6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000db8:	4b0c      	ldr	r3, [pc, #48]	; (8000dec <__NVIC_SetPriorityGrouping+0x44>)
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dbe:	68ba      	ldr	r2, [r7, #8]
 8000dc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dda:	4a04      	ldr	r2, [pc, #16]	; (8000dec <__NVIC_SetPriorityGrouping+0x44>)
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	60d3      	str	r3, [r2, #12]
}
 8000de0:	bf00      	nop
 8000de2:	3714      	adds	r7, #20
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bc80      	pop	{r7}
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	e000ed00 	.word	0xe000ed00

08000df0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000df4:	4b04      	ldr	r3, [pc, #16]	; (8000e08 <__NVIC_GetPriorityGrouping+0x18>)
 8000df6:	68db      	ldr	r3, [r3, #12]
 8000df8:	0a1b      	lsrs	r3, r3, #8
 8000dfa:	f003 0307 	and.w	r3, r3, #7
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bc80      	pop	{r7}
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	e000ed00 	.word	0xe000ed00

08000e0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	6039      	str	r1, [r7, #0]
 8000e16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	db0a      	blt.n	8000e36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	b2da      	uxtb	r2, r3
 8000e24:	490c      	ldr	r1, [pc, #48]	; (8000e58 <__NVIC_SetPriority+0x4c>)
 8000e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2a:	0112      	lsls	r2, r2, #4
 8000e2c:	b2d2      	uxtb	r2, r2
 8000e2e:	440b      	add	r3, r1
 8000e30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e34:	e00a      	b.n	8000e4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	b2da      	uxtb	r2, r3
 8000e3a:	4908      	ldr	r1, [pc, #32]	; (8000e5c <__NVIC_SetPriority+0x50>)
 8000e3c:	79fb      	ldrb	r3, [r7, #7]
 8000e3e:	f003 030f 	and.w	r3, r3, #15
 8000e42:	3b04      	subs	r3, #4
 8000e44:	0112      	lsls	r2, r2, #4
 8000e46:	b2d2      	uxtb	r2, r2
 8000e48:	440b      	add	r3, r1
 8000e4a:	761a      	strb	r2, [r3, #24]
}
 8000e4c:	bf00      	nop
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bc80      	pop	{r7}
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	e000e100 	.word	0xe000e100
 8000e5c:	e000ed00 	.word	0xe000ed00

08000e60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b089      	sub	sp, #36	; 0x24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f003 0307 	and.w	r3, r3, #7
 8000e72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	f1c3 0307 	rsb	r3, r3, #7
 8000e7a:	2b04      	cmp	r3, #4
 8000e7c:	bf28      	it	cs
 8000e7e:	2304      	movcs	r3, #4
 8000e80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	3304      	adds	r3, #4
 8000e86:	2b06      	cmp	r3, #6
 8000e88:	d902      	bls.n	8000e90 <NVIC_EncodePriority+0x30>
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	3b03      	subs	r3, #3
 8000e8e:	e000      	b.n	8000e92 <NVIC_EncodePriority+0x32>
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e94:	f04f 32ff 	mov.w	r2, #4294967295
 8000e98:	69bb      	ldr	r3, [r7, #24]
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	43da      	mvns	r2, r3
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	401a      	ands	r2, r3
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb2:	43d9      	mvns	r1, r3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eb8:	4313      	orrs	r3, r2
         );
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3724      	adds	r7, #36	; 0x24
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bc80      	pop	{r7}
 8000ec2:	4770      	bx	lr

08000ec4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	3b01      	subs	r3, #1
 8000ed0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ed4:	d301      	bcc.n	8000eda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e00f      	b.n	8000efa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eda:	4a0a      	ldr	r2, [pc, #40]	; (8000f04 <SysTick_Config+0x40>)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	3b01      	subs	r3, #1
 8000ee0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ee2:	210f      	movs	r1, #15
 8000ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee8:	f7ff ff90 	bl	8000e0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eec:	4b05      	ldr	r3, [pc, #20]	; (8000f04 <SysTick_Config+0x40>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ef2:	4b04      	ldr	r3, [pc, #16]	; (8000f04 <SysTick_Config+0x40>)
 8000ef4:	2207      	movs	r2, #7
 8000ef6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	e000e010 	.word	0xe000e010

08000f08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f7ff ff49 	bl	8000da8 <__NVIC_SetPriorityGrouping>
}
 8000f16:	bf00      	nop
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b086      	sub	sp, #24
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	4603      	mov	r3, r0
 8000f26:	60b9      	str	r1, [r7, #8]
 8000f28:	607a      	str	r2, [r7, #4]
 8000f2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f30:	f7ff ff5e 	bl	8000df0 <__NVIC_GetPriorityGrouping>
 8000f34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f36:	687a      	ldr	r2, [r7, #4]
 8000f38:	68b9      	ldr	r1, [r7, #8]
 8000f3a:	6978      	ldr	r0, [r7, #20]
 8000f3c:	f7ff ff90 	bl	8000e60 <NVIC_EncodePriority>
 8000f40:	4602      	mov	r2, r0
 8000f42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f46:	4611      	mov	r1, r2
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff ff5f 	bl	8000e0c <__NVIC_SetPriority>
}
 8000f4e:	bf00      	nop
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b082      	sub	sp, #8
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f5e:	6878      	ldr	r0, [r7, #4]
 8000f60:	f7ff ffb0 	bl	8000ec4 <SysTick_Config>
 8000f64:	4603      	mov	r3, r0
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
	...

08000f70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b088      	sub	sp, #32
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d101      	bne.n	8000f82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e31d      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f82:	4b94      	ldr	r3, [pc, #592]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	f003 030c 	and.w	r3, r3, #12
 8000f8a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f8c:	4b91      	ldr	r3, [pc, #580]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f94:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d07b      	beq.n	800109a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fa2:	69bb      	ldr	r3, [r7, #24]
 8000fa4:	2b08      	cmp	r3, #8
 8000fa6:	d006      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000fa8:	69bb      	ldr	r3, [r7, #24]
 8000faa:	2b0c      	cmp	r3, #12
 8000fac:	d10f      	bne.n	8000fce <HAL_RCC_OscConfig+0x5e>
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fb4:	d10b      	bne.n	8000fce <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fb6:	4b87      	ldr	r3, [pc, #540]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d06a      	beq.n	8001098 <HAL_RCC_OscConfig+0x128>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d166      	bne.n	8001098 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e2f7      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d106      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x74>
 8000fd6:	4b7f      	ldr	r3, [pc, #508]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a7e      	ldr	r2, [pc, #504]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8000fdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fe0:	6013      	str	r3, [r2, #0]
 8000fe2:	e02d      	b.n	8001040 <HAL_RCC_OscConfig+0xd0>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d10c      	bne.n	8001006 <HAL_RCC_OscConfig+0x96>
 8000fec:	4b79      	ldr	r3, [pc, #484]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a78      	ldr	r2, [pc, #480]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8000ff2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ff6:	6013      	str	r3, [r2, #0]
 8000ff8:	4b76      	ldr	r3, [pc, #472]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a75      	ldr	r2, [pc, #468]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8000ffe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001002:	6013      	str	r3, [r2, #0]
 8001004:	e01c      	b.n	8001040 <HAL_RCC_OscConfig+0xd0>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	2b05      	cmp	r3, #5
 800100c:	d10c      	bne.n	8001028 <HAL_RCC_OscConfig+0xb8>
 800100e:	4b71      	ldr	r3, [pc, #452]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a70      	ldr	r2, [pc, #448]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8001014:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001018:	6013      	str	r3, [r2, #0]
 800101a:	4b6e      	ldr	r3, [pc, #440]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a6d      	ldr	r2, [pc, #436]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8001020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001024:	6013      	str	r3, [r2, #0]
 8001026:	e00b      	b.n	8001040 <HAL_RCC_OscConfig+0xd0>
 8001028:	4b6a      	ldr	r3, [pc, #424]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a69      	ldr	r2, [pc, #420]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 800102e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001032:	6013      	str	r3, [r2, #0]
 8001034:	4b67      	ldr	r3, [pc, #412]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a66      	ldr	r2, [pc, #408]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 800103a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800103e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d013      	beq.n	8001070 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001048:	f7ff fea4 	bl	8000d94 <HAL_GetTick>
 800104c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001050:	f7ff fea0 	bl	8000d94 <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b64      	cmp	r3, #100	; 0x64
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e2ad      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001062:	4b5c      	ldr	r3, [pc, #368]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800106a:	2b00      	cmp	r3, #0
 800106c:	d0f0      	beq.n	8001050 <HAL_RCC_OscConfig+0xe0>
 800106e:	e014      	b.n	800109a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001070:	f7ff fe90 	bl	8000d94 <HAL_GetTick>
 8001074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001076:	e008      	b.n	800108a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001078:	f7ff fe8c 	bl	8000d94 <HAL_GetTick>
 800107c:	4602      	mov	r2, r0
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b64      	cmp	r3, #100	; 0x64
 8001084:	d901      	bls.n	800108a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e299      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800108a:	4b52      	ldr	r3, [pc, #328]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001092:	2b00      	cmp	r3, #0
 8001094:	d1f0      	bne.n	8001078 <HAL_RCC_OscConfig+0x108>
 8001096:	e000      	b.n	800109a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001098:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 0302 	and.w	r3, r3, #2
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d05a      	beq.n	800115c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	2b04      	cmp	r3, #4
 80010aa:	d005      	beq.n	80010b8 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	2b0c      	cmp	r3, #12
 80010b0:	d119      	bne.n	80010e6 <HAL_RCC_OscConfig+0x176>
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d116      	bne.n	80010e6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010b8:	4b46      	ldr	r3, [pc, #280]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f003 0302 	and.w	r3, r3, #2
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d005      	beq.n	80010d0 <HAL_RCC_OscConfig+0x160>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	68db      	ldr	r3, [r3, #12]
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d001      	beq.n	80010d0 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80010cc:	2301      	movs	r3, #1
 80010ce:	e276      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010d0:	4b40      	ldr	r3, [pc, #256]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	691b      	ldr	r3, [r3, #16]
 80010dc:	021b      	lsls	r3, r3, #8
 80010de:	493d      	ldr	r1, [pc, #244]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 80010e0:	4313      	orrs	r3, r2
 80010e2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010e4:	e03a      	b.n	800115c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d020      	beq.n	8001130 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010ee:	4b3a      	ldr	r3, [pc, #232]	; (80011d8 <HAL_RCC_OscConfig+0x268>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f4:	f7ff fe4e 	bl	8000d94 <HAL_GetTick>
 80010f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80010fa:	e008      	b.n	800110e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010fc:	f7ff fe4a 	bl	8000d94 <HAL_GetTick>
 8001100:	4602      	mov	r2, r0
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	2b02      	cmp	r3, #2
 8001108:	d901      	bls.n	800110e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800110a:	2303      	movs	r3, #3
 800110c:	e257      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800110e:	4b31      	ldr	r3, [pc, #196]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	2b00      	cmp	r3, #0
 8001118:	d0f0      	beq.n	80010fc <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800111a:	4b2e      	ldr	r3, [pc, #184]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	691b      	ldr	r3, [r3, #16]
 8001126:	021b      	lsls	r3, r3, #8
 8001128:	492a      	ldr	r1, [pc, #168]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 800112a:	4313      	orrs	r3, r2
 800112c:	604b      	str	r3, [r1, #4]
 800112e:	e015      	b.n	800115c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001130:	4b29      	ldr	r3, [pc, #164]	; (80011d8 <HAL_RCC_OscConfig+0x268>)
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001136:	f7ff fe2d 	bl	8000d94 <HAL_GetTick>
 800113a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800113c:	e008      	b.n	8001150 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800113e:	f7ff fe29 	bl	8000d94 <HAL_GetTick>
 8001142:	4602      	mov	r2, r0
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	2b02      	cmp	r3, #2
 800114a:	d901      	bls.n	8001150 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 800114c:	2303      	movs	r3, #3
 800114e:	e236      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001150:	4b20      	ldr	r3, [pc, #128]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f003 0302 	and.w	r3, r3, #2
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1f0      	bne.n	800113e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f003 0310 	and.w	r3, r3, #16
 8001164:	2b00      	cmp	r3, #0
 8001166:	f000 80b8 	beq.w	80012da <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800116a:	69bb      	ldr	r3, [r7, #24]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d170      	bne.n	8001252 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001170:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001178:	2b00      	cmp	r3, #0
 800117a:	d005      	beq.n	8001188 <HAL_RCC_OscConfig+0x218>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d101      	bne.n	8001188 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001184:	2301      	movs	r3, #1
 8001186:	e21a      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6a1a      	ldr	r2, [r3, #32]
 800118c:	4b11      	ldr	r3, [pc, #68]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001194:	429a      	cmp	r2, r3
 8001196:	d921      	bls.n	80011dc <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6a1b      	ldr	r3, [r3, #32]
 800119c:	4618      	mov	r0, r3
 800119e:	f000 fbf1 	bl	8001984 <RCC_SetFlashLatencyFromMSIRange>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e208      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011ac:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6a1b      	ldr	r3, [r3, #32]
 80011b8:	4906      	ldr	r1, [pc, #24]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 80011ba:	4313      	orrs	r3, r2
 80011bc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011be:	4b05      	ldr	r3, [pc, #20]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	69db      	ldr	r3, [r3, #28]
 80011ca:	061b      	lsls	r3, r3, #24
 80011cc:	4901      	ldr	r1, [pc, #4]	; (80011d4 <HAL_RCC_OscConfig+0x264>)
 80011ce:	4313      	orrs	r3, r2
 80011d0:	604b      	str	r3, [r1, #4]
 80011d2:	e020      	b.n	8001216 <HAL_RCC_OscConfig+0x2a6>
 80011d4:	40023800 	.word	0x40023800
 80011d8:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011dc:	4ba4      	ldr	r3, [pc, #656]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6a1b      	ldr	r3, [r3, #32]
 80011e8:	49a1      	ldr	r1, [pc, #644]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 80011ea:	4313      	orrs	r3, r2
 80011ec:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011ee:	4ba0      	ldr	r3, [pc, #640]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	69db      	ldr	r3, [r3, #28]
 80011fa:	061b      	lsls	r3, r3, #24
 80011fc:	499c      	ldr	r1, [pc, #624]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 80011fe:	4313      	orrs	r3, r2
 8001200:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6a1b      	ldr	r3, [r3, #32]
 8001206:	4618      	mov	r0, r3
 8001208:	f000 fbbc 	bl	8001984 <RCC_SetFlashLatencyFromMSIRange>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	e1d3      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6a1b      	ldr	r3, [r3, #32]
 800121a:	0b5b      	lsrs	r3, r3, #13
 800121c:	3301      	adds	r3, #1
 800121e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001222:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001226:	4a92      	ldr	r2, [pc, #584]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 8001228:	6892      	ldr	r2, [r2, #8]
 800122a:	0912      	lsrs	r2, r2, #4
 800122c:	f002 020f 	and.w	r2, r2, #15
 8001230:	4990      	ldr	r1, [pc, #576]	; (8001474 <HAL_RCC_OscConfig+0x504>)
 8001232:	5c8a      	ldrb	r2, [r1, r2]
 8001234:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001236:	4a90      	ldr	r2, [pc, #576]	; (8001478 <HAL_RCC_OscConfig+0x508>)
 8001238:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800123a:	4b90      	ldr	r3, [pc, #576]	; (800147c <HAL_RCC_OscConfig+0x50c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff fd5c 	bl	8000cfc <HAL_InitTick>
 8001244:	4603      	mov	r3, r0
 8001246:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001248:	7bfb      	ldrb	r3, [r7, #15]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d045      	beq.n	80012da <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800124e:	7bfb      	ldrb	r3, [r7, #15]
 8001250:	e1b5      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	699b      	ldr	r3, [r3, #24]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d029      	beq.n	80012ae <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800125a:	4b89      	ldr	r3, [pc, #548]	; (8001480 <HAL_RCC_OscConfig+0x510>)
 800125c:	2201      	movs	r2, #1
 800125e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001260:	f7ff fd98 	bl	8000d94 <HAL_GetTick>
 8001264:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001266:	e008      	b.n	800127a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001268:	f7ff fd94 	bl	8000d94 <HAL_GetTick>
 800126c:	4602      	mov	r2, r0
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	2b02      	cmp	r3, #2
 8001274:	d901      	bls.n	800127a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e1a1      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800127a:	4b7d      	ldr	r3, [pc, #500]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001282:	2b00      	cmp	r3, #0
 8001284:	d0f0      	beq.n	8001268 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001286:	4b7a      	ldr	r3, [pc, #488]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6a1b      	ldr	r3, [r3, #32]
 8001292:	4977      	ldr	r1, [pc, #476]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 8001294:	4313      	orrs	r3, r2
 8001296:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001298:	4b75      	ldr	r3, [pc, #468]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	69db      	ldr	r3, [r3, #28]
 80012a4:	061b      	lsls	r3, r3, #24
 80012a6:	4972      	ldr	r1, [pc, #456]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 80012a8:	4313      	orrs	r3, r2
 80012aa:	604b      	str	r3, [r1, #4]
 80012ac:	e015      	b.n	80012da <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80012ae:	4b74      	ldr	r3, [pc, #464]	; (8001480 <HAL_RCC_OscConfig+0x510>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012b4:	f7ff fd6e 	bl	8000d94 <HAL_GetTick>
 80012b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80012ba:	e008      	b.n	80012ce <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012bc:	f7ff fd6a 	bl	8000d94 <HAL_GetTick>
 80012c0:	4602      	mov	r2, r0
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d901      	bls.n	80012ce <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80012ca:	2303      	movs	r3, #3
 80012cc:	e177      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80012ce:	4b68      	ldr	r3, [pc, #416]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d1f0      	bne.n	80012bc <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 0308 	and.w	r3, r3, #8
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d030      	beq.n	8001348 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	695b      	ldr	r3, [r3, #20]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d016      	beq.n	800131c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012ee:	4b65      	ldr	r3, [pc, #404]	; (8001484 <HAL_RCC_OscConfig+0x514>)
 80012f0:	2201      	movs	r2, #1
 80012f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012f4:	f7ff fd4e 	bl	8000d94 <HAL_GetTick>
 80012f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80012fa:	e008      	b.n	800130e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012fc:	f7ff fd4a 	bl	8000d94 <HAL_GetTick>
 8001300:	4602      	mov	r2, r0
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	2b02      	cmp	r3, #2
 8001308:	d901      	bls.n	800130e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800130a:	2303      	movs	r3, #3
 800130c:	e157      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800130e:	4b58      	ldr	r3, [pc, #352]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 8001310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001312:	f003 0302 	and.w	r3, r3, #2
 8001316:	2b00      	cmp	r3, #0
 8001318:	d0f0      	beq.n	80012fc <HAL_RCC_OscConfig+0x38c>
 800131a:	e015      	b.n	8001348 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800131c:	4b59      	ldr	r3, [pc, #356]	; (8001484 <HAL_RCC_OscConfig+0x514>)
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001322:	f7ff fd37 	bl	8000d94 <HAL_GetTick>
 8001326:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001328:	e008      	b.n	800133c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800132a:	f7ff fd33 	bl	8000d94 <HAL_GetTick>
 800132e:	4602      	mov	r2, r0
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	2b02      	cmp	r3, #2
 8001336:	d901      	bls.n	800133c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001338:	2303      	movs	r3, #3
 800133a:	e140      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800133c:	4b4c      	ldr	r3, [pc, #304]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 800133e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001340:	f003 0302 	and.w	r3, r3, #2
 8001344:	2b00      	cmp	r3, #0
 8001346:	d1f0      	bne.n	800132a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0304 	and.w	r3, r3, #4
 8001350:	2b00      	cmp	r3, #0
 8001352:	f000 80b5 	beq.w	80014c0 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001356:	2300      	movs	r3, #0
 8001358:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800135a:	4b45      	ldr	r3, [pc, #276]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 800135c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d10d      	bne.n	8001382 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001366:	4b42      	ldr	r3, [pc, #264]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 8001368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136a:	4a41      	ldr	r2, [pc, #260]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 800136c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001370:	6253      	str	r3, [r2, #36]	; 0x24
 8001372:	4b3f      	ldr	r3, [pc, #252]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 8001374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800137e:	2301      	movs	r3, #1
 8001380:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001382:	4b41      	ldr	r3, [pc, #260]	; (8001488 <HAL_RCC_OscConfig+0x518>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800138a:	2b00      	cmp	r3, #0
 800138c:	d118      	bne.n	80013c0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800138e:	4b3e      	ldr	r3, [pc, #248]	; (8001488 <HAL_RCC_OscConfig+0x518>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a3d      	ldr	r2, [pc, #244]	; (8001488 <HAL_RCC_OscConfig+0x518>)
 8001394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001398:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800139a:	f7ff fcfb 	bl	8000d94 <HAL_GetTick>
 800139e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013a0:	e008      	b.n	80013b4 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013a2:	f7ff fcf7 	bl	8000d94 <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	2b64      	cmp	r3, #100	; 0x64
 80013ae:	d901      	bls.n	80013b4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80013b0:	2303      	movs	r3, #3
 80013b2:	e104      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013b4:	4b34      	ldr	r3, [pc, #208]	; (8001488 <HAL_RCC_OscConfig+0x518>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d0f0      	beq.n	80013a2 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d106      	bne.n	80013d6 <HAL_RCC_OscConfig+0x466>
 80013c8:	4b29      	ldr	r3, [pc, #164]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 80013ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013cc:	4a28      	ldr	r2, [pc, #160]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 80013ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013d2:	6353      	str	r3, [r2, #52]	; 0x34
 80013d4:	e02d      	b.n	8001432 <HAL_RCC_OscConfig+0x4c2>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d10c      	bne.n	80013f8 <HAL_RCC_OscConfig+0x488>
 80013de:	4b24      	ldr	r3, [pc, #144]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 80013e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013e2:	4a23      	ldr	r2, [pc, #140]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 80013e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013e8:	6353      	str	r3, [r2, #52]	; 0x34
 80013ea:	4b21      	ldr	r3, [pc, #132]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 80013ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013ee:	4a20      	ldr	r2, [pc, #128]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 80013f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80013f4:	6353      	str	r3, [r2, #52]	; 0x34
 80013f6:	e01c      	b.n	8001432 <HAL_RCC_OscConfig+0x4c2>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	2b05      	cmp	r3, #5
 80013fe:	d10c      	bne.n	800141a <HAL_RCC_OscConfig+0x4aa>
 8001400:	4b1b      	ldr	r3, [pc, #108]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 8001402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001404:	4a1a      	ldr	r2, [pc, #104]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 8001406:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800140a:	6353      	str	r3, [r2, #52]	; 0x34
 800140c:	4b18      	ldr	r3, [pc, #96]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 800140e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001410:	4a17      	ldr	r2, [pc, #92]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 8001412:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001416:	6353      	str	r3, [r2, #52]	; 0x34
 8001418:	e00b      	b.n	8001432 <HAL_RCC_OscConfig+0x4c2>
 800141a:	4b15      	ldr	r3, [pc, #84]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 800141c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800141e:	4a14      	ldr	r2, [pc, #80]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 8001420:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001424:	6353      	str	r3, [r2, #52]	; 0x34
 8001426:	4b12      	ldr	r3, [pc, #72]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 8001428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800142a:	4a11      	ldr	r2, [pc, #68]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 800142c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001430:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d015      	beq.n	8001466 <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800143a:	f7ff fcab 	bl	8000d94 <HAL_GetTick>
 800143e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001440:	e00a      	b.n	8001458 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001442:	f7ff fca7 	bl	8000d94 <HAL_GetTick>
 8001446:	4602      	mov	r2, r0
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001450:	4293      	cmp	r3, r2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e0b2      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001458:	4b05      	ldr	r3, [pc, #20]	; (8001470 <HAL_RCC_OscConfig+0x500>)
 800145a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800145c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0ee      	beq.n	8001442 <HAL_RCC_OscConfig+0x4d2>
 8001464:	e023      	b.n	80014ae <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001466:	f7ff fc95 	bl	8000d94 <HAL_GetTick>
 800146a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800146c:	e019      	b.n	80014a2 <HAL_RCC_OscConfig+0x532>
 800146e:	bf00      	nop
 8001470:	40023800 	.word	0x40023800
 8001474:	08001ac0 	.word	0x08001ac0
 8001478:	20000000 	.word	0x20000000
 800147c:	20000004 	.word	0x20000004
 8001480:	42470020 	.word	0x42470020
 8001484:	42470680 	.word	0x42470680
 8001488:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800148c:	f7ff fc82 	bl	8000d94 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	f241 3288 	movw	r2, #5000	; 0x1388
 800149a:	4293      	cmp	r3, r2
 800149c:	d901      	bls.n	80014a2 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e08d      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80014a2:	4b49      	ldr	r3, [pc, #292]	; (80015c8 <HAL_RCC_OscConfig+0x658>)
 80014a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d1ee      	bne.n	800148c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80014ae:	7ffb      	ldrb	r3, [r7, #31]
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d105      	bne.n	80014c0 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014b4:	4b44      	ldr	r3, [pc, #272]	; (80015c8 <HAL_RCC_OscConfig+0x658>)
 80014b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b8:	4a43      	ldr	r2, [pc, #268]	; (80015c8 <HAL_RCC_OscConfig+0x658>)
 80014ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014be:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d079      	beq.n	80015bc <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	2b0c      	cmp	r3, #12
 80014cc:	d056      	beq.n	800157c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d13b      	bne.n	800154e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014d6:	4b3d      	ldr	r3, [pc, #244]	; (80015cc <HAL_RCC_OscConfig+0x65c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014dc:	f7ff fc5a 	bl	8000d94 <HAL_GetTick>
 80014e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80014e2:	e008      	b.n	80014f6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014e4:	f7ff fc56 	bl	8000d94 <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	d901      	bls.n	80014f6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80014f2:	2303      	movs	r3, #3
 80014f4:	e063      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80014f6:	4b34      	ldr	r3, [pc, #208]	; (80015c8 <HAL_RCC_OscConfig+0x658>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d1f0      	bne.n	80014e4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001502:	4b31      	ldr	r3, [pc, #196]	; (80015c8 <HAL_RCC_OscConfig+0x658>)
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001512:	4319      	orrs	r1, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001518:	430b      	orrs	r3, r1
 800151a:	492b      	ldr	r1, [pc, #172]	; (80015c8 <HAL_RCC_OscConfig+0x658>)
 800151c:	4313      	orrs	r3, r2
 800151e:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001520:	4b2a      	ldr	r3, [pc, #168]	; (80015cc <HAL_RCC_OscConfig+0x65c>)
 8001522:	2201      	movs	r2, #1
 8001524:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001526:	f7ff fc35 	bl	8000d94 <HAL_GetTick>
 800152a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800152c:	e008      	b.n	8001540 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800152e:	f7ff fc31 	bl	8000d94 <HAL_GetTick>
 8001532:	4602      	mov	r2, r0
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	2b02      	cmp	r3, #2
 800153a:	d901      	bls.n	8001540 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 800153c:	2303      	movs	r3, #3
 800153e:	e03e      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001540:	4b21      	ldr	r3, [pc, #132]	; (80015c8 <HAL_RCC_OscConfig+0x658>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d0f0      	beq.n	800152e <HAL_RCC_OscConfig+0x5be>
 800154c:	e036      	b.n	80015bc <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800154e:	4b1f      	ldr	r3, [pc, #124]	; (80015cc <HAL_RCC_OscConfig+0x65c>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001554:	f7ff fc1e 	bl	8000d94 <HAL_GetTick>
 8001558:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800155a:	e008      	b.n	800156e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800155c:	f7ff fc1a 	bl	8000d94 <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	2b02      	cmp	r3, #2
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e027      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800156e:	4b16      	ldr	r3, [pc, #88]	; (80015c8 <HAL_RCC_OscConfig+0x658>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d1f0      	bne.n	800155c <HAL_RCC_OscConfig+0x5ec>
 800157a:	e01f      	b.n	80015bc <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001580:	2b01      	cmp	r3, #1
 8001582:	d101      	bne.n	8001588 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e01a      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001588:	4b0f      	ldr	r3, [pc, #60]	; (80015c8 <HAL_RCC_OscConfig+0x658>)
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001598:	429a      	cmp	r2, r3
 800159a:	d10d      	bne.n	80015b8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d106      	bne.n	80015b8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d001      	beq.n	80015bc <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e000      	b.n	80015be <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80015bc:	2300      	movs	r3, #0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3720      	adds	r7, #32
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40023800 	.word	0x40023800
 80015cc:	42470060 	.word	0x42470060

080015d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d101      	bne.n	80015e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e11a      	b.n	800181a <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015e4:	4b8f      	ldr	r3, [pc, #572]	; (8001824 <HAL_RCC_ClockConfig+0x254>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	683a      	ldr	r2, [r7, #0]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d919      	bls.n	8001626 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d105      	bne.n	8001604 <HAL_RCC_ClockConfig+0x34>
 80015f8:	4b8a      	ldr	r3, [pc, #552]	; (8001824 <HAL_RCC_ClockConfig+0x254>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a89      	ldr	r2, [pc, #548]	; (8001824 <HAL_RCC_ClockConfig+0x254>)
 80015fe:	f043 0304 	orr.w	r3, r3, #4
 8001602:	6013      	str	r3, [r2, #0]
 8001604:	4b87      	ldr	r3, [pc, #540]	; (8001824 <HAL_RCC_ClockConfig+0x254>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f023 0201 	bic.w	r2, r3, #1
 800160c:	4985      	ldr	r1, [pc, #532]	; (8001824 <HAL_RCC_ClockConfig+0x254>)
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	4313      	orrs	r3, r2
 8001612:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001614:	4b83      	ldr	r3, [pc, #524]	; (8001824 <HAL_RCC_ClockConfig+0x254>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 0301 	and.w	r3, r3, #1
 800161c:	683a      	ldr	r2, [r7, #0]
 800161e:	429a      	cmp	r2, r3
 8001620:	d001      	beq.n	8001626 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e0f9      	b.n	800181a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f003 0302 	and.w	r3, r3, #2
 800162e:	2b00      	cmp	r3, #0
 8001630:	d008      	beq.n	8001644 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001632:	4b7d      	ldr	r3, [pc, #500]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	497a      	ldr	r1, [pc, #488]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 8001640:	4313      	orrs	r3, r2
 8001642:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 0301 	and.w	r3, r3, #1
 800164c:	2b00      	cmp	r3, #0
 800164e:	f000 808e 	beq.w	800176e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	2b02      	cmp	r3, #2
 8001658:	d107      	bne.n	800166a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800165a:	4b73      	ldr	r3, [pc, #460]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d121      	bne.n	80016aa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e0d7      	b.n	800181a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	2b03      	cmp	r3, #3
 8001670:	d107      	bne.n	8001682 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001672:	4b6d      	ldr	r3, [pc, #436]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d115      	bne.n	80016aa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e0cb      	b.n	800181a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2b01      	cmp	r3, #1
 8001688:	d107      	bne.n	800169a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800168a:	4b67      	ldr	r3, [pc, #412]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	2b00      	cmp	r3, #0
 8001694:	d109      	bne.n	80016aa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e0bf      	b.n	800181a <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800169a:	4b63      	ldr	r3, [pc, #396]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d101      	bne.n	80016aa <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e0b7      	b.n	800181a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016aa:	4b5f      	ldr	r3, [pc, #380]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	f023 0203 	bic.w	r2, r3, #3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	495c      	ldr	r1, [pc, #368]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 80016b8:	4313      	orrs	r3, r2
 80016ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016bc:	f7ff fb6a 	bl	8000d94 <HAL_GetTick>
 80016c0:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d112      	bne.n	80016f0 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80016ca:	e00a      	b.n	80016e2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016cc:	f7ff fb62 	bl	8000d94 <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016da:	4293      	cmp	r3, r2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e09b      	b.n	800181a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80016e2:	4b51      	ldr	r3, [pc, #324]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f003 030c 	and.w	r3, r3, #12
 80016ea:	2b08      	cmp	r3, #8
 80016ec:	d1ee      	bne.n	80016cc <HAL_RCC_ClockConfig+0xfc>
 80016ee:	e03e      	b.n	800176e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b03      	cmp	r3, #3
 80016f6:	d112      	bne.n	800171e <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016f8:	e00a      	b.n	8001710 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016fa:	f7ff fb4b 	bl	8000d94 <HAL_GetTick>
 80016fe:	4602      	mov	r2, r0
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	f241 3288 	movw	r2, #5000	; 0x1388
 8001708:	4293      	cmp	r3, r2
 800170a:	d901      	bls.n	8001710 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 800170c:	2303      	movs	r3, #3
 800170e:	e084      	b.n	800181a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001710:	4b45      	ldr	r3, [pc, #276]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	f003 030c 	and.w	r3, r3, #12
 8001718:	2b0c      	cmp	r3, #12
 800171a:	d1ee      	bne.n	80016fa <HAL_RCC_ClockConfig+0x12a>
 800171c:	e027      	b.n	800176e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	2b01      	cmp	r3, #1
 8001724:	d11d      	bne.n	8001762 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001726:	e00a      	b.n	800173e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001728:	f7ff fb34 	bl	8000d94 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	f241 3288 	movw	r2, #5000	; 0x1388
 8001736:	4293      	cmp	r3, r2
 8001738:	d901      	bls.n	800173e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e06d      	b.n	800181a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800173e:	4b3a      	ldr	r3, [pc, #232]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	f003 030c 	and.w	r3, r3, #12
 8001746:	2b04      	cmp	r3, #4
 8001748:	d1ee      	bne.n	8001728 <HAL_RCC_ClockConfig+0x158>
 800174a:	e010      	b.n	800176e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800174c:	f7ff fb22 	bl	8000d94 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	f241 3288 	movw	r2, #5000	; 0x1388
 800175a:	4293      	cmp	r3, r2
 800175c:	d901      	bls.n	8001762 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e05b      	b.n	800181a <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001762:	4b31      	ldr	r3, [pc, #196]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f003 030c 	and.w	r3, r3, #12
 800176a:	2b00      	cmp	r3, #0
 800176c:	d1ee      	bne.n	800174c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800176e:	4b2d      	ldr	r3, [pc, #180]	; (8001824 <HAL_RCC_ClockConfig+0x254>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 0301 	and.w	r3, r3, #1
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	429a      	cmp	r2, r3
 800177a:	d219      	bcs.n	80017b0 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	2b01      	cmp	r3, #1
 8001780:	d105      	bne.n	800178e <HAL_RCC_ClockConfig+0x1be>
 8001782:	4b28      	ldr	r3, [pc, #160]	; (8001824 <HAL_RCC_ClockConfig+0x254>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a27      	ldr	r2, [pc, #156]	; (8001824 <HAL_RCC_ClockConfig+0x254>)
 8001788:	f043 0304 	orr.w	r3, r3, #4
 800178c:	6013      	str	r3, [r2, #0]
 800178e:	4b25      	ldr	r3, [pc, #148]	; (8001824 <HAL_RCC_ClockConfig+0x254>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f023 0201 	bic.w	r2, r3, #1
 8001796:	4923      	ldr	r1, [pc, #140]	; (8001824 <HAL_RCC_ClockConfig+0x254>)
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	4313      	orrs	r3, r2
 800179c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800179e:	4b21      	ldr	r3, [pc, #132]	; (8001824 <HAL_RCC_ClockConfig+0x254>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	683a      	ldr	r2, [r7, #0]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d001      	beq.n	80017b0 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e034      	b.n	800181a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0304 	and.w	r3, r3, #4
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d008      	beq.n	80017ce <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017bc:	4b1a      	ldr	r3, [pc, #104]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	4917      	ldr	r1, [pc, #92]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 80017ca:	4313      	orrs	r3, r2
 80017cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0308 	and.w	r3, r3, #8
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d009      	beq.n	80017ee <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017da:	4b13      	ldr	r3, [pc, #76]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	691b      	ldr	r3, [r3, #16]
 80017e6:	00db      	lsls	r3, r3, #3
 80017e8:	490f      	ldr	r1, [pc, #60]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 80017ea:	4313      	orrs	r3, r2
 80017ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017ee:	f000 f823 	bl	8001838 <HAL_RCC_GetSysClockFreq>
 80017f2:	4602      	mov	r2, r0
 80017f4:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <HAL_RCC_ClockConfig+0x258>)
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	091b      	lsrs	r3, r3, #4
 80017fa:	f003 030f 	and.w	r3, r3, #15
 80017fe:	490b      	ldr	r1, [pc, #44]	; (800182c <HAL_RCC_ClockConfig+0x25c>)
 8001800:	5ccb      	ldrb	r3, [r1, r3]
 8001802:	fa22 f303 	lsr.w	r3, r2, r3
 8001806:	4a0a      	ldr	r2, [pc, #40]	; (8001830 <HAL_RCC_ClockConfig+0x260>)
 8001808:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800180a:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <HAL_RCC_ClockConfig+0x264>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff fa74 	bl	8000cfc <HAL_InitTick>
 8001814:	4603      	mov	r3, r0
 8001816:	72fb      	strb	r3, [r7, #11]

  return status;
 8001818:	7afb      	ldrb	r3, [r7, #11]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40023c00 	.word	0x40023c00
 8001828:	40023800 	.word	0x40023800
 800182c:	08001ac0 	.word	0x08001ac0
 8001830:	20000000 	.word	0x20000000
 8001834:	20000004 	.word	0x20000004

08001838 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001838:	b5b0      	push	{r4, r5, r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 800183e:	4b4d      	ldr	r3, [pc, #308]	; (8001974 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f003 030c 	and.w	r3, r3, #12
 800184a:	2b0c      	cmp	r3, #12
 800184c:	d00c      	beq.n	8001868 <HAL_RCC_GetSysClockFreq+0x30>
 800184e:	2b0c      	cmp	r3, #12
 8001850:	d87c      	bhi.n	800194c <HAL_RCC_GetSysClockFreq+0x114>
 8001852:	2b04      	cmp	r3, #4
 8001854:	d002      	beq.n	800185c <HAL_RCC_GetSysClockFreq+0x24>
 8001856:	2b08      	cmp	r3, #8
 8001858:	d003      	beq.n	8001862 <HAL_RCC_GetSysClockFreq+0x2a>
 800185a:	e077      	b.n	800194c <HAL_RCC_GetSysClockFreq+0x114>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800185c:	4b46      	ldr	r3, [pc, #280]	; (8001978 <HAL_RCC_GetSysClockFreq+0x140>)
 800185e:	613b      	str	r3, [r7, #16]
      break;
 8001860:	e082      	b.n	8001968 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001862:	4b46      	ldr	r3, [pc, #280]	; (800197c <HAL_RCC_GetSysClockFreq+0x144>)
 8001864:	613b      	str	r3, [r7, #16]
      break;
 8001866:	e07f      	b.n	8001968 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	0c9b      	lsrs	r3, r3, #18
 800186c:	f003 030f 	and.w	r3, r3, #15
 8001870:	4a43      	ldr	r2, [pc, #268]	; (8001980 <HAL_RCC_GetSysClockFreq+0x148>)
 8001872:	5cd3      	ldrb	r3, [r2, r3]
 8001874:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	0d9b      	lsrs	r3, r3, #22
 800187a:	f003 0303 	and.w	r3, r3, #3
 800187e:	3301      	adds	r3, #1
 8001880:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001882:	4b3c      	ldr	r3, [pc, #240]	; (8001974 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d01a      	beq.n	80018c4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	461a      	mov	r2, r3
 8001892:	f04f 0300 	mov.w	r3, #0
 8001896:	4939      	ldr	r1, [pc, #228]	; (800197c <HAL_RCC_GetSysClockFreq+0x144>)
 8001898:	fb01 f003 	mul.w	r0, r1, r3
 800189c:	2100      	movs	r1, #0
 800189e:	fb01 f102 	mul.w	r1, r1, r2
 80018a2:	1844      	adds	r4, r0, r1
 80018a4:	4935      	ldr	r1, [pc, #212]	; (800197c <HAL_RCC_GetSysClockFreq+0x144>)
 80018a6:	fba2 0101 	umull	r0, r1, r2, r1
 80018aa:	1863      	adds	r3, r4, r1
 80018ac:	4619      	mov	r1, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	461a      	mov	r2, r3
 80018b2:	f04f 0300 	mov.w	r3, #0
 80018b6:	f7fe fc61 	bl	800017c <__aeabi_uldivmod>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	4613      	mov	r3, r2
 80018c0:	617b      	str	r3, [r7, #20]
 80018c2:	e040      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0x10e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	461c      	mov	r4, r3
 80018c8:	f04f 0500 	mov.w	r5, #0
 80018cc:	4620      	mov	r0, r4
 80018ce:	4629      	mov	r1, r5
 80018d0:	f04f 0200 	mov.w	r2, #0
 80018d4:	f04f 0300 	mov.w	r3, #0
 80018d8:	014b      	lsls	r3, r1, #5
 80018da:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80018de:	0142      	lsls	r2, r0, #5
 80018e0:	4610      	mov	r0, r2
 80018e2:	4619      	mov	r1, r3
 80018e4:	1b00      	subs	r0, r0, r4
 80018e6:	eb61 0105 	sbc.w	r1, r1, r5
 80018ea:	f04f 0200 	mov.w	r2, #0
 80018ee:	f04f 0300 	mov.w	r3, #0
 80018f2:	018b      	lsls	r3, r1, #6
 80018f4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80018f8:	0182      	lsls	r2, r0, #6
 80018fa:	1a12      	subs	r2, r2, r0
 80018fc:	eb63 0301 	sbc.w	r3, r3, r1
 8001900:	f04f 0000 	mov.w	r0, #0
 8001904:	f04f 0100 	mov.w	r1, #0
 8001908:	00d9      	lsls	r1, r3, #3
 800190a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800190e:	00d0      	lsls	r0, r2, #3
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	1912      	adds	r2, r2, r4
 8001916:	eb45 0303 	adc.w	r3, r5, r3
 800191a:	f04f 0000 	mov.w	r0, #0
 800191e:	f04f 0100 	mov.w	r1, #0
 8001922:	0299      	lsls	r1, r3, #10
 8001924:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001928:	0290      	lsls	r0, r2, #10
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	4610      	mov	r0, r2
 8001930:	4619      	mov	r1, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	461a      	mov	r2, r3
 8001936:	f04f 0300 	mov.w	r3, #0
 800193a:	f7fe fc1f 	bl	800017c <__aeabi_uldivmod>
 800193e:	4602      	mov	r2, r0
 8001940:	460b      	mov	r3, r1
 8001942:	4613      	mov	r3, r2
 8001944:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	613b      	str	r3, [r7, #16]
      break;
 800194a:	e00d      	b.n	8001968 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800194c:	4b09      	ldr	r3, [pc, #36]	; (8001974 <HAL_RCC_GetSysClockFreq+0x13c>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	0b5b      	lsrs	r3, r3, #13
 8001952:	f003 0307 	and.w	r3, r3, #7
 8001956:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	3301      	adds	r3, #1
 800195c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	613b      	str	r3, [r7, #16]
      break;
 8001966:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001968:	693b      	ldr	r3, [r7, #16]
}
 800196a:	4618      	mov	r0, r3
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bdb0      	pop	{r4, r5, r7, pc}
 8001972:	bf00      	nop
 8001974:	40023800 	.word	0x40023800
 8001978:	00f42400 	.word	0x00f42400
 800197c:	016e3600 	.word	0x016e3600
 8001980:	08001ab4 	.word	0x08001ab4

08001984 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001984:	b480      	push	{r7}
 8001986:	b087      	sub	sp, #28
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800198c:	2300      	movs	r3, #0
 800198e:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001990:	4b29      	ldr	r3, [pc, #164]	; (8001a38 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d12c      	bne.n	80019f6 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800199c:	4b26      	ldr	r3, [pc, #152]	; (8001a38 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800199e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d005      	beq.n	80019b4 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80019a8:	4b24      	ldr	r3, [pc, #144]	; (8001a3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80019b0:	617b      	str	r3, [r7, #20]
 80019b2:	e016      	b.n	80019e2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019b4:	4b20      	ldr	r3, [pc, #128]	; (8001a38 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80019b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b8:	4a1f      	ldr	r2, [pc, #124]	; (8001a38 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80019ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019be:	6253      	str	r3, [r2, #36]	; 0x24
 80019c0:	4b1d      	ldr	r3, [pc, #116]	; (8001a38 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80019c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80019cc:	4b1b      	ldr	r3, [pc, #108]	; (8001a3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80019d4:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80019d6:	4b18      	ldr	r3, [pc, #96]	; (8001a38 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80019d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019da:	4a17      	ldr	r2, [pc, #92]	; (8001a38 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80019dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019e0:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80019e8:	d105      	bne.n	80019f6 <RCC_SetFlashLatencyFromMSIRange+0x72>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80019f0:	d101      	bne.n	80019f6 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80019f2:	2301      	movs	r3, #1
 80019f4:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d105      	bne.n	8001a08 <RCC_SetFlashLatencyFromMSIRange+0x84>
 80019fc:	4b10      	ldr	r3, [pc, #64]	; (8001a40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a0f      	ldr	r2, [pc, #60]	; (8001a40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a02:	f043 0304 	orr.w	r3, r3, #4
 8001a06:	6013      	str	r3, [r2, #0]
 8001a08:	4b0d      	ldr	r3, [pc, #52]	; (8001a40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f023 0201 	bic.w	r2, r3, #1
 8001a10:	490b      	ldr	r1, [pc, #44]	; (8001a40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001a18:	4b09      	ldr	r3, [pc, #36]	; (8001a40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d001      	beq.n	8001a2a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e000      	b.n	8001a2c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8001a2a:	2300      	movs	r3, #0
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	371c      	adds	r7, #28
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	40023800 	.word	0x40023800
 8001a3c:	40007000 	.word	0x40007000
 8001a40:	40023c00 	.word	0x40023c00

08001a44 <__libc_init_array>:
 8001a44:	b570      	push	{r4, r5, r6, lr}
 8001a46:	2600      	movs	r6, #0
 8001a48:	4d0c      	ldr	r5, [pc, #48]	; (8001a7c <__libc_init_array+0x38>)
 8001a4a:	4c0d      	ldr	r4, [pc, #52]	; (8001a80 <__libc_init_array+0x3c>)
 8001a4c:	1b64      	subs	r4, r4, r5
 8001a4e:	10a4      	asrs	r4, r4, #2
 8001a50:	42a6      	cmp	r6, r4
 8001a52:	d109      	bne.n	8001a68 <__libc_init_array+0x24>
 8001a54:	f000 f822 	bl	8001a9c <_init>
 8001a58:	2600      	movs	r6, #0
 8001a5a:	4d0a      	ldr	r5, [pc, #40]	; (8001a84 <__libc_init_array+0x40>)
 8001a5c:	4c0a      	ldr	r4, [pc, #40]	; (8001a88 <__libc_init_array+0x44>)
 8001a5e:	1b64      	subs	r4, r4, r5
 8001a60:	10a4      	asrs	r4, r4, #2
 8001a62:	42a6      	cmp	r6, r4
 8001a64:	d105      	bne.n	8001a72 <__libc_init_array+0x2e>
 8001a66:	bd70      	pop	{r4, r5, r6, pc}
 8001a68:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a6c:	4798      	blx	r3
 8001a6e:	3601      	adds	r6, #1
 8001a70:	e7ee      	b.n	8001a50 <__libc_init_array+0xc>
 8001a72:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a76:	4798      	blx	r3
 8001a78:	3601      	adds	r6, #1
 8001a7a:	e7f2      	b.n	8001a62 <__libc_init_array+0x1e>
 8001a7c:	08001ad8 	.word	0x08001ad8
 8001a80:	08001ad8 	.word	0x08001ad8
 8001a84:	08001ad8 	.word	0x08001ad8
 8001a88:	08001adc 	.word	0x08001adc

08001a8c <memset>:
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	4402      	add	r2, r0
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d100      	bne.n	8001a96 <memset+0xa>
 8001a94:	4770      	bx	lr
 8001a96:	f803 1b01 	strb.w	r1, [r3], #1
 8001a9a:	e7f9      	b.n	8001a90 <memset+0x4>

08001a9c <_init>:
 8001a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a9e:	bf00      	nop
 8001aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001aa2:	bc08      	pop	{r3}
 8001aa4:	469e      	mov	lr, r3
 8001aa6:	4770      	bx	lr

08001aa8 <_fini>:
 8001aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aaa:	bf00      	nop
 8001aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001aae:	bc08      	pop	{r3}
 8001ab0:	469e      	mov	lr, r3
 8001ab2:	4770      	bx	lr
