static inline T_1 F_1 ( int V_1 )\r\n{\r\nunion V_2 V_3 ;\r\nV_3 . V_4 = 0 ;\r\nV_3 . V_5 . V_6 = 0 ;\r\nV_3 . V_5 . V_5 = 1 ;\r\nV_3 . V_5 . V_7 = 3 ;\r\nV_3 . V_5 . V_8 = 2 ;\r\nV_3 . V_5 . V_9 = 1 ;\r\nV_3 . V_5 . V_10 = V_1 ;\r\nreturn V_3 . V_4 ;\r\n}\r\nstatic inline T_1 F_2 ( int V_1 )\r\n{\r\nreturn 1ull << 32 ;\r\n}\r\nstatic inline T_1 F_3 ( int V_1 )\r\n{\r\nunion V_2 V_3 ;\r\nV_3 . V_4 = 0 ;\r\nV_3 . V_11 . V_6 = 0 ;\r\nV_3 . V_11 . V_5 = 1 ;\r\nV_3 . V_11 . V_7 = 3 ;\r\nV_3 . V_11 . V_8 = 3 + V_1 ;\r\nreturn V_3 . V_4 ;\r\n}\r\nstatic inline T_1 F_4 ( int V_1 )\r\n{\r\nreturn 1ull << 36 ;\r\n}\r\nstatic T_2 F_5 ( int V_1 , T_2 V_12 )\r\n{\r\nif ( F_6 ( V_13 ) ) {\r\nunion V_14 V_15 ;\r\nV_15 . V_4 = 0 ;\r\nV_15 . V_16 . V_17 = V_12 ;\r\nF_7 ( F_8 ( V_1 ) , V_15 . V_4 ) ;\r\nV_15 . V_4 = F_9 ( F_8 ( V_1 ) ) ;\r\nreturn V_15 . V_16 . V_18 ;\r\n} else {\r\nunion V_19 V_20 ;\r\nV_20 . V_4 = 0 ;\r\nV_20 . V_16 . V_17 = V_12 ;\r\nF_7 ( F_10 ( V_1 ) , V_20 . V_4 ) ;\r\nV_20 . V_4 = F_9 ( F_10 ( V_1 ) ) ;\r\nreturn V_20 . V_16 . V_18 ;\r\n}\r\n}\r\nstatic void F_11 ( int V_1 , T_2 V_12 ,\r\nT_2 V_21 )\r\n{\r\nif ( F_6 ( V_13 ) ) {\r\nunion V_22 V_23 ;\r\nV_23 . V_4 = 0 ;\r\nV_23 . V_16 . V_17 = V_12 ;\r\nV_23 . V_16 . V_18 = V_21 ;\r\nF_7 ( F_12 ( V_1 ) , V_23 . V_4 ) ;\r\n} else {\r\nunion V_24 V_25 ;\r\nV_25 . V_4 = 0 ;\r\nV_25 . V_16 . V_17 = V_12 ;\r\nV_25 . V_16 . V_18 = V_21 ;\r\nF_7 ( F_13 ( V_1 ) , V_25 . V_4 ) ;\r\n}\r\n}\r\nstatic inline T_1 F_14 ( int V_1 , int V_26 ,\r\nint V_27 , int V_28 , int V_29 )\r\n{\r\nunion V_2 V_3 ;\r\nunion V_30 V_31 ;\r\nV_31 . V_32 =\r\nF_5 ( V_1 , F_15 ( V_1 ) ) ;\r\nif ( ( V_26 <= V_31 . V_16 . V_33 ) && ( V_27 != 0 ) )\r\nreturn 0 ;\r\nV_3 . V_4 = 0 ;\r\nV_3 . V_34 . V_6 = 2 ;\r\nV_3 . V_34 . V_5 = 1 ;\r\nV_3 . V_34 . V_7 = 3 ;\r\nV_3 . V_34 . V_8 = 1 ;\r\nV_3 . V_34 . V_9 = 1 ;\r\nV_3 . V_34 . V_10 = V_1 ;\r\nV_3 . V_34 . V_35 = ( V_26 > V_31 . V_16 . V_33 ) ;\r\nV_3 . V_34 . V_26 = V_26 ;\r\nV_3 . V_34 . V_27 = V_27 ;\r\nV_3 . V_34 . V_36 = V_28 ;\r\nV_3 . V_34 . V_29 = V_29 ;\r\nreturn V_3 . V_4 ;\r\n}\r\nstatic T_3 F_16 ( int V_1 , int V_26 , int V_27 ,\r\nint V_28 , int V_29 )\r\n{\r\nT_1 V_37 =\r\nF_14 ( V_1 , V_26 , V_27 , V_28 , V_29 ) ;\r\nif ( V_37 )\r\nreturn F_17 ( V_37 ) ;\r\nelse\r\nreturn 0xff ;\r\n}\r\nstatic T_4 F_18 ( int V_1 , int V_26 , int V_27 ,\r\nint V_28 , int V_29 )\r\n{\r\nT_1 V_37 =\r\nF_14 ( V_1 , V_26 , V_27 , V_28 , V_29 ) ;\r\nif ( V_37 )\r\nreturn F_19 ( F_20 ( V_37 ) ) ;\r\nelse\r\nreturn 0xffff ;\r\n}\r\nstatic T_2 F_21 ( int V_1 , int V_26 , int V_27 ,\r\nint V_28 , int V_29 )\r\n{\r\nT_1 V_37 =\r\nF_14 ( V_1 , V_26 , V_27 , V_28 , V_29 ) ;\r\nif ( V_37 )\r\nreturn F_22 ( F_23 ( V_37 ) ) ;\r\nelse\r\nreturn 0xffffffff ;\r\n}\r\nstatic void F_24 ( int V_1 , int V_26 , int V_27 , int V_28 ,\r\nint V_29 , T_3 V_21 )\r\n{\r\nT_1 V_37 =\r\nF_14 ( V_1 , V_26 , V_27 , V_28 , V_29 ) ;\r\nif ( V_37 )\r\nF_25 ( V_37 , V_21 ) ;\r\n}\r\nstatic void F_26 ( int V_1 , int V_26 , int V_27 , int V_28 ,\r\nint V_29 , T_4 V_21 )\r\n{\r\nT_1 V_37 =\r\nF_14 ( V_1 , V_26 , V_27 , V_28 , V_29 ) ;\r\nif ( V_37 )\r\nF_27 ( V_37 , F_28 ( V_21 ) ) ;\r\n}\r\nstatic void F_29 ( int V_1 , int V_26 , int V_27 , int V_28 ,\r\nint V_29 , T_2 V_21 )\r\n{\r\nT_1 V_37 =\r\nF_14 ( V_1 , V_26 , V_27 , V_28 , V_29 ) ;\r\nif ( V_37 )\r\nF_30 ( V_37 , F_31 ( V_21 ) ) ;\r\n}\r\nstatic void F_32 ( int V_1 )\r\n{\r\nunion V_38 V_39 ;\r\nunion V_40 V_41 ;\r\nunion V_42 V_43 ;\r\nunion V_44 V_45 ;\r\nunion V_30 V_31 ;\r\nunion V_46 V_47 ;\r\nunion V_48 V_49 ;\r\nunion V_50 V_51 ;\r\nunion V_52 V_53 ;\r\nunion V_54 V_55 ;\r\nunion V_56 V_57 ;\r\nunion V_58 V_59 ;\r\nV_39 . V_32 = F_5 ( V_1 , F_33 ( V_1 ) ) ;\r\nif ( F_34 ( V_60 ) ) {\r\nV_39 . V_16 . V_61 = V_62 ;\r\nV_39 . V_16 . V_63 = V_64 ;\r\n} else {\r\nV_39 . V_16 . V_61 = V_65 ;\r\nV_39 . V_16 . V_63 = V_66 ;\r\n}\r\nV_39 . V_16 . V_67 = 1 ;\r\nV_39 . V_16 . V_68 = 1 ;\r\nV_39 . V_16 . V_69 = 1 ;\r\nV_39 . V_16 . V_70 = 1 ;\r\nV_39 . V_16 . V_71 = 1 ;\r\nV_39 . V_16 . V_72 = 1 ;\r\nF_11 ( V_1 , F_33 ( V_1 ) , V_39 . V_32 ) ;\r\nif ( F_6 ( V_13 ) ) {\r\nunion V_73 V_74 ;\r\nV_74 . V_4 = F_9 ( V_75 ) ;\r\nV_74 . V_16 . V_61 = V_62 ;\r\nV_74 . V_16 . V_63 = V_64 ;\r\nif ( V_1 )\r\nV_74 . V_16 . V_76 = 3 ;\r\nelse\r\nV_74 . V_16 . V_77 = 3 ;\r\nF_7 ( V_75 , V_74 . V_4 ) ;\r\n} else {\r\nunion V_78 V_79 ;\r\nunion V_80 V_81 ;\r\nV_79 . V_4 = F_9 ( F_35 ( V_1 ) ) ;\r\nV_79 . V_16 . V_61 = V_65 ;\r\nV_79 . V_16 . V_63 = V_66 ;\r\nV_79 . V_16 . V_82 = 32 ;\r\nF_7 ( F_35 ( V_1 ) , V_79 . V_4 ) ;\r\nV_81 . V_4 = F_9 ( F_36 ( V_1 ) ) ;\r\nV_81 . V_16 . V_63 = V_66 ;\r\nF_7 ( F_36 ( V_1 ) , V_81 . V_4 ) ;\r\n}\r\nV_41 . V_32 = F_5 ( V_1 , F_37 ( V_1 ) ) ;\r\nV_41 . V_16 . V_83 = 1 ;\r\nV_41 . V_16 . V_84 = 1 ;\r\nF_11 ( V_1 , F_37 ( V_1 ) , V_41 . V_32 ) ;\r\nV_43 . V_32 = F_5 ( V_1 , F_38 ( V_1 ) ) ;\r\nV_43 . V_16 . V_85 = 1 ;\r\nV_43 . V_16 . V_86 = 1 ;\r\nV_43 . V_16 . V_87 = 1 ;\r\nV_43 . V_16 . V_88 = 1 ;\r\nF_11 ( V_1 , F_38 ( V_1 ) , V_43 . V_32 ) ;\r\nF_11 ( V_1 , F_39 ( V_1 ) , 0 ) ;\r\nF_11 ( V_1 , F_40 ( V_1 ) , 0 ) ;\r\nV_45 . V_32 = F_5 ( V_1 , F_41 ( V_1 ) ) ;\r\nV_45 . V_16 . V_89 = 0 ;\r\nF_11 ( V_1 , F_41 ( V_1 ) , V_45 . V_32 ) ;\r\nV_31 . V_32 = 0 ;\r\nV_31 . V_16 . V_33 = 1 ;\r\nV_31 . V_16 . V_90 = 1 ;\r\nV_31 . V_16 . V_91 = 1 ;\r\nF_11 ( V_1 , F_15 ( V_1 ) , V_31 . V_32 ) ;\r\nV_47 . V_32 = 0 ;\r\nV_47 . V_16 . V_92 = 0x100 ;\r\nV_47 . V_16 . V_93 = 0 ;\r\nF_11 ( V_1 , F_42 ( V_1 ) , V_47 . V_32 ) ;\r\nV_49 . V_32 = F_5 ( V_1 , F_43 ( V_1 ) ) ;\r\nV_51 . V_32 = F_5 ( V_1 , F_44 ( V_1 ) ) ;\r\nV_53 . V_32 = F_5 ( V_1 , F_45 ( V_1 ) ) ;\r\nV_49 . V_16 . V_94 = 0x100 ;\r\nV_49 . V_16 . V_95 = 0 ;\r\nV_51 . V_16 . V_96 = 0x100 ;\r\nV_53 . V_16 . V_97 = 0 ;\r\nF_11 ( V_1 , F_43 ( V_1 ) , V_49 . V_32 ) ;\r\nF_11 ( V_1 , F_44 ( V_1 ) , V_51 . V_32 ) ;\r\nF_11 ( V_1 , F_45 ( V_1 ) , V_53 . V_32 ) ;\r\nV_55 . V_32 = F_5 ( V_1 , F_46 ( V_1 ) ) ;\r\nV_55 . V_16 . V_98 = 1 ;\r\nV_55 . V_16 . V_99 = 1 ;\r\nV_55 . V_16 . V_100 = 1 ;\r\nV_55 . V_16 . V_101 = 1 ;\r\nF_11 ( V_1 , F_46 ( V_1 ) , V_55 . V_32 ) ;\r\nV_57 . V_32 = F_5 ( V_1 , F_47 ( V_1 ) ) ;\r\nV_57 . V_16 . V_102 = 1 ;\r\nV_57 . V_16 . V_103 = 1 ;\r\nV_57 . V_16 . V_104 = 1 ;\r\nF_11 ( V_1 , F_47 ( V_1 ) , V_57 . V_32 ) ;\r\nV_59 . V_32 = F_5 ( V_1 , F_48 ( V_1 ) ) ;\r\nV_59 . V_16 . V_105 = 1 ;\r\nV_59 . V_16 . V_106 = 1 ;\r\nV_59 . V_16 . V_107 = 1 ;\r\nF_11 ( V_1 , F_48 ( V_1 ) , V_59 . V_32 ) ;\r\n}\r\nstatic int F_49 ( int V_1 )\r\n{\r\nT_1 V_108 ;\r\nunion V_109 V_110 ;\r\nunion V_111 V_112 ;\r\nunion V_44 V_45 ;\r\nunion V_113 V_114 ;\r\nV_112 . V_32 = F_5 ( V_1 , F_50 ( V_1 ) ) ;\r\nV_110 . V_4 = F_9 ( F_51 ( V_1 ) ) ;\r\nif ( V_110 . V_16 . V_115 == 0 )\r\nV_112 . V_16 . V_116 = 0xf ;\r\nelse\r\nV_112 . V_16 . V_116 = 0x7 ;\r\nF_11 ( V_1 , F_50 ( V_1 ) , V_112 . V_32 ) ;\r\nif ( F_34 ( V_117 ) ) {\r\nunion V_118 V_119 ;\r\nV_119 . V_32 = F_5 ( V_1 , F_52 ( V_1 ) ) ;\r\nV_119 . V_16 . V_120 = 1 ;\r\nF_11 ( V_1 , F_52 ( V_1 ) , V_119 . V_32 ) ;\r\n}\r\nif ( F_34 ( V_121 ) && ( V_1 == 1 ) ) {\r\nV_110 . V_16 . V_122 = 1 ;\r\nF_7 ( F_51 ( V_1 ) , V_110 . V_4 ) ;\r\n}\r\nV_110 . V_4 = F_9 ( F_51 ( V_1 ) ) ;\r\nV_110 . V_16 . V_123 = 1 ;\r\nF_7 ( F_51 ( V_1 ) , V_110 . V_4 ) ;\r\nif ( F_34 ( V_124 ) )\r\nF_53 ( 0 ) ;\r\nV_108 = F_54 () ;\r\ndo {\r\nif ( F_54 () - V_108 > 2 * F_55 () ) {\r\nF_56 ( L_1 , V_1 ) ;\r\nreturn - 1 ;\r\n}\r\nF_57 ( 10000 ) ;\r\nV_45 . V_32 = F_5 ( V_1 , F_41 ( V_1 ) ) ;\r\n} while ( V_45 . V_16 . V_125 == 0 );\r\nF_7 ( V_126 , F_9 ( V_126 ) ) ;\r\nV_114 . V_32 = F_5 ( V_1 , F_58 ( V_1 ) ) ;\r\nswitch ( V_45 . V_16 . V_127 ) {\r\ncase 1 :\r\nV_114 . V_16 . V_128 = 1677 ;\r\nbreak;\r\ncase 2 :\r\nV_114 . V_16 . V_128 = 867 ;\r\nbreak;\r\ncase 4 :\r\nV_114 . V_16 . V_128 = 462 ;\r\nbreak;\r\ncase 8 :\r\nV_114 . V_16 . V_128 = 258 ;\r\nbreak;\r\n}\r\nF_11 ( V_1 , F_58 ( V_1 ) , V_114 . V_32 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_59 ( union V_129 * V_130 )\r\n{\r\nif ( F_34 ( V_131 ) )\r\nV_130 -> V_132 . V_133 ++ ;\r\nelse\r\nV_130 -> V_134 . V_133 ++ ;\r\n}\r\nstatic int F_60 ( int V_1 )\r\n{\r\nint V_135 ;\r\nint V_136 ;\r\nV_4 V_137 ;\r\nunion V_138 V_139 ;\r\nunion V_140 V_141 ;\r\nunion V_142 V_143 ;\r\nunion V_144 V_145 ;\r\nunion V_146 V_147 ;\r\nunion V_148 V_149 ;\r\nunion V_150 V_151 ;\r\nunion V_152 V_153 ;\r\nunion V_44 V_45 ;\r\nunion V_154 V_155 ;\r\nV_156:\r\nV_145 . V_4 = F_9 ( V_157 ) ;\r\nif ( ( V_1 == 0 ) && ! V_145 . V_16 . V_158 ) {\r\nF_56 ( L_2 , V_1 ) ;\r\nreturn - 1 ;\r\n}\r\nif ( F_34 ( V_121 ) ) {\r\nV_151 . V_4 = F_9 ( V_159 ) ;\r\nif ( ( V_1 == 1 ) && V_151 . V_160 . V_161 ) {\r\nF_56 ( L_3 ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nV_145 . V_16 . V_162 = 1 ;\r\nV_145 . V_16 . V_163 = 0x20 ;\r\nif ( F_34 ( V_117 ) ) {\r\nV_145 . V_16 . V_164 = 0x20 ;\r\nV_145 . V_16 . V_165 = 0x20 ;\r\n}\r\nF_7 ( V_157 , V_145 . V_4 ) ;\r\nif ( F_61 () -> V_166 == V_167 ) {\r\nif ( V_1 == 0 ) {\r\nV_139 . V_4 = F_9 ( V_168 ) ;\r\nif ( V_139 . V_16 . V_169 == 0 ) {\r\nV_139 . V_16 . V_169 = 1 ;\r\nF_7 ( V_168 , V_139 . V_4 ) ;\r\nV_139 . V_4 = F_9 ( V_170 ) ;\r\nV_139 . V_16 . V_169 = 1 ;\r\nF_7 ( V_170 , V_139 . V_4 ) ;\r\nF_62 ( 2000 ) ;\r\n}\r\nV_139 . V_4 = F_9 ( V_170 ) ;\r\nV_139 . V_16 . V_169 = 0 ;\r\nF_7 ( V_170 , V_139 . V_4 ) ;\r\nV_139 . V_4 = F_9 ( V_168 ) ;\r\nV_139 . V_16 . V_169 = 0 ;\r\nF_7 ( V_168 , V_139 . V_4 ) ;\r\n}\r\n} else {\r\nif ( V_1 )\r\nV_139 . V_4 = F_9 ( V_170 ) ;\r\nelse\r\nV_139 . V_4 = F_9 ( V_168 ) ;\r\nif ( V_139 . V_16 . V_169 == 0 ) {\r\nV_139 . V_16 . V_169 = 1 ;\r\nif ( V_1 )\r\nF_7 ( V_170 , V_139 . V_4 ) ;\r\nelse\r\nF_7 ( V_168 , V_139 . V_4 ) ;\r\nF_62 ( 2000 ) ;\r\n}\r\nif ( V_1 ) {\r\nV_139 . V_4 = F_9 ( V_170 ) ;\r\nV_139 . V_16 . V_169 = 0 ;\r\nF_7 ( V_170 , V_139 . V_4 ) ;\r\n} else {\r\nV_139 . V_4 = F_9 ( V_168 ) ;\r\nV_139 . V_16 . V_169 = 0 ;\r\nF_7 ( V_168 , V_139 . V_4 ) ;\r\n}\r\n}\r\nF_57 ( 400000 ) ;\r\nif ( ! F_34 ( V_171 ) && ! F_34 ( V_117 ) ) {\r\nV_153 . V_4 = F_9 ( F_63 ( V_1 ) ) ;\r\nV_153 . V_16 . V_172 = 1 ;\r\nF_7 ( F_63 ( V_1 ) , V_153 . V_4 ) ;\r\nif ( F_64 ( F_63 ( V_1 ) ,\r\nunion V_152 , V_172 , == , 1 , 10000 ) ) {\r\nF_56 ( L_4 , V_1 ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nV_153 . V_4 = F_9 ( F_63 ( V_1 ) ) ;\r\nif ( V_153 . V_16 . V_173 ) {\r\nF_56 ( L_5 , V_1 ) ;\r\nreturn - 1 ;\r\n}\r\nV_143 . V_4 = F_9 ( F_65 ( V_1 ) ) ;\r\nif ( V_143 . V_4 ) {\r\nF_56 ( L_6 ,\r\nV_1 ) ;\r\nreturn - 1 ;\r\n}\r\nV_141 . V_4 = F_9 ( F_66 ( V_1 ) ) ;\r\nif ( V_141 . V_4 )\r\nF_56 ( L_7 ,\r\nV_1 , F_67 ( V_141 . V_4 ) ) ;\r\nF_32 ( V_1 ) ;\r\nif ( F_49 ( V_1 ) ) {\r\nF_56 ( L_8 ,\r\nV_1 ) ;\r\nreturn - 1 ;\r\n}\r\nV_147 . V_4 = F_9 ( V_174 ) ;\r\nV_147 . V_16 . V_175 = 0 ;\r\nV_147 . V_16 . V_176 = 127 ;\r\nF_7 ( V_174 , V_147 . V_4 ) ;\r\nV_149 . V_4 = 0 ;\r\nV_149 . V_16 . V_10 = V_1 ;\r\nV_149 . V_16 . V_177 = 1 ;\r\nV_149 . V_16 . V_178 = 1 ;\r\nV_149 . V_16 . V_179 = 1 ;\r\nV_149 . V_16 . V_180 = 0 ;\r\nV_149 . V_16 . V_181 = 0 ;\r\nV_149 . V_16 . V_182 = 0 ;\r\nV_149 . V_16 . V_183 = 0 ;\r\nV_149 . V_16 . V_133 = 0 ;\r\nfor ( V_135 = 12 + V_1 * 4 ; V_135 < 16 + V_1 * 4 ; V_135 ++ ) {\r\nF_7 ( F_68 ( V_135 ) , V_149 . V_4 ) ;\r\nV_149 . V_16 . V_133 += 1 ;\r\n}\r\nfor ( V_135 = 0 ; V_135 < 4 ; V_135 ++ ) {\r\nF_7 ( F_69 ( V_135 , V_1 ) , - 1 ) ;\r\nF_7 ( F_70 ( V_135 , V_1 ) , - 1 ) ;\r\n}\r\nF_7 ( F_71 ( V_1 ) , 0 ) ;\r\nF_7 ( F_72 ( V_1 ) , V_184 ) ;\r\nV_155 . V_32 = 0 ;\r\nV_155 . V_16 . V_185 = ( V_186 >> 22 ) ;\r\nV_155 . V_16 . V_187 = 1 ;\r\nV_155 . V_16 . V_188 = 1 ;\r\nV_155 . V_16 . V_189 = 1 ;\r\nV_136 = V_1 ? 16 : 0 ;\r\n#ifdef F_73\r\nV_137 = 4 ;\r\n#else\r\nV_137 = 0 ;\r\n#endif\r\nfor ( V_135 = 0 ; V_135 < 16 ; V_135 ++ ) {\r\nF_30 ( ( F_74 ( V_136 ) ^ V_137 ) ,\r\nV_155 . V_32 ) ;\r\nV_136 ++ ;\r\nV_155 . V_16 . V_185 += ( ( ( 1ull << 28 ) / 16ull ) >> 22 ) ;\r\n}\r\nF_7 ( F_75 ( V_1 ) , 0 ) ;\r\nif ( V_1 ) {\r\nunion V_190 V_191 ;\r\nV_191 . V_4 = F_9 ( V_192 ) ;\r\nV_191 . V_16 . V_193 = 1 ;\r\nV_191 . V_16 . V_194 = 1 ;\r\nV_191 . V_16 . V_195 = 0 ;\r\nV_191 . V_16 . V_196 = 1 ;\r\nV_191 . V_16 . V_197 = 1 ;\r\nV_191 . V_16 . V_198 = 0 ;\r\nV_191 . V_16 . V_199 = 0 ;\r\nF_7 ( V_192 , V_191 . V_4 ) ;\r\n} else {\r\nunion V_200 V_191 ;\r\nV_191 . V_4 = F_9 ( V_201 ) ;\r\nV_191 . V_16 . V_193 = 1 ;\r\nV_191 . V_16 . V_194 = 1 ;\r\nV_191 . V_16 . V_195 = 0 ;\r\nV_191 . V_16 . V_196 = 1 ;\r\nV_191 . V_16 . V_197 = 1 ;\r\nV_191 . V_16 . V_198 = 0 ;\r\nV_191 . V_16 . V_199 = 0 ;\r\nF_7 ( V_201 , V_191 . V_4 ) ;\r\n}\r\nif ( F_34 ( V_202 ) ||\r\nF_34 ( V_203 ) ||\r\nF_34 ( V_171 ) ||\r\nF_34 ( V_117 ) ) {\r\nunion V_150 V_204 ;\r\nint V_205 ;\r\nint V_206 ;\r\nint V_207 ;\r\nint V_208 = ( F_34 ( V_117 ) || F_34 ( V_171 ) ) ? 4 : 1 ;\r\nint V_135 ;\r\nT_1 V_209 = ( F_3 ( V_1 ) + 0x100000 ) | ( 1ull << 63 ) ;\r\nV_135 = V_208 ;\r\nwhile ( V_135 -- ) {\r\nF_30 ( V_209 , 0 ) ;\r\nF_57 ( 10000 ) ;\r\n}\r\nF_7 ( V_210 , ( V_1 ) ? 0xd7fc : 0xcffc ) ;\r\nF_9 ( V_210 ) ;\r\ndo {\r\nV_204 . V_4 = F_9 ( V_159 ) ;\r\nV_205 = V_204 . V_16 . V_18 & 0xff ;\r\nF_30 ( V_209 , 0 ) ;\r\nF_57 ( 10000 ) ;\r\nV_204 . V_4 = F_9 ( V_159 ) ;\r\nV_206 = V_204 . V_16 . V_18 & 0xff ;\r\n} while ( V_206 != ( ( V_205 + 1 ) & 0xff ) );\r\nV_206 = ( V_206 + V_208 ) & 0xff ;\r\nF_7 ( V_210 , ( V_1 ) ? 0xd00f : 0xc80f ) ;\r\nF_9 ( V_210 ) ;\r\nV_204 . V_4 = F_9 ( V_159 ) ;\r\nV_207 = ( V_204 . V_16 . V_18 >> 1 ) & 0xff ;\r\nif ( V_207 != V_206 ) {\r\nF_56 ( L_9 , V_1 ) ;\r\nwhile ( V_206 != 0 ) {\r\nF_30 ( V_209 , 0 ) ;\r\nF_57 ( 10000 ) ;\r\nV_206 = ( V_206 + 1 ) & 0xff ;\r\n}\r\nif ( ( F_61 () -> V_166 == V_167 ) &&\r\n( V_1 == 1 ) )\r\nF_76 ( 0 ) ;\r\ngoto V_156;\r\n}\r\n}\r\nV_45 . V_32 = F_5 ( V_1 , F_41 ( V_1 ) ) ;\r\nF_56 ( L_10 , V_1 , V_45 . V_16 . V_127 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_77 ( int V_1 )\r\n{\r\nT_1 V_108 ;\r\nunion V_211 V_212 ;\r\nunion V_44 V_45 ;\r\nunion V_113 V_114 ;\r\nV_212 . V_4 = F_9 ( F_78 ( V_1 ) ) ;\r\nV_212 . V_16 . V_123 = 1 ;\r\nF_7 ( F_78 ( V_1 ) , V_212 . V_4 ) ;\r\nV_108 = F_54 () ;\r\ndo {\r\nif ( F_54 () - V_108 > F_55 () )\r\nreturn - 1 ;\r\nF_57 ( 10000 ) ;\r\nV_45 . V_32 = F_5 ( V_1 , F_41 ( V_1 ) ) ;\r\n} while ( ( V_45 . V_16 . V_125 == 0 ) || ( V_45 . V_16 . V_213 == 1 ) );\r\nV_114 . V_32 = F_5 ( V_1 , F_58 ( V_1 ) ) ;\r\nswitch ( V_45 . V_16 . V_127 ) {\r\ncase 1 :\r\nV_114 . V_16 . V_128 = 1677 ;\r\nbreak;\r\ncase 2 :\r\nV_114 . V_16 . V_128 = 867 ;\r\nbreak;\r\ncase 4 :\r\nV_114 . V_16 . V_128 = 462 ;\r\nbreak;\r\ncase 8 :\r\nV_114 . V_16 . V_128 = 258 ;\r\nbreak;\r\n}\r\nF_11 ( V_1 , F_58 ( V_1 ) , V_114 . V_32 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_79 ( int V_1 )\r\n{\r\nint V_135 ;\r\nunion V_138 V_139 ;\r\nunion V_214 V_215 ;\r\nunion V_216 V_217 ;\r\nunion V_211 V_218 ;\r\nunion V_219 V_220 ;\r\nunion V_221 V_222 ;\r\nunion V_44 V_45 ;\r\nunion V_223 V_224 ;\r\nunion V_225 V_226 ;\r\nunion V_227 V_228 ;\r\nunion V_129 V_149 ;\r\nunion V_229 V_230 ;\r\nunion V_231 V_155 ;\r\nif ( F_6 ( V_232 ) ) {\r\nif ( F_34 ( V_233 ) ) {\r\nunion V_234 V_235 ;\r\nV_235 . V_4 = F_9 ( F_80 ( V_1 ) ) ;\r\nif ( V_235 . V_16 . V_236 == 15 ) {\r\nF_81 ( L_11 , V_1 ) ;\r\nreturn - 1 ;\r\n}\r\nswitch ( V_235 . V_16 . V_236 ) {\r\ncase 0x1 :\r\ncase 0x3 :\r\ncase 0x4 :\r\ncase 0x6 :\r\nF_81 ( L_12 , V_1 ) ;\r\nreturn - 1 ;\r\ncase 0x9 :\r\nF_81 ( L_13 , V_1 ) ;\r\nreturn - 1 ;\r\ncase 0xb :\r\nF_81 ( L_14 , V_1 ) ;\r\nreturn - 1 ;\r\ncase 0x0 :\r\ncase 0x8 :\r\ncase 0x2 :\r\ncase 0xa :\r\nbreak;\r\ndefault:\r\nF_81 ( L_15 , V_1 ) ;\r\nreturn - 1 ;\r\n}\r\n} else {\r\nV_230 . V_4 = F_9 ( F_82 ( V_1 ) ) ;\r\nif ( V_230 . V_16 . V_237 ) {\r\nF_81 ( L_12 , V_1 ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\n}\r\n#if 0\r\npr_notice("PCIE : init for pcie analyzer.\n");\r\ncvmx_helper_qlm_jtag_init();\r\ncvmx_helper_qlm_jtag_shift_zeros(pcie_port, 85);\r\ncvmx_helper_qlm_jtag_shift(pcie_port, 1, 1);\r\ncvmx_helper_qlm_jtag_shift_zeros(pcie_port, 300-86);\r\ncvmx_helper_qlm_jtag_shift_zeros(pcie_port, 85);\r\ncvmx_helper_qlm_jtag_shift(pcie_port, 1, 1);\r\ncvmx_helper_qlm_jtag_shift_zeros(pcie_port, 300-86);\r\ncvmx_helper_qlm_jtag_shift_zeros(pcie_port, 85);\r\ncvmx_helper_qlm_jtag_shift(pcie_port, 1, 1);\r\ncvmx_helper_qlm_jtag_shift_zeros(pcie_port, 300-86);\r\ncvmx_helper_qlm_jtag_shift_zeros(pcie_port, 85);\r\ncvmx_helper_qlm_jtag_shift(pcie_port, 1, 1);\r\ncvmx_helper_qlm_jtag_shift_zeros(pcie_port, 300-86);\r\ncvmx_helper_qlm_jtag_update(pcie_port);\r\n#endif\r\nV_215 . V_4 = F_9 ( F_83 ( V_1 ) ) ;\r\nif ( ! V_215 . V_16 . V_158 ) {\r\nF_81 ( L_16 , V_1 ) ;\r\nreturn - 1 ;\r\n}\r\nif ( F_34 ( V_238 ) ) {\r\nif ( V_1 ) {\r\nunion V_239 V_240 ;\r\nV_240 . V_4 = F_9 ( V_241 ) ;\r\nV_240 . V_16 . V_242 = 1 ;\r\nV_240 . V_16 . V_243 = 5 ;\r\nV_240 . V_16 . V_244 = 0x17 ;\r\nF_7 ( V_241 , V_240 . V_4 ) ;\r\n} else {\r\nunion V_245 V_240 ;\r\nV_240 . V_4 = F_9 ( V_246 ) ;\r\nV_240 . V_16 . V_242 = 1 ;\r\nV_240 . V_16 . V_243 = 5 ;\r\nV_240 . V_16 . V_244 = 0x17 ;\r\nF_7 ( V_246 , V_240 . V_4 ) ;\r\n}\r\n}\r\nif ( V_1 )\r\nV_139 . V_4 = F_9 ( V_170 ) ;\r\nelse\r\nV_139 . V_4 = F_9 ( V_168 ) ;\r\nif ( V_139 . V_16 . V_169 == 0 ) {\r\nV_139 . V_16 . V_169 = 1 ;\r\nif ( V_1 )\r\nF_7 ( V_170 , V_139 . V_4 ) ;\r\nelse\r\nF_7 ( V_168 , V_139 . V_4 ) ;\r\nF_62 ( 2000 ) ;\r\n}\r\nif ( V_1 ) {\r\nV_139 . V_4 = F_9 ( V_170 ) ;\r\nV_139 . V_16 . V_169 = 0 ;\r\nF_7 ( V_170 , V_139 . V_4 ) ;\r\n} else {\r\nV_139 . V_4 = F_9 ( V_168 ) ;\r\nV_139 . V_16 . V_169 = 0 ;\r\nF_7 ( V_168 , V_139 . V_4 ) ;\r\n}\r\nF_62 ( 1000 ) ;\r\nif ( F_64 ( F_83 ( V_1 ) , union V_214 , V_247 , == , 1 , 10000 ) ) {\r\nF_81 ( L_5 , V_1 ) ;\r\nreturn - 1 ;\r\n}\r\nV_220 . V_4 = F_9 ( F_84 ( V_1 ) ) ;\r\nif ( V_220 . V_4 )\r\nF_81 ( L_7 , V_1 , F_67 ( V_220 . V_4 ) ) ;\r\nV_222 . V_4 = F_9 ( F_85 ( V_1 ) ) ;\r\nif ( F_34 ( V_248 ) )\r\nV_222 . V_4 &= ~ 0x3full ;\r\nif ( V_222 . V_4 )\r\nF_81 ( L_17 , V_1 , F_67 ( V_222 . V_4 ) ) ;\r\nF_32 ( V_1 ) ;\r\nV_224 . V_32 = F_5 ( V_1 , F_86 ( V_1 ) ) ;\r\nV_224 . V_16 . V_249 = 1 ;\r\nF_11 ( V_1 , F_86 ( V_1 ) , V_224 . V_32 ) ;\r\nif ( F_77 ( V_1 ) ) {\r\nunion V_250 V_251 ;\r\nV_251 . V_32 = F_5 ( V_1 , F_87 ( V_1 ) ) ;\r\nV_251 . V_16 . V_252 = 1 ;\r\nF_11 ( V_1 , F_87 ( V_1 ) , V_251 . V_32 ) ;\r\nif ( F_77 ( V_1 ) ) {\r\nF_81 ( L_18 , V_1 ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nV_228 . V_4 = F_9 ( V_253 ) ;\r\nV_228 . V_16 . V_175 = 0 ;\r\nV_228 . V_16 . V_176 = 127 ;\r\nF_7 ( V_253 , V_228 . V_4 ) ;\r\nV_149 . V_4 = 0 ;\r\nV_149 . V_16 . V_10 = V_1 ;\r\nV_149 . V_16 . V_177 = 0 ;\r\nV_149 . V_16 . V_178 = 1 ;\r\nV_149 . V_16 . V_179 = 1 ;\r\nV_149 . V_16 . V_254 = 0 ;\r\nV_149 . V_16 . V_255 = 0 ;\r\nif ( F_34 ( V_131 ) )\r\nV_149 . V_132 . V_133 = 0 ;\r\nelse\r\nV_149 . V_134 . V_133 = 0 ;\r\nfor ( V_135 = 12 + V_1 * 4 ; V_135 < 16 + V_1 * 4 ; V_135 ++ ) {\r\nF_7 ( F_88 ( V_135 ) , V_149 . V_4 ) ;\r\nF_59 ( & V_149 ) ;\r\n}\r\nfor ( V_135 = 0 ; V_135 < 4 ; V_135 ++ ) {\r\nF_7 ( F_89 ( V_135 , V_1 ) , - 1 ) ;\r\nF_7 ( F_90 ( V_135 , V_1 ) , - 1 ) ;\r\n}\r\nF_7 ( F_91 ( V_1 ) , 0 ) ;\r\nF_7 ( F_92 ( V_1 ) , 0 ) ;\r\nV_217 . V_4 = F_9 ( F_93 ( V_1 ) ) ;\r\nV_217 . V_16 . V_256 = 3 ;\r\nV_217 . V_16 . V_193 = 1 ;\r\nV_217 . V_16 . V_194 = 1 ;\r\nV_217 . V_16 . V_195 = 0 ;\r\nF_7 ( F_93 ( V_1 ) , V_217 . V_4 ) ;\r\nV_226 . V_4 = F_9 ( F_94 ( V_1 ) ) ;\r\nV_226 . V_16 . V_196 = 1 ;\r\nV_226 . V_16 . V_197 = 1 ;\r\nV_226 . V_16 . V_198 = 0 ;\r\nV_226 . V_16 . V_199 = 0 ;\r\nF_7 ( F_94 ( V_1 ) , V_226 . V_4 ) ;\r\nF_7 ( F_95 ( V_1 ) , V_184 ) ;\r\nV_155 . V_4 = 0 ;\r\nV_155 . V_16 . V_185 = ( V_186 >> 22 ) ;\r\nV_155 . V_16 . V_187 = 1 ;\r\nV_155 . V_16 . V_188 = 1 ;\r\nV_155 . V_16 . V_189 = 1 ;\r\nfor ( V_135 = 0 ; V_135 < 16 ; V_135 ++ ) {\r\nF_7 ( F_96 ( V_135 , V_1 ) , V_155 . V_4 ) ;\r\nV_155 . V_16 . V_185 += ( ( ( 1ull << 28 ) / 16ull ) >> 22 ) ;\r\n}\r\nV_218 . V_4 = F_9 ( F_78 ( V_1 ) ) ;\r\nV_218 . V_16 . V_163 = 250 * 5000000 / 0x10000 ;\r\nF_7 ( F_78 ( V_1 ) , V_218 . V_4 ) ;\r\nV_45 . V_32 = F_5 ( V_1 , F_41 ( V_1 ) ) ;\r\nF_81 ( L_19 , V_1 , V_45 . V_16 . V_127 , V_45 . V_16 . V_257 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_76 ( int V_1 )\r\n{\r\nint V_258 ;\r\nif ( F_6 ( V_13 ) )\r\nV_258 = F_60 ( V_1 ) ;\r\nelse\r\nV_258 = F_79 ( V_1 ) ;\r\nreturn V_258 ;\r\n}\r\nint T_5 F_97 ( const struct V_259 * V_27 ,\r\nT_6 V_260 , T_6 V_261 )\r\n{\r\nif ( strstr ( F_98 () , L_20 ) &&\r\nV_27 -> V_26 && V_27 -> V_26 -> V_262 ) {\r\nwhile ( V_27 -> V_26 && V_27 -> V_26 -> V_262 )\r\nV_27 = F_99 ( V_27 -> V_26 -> V_263 ) ;\r\nif ( ( V_27 -> V_26 -> V_264 == 1 ) &&\r\n( V_27 -> V_265 == 0x10b5 ) && ( V_27 -> V_266 == 0x8114 ) ) {\r\nV_261 = ( ( V_261 - 3 ) & 3 ) + 1 ;\r\n}\r\n}\r\nreturn V_261 - 1 + V_267 ;\r\n}\r\nstatic void F_100 ( V_32 V_268 )\r\n{\r\nunion V_211 V_269 ;\r\nV_269 . V_4 = F_9 ( F_78 ( 1 ) ) ;\r\nV_269 . V_16 . V_163 = V_268 ;\r\nF_7 ( F_78 ( 1 ) , V_269 . V_4 ) ;\r\n}\r\nstatic V_32 F_101 ( void )\r\n{\r\nV_32 V_268 ;\r\nunion V_211 V_269 ;\r\nV_269 . V_4 = F_9 ( F_78 ( 1 ) ) ;\r\nV_268 = V_269 . V_16 . V_163 ;\r\nV_269 . V_16 . V_163 = 0 ;\r\nF_7 ( F_78 ( 1 ) , V_269 . V_4 ) ;\r\nreturn V_268 ;\r\n}\r\nstatic int F_102 ( void )\r\n{\r\nunion V_270 V_271 ;\r\nV_271 . V_4 = F_9 ( F_103 ( 1 ) ) ;\r\nif ( V_271 . V_16 . V_272 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_104 ( unsigned int V_1 , struct V_273 * V_26 ,\r\nunsigned int V_274 , int V_29 , int V_275 ,\r\nV_32 * V_21 )\r\n{\r\nunion V_276 V_277 ;\r\nunion V_276 V_278 ;\r\nint V_279 = V_26 -> V_264 ;\r\nint V_280 = 0 ;\r\nint V_268 = 0 ;\r\nint V_281 = 10 ;\r\nV_32 V_282 = 0 ;\r\nV_278 . V_4 = 0 ;\r\nF_105 ( V_1 >= F_106 ( V_283 ) ) ;\r\nif ( V_26 -> V_262 == NULL ) {\r\nif ( V_283 [ V_1 ] )\r\nV_279 = 0 ;\r\nelse {\r\nunion V_30 V_31 ;\r\nV_31 . V_32 = F_5 ( V_1 ,\r\nF_15 ( V_1 ) ) ;\r\nif ( V_31 . V_16 . V_33 != V_279 ) {\r\nV_31 . V_16 . V_33 = V_279 ;\r\nV_31 . V_16 . V_90 = V_279 ;\r\nV_31 . V_16 . V_91 = V_279 ;\r\nF_11 ( V_1 ,\r\nF_15 ( V_1 ) ,\r\nV_31 . V_32 ) ;\r\n}\r\n}\r\n}\r\nif ( ( V_26 -> V_262 == NULL ) && ( V_274 >> 3 != 0 ) )\r\nreturn V_284 ;\r\nif ( F_34 ( V_285 ) ||\r\nF_34 ( V_286 ) ) {\r\nif ( ( V_26 -> V_262 == NULL ) && ( V_274 >= 2 ) )\r\nreturn V_284 ;\r\n#if 1\r\nif ( V_279 == 2 )\r\nreturn V_284 ;\r\n#elif 0\r\nif ( ( V_279 == 2 ) && ( V_274 >> 3 != 2 ) )\r\nreturn V_284 ;\r\n#elif 0\r\nif ( ( V_279 == 2 ) && ( V_274 >> 3 != 3 ) )\r\nreturn V_284 ;\r\n#elif 0\r\nif ( ( V_279 == 2 ) &&\r\n! ( ( V_274 == ( 2 << 3 ) ) || ( V_274 == ( 3 << 3 ) ) ) )\r\nreturn V_284 ;\r\n#endif\r\n#if 0\r\nif ((bus_number == 4) &&\r\n!((devfn >> 3 >= 1) && (devfn >> 3 <= 4)))\r\nreturn PCIBIOS_FUNC_NOT_SUPPORTED;\r\nif ((bus_number == 5) && (devfn >> 3 != 0))\r\nreturn PCIBIOS_FUNC_NOT_SUPPORTED;\r\nif ((bus_number == 6) && (devfn >> 3 != 0))\r\nreturn PCIBIOS_FUNC_NOT_SUPPORTED;\r\nif ((bus_number == 7) && (devfn >> 3 != 0))\r\nreturn PCIBIOS_FUNC_NOT_SUPPORTED;\r\nif ((bus_number == 8) && (devfn >> 3 != 0))\r\nreturn PCIBIOS_FUNC_NOT_SUPPORTED;\r\n#endif\r\nV_278 . V_4 = F_107 ( V_287 , 7 ) ;\r\nV_277 . V_4 = V_278 . V_4 ;\r\nV_277 . V_16 . V_288 = 2 ;\r\nF_108 ( V_287 , 7 , V_277 . V_4 ) ;\r\n}\r\nif ( ( F_34 ( V_289 ) ) && ( V_290 ) )\r\nV_282 = F_101 () ;\r\nF_109 ( L_21\r\nL_22 , V_1 , V_279 , V_274 , V_29 , V_275 ) ;\r\ndo {\r\nswitch ( V_275 ) {\r\ncase 4 :\r\n* V_21 = F_21 ( V_1 , V_279 ,\r\nV_274 >> 3 , V_274 & 0x7 , V_29 ) ;\r\nbreak;\r\ncase 2 :\r\n* V_21 = F_18 ( V_1 , V_279 ,\r\nV_274 >> 3 , V_274 & 0x7 , V_29 ) ;\r\nbreak;\r\ncase 1 :\r\n* V_21 = F_16 ( V_1 , V_279 ,\r\nV_274 >> 3 , V_274 & 0x7 , V_29 ) ;\r\nbreak;\r\ndefault:\r\nif ( F_34 ( V_289 ) )\r\nF_100 ( V_282 ) ;\r\nreturn V_284 ;\r\n}\r\nif ( ( F_34 ( V_289 ) ) &&\r\n( V_290 ) ) {\r\nV_280 = F_102 () ;\r\nV_268 ++ ;\r\nif ( V_268 > V_281 ) {\r\nF_110 ( L_23 ,\r\nV_268 ) ;\r\nV_280 = 0 ;\r\n}\r\n}\r\n} while ( V_280 );\r\nif ( ( F_34 ( V_289 ) ) && ( V_290 ) )\r\nF_100 ( V_282 ) ;\r\nF_109 ( L_24 , * V_21 , V_268 ) ;\r\nif ( F_34 ( V_285 ) ||\r\nF_34 ( V_286 ) )\r\nF_111 ( V_278 . V_4 ) ;\r\nreturn V_291 ;\r\n}\r\nstatic int F_112 ( struct V_273 * V_26 , unsigned int V_274 ,\r\nint V_29 , int V_275 , V_32 * V_21 )\r\n{\r\nreturn F_104 ( 0 , V_26 , V_274 , V_29 , V_275 , V_21 ) ;\r\n}\r\nstatic int F_113 ( struct V_273 * V_26 , unsigned int V_274 ,\r\nint V_29 , int V_275 , V_32 * V_21 )\r\n{\r\nreturn F_104 ( 1 , V_26 , V_274 , V_29 , V_275 , V_21 ) ;\r\n}\r\nstatic int F_114 ( struct V_273 * V_26 , unsigned int V_274 ,\r\nint V_29 , int V_275 , V_32 * V_21 )\r\n{\r\nreturn V_284 ;\r\n}\r\nstatic int F_115 ( unsigned int V_1 , struct V_273 * V_26 ,\r\nunsigned int V_274 , int V_29 ,\r\nint V_275 , V_32 V_21 )\r\n{\r\nint V_279 = V_26 -> V_264 ;\r\nF_105 ( V_1 >= F_106 ( V_283 ) ) ;\r\nif ( ( V_26 -> V_262 == NULL ) && ( V_283 [ V_1 ] ) )\r\nV_279 = 0 ;\r\nF_109 ( L_25\r\nL_26 , V_1 , V_279 , V_274 ,\r\nV_29 , V_275 , V_21 ) ;\r\nswitch ( V_275 ) {\r\ncase 4 :\r\nF_29 ( V_1 , V_279 , V_274 >> 3 ,\r\nV_274 & 0x7 , V_29 , V_21 ) ;\r\nbreak;\r\ncase 2 :\r\nF_26 ( V_1 , V_279 , V_274 >> 3 ,\r\nV_274 & 0x7 , V_29 , V_21 ) ;\r\nbreak;\r\ncase 1 :\r\nF_24 ( V_1 , V_279 , V_274 >> 3 ,\r\nV_274 & 0x7 , V_29 , V_21 ) ;\r\nbreak;\r\ndefault:\r\nreturn V_284 ;\r\n}\r\nreturn V_291 ;\r\n}\r\nstatic int F_116 ( struct V_273 * V_26 , unsigned int V_274 ,\r\nint V_29 , int V_275 , V_32 V_21 )\r\n{\r\nreturn F_115 ( 0 , V_26 , V_274 , V_29 , V_275 , V_21 ) ;\r\n}\r\nstatic int F_117 ( struct V_273 * V_26 , unsigned int V_274 ,\r\nint V_29 , int V_275 , V_32 V_21 )\r\n{\r\nreturn F_115 ( 1 , V_26 , V_274 , V_29 , V_275 , V_21 ) ;\r\n}\r\nstatic int F_118 ( struct V_273 * V_26 , unsigned int V_274 ,\r\nint V_29 , int V_275 , V_32 V_21 )\r\n{\r\nreturn V_284 ;\r\n}\r\nstatic int F_119 ( T_2 V_292 )\r\n{\r\n#define F_120 0x111d\r\nif ( ( V_292 & 0xffff ) == F_120 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_5 F_121 ( void )\r\n{\r\nint V_258 ;\r\nint V_158 ;\r\nint V_293 = 0 , V_10 ;\r\nunion V_225 V_226 ;\r\nunion V_229 V_230 ;\r\nif ( ! F_6 ( V_294 ) )\r\nreturn 0 ;\r\nif ( F_122 () )\r\nreturn 0 ;\r\nif ( V_295 )\r\nreturn 0 ;\r\nV_296 = F_97 ;\r\nF_123 ( F_124 ( F_1 ( 0 ) ) ) ;\r\nV_297 . V_298 = 0 ;\r\nV_297 . V_299 =\r\nF_1 ( 1 ) -\r\nF_1 ( 0 ) + F_2 ( 1 ) - 1 ;\r\nV_300 . V_301 = - 1 ;\r\nV_300 . V_302 -> V_298 = ( 1ull << 48 ) ;\r\nV_300 . V_302 -> V_299 = ( 1ull << 48 ) ;\r\nF_125 ( & V_300 ) ;\r\nif ( F_6 ( V_13 ) ) {\r\nunion V_144 V_145 ;\r\nV_145 . V_4 = F_9 ( V_157 ) ;\r\nV_158 = V_145 . V_16 . V_158 ;\r\nV_303 = V_304 ;\r\n} else {\r\nunion V_214 V_215 ;\r\nV_215 . V_4 = F_9 ( F_83 ( 0 ) ) ;\r\nV_158 = V_215 . V_16 . V_158 ;\r\nV_303 = V_305 ;\r\n}\r\nif ( V_158 ) {\r\nF_81 ( L_27 ) ;\r\nif ( F_34 ( V_248 ) ||\r\nF_34 ( V_306 ) ) {\r\nV_230 . V_4 = F_9 ( F_82 ( 0 ) ) ;\r\nif ( V_230 . V_16 . V_237 ) {\r\nV_293 += 1 ;\r\nV_10 = 0 ;\r\n}\r\n}\r\nV_258 = F_76 ( 0 ) ;\r\nif ( V_258 == 0 ) {\r\nT_2 V_307 ;\r\nV_308 . V_309 =\r\nF_3 ( 0 ) ;\r\nV_308 . V_301 =\r\nF_124 ( F_1\r\n( 0 ) ) ;\r\nV_308 . V_310 = 0 ;\r\nV_308 . V_302 -> V_298 =\r\nF_3 ( 0 ) +\r\n( 4ul << 30 ) - ( V_311 << 20 ) ;\r\nV_308 . V_302 -> V_299 =\r\nF_3 ( 0 ) +\r\nF_4 ( 0 ) - 1 ;\r\nV_308 . V_312 -> V_298 = 4 << 10 ;\r\nV_308 . V_312 -> V_299 =\r\nF_2 ( 0 ) - 1 ;\r\nF_126 ( 100 ) ;\r\nF_125 ( & V_308 ) ;\r\nV_307 = F_21 ( 0 , 0 , 0 , 0 , 0 ) ;\r\nV_283 [ 0 ] =\r\nF_119 ( V_307 ) ;\r\n}\r\n} else {\r\nF_81 ( L_28 ) ;\r\nif ( F_34 ( V_248 ) ||\r\nF_34 ( V_306 ) ) {\r\nV_293 += 1 ;\r\nV_10 = 0 ;\r\n}\r\n}\r\nif ( F_6 ( V_13 ) ) {\r\nV_158 = 1 ;\r\nif ( F_34 ( V_121 ) ) {\r\nunion V_150 V_204 ;\r\nV_204 . V_4 = F_9 ( V_159 ) ;\r\nif ( V_204 . V_160 . V_161 )\r\nV_158 = 0 ;\r\n}\r\n} else {\r\nunion V_214 V_215 ;\r\nV_215 . V_4 = F_9 ( F_83 ( 1 ) ) ;\r\nV_158 = V_215 . V_16 . V_158 ;\r\n}\r\nif ( V_158 ) {\r\nF_81 ( L_29 ) ;\r\nif ( F_34 ( V_248 ) ||\r\nF_34 ( V_306 ) ) {\r\nV_230 . V_4 = F_9 ( F_82 ( 1 ) ) ;\r\nif ( V_230 . V_16 . V_237 ) {\r\nV_293 += 1 ;\r\nV_10 = 1 ;\r\n}\r\n}\r\nV_258 = F_76 ( 1 ) ;\r\nif ( V_258 == 0 ) {\r\nT_2 V_307 ;\r\nV_313 . V_309 =\r\nF_3 ( 1 ) ;\r\nV_313 . V_301 =\r\nF_124 ( F_1 ( 0 ) ) ;\r\nV_313 . V_310 =\r\nF_1 ( 1 ) -\r\nF_1 ( 0 ) ;\r\nV_313 . V_302 -> V_298 =\r\nF_3 ( 1 ) + ( 4ul << 30 ) -\r\n( V_311 << 20 ) ;\r\nV_313 . V_302 -> V_299 =\r\nF_3 ( 1 ) +\r\nF_4 ( 1 ) - 1 ;\r\nV_313 . V_312 -> V_298 =\r\nF_1 ( 1 ) -\r\nF_1 ( 0 ) ;\r\nV_313 . V_312 -> V_299 =\r\nV_313 . V_312 -> V_298 +\r\nF_2 ( 1 ) - 1 ;\r\nF_126 ( 100 ) ;\r\nF_125 ( & V_313 ) ;\r\nV_307 = F_21 ( 1 , 0 , 0 , 0 , 0 ) ;\r\nV_283 [ 1 ] =\r\nF_119 ( V_307 ) ;\r\n}\r\n} else {\r\nF_81 ( L_30 ) ;\r\nif ( F_34 ( V_248 ) ||\r\nF_34 ( V_306 ) ) {\r\nV_293 += 1 ;\r\nV_10 = 1 ;\r\n}\r\n}\r\nif ( F_34 ( V_248 ) ||\r\nF_34 ( V_306 ) ) {\r\nif ( V_293 == 1 ) {\r\nV_226 . V_4 = F_9 ( F_94 ( V_10 ) ) ;\r\nV_226 . V_16 . V_314 = 1 ;\r\nV_226 . V_16 . V_315 = 1 ;\r\nV_226 . V_16 . V_316 = 1 ;\r\nV_226 . V_16 . V_317 = 1 ;\r\nF_7 ( F_94 ( V_10 ) , V_226 . V_4 ) ;\r\nV_226 . V_4 = F_9 ( F_94 ( ! V_10 ) ) ;\r\nV_226 . V_16 . V_314 = 0 ;\r\nV_226 . V_16 . V_315 = 0 ;\r\nV_226 . V_16 . V_316 = 0 ;\r\nV_226 . V_16 . V_317 = 0 ;\r\nF_7 ( F_94 ( ! V_10 ) , V_226 . V_4 ) ;\r\n}\r\n}\r\nF_127 () ;\r\nreturn 0 ;\r\n}
