<dec f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='135' type='llvm::IdxVec'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='868' u='m' c='_ZN4llvm18CodeGenSchedModels19collectSchedClassesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='910' u='m' c='_ZN4llvm18CodeGenSchedModels19collectSchedClassesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1018' u='m' c='_ZN4llvm18CodeGenSchedModels13addSchedClassEPNS_6RecordENS_8ArrayRefIjEES4_S4_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1019' u='m' c='_ZN4llvm18CodeGenSchedModels13addSchedClassEPNS_6RecordENS_8ArrayRefIjEES4_S4_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1022' u='w' c='_ZN4llvm18CodeGenSchedModels13addSchedClassEPNS_6RecordENS_8ArrayRefIjEES4_S4_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1033' u='w' c='_ZN4llvm18CodeGenSchedModels13addSchedClassEPNS_6RecordENS_8ArrayRefIjEES4_S4_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1112' u='m' c='_ZN4llvm18CodeGenSchedModels17createInstRWClassEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1234' u='r' c='_ZN4llvm18CodeGenSchedModels17inferSchedClassesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1905' u='r' c='_ZN4llvm18CodeGenSchedModels20collectProcResourcesEv'/>
<offset>768</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='134'>// Sorted list of ProcIdx, where ProcIdx==0 implies any processor.</doc>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1020' u='m' c='_ZN12_GLOBAL__N_116SubtargetEmitter19GenSchedClassTablesERKN4llvm16CodeGenProcModelERNS0_16SchedClassTablesE'/>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1021' u='r' c='_ZN12_GLOBAL__N_116SubtargetEmitter19GenSchedClassTablesERKN4llvm16CodeGenProcModelERNS0_16SchedClassTablesE'/>
