Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 01:13:50 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dsp_block_16_8_false/post_route_timing.rpt
| Design       : dsp_block_16_8_false
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
resulta2/CLK                   resulta_reg[23]/D              4.065         
resulta2/CLK                   resulta_reg[21]/D              4.069         
resulta2/CLK                   resulta_reg[22]/D              4.118         
resulta2/CLK                   resulta_reg[20]/D              4.140         
resulta2/CLK                   resulta_reg[19]/D              4.154         
resulta2/CLK                   resulta_reg[17]/D              4.158         
resulta2/CLK                   resulta_reg[18]/D              4.207         
resulta2/CLK                   resulta_reg[16]/D              4.229         
resulta2/CLK                   resulta_reg[15]/D              4.243         
resulta2/CLK                   resulta_reg[13]/D              4.247         
resulta2/CLK                   resulta_reg[14]/D              4.296         
resulta2/CLK                   resulta_reg[12]/D              4.318         
resulta2/CLK                   resulta_reg[11]/D              4.332         
resulta2/CLK                   resulta_reg[9]/D               4.336         
resulta2/CLK                   resulta_reg[10]/D              4.385         
resulta2/CLK                   resulta_reg[8]/D               4.407         
resulta2/CLK                   resulta_reg[7]/D               4.421         
resulta2/CLK                   resulta_reg[5]/D               4.425         
resulta2/CLK                   resulta_reg[6]/D               4.474         
resulta2/CLK                   resulta_reg[4]/D               4.496         
resulta2/CLK                   resulta_reg[3]/D               4.654         
resulta2/CLK                   resulta_reg[2]/D               4.699         
resulta2/CLK                   resulta_reg[1]/D               4.803         
resulta2/CLK                   resulta_reg[0]/D               4.919         



