

================================================================
== Vivado HLS Report for 'gpu'
================================================================
* Date:           Wed Jan  4 19:59:18 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        proj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku025-ffva1156-1-c


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  487|  487|  488|  488|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.gpu.x0.gmem  |  151|  151|       137|          1|          1|    16|    yes   |
        |- memcpy.gpu.y0.gmem  |  151|  151|       137|          1|          1|    16|    yes   |
        |- XCL_WG_DIM_X        |   48|   48|         3|          -|          -|    16|    no    |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      74|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|      -|     890|    1196|
|Memory           |        0|      -|     128|      16|
|Multiplexer      |        -|      -|       -|     435|
|Register         |        -|      -|     697|      60|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      0|    1715|    1781|
+-----------------+---------+-------+--------+--------+
|Available        |     1080|   1700|  406256|  203128|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------+-------------------+---------+-------+-----+-----+
    |       Instance      |       Module      | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------+-------------------+---------+-------+-----+-----+
    |gpu_control_s_axi_U  |gpu_control_s_axi  |        0|      0|  378|  616|
    |gpu_gmem_m_axi_U     |gpu_gmem_m_axi     |        2|      0|  512|  580|
    +---------------------+-------------------+---------+-------+-----+-----+
    |Total                |                   |        2|      0|  890| 1196|
    +---------------------+-------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+--------+---------+----+----+------+-----+------+-------------+
    | Memory| Module | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------+---------+----+----+------+-----+------+-------------+
    |x0_U   |gpu_x0  |        0|  64|   8|    16|   32|     1|          512|
    |y0_U   |gpu_x0  |        0|  64|   8|    16|   32|     1|          512|
    +-------+--------+---------+----+----+------+-----+------+-------------+
    |Total  |        |        0| 128|  16|    32|   64|     2|         1024|
    +-------+--------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |indvar_inc_reg2mem_fu_355_p2  |     +    |      0|  0|   5|           5|           1|
    |indvar_next8_fu_317_p2        |     +    |      0|  0|   5|           5|           1|
    |indvar_next_fu_294_p2         |     +    |      0|  0|   5|           5|           1|
    |tmp1_fu_365_p2                |     +    |      0|  0|   3|          32|          32|
    |tmp_10_fu_338_p2              |     +    |      0|  0|   3|          32|          32|
    |tmp_1_fu_334_p2               |     +    |      0|  0|   3|          32|          32|
    |tmp_9_fu_370_p2               |     +    |      0|  0|   3|          32|          32|
    |tmp_s_fu_377_p2               |     -    |      0|  0|  32|          32|          32|
    |ap_condition_1645             |    and   |      0|  0|   1|           1|           1|
    |ap_condition_1657             |    and   |      0|  0|   1|           1|           1|
    |exitcond9_fu_311_p2           |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_288_p2            |   icmp   |      0|  0|   3|           5|           6|
    |isIter0_fu_300_p2             |   icmp   |      0|  0|   2|           5|           1|
    |isIter_fu_323_p2              |   icmp   |      0|  0|   2|           5|           1|
    |tmp_8_fu_349_p2               |   icmp   |      0|  0|   3|           5|           6|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|  74|         202|         185|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  360|        141|    1|        141|
    |ap_enable_reg_pp0_iter136     |    1|          2|    1|          2|
    |ap_enable_reg_pp1_iter136     |    1|          2|    1|          2|
    |ap_sig_ioackin_gmem_ARREADY   |    1|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY   |    1|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY    |    1|          2|    1|          2|
    |gmem_ARADDR                   |   32|          3|   32|         96|
    |gmem_blk_n_AR                 |    1|          2|    1|          2|
    |gmem_blk_n_AW                 |    1|          2|    1|          2|
    |gmem_blk_n_B                  |    1|          2|    1|          2|
    |gmem_blk_n_R                  |    1|          2|    1|          2|
    |gmem_blk_n_W                  |    1|          2|    1|          2|
    |indvar7_phi_fu_203_p4         |    5|          2|    5|         10|
    |indvar7_reg_199               |    5|          2|    5|         10|
    |indvar_phi_fu_191_p4          |    5|          2|    5|         10|
    |indvar_reg2mem40_0_i_reg_211  |    5|          2|    5|         10|
    |indvar_reg_187                |    5|          2|    5|         10|
    |x0_address0                   |    4|          3|    4|         12|
    |y0_address0                   |    4|          3|    4|         12|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  435|        180|   76|        331|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                     |  140|   0|  140|          0|
    |ap_enable_reg_pp0_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter100     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter101     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter102     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter103     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter104     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter105     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter106     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter107     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter108     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter109     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter110     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter111     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter112     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter113     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter114     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter115     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter116     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter117     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter118     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter119     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter120     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter121     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter122     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter123     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter124     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter125     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter126     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter127     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter128     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter129     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter130     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter131     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter132     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter133     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter134     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter135     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter136     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter84      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter85      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter86      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter87      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter88      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter89      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter90      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter91      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter92      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter93      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter94      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter95      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter96      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter97      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter98      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter99      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter100     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter101     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter102     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter103     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter104     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter105     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter106     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter107     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter108     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter109     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter110     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter111     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter112     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter113     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter114     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter115     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter116     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter117     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter118     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter119     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter120     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter121     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter122     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter123     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter124     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter125     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter126     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter127     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter128     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter129     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter130     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter131     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter132     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter133     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter134     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter135     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter136     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter54      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter55      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter56      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter57      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter58      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter59      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter60      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter61      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter62      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter63      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter64      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter65      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter66      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter67      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter68      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter69      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter70      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter71      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter72      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter73      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter74      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter75      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter76      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter77      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter78      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter79      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter80      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter81      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter82      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter83      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter84      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter85      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter86      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter87      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter88      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter89      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter90      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter91      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter92      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter93      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter94      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter95      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter96      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter97      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter98      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter99      |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_ARREADY   |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY   |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY    |    1|   0|    1|          0|
    |arg_x_reg_395                 |   30|   0|   32|          2|
    |arg_y_reg_401                 |   30|   0|   32|          2|
    |exitcond9_reg_425             |    1|   0|    1|          0|
    |exitcond_reg_412              |    1|   0|    1|          0|
    |global_offset_x_read_reg_383  |   32|   0|   32|          0|
    |indvar7_reg_199               |    5|   0|    5|          0|
    |indvar_inc_reg2mem_reg_451    |    5|   0|    5|          0|
    |indvar_next8_reg_429          |    5|   0|    5|          0|
    |indvar_next_reg_416           |    5|   0|    5|          0|
    |indvar_reg2mem40_0_i_reg_211  |    5|   0|    5|          0|
    |indvar_reg_187                |    5|   0|    5|          0|
    |isIter0_reg_421               |    1|   0|    1|          0|
    |isIter_reg_434                |    1|   0|    1|          0|
    |reg_222                       |   32|   0|   32|          0|
    |tmp_10_reg_438                |   32|   0|   32|          0|
    |tmp_7_reg_407                 |   30|   0|   32|          2|
    |tmp_reg_389                   |   28|   0|   32|          4|
    |tmp_s_reg_466                 |   32|   0|   32|          0|
    |exitcond9_reg_425             |    0|   5|    1|          0|
    |exitcond_reg_412              |    0|   5|    1|          0|
    |indvar7_reg_199               |    0|  25|    5|          0|
    |indvar_reg_187                |    0|  25|    5|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         |  697|  60|  719|         10|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_AWADDR   |  in |    7|    s_axi   |    control   |    pointer   |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    pointer   |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    pointer   |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_ARADDR   |  in |    7|    s_axi   |    control   |    pointer   |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    pointer   |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    pointer   |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs |      gpu     | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |      gpu     | return value |
|interrupt              | out |    1| ap_ctrl_hs |      gpu     | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 137
  * Pipeline-1: initiation interval (II) = 1, depth = 137


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 412
* Pipeline: 2
  Pipeline-0: II = 1, D = 137, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 }
  Pipeline-1: II = 1, D = 137, States = { 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	139  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	2  / true
139 --> 
	140  / true
140 --> 
	277  / (exitcond9)
	141  / (!exitcond9)
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	140  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / (!tmp_8)
	282  / (tmp_8)
280 --> 
	281  / true
281 --> 
	279  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
* FSM state operations: 

 <State 1>: 1.08ns
ST_1: StgValue_413 (13)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 addrspace(1)* %gmem), !map !27

ST_1: StgValue_414 (14)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %group_id_x), !map !31

ST_1: StgValue_415 (15)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %group_id_y), !map !35

ST_1: StgValue_416 (16)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %group_id_z), !map !39

ST_1: StgValue_417 (17)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %global_offset_x), !map !43

ST_1: StgValue_418 (18)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %global_offset_y), !map !47

ST_1: StgValue_419 (19)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %global_offset_z), !map !51

ST_1: StgValue_420 (20)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %x), !map !55

ST_1: StgValue_421 (21)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y), !map !59

ST_1: StgValue_422 (22)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %z), !map !63

ST_1: StgValue_423 (23)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @gpu_str)

ST_1: StgValue_424 (24)  [1/1] 0.00ns  loc: gpu_compute_unit:72
:11  call void (...)* @_ssdm_op_SpecInterface(i32 addrspace(1)* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 128, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_425 (25)  [1/1] 0.00ns  loc: gpu_compute_unit:73
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %group_id_x, i32* %group_id_y, i32* %group_id_z, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_426 (26)  [1/1] 0.00ns  loc: gpu_compute_unit:74
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %global_offset_x, i32* %global_offset_y, i32* %global_offset_z, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_427 (27)  [1/1] 0.00ns  loc: gpu_compute_unit:75
:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_428 (28)  [1/1] 0.00ns  loc: gpu_compute_unit:76
:15  call void (...)* @_ssdm_op_SpecInterface(i32* %x, i32* %y, i32* %z, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: group_id_x_read (29)  [1/1] 1.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:121
:16  %group_id_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %group_id_x)

ST_1: global_offset_x_read (30)  [1/1] 1.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:132
:17  %global_offset_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %global_offset_x)

ST_1: tmp (31)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:147
:18  %tmp = shl i32 %group_id_x_read, 4

ST_1: x_read (32)  [1/1] 1.00ns  loc: gpu_compute_unit:54
:19  %x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %x)

ST_1: tmp_4 (33)  [1/1] 0.00ns  loc: gpu_compute_unit:54
:20  %tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %x_read, i32 2, i32 31)

ST_1: tmp_2 (34)  [1/1] 0.00ns  loc: gpu_compute_unit:54
:21  %tmp_2 = zext i30 %tmp_4 to i32

ST_1: arg_x (35)  [1/1] 0.00ns  loc: gpu_compute_unit:54
:22  %arg_x = getelementptr inbounds i32 addrspace(1)* %gmem, i32 %tmp_2

ST_1: y_read (36)  [1/1] 1.00ns  loc: gpu_compute_unit:55
:23  %y_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %y)

ST_1: tmp_5 (37)  [1/1] 0.00ns  loc: gpu_compute_unit:55
:24  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y_read, i32 2, i32 31)

ST_1: tmp_3 (38)  [1/1] 0.00ns  loc: gpu_compute_unit:55
:25  %tmp_3 = zext i30 %tmp_5 to i32

ST_1: arg_y (39)  [1/1] 0.00ns  loc: gpu_compute_unit:55
:26  %arg_y = getelementptr inbounds i32 addrspace(1)* %gmem, i32 %tmp_3

ST_1: z_read (40)  [1/1] 1.00ns  loc: gpu_compute_unit:56
:27  %z_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %z)

ST_1: tmp_6 (41)  [1/1] 0.00ns  loc: gpu_compute_unit:56
:28  %tmp_6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %z_read, i32 2, i32 31)

ST_1: tmp_7 (42)  [1/1] 0.00ns  loc: gpu_compute_unit:56
:29  %tmp_7 = zext i30 %tmp_6 to i32

ST_1: StgValue_443 (43)  [1/1] 1.08ns
:30  br label %burst.rd.header


 <State 2>: 1.34ns
ST_2: indvar (45)  [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i5 [ %indvar_next, %burst.rd.body3 ], [ 0, %0 ]

ST_2: exitcond (46)  [1/1] 1.27ns
burst.rd.header:1  %exitcond = icmp eq i5 %indvar, -16

ST_2: indvar_next (47)  [1/1] 1.34ns
burst.rd.header:2  %indvar_next = add i5 %indvar, 1

ST_2: StgValue_447 (48)  [1/1] 0.00ns
burst.rd.header:3  br i1 %exitcond, label %burst.rd.header6.preheader, label %burst.rd.body1

ST_2: isIter0 (55)  [1/1] 1.27ns
burst.rd.body1:5  %isIter0 = icmp eq i5 %indvar, 0

ST_2: StgValue_449 (56)  [1/1] 0.00ns
burst.rd.body1:6  br i1 %isIter0, label %burst.rd.body2, label %burst.rd.body3


 <State 3>: 8.75ns
ST_3: arg_x_i_0_req (58)  [134/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 4>: 8.75ns
ST_4: arg_x_i_0_req (58)  [133/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 5>: 8.75ns
ST_5: arg_x_i_0_req (58)  [132/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 6>: 8.75ns
ST_6: arg_x_i_0_req (58)  [131/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 7>: 8.75ns
ST_7: arg_x_i_0_req (58)  [130/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 8>: 8.75ns
ST_8: arg_x_i_0_req (58)  [129/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 9>: 8.75ns
ST_9: arg_x_i_0_req (58)  [128/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 10>: 8.75ns
ST_10: arg_x_i_0_req (58)  [127/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 11>: 8.75ns
ST_11: arg_x_i_0_req (58)  [126/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 12>: 8.75ns
ST_12: arg_x_i_0_req (58)  [125/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 13>: 8.75ns
ST_13: arg_x_i_0_req (58)  [124/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 14>: 8.75ns
ST_14: arg_x_i_0_req (58)  [123/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 15>: 8.75ns
ST_15: arg_x_i_0_req (58)  [122/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 16>: 8.75ns
ST_16: arg_x_i_0_req (58)  [121/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 17>: 8.75ns
ST_17: arg_x_i_0_req (58)  [120/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 18>: 8.75ns
ST_18: arg_x_i_0_req (58)  [119/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 19>: 8.75ns
ST_19: arg_x_i_0_req (58)  [118/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 20>: 8.75ns
ST_20: arg_x_i_0_req (58)  [117/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 21>: 8.75ns
ST_21: arg_x_i_0_req (58)  [116/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 22>: 8.75ns
ST_22: arg_x_i_0_req (58)  [115/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 23>: 8.75ns
ST_23: arg_x_i_0_req (58)  [114/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 24>: 8.75ns
ST_24: arg_x_i_0_req (58)  [113/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 25>: 8.75ns
ST_25: arg_x_i_0_req (58)  [112/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 26>: 8.75ns
ST_26: arg_x_i_0_req (58)  [111/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 27>: 8.75ns
ST_27: arg_x_i_0_req (58)  [110/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 28>: 8.75ns
ST_28: arg_x_i_0_req (58)  [109/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 29>: 8.75ns
ST_29: arg_x_i_0_req (58)  [108/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 30>: 8.75ns
ST_30: arg_x_i_0_req (58)  [107/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 31>: 8.75ns
ST_31: arg_x_i_0_req (58)  [106/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 32>: 8.75ns
ST_32: arg_x_i_0_req (58)  [105/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 33>: 8.75ns
ST_33: arg_x_i_0_req (58)  [104/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 34>: 8.75ns
ST_34: arg_x_i_0_req (58)  [103/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 35>: 8.75ns
ST_35: arg_x_i_0_req (58)  [102/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 36>: 8.75ns
ST_36: arg_x_i_0_req (58)  [101/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 37>: 8.75ns
ST_37: arg_x_i_0_req (58)  [100/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 38>: 8.75ns
ST_38: arg_x_i_0_req (58)  [99/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 39>: 8.75ns
ST_39: arg_x_i_0_req (58)  [98/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 40>: 8.75ns
ST_40: arg_x_i_0_req (58)  [97/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 41>: 8.75ns
ST_41: arg_x_i_0_req (58)  [96/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 42>: 8.75ns
ST_42: arg_x_i_0_req (58)  [95/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 43>: 8.75ns
ST_43: arg_x_i_0_req (58)  [94/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 44>: 8.75ns
ST_44: arg_x_i_0_req (58)  [93/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 45>: 8.75ns
ST_45: arg_x_i_0_req (58)  [92/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 46>: 8.75ns
ST_46: arg_x_i_0_req (58)  [91/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 47>: 8.75ns
ST_47: arg_x_i_0_req (58)  [90/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 48>: 8.75ns
ST_48: arg_x_i_0_req (58)  [89/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 49>: 8.75ns
ST_49: arg_x_i_0_req (58)  [88/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 50>: 8.75ns
ST_50: arg_x_i_0_req (58)  [87/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 51>: 8.75ns
ST_51: arg_x_i_0_req (58)  [86/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 52>: 8.75ns
ST_52: arg_x_i_0_req (58)  [85/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 53>: 8.75ns
ST_53: arg_x_i_0_req (58)  [84/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 54>: 8.75ns
ST_54: arg_x_i_0_req (58)  [83/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 55>: 8.75ns
ST_55: arg_x_i_0_req (58)  [82/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 56>: 8.75ns
ST_56: arg_x_i_0_req (58)  [81/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 57>: 8.75ns
ST_57: arg_x_i_0_req (58)  [80/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 58>: 8.75ns
ST_58: arg_x_i_0_req (58)  [79/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 59>: 8.75ns
ST_59: arg_x_i_0_req (58)  [78/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 60>: 8.75ns
ST_60: arg_x_i_0_req (58)  [77/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 61>: 8.75ns
ST_61: arg_x_i_0_req (58)  [76/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 62>: 8.75ns
ST_62: arg_x_i_0_req (58)  [75/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 63>: 8.75ns
ST_63: arg_x_i_0_req (58)  [74/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 64>: 8.75ns
ST_64: arg_x_i_0_req (58)  [73/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 65>: 8.75ns
ST_65: arg_x_i_0_req (58)  [72/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 66>: 8.75ns
ST_66: arg_x_i_0_req (58)  [71/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 67>: 8.75ns
ST_67: arg_x_i_0_req (58)  [70/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 68>: 8.75ns
ST_68: arg_x_i_0_req (58)  [69/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 69>: 8.75ns
ST_69: arg_x_i_0_req (58)  [68/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 70>: 8.75ns
ST_70: arg_x_i_0_req (58)  [67/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 71>: 8.75ns
ST_71: arg_x_i_0_req (58)  [66/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 72>: 8.75ns
ST_72: arg_x_i_0_req (58)  [65/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 73>: 8.75ns
ST_73: arg_x_i_0_req (58)  [64/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 74>: 8.75ns
ST_74: arg_x_i_0_req (58)  [63/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 75>: 8.75ns
ST_75: arg_x_i_0_req (58)  [62/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 76>: 8.75ns
ST_76: arg_x_i_0_req (58)  [61/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 77>: 8.75ns
ST_77: arg_x_i_0_req (58)  [60/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 78>: 8.75ns
ST_78: arg_x_i_0_req (58)  [59/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 79>: 8.75ns
ST_79: arg_x_i_0_req (58)  [58/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 80>: 8.75ns
ST_80: arg_x_i_0_req (58)  [57/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 81>: 8.75ns
ST_81: arg_x_i_0_req (58)  [56/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 82>: 8.75ns
ST_82: arg_x_i_0_req (58)  [55/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 83>: 8.75ns
ST_83: arg_x_i_0_req (58)  [54/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 84>: 8.75ns
ST_84: arg_x_i_0_req (58)  [53/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 85>: 8.75ns
ST_85: arg_x_i_0_req (58)  [52/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 86>: 8.75ns
ST_86: arg_x_i_0_req (58)  [51/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 87>: 8.75ns
ST_87: arg_x_i_0_req (58)  [50/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 88>: 8.75ns
ST_88: arg_x_i_0_req (58)  [49/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 89>: 8.75ns
ST_89: arg_x_i_0_req (58)  [48/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 90>: 8.75ns
ST_90: arg_x_i_0_req (58)  [47/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 91>: 8.75ns
ST_91: arg_x_i_0_req (58)  [46/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 92>: 8.75ns
ST_92: arg_x_i_0_req (58)  [45/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 93>: 8.75ns
ST_93: arg_x_i_0_req (58)  [44/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 94>: 8.75ns
ST_94: arg_x_i_0_req (58)  [43/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 95>: 8.75ns
ST_95: arg_x_i_0_req (58)  [42/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 96>: 8.75ns
ST_96: arg_x_i_0_req (58)  [41/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 97>: 8.75ns
ST_97: arg_x_i_0_req (58)  [40/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 98>: 8.75ns
ST_98: arg_x_i_0_req (58)  [39/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 99>: 8.75ns
ST_99: arg_x_i_0_req (58)  [38/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 100>: 8.75ns
ST_100: arg_x_i_0_req (58)  [37/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 101>: 8.75ns
ST_101: arg_x_i_0_req (58)  [36/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 102>: 8.75ns
ST_102: arg_x_i_0_req (58)  [35/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 103>: 8.75ns
ST_103: arg_x_i_0_req (58)  [34/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 104>: 8.75ns
ST_104: arg_x_i_0_req (58)  [33/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 105>: 8.75ns
ST_105: arg_x_i_0_req (58)  [32/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 106>: 8.75ns
ST_106: arg_x_i_0_req (58)  [31/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 107>: 8.75ns
ST_107: arg_x_i_0_req (58)  [30/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 108>: 8.75ns
ST_108: arg_x_i_0_req (58)  [29/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 109>: 8.75ns
ST_109: arg_x_i_0_req (58)  [28/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 110>: 8.75ns
ST_110: arg_x_i_0_req (58)  [27/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 111>: 8.75ns
ST_111: arg_x_i_0_req (58)  [26/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 112>: 8.75ns
ST_112: arg_x_i_0_req (58)  [25/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 113>: 8.75ns
ST_113: arg_x_i_0_req (58)  [24/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 114>: 8.75ns
ST_114: arg_x_i_0_req (58)  [23/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 115>: 8.75ns
ST_115: arg_x_i_0_req (58)  [22/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 116>: 8.75ns
ST_116: arg_x_i_0_req (58)  [21/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 117>: 8.75ns
ST_117: arg_x_i_0_req (58)  [20/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 118>: 8.75ns
ST_118: arg_x_i_0_req (58)  [19/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 119>: 8.75ns
ST_119: arg_x_i_0_req (58)  [18/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 120>: 8.75ns
ST_120: arg_x_i_0_req (58)  [17/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 121>: 8.75ns
ST_121: arg_x_i_0_req (58)  [16/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 122>: 8.75ns
ST_122: arg_x_i_0_req (58)  [15/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 123>: 8.75ns
ST_123: arg_x_i_0_req (58)  [14/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 124>: 8.75ns
ST_124: arg_x_i_0_req (58)  [13/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 125>: 8.75ns
ST_125: arg_x_i_0_req (58)  [12/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 126>: 8.75ns
ST_126: arg_x_i_0_req (58)  [11/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 127>: 8.75ns
ST_127: arg_x_i_0_req (58)  [10/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 128>: 8.75ns
ST_128: arg_x_i_0_req (58)  [9/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 129>: 8.75ns
ST_129: arg_x_i_0_req (58)  [8/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 130>: 8.75ns
ST_130: arg_x_i_0_req (58)  [7/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 131>: 8.75ns
ST_131: arg_x_i_0_req (58)  [6/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 132>: 8.75ns
ST_132: arg_x_i_0_req (58)  [5/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 133>: 8.75ns
ST_133: arg_x_i_0_req (58)  [4/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 134>: 8.75ns
ST_134: arg_x_i_0_req (58)  [3/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 135>: 8.75ns
ST_135: arg_x_i_0_req (58)  [2/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 136>: 8.75ns
ST_136: arg_x_i_0_req (58)  [1/134] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body2:0  %arg_x_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_x, i32 16)


 <State 137>: 8.75ns
ST_137: arg_x_read (61)  [1/1] 8.75ns  loc: gpu_compute_unit:54
burst.rd.body3:0  %arg_x_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %arg_x)


 <State 138>: 2.39ns
ST_138: indvar_cast (50)  [1/1] 0.00ns
burst.rd.body1:0  %indvar_cast = zext i5 %indvar to i32

ST_138: empty (51)  [1/1] 0.00ns
burst.rd.body1:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_138: burstread_rbegin (52)  [1/1] 0.00ns
burst.rd.body1:2  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

ST_138: empty_4 (53)  [1/1] 0.00ns
burst.rd.body1:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14)

ST_138: empty_5 (54)  [1/1] 0.00ns
burst.rd.body1:4  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memcpy_OC_gpu_OC_x0_s)

ST_138: StgValue_590 (59)  [1/1] 0.00ns
burst.rd.body2:1  br label %burst.rd.body3

ST_138: x0_addr (62)  [1/1] 0.00ns
burst.rd.body3:1  %x0_addr = getelementptr [16 x i32]* @x0, i32 0, i32 %indvar_cast

ST_138: StgValue_592 (63)  [1/1] 2.39ns  loc: gpu_compute_unit:54
burst.rd.body3:2  store i32 %arg_x_read, i32* %x0_addr, align 4

ST_138: burstread_rend (64)  [1/1] 0.00ns
burst.rd.body3:3  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)

ST_138: StgValue_594 (65)  [1/1] 0.00ns
burst.rd.body3:4  br label %burst.rd.header


 <State 139>: 1.08ns
ST_139: StgValue_595 (67)  [1/1] 1.08ns
burst.rd.header6.preheader:0  br label %burst.rd.header6


 <State 140>: 1.34ns
ST_140: indvar7 (69)  [1/1] 0.00ns
burst.rd.header6:0  %indvar7 = phi i5 [ %indvar_next8, %burst.rd.body35 ], [ 0, %burst.rd.header6.preheader ]

ST_140: exitcond9 (70)  [1/1] 1.27ns
burst.rd.header6:1  %exitcond9 = icmp eq i5 %indvar7, -16

ST_140: indvar_next8 (71)  [1/1] 1.34ns
burst.rd.header6:2  %indvar_next8 = add i5 %indvar7, 1

ST_140: StgValue_599 (72)  [1/1] 0.00ns
burst.rd.header6:3  br i1 %exitcond9, label %for.header.i.i.preheader, label %burst.rd.body13

ST_140: isIter (79)  [1/1] 1.27ns
burst.rd.body13:5  %isIter = icmp eq i5 %indvar7, 0

ST_140: StgValue_601 (80)  [1/1] 0.00ns
burst.rd.body13:6  br i1 %isIter, label %burst.rd.body24, label %burst.rd.body35


 <State 141>: 8.75ns
ST_141: arg_y_i_0_req (82)  [134/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 142>: 8.75ns
ST_142: arg_y_i_0_req (82)  [133/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 143>: 8.75ns
ST_143: arg_y_i_0_req (82)  [132/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 144>: 8.75ns
ST_144: arg_y_i_0_req (82)  [131/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 145>: 8.75ns
ST_145: arg_y_i_0_req (82)  [130/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 146>: 8.75ns
ST_146: arg_y_i_0_req (82)  [129/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 147>: 8.75ns
ST_147: arg_y_i_0_req (82)  [128/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 148>: 8.75ns
ST_148: arg_y_i_0_req (82)  [127/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 149>: 8.75ns
ST_149: arg_y_i_0_req (82)  [126/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 150>: 8.75ns
ST_150: arg_y_i_0_req (82)  [125/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 151>: 8.75ns
ST_151: arg_y_i_0_req (82)  [124/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 152>: 8.75ns
ST_152: arg_y_i_0_req (82)  [123/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 153>: 8.75ns
ST_153: arg_y_i_0_req (82)  [122/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 154>: 8.75ns
ST_154: arg_y_i_0_req (82)  [121/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 155>: 8.75ns
ST_155: arg_y_i_0_req (82)  [120/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 156>: 8.75ns
ST_156: arg_y_i_0_req (82)  [119/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 157>: 8.75ns
ST_157: arg_y_i_0_req (82)  [118/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 158>: 8.75ns
ST_158: arg_y_i_0_req (82)  [117/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 159>: 8.75ns
ST_159: arg_y_i_0_req (82)  [116/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 160>: 8.75ns
ST_160: arg_y_i_0_req (82)  [115/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 161>: 8.75ns
ST_161: arg_y_i_0_req (82)  [114/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 162>: 8.75ns
ST_162: arg_y_i_0_req (82)  [113/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 163>: 8.75ns
ST_163: arg_y_i_0_req (82)  [112/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 164>: 8.75ns
ST_164: arg_y_i_0_req (82)  [111/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 165>: 8.75ns
ST_165: arg_y_i_0_req (82)  [110/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 166>: 8.75ns
ST_166: arg_y_i_0_req (82)  [109/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 167>: 8.75ns
ST_167: arg_y_i_0_req (82)  [108/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 168>: 8.75ns
ST_168: arg_y_i_0_req (82)  [107/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 169>: 8.75ns
ST_169: arg_y_i_0_req (82)  [106/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 170>: 8.75ns
ST_170: arg_y_i_0_req (82)  [105/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 171>: 8.75ns
ST_171: arg_y_i_0_req (82)  [104/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 172>: 8.75ns
ST_172: arg_y_i_0_req (82)  [103/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 173>: 8.75ns
ST_173: arg_y_i_0_req (82)  [102/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 174>: 8.75ns
ST_174: arg_y_i_0_req (82)  [101/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 175>: 8.75ns
ST_175: arg_y_i_0_req (82)  [100/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 176>: 8.75ns
ST_176: arg_y_i_0_req (82)  [99/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 177>: 8.75ns
ST_177: arg_y_i_0_req (82)  [98/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 178>: 8.75ns
ST_178: arg_y_i_0_req (82)  [97/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 179>: 8.75ns
ST_179: arg_y_i_0_req (82)  [96/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 180>: 8.75ns
ST_180: arg_y_i_0_req (82)  [95/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 181>: 8.75ns
ST_181: arg_y_i_0_req (82)  [94/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 182>: 8.75ns
ST_182: arg_y_i_0_req (82)  [93/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 183>: 8.75ns
ST_183: arg_y_i_0_req (82)  [92/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 184>: 8.75ns
ST_184: arg_y_i_0_req (82)  [91/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 185>: 8.75ns
ST_185: arg_y_i_0_req (82)  [90/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 186>: 8.75ns
ST_186: arg_y_i_0_req (82)  [89/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 187>: 8.75ns
ST_187: arg_y_i_0_req (82)  [88/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 188>: 8.75ns
ST_188: arg_y_i_0_req (82)  [87/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 189>: 8.75ns
ST_189: arg_y_i_0_req (82)  [86/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 190>: 8.75ns
ST_190: arg_y_i_0_req (82)  [85/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 191>: 8.75ns
ST_191: arg_y_i_0_req (82)  [84/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 192>: 8.75ns
ST_192: arg_y_i_0_req (82)  [83/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 193>: 8.75ns
ST_193: arg_y_i_0_req (82)  [82/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 194>: 8.75ns
ST_194: arg_y_i_0_req (82)  [81/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 195>: 8.75ns
ST_195: arg_y_i_0_req (82)  [80/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 196>: 8.75ns
ST_196: arg_y_i_0_req (82)  [79/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 197>: 8.75ns
ST_197: arg_y_i_0_req (82)  [78/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 198>: 8.75ns
ST_198: arg_y_i_0_req (82)  [77/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 199>: 8.75ns
ST_199: arg_y_i_0_req (82)  [76/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 200>: 8.75ns
ST_200: arg_y_i_0_req (82)  [75/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 201>: 8.75ns
ST_201: arg_y_i_0_req (82)  [74/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 202>: 8.75ns
ST_202: arg_y_i_0_req (82)  [73/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 203>: 8.75ns
ST_203: arg_y_i_0_req (82)  [72/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 204>: 8.75ns
ST_204: arg_y_i_0_req (82)  [71/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 205>: 8.75ns
ST_205: arg_y_i_0_req (82)  [70/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 206>: 8.75ns
ST_206: arg_y_i_0_req (82)  [69/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 207>: 8.75ns
ST_207: arg_y_i_0_req (82)  [68/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 208>: 8.75ns
ST_208: arg_y_i_0_req (82)  [67/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 209>: 8.75ns
ST_209: arg_y_i_0_req (82)  [66/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 210>: 8.75ns
ST_210: arg_y_i_0_req (82)  [65/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 211>: 8.75ns
ST_211: arg_y_i_0_req (82)  [64/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 212>: 8.75ns
ST_212: arg_y_i_0_req (82)  [63/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 213>: 8.75ns
ST_213: arg_y_i_0_req (82)  [62/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 214>: 8.75ns
ST_214: arg_y_i_0_req (82)  [61/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 215>: 8.75ns
ST_215: arg_y_i_0_req (82)  [60/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 216>: 8.75ns
ST_216: arg_y_i_0_req (82)  [59/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 217>: 8.75ns
ST_217: arg_y_i_0_req (82)  [58/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 218>: 8.75ns
ST_218: arg_y_i_0_req (82)  [57/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 219>: 8.75ns
ST_219: arg_y_i_0_req (82)  [56/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 220>: 8.75ns
ST_220: arg_y_i_0_req (82)  [55/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 221>: 8.75ns
ST_221: arg_y_i_0_req (82)  [54/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 222>: 8.75ns
ST_222: arg_y_i_0_req (82)  [53/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 223>: 8.75ns
ST_223: arg_y_i_0_req (82)  [52/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 224>: 8.75ns
ST_224: arg_y_i_0_req (82)  [51/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 225>: 8.75ns
ST_225: arg_y_i_0_req (82)  [50/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 226>: 8.75ns
ST_226: arg_y_i_0_req (82)  [49/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 227>: 8.75ns
ST_227: arg_y_i_0_req (82)  [48/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 228>: 8.75ns
ST_228: arg_y_i_0_req (82)  [47/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 229>: 8.75ns
ST_229: arg_y_i_0_req (82)  [46/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 230>: 8.75ns
ST_230: arg_y_i_0_req (82)  [45/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 231>: 8.75ns
ST_231: arg_y_i_0_req (82)  [44/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 232>: 8.75ns
ST_232: arg_y_i_0_req (82)  [43/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 233>: 8.75ns
ST_233: arg_y_i_0_req (82)  [42/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 234>: 8.75ns
ST_234: arg_y_i_0_req (82)  [41/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 235>: 8.75ns
ST_235: arg_y_i_0_req (82)  [40/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 236>: 8.75ns
ST_236: arg_y_i_0_req (82)  [39/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 237>: 8.75ns
ST_237: arg_y_i_0_req (82)  [38/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 238>: 8.75ns
ST_238: arg_y_i_0_req (82)  [37/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 239>: 8.75ns
ST_239: arg_y_i_0_req (82)  [36/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 240>: 8.75ns
ST_240: arg_y_i_0_req (82)  [35/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 241>: 8.75ns
ST_241: arg_y_i_0_req (82)  [34/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 242>: 8.75ns
ST_242: arg_y_i_0_req (82)  [33/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 243>: 8.75ns
ST_243: arg_y_i_0_req (82)  [32/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 244>: 8.75ns
ST_244: arg_y_i_0_req (82)  [31/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 245>: 8.75ns
ST_245: arg_y_i_0_req (82)  [30/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 246>: 8.75ns
ST_246: arg_y_i_0_req (82)  [29/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 247>: 8.75ns
ST_247: arg_y_i_0_req (82)  [28/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 248>: 8.75ns
ST_248: arg_y_i_0_req (82)  [27/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 249>: 8.75ns
ST_249: arg_y_i_0_req (82)  [26/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 250>: 8.75ns
ST_250: arg_y_i_0_req (82)  [25/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 251>: 8.75ns
ST_251: arg_y_i_0_req (82)  [24/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 252>: 8.75ns
ST_252: arg_y_i_0_req (82)  [23/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 253>: 8.75ns
ST_253: arg_y_i_0_req (82)  [22/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 254>: 8.75ns
ST_254: arg_y_i_0_req (82)  [21/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 255>: 8.75ns
ST_255: arg_y_i_0_req (82)  [20/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 256>: 8.75ns
ST_256: arg_y_i_0_req (82)  [19/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 257>: 8.75ns
ST_257: arg_y_i_0_req (82)  [18/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 258>: 8.75ns
ST_258: arg_y_i_0_req (82)  [17/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 259>: 8.75ns
ST_259: arg_y_i_0_req (82)  [16/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 260>: 8.75ns
ST_260: arg_y_i_0_req (82)  [15/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 261>: 8.75ns
ST_261: arg_y_i_0_req (82)  [14/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 262>: 8.75ns
ST_262: arg_y_i_0_req (82)  [13/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 263>: 8.75ns
ST_263: arg_y_i_0_req (82)  [12/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 264>: 8.75ns
ST_264: arg_y_i_0_req (82)  [11/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 265>: 8.75ns
ST_265: arg_y_i_0_req (82)  [10/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 266>: 8.75ns
ST_266: arg_y_i_0_req (82)  [9/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 267>: 8.75ns
ST_267: arg_y_i_0_req (82)  [8/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 268>: 8.75ns
ST_268: arg_y_i_0_req (82)  [7/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 269>: 8.75ns
ST_269: arg_y_i_0_req (82)  [6/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 270>: 8.75ns
ST_270: arg_y_i_0_req (82)  [5/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 271>: 8.75ns
ST_271: arg_y_i_0_req (82)  [4/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 272>: 8.75ns
ST_272: arg_y_i_0_req (82)  [3/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 273>: 8.75ns
ST_273: arg_y_i_0_req (82)  [2/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 274>: 8.75ns
ST_274: arg_y_i_0_req (82)  [1/134] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body24:0  %arg_y_i_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %arg_y, i32 16)


 <State 275>: 8.75ns
ST_275: arg_y_read (85)  [1/1] 8.75ns  loc: gpu_compute_unit:55
burst.rd.body35:0  %arg_y_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %arg_y)


 <State 276>: 2.39ns
ST_276: indvar7_cast (74)  [1/1] 0.00ns
burst.rd.body13:0  %indvar7_cast = zext i5 %indvar7 to i32

ST_276: empty_6 (75)  [1/1] 0.00ns
burst.rd.body13:1  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_276: burstread_rbegin1 (76)  [1/1] 0.00ns
burst.rd.body13:2  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

ST_276: empty_7 (77)  [1/1] 0.00ns
burst.rd.body13:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)

ST_276: empty_8 (78)  [1/1] 0.00ns
burst.rd.body13:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memcpy_OC_gpu_OC_y0_s)

ST_276: StgValue_742 (83)  [1/1] 0.00ns
burst.rd.body24:1  br label %burst.rd.body35

ST_276: y0_addr (86)  [1/1] 0.00ns
burst.rd.body35:1  %y0_addr = getelementptr [16 x i32]* @y0, i32 0, i32 %indvar7_cast

ST_276: StgValue_744 (87)  [1/1] 2.39ns  loc: gpu_compute_unit:55
burst.rd.body35:2  store i32 %arg_y_read, i32* %y0_addr, align 4

ST_276: burstread_rend12 (88)  [1/1] 0.00ns
burst.rd.body35:3  %burstread_rend12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1)

ST_276: StgValue_746 (89)  [1/1] 0.00ns
burst.rd.body35:4  br label %burst.rd.header6


 <State 277>: 2.88ns
ST_277: tmp_1 (91)  [1/1] 1.44ns  loc: /opt/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:147
for.header.i.i.preheader:0  %tmp_1 = add i32 %tmp, %global_offset_x_read

ST_277: tmp_10 (92)  [1/1] 1.44ns  loc: gpu.cl:24
for.header.i.i.preheader:1  %tmp_10 = add i32 %tmp_1, %tmp_7


 <State 278>: 8.75ns
ST_278: gmem_addr (93)  [1/1] 0.00ns  loc: gpu.cl:24
for.header.i.i.preheader:2  %gmem_addr = getelementptr inbounds i32 addrspace(1)* %gmem, i32 %tmp_10, !xcl.port !3

ST_278: p_wr_req (94)  [1/1] 8.75ns  loc: gpu.cl:24
for.header.i.i.preheader:3  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 16)

ST_278: StgValue_751 (95)  [1/1] 1.08ns
for.header.i.i.preheader:4  br label %for.header.i.i


 <State 279>: 8.75ns
ST_279: indvar_reg2mem40_0_i (97)  [1/1] 0.00ns
for.header.i.i:0  %indvar_reg2mem40_0_i = phi i5 [ %indvar_inc_reg2mem, %_Z21async_work_grou3.rentry.i.i ], [ 0, %for.header.i.i.preheader ]

ST_279: tmp_8 (98)  [1/1] 1.27ns
for.header.i.i:1  %tmp_8 = icmp eq i5 %indvar_reg2mem40_0_i, -16

ST_279: indvar_inc_reg2mem (99)  [1/1] 1.34ns
for.header.i.i:2  %indvar_inc_reg2mem = add i5 %indvar_reg2mem40_0_i, 1

ST_279: StgValue_755 (100)  [1/1] 0.00ns
for.header.i.i:3  br i1 %tmp_8, label %__AESL_call_work_item_NA5.exit, label %_Z21async_work_grou3.rentry.i.i

ST_279: indvar_reg2mem40_0_i_1 (102)  [1/1] 0.00ns
_Z21async_work_grou3.rentry.i.i:0  %indvar_reg2mem40_0_i_1 = zext i5 %indvar_reg2mem40_0_i to i32

ST_279: tmp1 (105)  [1/1] 1.44ns  loc: /opt/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:147
_Z21async_work_grou3.rentry.i.i:3  %tmp1 = add i32 %tmp, %indvar_reg2mem40_0_i_1

ST_279: tmp_9 (106)  [1/1] 1.44ns  loc: /opt/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:147
_Z21async_work_grou3.rentry.i.i:4  %tmp_9 = add i32 %tmp1, %global_offset_x_read

ST_279: x0_addr_1 (107)  [1/1] 0.00ns  loc: gpu.cl:24
_Z21async_work_grou3.rentry.i.i:5  %x0_addr_1 = getelementptr inbounds [16 x i32]* @x0, i32 0, i32 %tmp_9

ST_279: x0_load (108)  [2/2] 2.39ns  loc: gpu.cl:24
_Z21async_work_grou3.rentry.i.i:6  %x0_load = load i32* %x0_addr_1, align 4

ST_279: y0_addr_1 (109)  [1/1] 0.00ns  loc: gpu.cl:24
_Z21async_work_grou3.rentry.i.i:7  %y0_addr_1 = getelementptr inbounds [16 x i32]* @y0, i32 0, i32 %tmp_9

ST_279: y0_load (110)  [2/2] 2.39ns  loc: gpu.cl:24
_Z21async_work_grou3.rentry.i.i:8  %y0_load = load i32* %y0_addr_1, align 4

ST_279: p_wr_resp (115)  [132/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 280>: 4.09ns
ST_280: x0_load (108)  [1/2] 2.39ns  loc: gpu.cl:24
_Z21async_work_grou3.rentry.i.i:6  %x0_load = load i32* %x0_addr_1, align 4

ST_280: y0_load (110)  [1/2] 2.39ns  loc: gpu.cl:24
_Z21async_work_grou3.rentry.i.i:8  %y0_load = load i32* %y0_addr_1, align 4

ST_280: tmp_s (111)  [1/1] 1.70ns  loc: gpu.cl:24
_Z21async_work_grou3.rentry.i.i:9  %tmp_s = sub nsw i32 %x0_load, %y0_load


 <State 281>: 8.75ns
ST_281: empty_9 (103)  [1/1] 0.00ns
_Z21async_work_grou3.rentry.i.i:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @XCL_WG_DIM_X_str) nounwind

ST_281: empty_10 (104)  [1/1] 0.00ns
_Z21async_work_grou3.rentry.i.i:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_281: StgValue_769 (112)  [1/1] 8.75ns  loc: gpu.cl:24
_Z21async_work_grou3.rentry.i.i:10  call void @_ssdm_op_Write.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 %tmp_s, i4 -1)

ST_281: StgValue_770 (113)  [1/1] 0.00ns
_Z21async_work_grou3.rentry.i.i:11  br label %for.header.i.i


 <State 282>: 8.75ns
ST_282: p_wr_resp (115)  [131/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 283>: 8.75ns
ST_283: p_wr_resp (115)  [130/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 284>: 8.75ns
ST_284: p_wr_resp (115)  [129/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 285>: 8.75ns
ST_285: p_wr_resp (115)  [128/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 286>: 8.75ns
ST_286: p_wr_resp (115)  [127/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 287>: 8.75ns
ST_287: p_wr_resp (115)  [126/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 288>: 8.75ns
ST_288: p_wr_resp (115)  [125/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 289>: 8.75ns
ST_289: p_wr_resp (115)  [124/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 290>: 8.75ns
ST_290: p_wr_resp (115)  [123/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 291>: 8.75ns
ST_291: p_wr_resp (115)  [122/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 292>: 8.75ns
ST_292: p_wr_resp (115)  [121/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 293>: 8.75ns
ST_293: p_wr_resp (115)  [120/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 294>: 8.75ns
ST_294: p_wr_resp (115)  [119/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 295>: 8.75ns
ST_295: p_wr_resp (115)  [118/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 296>: 8.75ns
ST_296: p_wr_resp (115)  [117/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 297>: 8.75ns
ST_297: p_wr_resp (115)  [116/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 298>: 8.75ns
ST_298: p_wr_resp (115)  [115/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 299>: 8.75ns
ST_299: p_wr_resp (115)  [114/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 300>: 8.75ns
ST_300: p_wr_resp (115)  [113/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 301>: 8.75ns
ST_301: p_wr_resp (115)  [112/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 302>: 8.75ns
ST_302: p_wr_resp (115)  [111/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 303>: 8.75ns
ST_303: p_wr_resp (115)  [110/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 304>: 8.75ns
ST_304: p_wr_resp (115)  [109/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 305>: 8.75ns
ST_305: p_wr_resp (115)  [108/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 306>: 8.75ns
ST_306: p_wr_resp (115)  [107/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 307>: 8.75ns
ST_307: p_wr_resp (115)  [106/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 308>: 8.75ns
ST_308: p_wr_resp (115)  [105/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 309>: 8.75ns
ST_309: p_wr_resp (115)  [104/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 310>: 8.75ns
ST_310: p_wr_resp (115)  [103/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 311>: 8.75ns
ST_311: p_wr_resp (115)  [102/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 312>: 8.75ns
ST_312: p_wr_resp (115)  [101/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 313>: 8.75ns
ST_313: p_wr_resp (115)  [100/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 314>: 8.75ns
ST_314: p_wr_resp (115)  [99/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 315>: 8.75ns
ST_315: p_wr_resp (115)  [98/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 316>: 8.75ns
ST_316: p_wr_resp (115)  [97/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 317>: 8.75ns
ST_317: p_wr_resp (115)  [96/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 318>: 8.75ns
ST_318: p_wr_resp (115)  [95/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 319>: 8.75ns
ST_319: p_wr_resp (115)  [94/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 320>: 8.75ns
ST_320: p_wr_resp (115)  [93/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 321>: 8.75ns
ST_321: p_wr_resp (115)  [92/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 322>: 8.75ns
ST_322: p_wr_resp (115)  [91/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 323>: 8.75ns
ST_323: p_wr_resp (115)  [90/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 324>: 8.75ns
ST_324: p_wr_resp (115)  [89/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 325>: 8.75ns
ST_325: p_wr_resp (115)  [88/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 326>: 8.75ns
ST_326: p_wr_resp (115)  [87/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 327>: 8.75ns
ST_327: p_wr_resp (115)  [86/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 328>: 8.75ns
ST_328: p_wr_resp (115)  [85/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 329>: 8.75ns
ST_329: p_wr_resp (115)  [84/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 330>: 8.75ns
ST_330: p_wr_resp (115)  [83/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 331>: 8.75ns
ST_331: p_wr_resp (115)  [82/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 332>: 8.75ns
ST_332: p_wr_resp (115)  [81/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 333>: 8.75ns
ST_333: p_wr_resp (115)  [80/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 334>: 8.75ns
ST_334: p_wr_resp (115)  [79/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 335>: 8.75ns
ST_335: p_wr_resp (115)  [78/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 336>: 8.75ns
ST_336: p_wr_resp (115)  [77/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 337>: 8.75ns
ST_337: p_wr_resp (115)  [76/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 338>: 8.75ns
ST_338: p_wr_resp (115)  [75/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 339>: 8.75ns
ST_339: p_wr_resp (115)  [74/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 340>: 8.75ns
ST_340: p_wr_resp (115)  [73/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 341>: 8.75ns
ST_341: p_wr_resp (115)  [72/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 342>: 8.75ns
ST_342: p_wr_resp (115)  [71/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 343>: 8.75ns
ST_343: p_wr_resp (115)  [70/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 344>: 8.75ns
ST_344: p_wr_resp (115)  [69/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 345>: 8.75ns
ST_345: p_wr_resp (115)  [68/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 346>: 8.75ns
ST_346: p_wr_resp (115)  [67/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 347>: 8.75ns
ST_347: p_wr_resp (115)  [66/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 348>: 8.75ns
ST_348: p_wr_resp (115)  [65/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 349>: 8.75ns
ST_349: p_wr_resp (115)  [64/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 350>: 8.75ns
ST_350: p_wr_resp (115)  [63/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 351>: 8.75ns
ST_351: p_wr_resp (115)  [62/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 352>: 8.75ns
ST_352: p_wr_resp (115)  [61/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 353>: 8.75ns
ST_353: p_wr_resp (115)  [60/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 354>: 8.75ns
ST_354: p_wr_resp (115)  [59/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 355>: 8.75ns
ST_355: p_wr_resp (115)  [58/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 356>: 8.75ns
ST_356: p_wr_resp (115)  [57/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 357>: 8.75ns
ST_357: p_wr_resp (115)  [56/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 358>: 8.75ns
ST_358: p_wr_resp (115)  [55/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 359>: 8.75ns
ST_359: p_wr_resp (115)  [54/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 360>: 8.75ns
ST_360: p_wr_resp (115)  [53/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 361>: 8.75ns
ST_361: p_wr_resp (115)  [52/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 362>: 8.75ns
ST_362: p_wr_resp (115)  [51/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 363>: 8.75ns
ST_363: p_wr_resp (115)  [50/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 364>: 8.75ns
ST_364: p_wr_resp (115)  [49/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 365>: 8.75ns
ST_365: p_wr_resp (115)  [48/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 366>: 8.75ns
ST_366: p_wr_resp (115)  [47/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 367>: 8.75ns
ST_367: p_wr_resp (115)  [46/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 368>: 8.75ns
ST_368: p_wr_resp (115)  [45/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 369>: 8.75ns
ST_369: p_wr_resp (115)  [44/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 370>: 8.75ns
ST_370: p_wr_resp (115)  [43/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 371>: 8.75ns
ST_371: p_wr_resp (115)  [42/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 372>: 8.75ns
ST_372: p_wr_resp (115)  [41/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 373>: 8.75ns
ST_373: p_wr_resp (115)  [40/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 374>: 8.75ns
ST_374: p_wr_resp (115)  [39/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 375>: 8.75ns
ST_375: p_wr_resp (115)  [38/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 376>: 8.75ns
ST_376: p_wr_resp (115)  [37/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 377>: 8.75ns
ST_377: p_wr_resp (115)  [36/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 378>: 8.75ns
ST_378: p_wr_resp (115)  [35/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 379>: 8.75ns
ST_379: p_wr_resp (115)  [34/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 380>: 8.75ns
ST_380: p_wr_resp (115)  [33/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 381>: 8.75ns
ST_381: p_wr_resp (115)  [32/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 382>: 8.75ns
ST_382: p_wr_resp (115)  [31/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 383>: 8.75ns
ST_383: p_wr_resp (115)  [30/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 384>: 8.75ns
ST_384: p_wr_resp (115)  [29/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 385>: 8.75ns
ST_385: p_wr_resp (115)  [28/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 386>: 8.75ns
ST_386: p_wr_resp (115)  [27/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 387>: 8.75ns
ST_387: p_wr_resp (115)  [26/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 388>: 8.75ns
ST_388: p_wr_resp (115)  [25/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 389>: 8.75ns
ST_389: p_wr_resp (115)  [24/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 390>: 8.75ns
ST_390: p_wr_resp (115)  [23/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 391>: 8.75ns
ST_391: p_wr_resp (115)  [22/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 392>: 8.75ns
ST_392: p_wr_resp (115)  [21/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 393>: 8.75ns
ST_393: p_wr_resp (115)  [20/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 394>: 8.75ns
ST_394: p_wr_resp (115)  [19/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 395>: 8.75ns
ST_395: p_wr_resp (115)  [18/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 396>: 8.75ns
ST_396: p_wr_resp (115)  [17/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 397>: 8.75ns
ST_397: p_wr_resp (115)  [16/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 398>: 8.75ns
ST_398: p_wr_resp (115)  [15/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 399>: 8.75ns
ST_399: p_wr_resp (115)  [14/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 400>: 8.75ns
ST_400: p_wr_resp (115)  [13/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 401>: 8.75ns
ST_401: p_wr_resp (115)  [12/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 402>: 8.75ns
ST_402: p_wr_resp (115)  [11/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 403>: 8.75ns
ST_403: p_wr_resp (115)  [10/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 404>: 8.75ns
ST_404: p_wr_resp (115)  [9/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 405>: 8.75ns
ST_405: p_wr_resp (115)  [8/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 406>: 8.75ns
ST_406: p_wr_resp (115)  [7/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 407>: 8.75ns
ST_407: p_wr_resp (115)  [6/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 408>: 8.75ns
ST_408: p_wr_resp (115)  [5/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 409>: 8.75ns
ST_409: p_wr_resp (115)  [4/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 410>: 8.75ns
ST_410: p_wr_resp (115)  [3/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 411>: 8.75ns
ST_411: p_wr_resp (115)  [2/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)


 <State 412>: 8.75ns
ST_412: p_wr_resp (115)  [1/132] 8.75ns  loc: gpu.cl:24
__AESL_call_work_item_NA5.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr)

ST_412: StgValue_902 (116)  [1/1] 0.00ns  loc: gpu_compute_unit:81
__AESL_call_work_item_NA5.exit:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ group_id_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ group_id_y]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ group_id_z]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ global_offset_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ global_offset_y]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ global_offset_z]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ y0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_413           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_414           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_415           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_416           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_417           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_418           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_419           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_420           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_421           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_422           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_423           (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_424           (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_425           (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_426           (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_427           (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_428           (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
group_id_x_read        (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_offset_x_read   (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (shl              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_read                 (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arg_x                  (getelementptr    ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_read                 (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arg_y                  (getelementptr    ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z_read                 (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                  (zext             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_443           (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar                 (phi              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond               (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next            (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_447           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isIter0                (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_449           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arg_x_i_0_req          (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arg_x_read             (read             ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_cast            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin       (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_4                (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_5                (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_590           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x0_addr                (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_592           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend         (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_594           (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_595           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar7                (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond9              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next8           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_599           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isIter                 (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_601           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arg_y_i_0_req          (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arg_y_read             (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar7_cast           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_6                (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin1      (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_7                (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_8                (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_742           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y0_addr                (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_744           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend12       (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_746           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr              (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_wr_req               (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_751           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_reg2mem40_0_i   (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                  (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_inc_reg2mem     (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_755           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_reg2mem40_0_i_1 (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1                   (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x0_addr_1              (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y0_addr_1              (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x0_load                (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y0_load                (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                  (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_9                (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_10               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_769           (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_770           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_wr_resp              (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_902           (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="group_id_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="group_id_x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="group_id_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="group_id_y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="group_id_z">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="group_id_z"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="global_offset_x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_offset_x"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="global_offset_y">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_offset_y"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="global_offset_z">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_offset_z"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="y">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="z">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="y0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gpu_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_gpu_OC_x0_s"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_gpu_OC_y0_s"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="XCL_WG_DIM_X_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="group_id_x_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="group_id_x_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="global_offset_x_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_offset_x_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="x_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="y_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="z_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="0" index="4" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="write"/>
<opset="arg_x_i_0_req/3 arg_y_i_0_req/141 p_wr_req/278 p_wr_resp/279 StgValue_769/281 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_read_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="136"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg_x_read/137 arg_y_read/275 "/>
</bind>
</comp>

<comp id="147" class="1004" name="x0_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="5" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x0_addr/138 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_592/138 x0_load/279 "/>
</bind>
</comp>

<comp id="159" class="1004" name="y0_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y0_addr/276 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_744/276 y0_load/279 "/>
</bind>
</comp>

<comp id="171" class="1004" name="x0_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x0_addr_1/279 "/>
</bind>
</comp>

<comp id="179" class="1004" name="y0_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y0_addr_1/279 "/>
</bind>
</comp>

<comp id="187" class="1005" name="indvar_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="indvar7_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="1"/>
<pin id="201" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar7 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="indvar7_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar7/140 "/>
</bind>
</comp>

<comp id="211" class="1005" name="indvar_reg2mem40_0_i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="1"/>
<pin id="213" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_reg2mem40_0_i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_reg2mem40_0_i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_reg2mem40_0_i/279 "/>
</bind>
</comp>

<comp id="222" class="1005" name="reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg_x_read arg_y_read "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="30" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="0" index="3" bw="6" slack="0"/>
<pin id="239" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="30" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="arg_x_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg_x/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_5_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="30" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="0" index="3" bw="6" slack="0"/>
<pin id="259" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="30" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="arg_y_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arg_y/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_6_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="30" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_7_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="30" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="exitcond_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="135"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="indvar_next_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="isIter0_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="5" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="isIter0/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="indvar_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="136"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar_cast/138 "/>
</bind>
</comp>

<comp id="311" class="1004" name="exitcond9_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="0" index="1" bw="5" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="135"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/140 "/>
</bind>
</comp>

<comp id="317" class="1004" name="indvar_next8_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next8/140 "/>
</bind>
</comp>

<comp id="323" class="1004" name="isIter_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="isIter/140 "/>
</bind>
</comp>

<comp id="329" class="1004" name="indvar7_cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="136"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar7_cast/276 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="4"/>
<pin id="336" dir="0" index="1" bw="32" slack="4"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/277 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_10_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="30" slack="4"/>
<pin id="341" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/277 "/>
</bind>
</comp>

<comp id="343" class="1004" name="gmem_addr_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/278 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_8_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/279 "/>
</bind>
</comp>

<comp id="355" class="1004" name="indvar_inc_reg2mem_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_inc_reg2mem/279 "/>
</bind>
</comp>

<comp id="361" class="1004" name="indvar_reg2mem40_0_i_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar_reg2mem40_0_i_1/279 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="6"/>
<pin id="367" dir="0" index="1" bw="5" slack="0"/>
<pin id="368" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/279 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_9_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="6"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/279 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_s_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/280 "/>
</bind>
</comp>

<comp id="383" class="1005" name="global_offset_x_read_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="4"/>
<pin id="385" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="global_offset_x_read "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="4"/>
<pin id="391" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="395" class="1005" name="arg_x_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="2"/>
<pin id="397" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="arg_x "/>
</bind>
</comp>

<comp id="401" class="1005" name="arg_y_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="4"/>
<pin id="403" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="arg_y "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_7_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="4"/>
<pin id="409" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="412" class="1005" name="exitcond_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="135"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="416" class="1005" name="indvar_next_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="421" class="1005" name="isIter0_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="isIter0 "/>
</bind>
</comp>

<comp id="425" class="1005" name="exitcond9_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="135"/>
<pin id="427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond9 "/>
</bind>
</comp>

<comp id="429" class="1005" name="indvar_next8_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next8 "/>
</bind>
</comp>

<comp id="434" class="1005" name="isIter_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="isIter "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_10_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="443" class="1005" name="gmem_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="indvar_inc_reg2mem_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_inc_reg2mem "/>
</bind>
</comp>

<comp id="456" class="1005" name="x0_addr_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="1"/>
<pin id="458" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x0_addr_1 "/>
</bind>
</comp>

<comp id="461" class="1005" name="y0_addr_1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="1"/>
<pin id="463" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y0_addr_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_s_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="62" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="64" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="90" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="143"><net_src comp="92" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="96" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="146"><net_src comp="98" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="56" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="56" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="137" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="232"><net_src comp="100" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="112" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="247"><net_src comp="234" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="118" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="267"><net_src comp="254" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="124" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="52" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="274" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="191" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="191" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="60" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="191" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="187" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="315"><net_src comp="203" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="58" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="203" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="60" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="203" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="199" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="342"><net_src comp="334" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="0" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="343" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="353"><net_src comp="215" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="215" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="60" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="215" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="365" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="370" pin="2"/><net_sink comp="171" pin=2"/></net>

<net id="376"><net_src comp="370" pin="2"/><net_sink comp="179" pin=2"/></net>

<net id="381"><net_src comp="154" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="166" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="106" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="392"><net_src comp="228" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="398"><net_src comp="248" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="404"><net_src comp="268" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="410"><net_src comp="284" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="415"><net_src comp="288" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="294" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="424"><net_src comp="300" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="311" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="317" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="437"><net_src comp="323" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="338" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="446"><net_src comp="343" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="454"><net_src comp="355" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="459"><net_src comp="171" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="464"><net_src comp="179" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="469"><net_src comp="377" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {278 279 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 }
	Port: x0 | {138 }
	Port: y0 | {276 }
 - Input state : 
	Port: gpu : gmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 }
	Port: gpu : group_id_x | {1 }
	Port: gpu : global_offset_x | {1 }
	Port: gpu : x | {1 }
	Port: gpu : y | {1 }
	Port: gpu : z | {1 }
	Port: gpu : x0 | {279 280 }
	Port: gpu : y0 | {279 280 }
  - Chain level:
	State 1
		tmp_2 : 1
		arg_x : 2
		tmp_3 : 1
		arg_y : 2
		tmp_7 : 1
	State 2
		exitcond : 1
		indvar_next : 1
		StgValue_447 : 2
		isIter0 : 1
		StgValue_449 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
		x0_addr : 1
		StgValue_592 : 2
		burstread_rend : 1
	State 139
	State 140
		exitcond9 : 1
		indvar_next8 : 1
		StgValue_599 : 2
		isIter : 1
		StgValue_601 : 2
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
		y0_addr : 1
		StgValue_744 : 2
		burstread_rend12 : 1
	State 277
		tmp_10 : 1
	State 278
		p_wr_req : 1
	State 279
		tmp_8 : 1
		indvar_inc_reg2mem : 1
		StgValue_755 : 2
		indvar_reg2mem40_0_i_1 : 1
		tmp1 : 2
		tmp_9 : 3
		x0_addr_1 : 4
		x0_load : 5
		y0_addr_1 : 4
		y0_load : 5
	State 280
		tmp_s : 1
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    sub   |           tmp_s_fu_377           |    0    |    32   |
|----------|----------------------------------|---------|---------|
|          |        indvar_next_fu_294        |    0    |    5    |
|          |        indvar_next8_fu_317       |    0    |    5    |
|          |           tmp_1_fu_334           |    0    |    3    |
|    add   |           tmp_10_fu_338          |    0    |    3    |
|          |     indvar_inc_reg2mem_fu_355    |    0    |    5    |
|          |            tmp1_fu_365           |    0    |    3    |
|          |           tmp_9_fu_370           |    0    |    3    |
|----------|----------------------------------|---------|---------|
|          |          exitcond_fu_288         |    0    |    2    |
|          |          isIter0_fu_300          |    0    |    2    |
|   icmp   |         exitcond9_fu_311         |    0    |    2    |
|          |           isIter_fu_323          |    0    |    2    |
|          |           tmp_8_fu_349           |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |    group_id_x_read_read_fu_100   |    0    |    0    |
|          | global_offset_x_read_read_fu_106 |    0    |    0    |
|   read   |        x_read_read_fu_112        |    0    |    0    |
|          |        y_read_read_fu_118        |    0    |    0    |
|          |        z_read_read_fu_124        |    0    |    0    |
|          |          grp_read_fu_137         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |         grp_write_fu_130         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|    shl   |            tmp_fu_228            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_4_fu_234           |    0    |    0    |
|partselect|           tmp_5_fu_254           |    0    |    0    |
|          |           tmp_6_fu_274           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_2_fu_244           |    0    |    0    |
|          |           tmp_3_fu_264           |    0    |    0    |
|   zext   |           tmp_7_fu_284           |    0    |    0    |
|          |        indvar_cast_fu_306        |    0    |    0    |
|          |        indvar7_cast_fu_329       |    0    |    0    |
|          |   indvar_reg2mem40_0_i_1_fu_361  |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    69   |
|----------|----------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| x0 |    0   |   64   |    8   |
| y0 |    0   |   64   |    8   |
+----+--------+--------+--------+
|Total|    0   |   128  |   16   |
+----+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        arg_x_reg_395       |   32   |
|        arg_y_reg_401       |   32   |
|      exitcond9_reg_425     |    1   |
|      exitcond_reg_412      |    1   |
|global_offset_x_read_reg_383|   32   |
|      gmem_addr_reg_443     |   32   |
|       indvar7_reg_199      |    5   |
| indvar_inc_reg2mem_reg_451 |    5   |
|    indvar_next8_reg_429    |    5   |
|     indvar_next_reg_416    |    5   |
|indvar_reg2mem40_0_i_reg_211|    5   |
|       indvar_reg_187       |    5   |
|       isIter0_reg_421      |    1   |
|       isIter_reg_434       |    1   |
|           reg_222          |   32   |
|       tmp_10_reg_438       |   32   |
|        tmp_7_reg_407       |   32   |
|         tmp_reg_389        |   32   |
|        tmp_s_reg_466       |   32   |
|      x0_addr_1_reg_456     |    4   |
|      y0_addr_1_reg_461     |    4   |
+----------------------------+--------+
|            Total           |   330  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_130 |  p0  |   4  |   1  |    4   ||    1    |
|  grp_write_fu_130 |  p1  |   4  |  32  |   128  ||    32   |
|  grp_write_fu_130 |  p2  |   2  |  32  |   64   ||    32   |
|  grp_read_fu_137  |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_154 |  p0  |   3  |   4  |   12   ||    4    |
| grp_access_fu_166 |  p0  |   3  |   4  |   12   ||    4    |
|   indvar_reg_187  |  p0  |   2  |   5  |   10   ||    5    |
|  indvar7_reg_199  |  p0  |   2  |   5  |   10   ||    5    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   304  ||   8.68  ||   115   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   69   |
|   Memory  |    0   |    -   |   128  |   16   |
|Multiplexer|    -   |    8   |    -   |   115  |
|  Register |    -   |    -   |   330  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   458  |   200  |
+-----------+--------+--------+--------+--------+
