--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
Y:\BackUp\UCLA\152A-ee\M152A-2020Winter\Lab2\smartxplorer_results\run5\nexys3.ncd
Y:\BackUp\UCLA\152A-ee\M152A-2020Winter\Lab2\smartxplorer_results\run5\nexys3.pcf
-xml
Y:\BackUp\UCLA\152A-ee\M152A-2020Winter\Lab2\smartxplorer_results\run5\nexys3.twx
-v 3 -s 3 -n 3 -fastpaths -o
Y:\BackUp\UCLA\152A-ee\M152A-2020Winter\Lab2\smartxplorer_results\run5\nexys3.twr

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35363 paths analyzed, 1133 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.471ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_37 (SLICE_X13Y10.B4), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_37 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.941ns (Levels of Logic = 3)
  Clock Path Skew:      -0.495ns (0.249 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.992   inst_wd<5>
                                                       inst_wd_5
    SLICE_X11Y11.B3      net (fanout=17)       1.627   inst_wd<5>
    SLICE_X11Y11.B       Tilo                  0.259   seq_/rf_/rf_3<58>
                                                       seq_/rf_/Mmux_o_data_a21
    DSP48_X0Y2.B10       net (fanout=6)        0.826   seq_tx_data<10>
    DSP48_X0Y2.M5        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X13Y10.B4      net (fanout=4)        1.551   seq_/alu_/mul_data<5>
    SLICE_X13Y10.CLK     Tas                   0.322   seq_/rf_/rf_3<39>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT121
                                                       seq_/rf_/rf_3_37
    -------------------------------------------------  ---------------------------
    Total                                      8.941ns (4.937ns logic, 4.004ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_37 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.931ns (Levels of Logic = 3)
  Clock Path Skew:      -0.495ns (0.249 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.992   inst_wd<5>
                                                       inst_wd_5
    SLICE_X16Y10.B3      net (fanout=17)       1.212   inst_wd<5>
    SLICE_X16Y10.B       Tilo                  0.205   seq_/rf_/rf_3<56>
                                                       seq_/rf_/Mmux_o_data_a111
    DSP48_X0Y2.B4        net (fanout=6)        1.285   seq_tx_data<4>
    DSP48_X0Y2.M5        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X13Y10.B4      net (fanout=4)        1.551   seq_/alu_/mul_data<5>
    SLICE_X13Y10.CLK     Tas                   0.322   seq_/rf_/rf_3<39>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT121
                                                       seq_/rf_/rf_3_37
    -------------------------------------------------  ---------------------------
    Total                                      8.931ns (4.883ns logic, 4.048ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_37 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.496ns (0.249 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y0.Q4       Tickq                 0.992   inst_wd<4>
                                                       inst_wd_4
    SLICE_X16Y10.B5      net (fanout=18)       1.201   inst_wd<4>
    SLICE_X16Y10.B       Tilo                  0.205   seq_/rf_/rf_3<56>
                                                       seq_/rf_/Mmux_o_data_a111
    DSP48_X0Y2.B4        net (fanout=6)        1.285   seq_tx_data<4>
    DSP48_X0Y2.M5        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X13Y10.B4      net (fanout=4)        1.551   seq_/alu_/mul_data<5>
    SLICE_X13Y10.CLK     Tas                   0.322   seq_/rf_/rf_3<39>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT121
                                                       seq_/rf_/rf_3_37
    -------------------------------------------------  ---------------------------
    Total                                      8.920ns (4.883ns logic, 4.037ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_50 (SLICE_X14Y7.C4), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.865ns (Levels of Logic = 3)
  Clock Path Skew:      -0.500ns (0.142 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.992   inst_wd<5>
                                                       inst_wd_5
    SLICE_X11Y11.B3      net (fanout=17)       1.627   inst_wd<5>
    SLICE_X11Y11.B       Tilo                  0.259   seq_/rf_/rf_3<58>
                                                       seq_/rf_/Mmux_o_data_a21
    DSP48_X0Y2.B10       net (fanout=6)        0.826   seq_tx_data<10>
    DSP48_X0Y2.M2        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X14Y7.C4       net (fanout=4)        1.508   seq_/alu_/mul_data<2>
    SLICE_X14Y7.CLK      Tas                   0.289   seq_/rf_/rf_3<50>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT91
                                                       seq_/rf_/rf_3_50
    -------------------------------------------------  ---------------------------
    Total                                      8.865ns (4.904ns logic, 3.961ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.855ns (Levels of Logic = 3)
  Clock Path Skew:      -0.500ns (0.142 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.992   inst_wd<5>
                                                       inst_wd_5
    SLICE_X16Y10.B3      net (fanout=17)       1.212   inst_wd<5>
    SLICE_X16Y10.B       Tilo                  0.205   seq_/rf_/rf_3<56>
                                                       seq_/rf_/Mmux_o_data_a111
    DSP48_X0Y2.B4        net (fanout=6)        1.285   seq_tx_data<4>
    DSP48_X0Y2.M2        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X14Y7.C4       net (fanout=4)        1.508   seq_/alu_/mul_data<2>
    SLICE_X14Y7.CLK      Tas                   0.289   seq_/rf_/rf_3<50>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT91
                                                       seq_/rf_/rf_3_50
    -------------------------------------------------  ---------------------------
    Total                                      8.855ns (4.850ns logic, 4.005ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.844ns (Levels of Logic = 3)
  Clock Path Skew:      -0.501ns (0.142 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y0.Q4       Tickq                 0.992   inst_wd<4>
                                                       inst_wd_4
    SLICE_X16Y10.B5      net (fanout=18)       1.201   inst_wd<4>
    SLICE_X16Y10.B       Tilo                  0.205   seq_/rf_/rf_3<56>
                                                       seq_/rf_/Mmux_o_data_a111
    DSP48_X0Y2.B4        net (fanout=6)        1.285   seq_tx_data<4>
    DSP48_X0Y2.M2        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X14Y7.C4       net (fanout=4)        1.508   seq_/alu_/mul_data<2>
    SLICE_X14Y7.CLK      Tas                   0.289   seq_/rf_/rf_3<50>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT91
                                                       seq_/rf_/rf_3_50
    -------------------------------------------------  ---------------------------
    Total                                      8.844ns (4.850ns logic, 3.994ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_39 (SLICE_X13Y10.D4), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.851ns (Levels of Logic = 3)
  Clock Path Skew:      -0.495ns (0.249 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.992   inst_wd<5>
                                                       inst_wd_5
    SLICE_X11Y11.B3      net (fanout=17)       1.627   inst_wd<5>
    SLICE_X11Y11.B       Tilo                  0.259   seq_/rf_/rf_3<58>
                                                       seq_/rf_/Mmux_o_data_a21
    DSP48_X0Y2.B10       net (fanout=6)        0.826   seq_tx_data<10>
    DSP48_X0Y2.M7        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X13Y10.D4      net (fanout=4)        1.461   seq_/alu_/mul_data<7>
    SLICE_X13Y10.CLK     Tas                   0.322   seq_/rf_/rf_3<39>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT141
                                                       seq_/rf_/rf_3_39
    -------------------------------------------------  ---------------------------
    Total                                      8.851ns (4.937ns logic, 3.914ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.841ns (Levels of Logic = 3)
  Clock Path Skew:      -0.495ns (0.249 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.992   inst_wd<5>
                                                       inst_wd_5
    SLICE_X16Y10.B3      net (fanout=17)       1.212   inst_wd<5>
    SLICE_X16Y10.B       Tilo                  0.205   seq_/rf_/rf_3<56>
                                                       seq_/rf_/Mmux_o_data_a111
    DSP48_X0Y2.B4        net (fanout=6)        1.285   seq_tx_data<4>
    DSP48_X0Y2.M7        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X13Y10.D4      net (fanout=4)        1.461   seq_/alu_/mul_data<7>
    SLICE_X13Y10.CLK     Tas                   0.322   seq_/rf_/rf_3<39>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT141
                                                       seq_/rf_/rf_3_39
    -------------------------------------------------  ---------------------------
    Total                                      8.841ns (4.883ns logic, 3.958ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.496ns (0.249 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y0.Q4       Tickq                 0.992   inst_wd<4>
                                                       inst_wd_4
    SLICE_X16Y10.B5      net (fanout=18)       1.201   inst_wd<4>
    SLICE_X16Y10.B       Tilo                  0.205   seq_/rf_/rf_3<56>
                                                       seq_/rf_/Mmux_o_data_a111
    DSP48_X0Y2.B4        net (fanout=6)        1.285   seq_tx_data<4>
    DSP48_X0Y2.M7        Tdspdo_B_M            3.364   seq_/alu_/mul_/Mmult_n0002
                                                       seq_/alu_/mul_/Mmult_n0002
    SLICE_X13Y10.D4      net (fanout=4)        1.461   seq_/alu_/mul_data<7>
    SLICE_X13Y10.CLK     Tas                   0.322   seq_/rf_/rf_3<39>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT141
                                                       seq_/rf_/rf_3_39
    -------------------------------------------------  ---------------------------
    Total                                      8.830ns (4.883ns logic, 3.947ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_27 (SLICE_X12Y11.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_27 (FF)
  Destination:          seq_/rf_/rf_3_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_27 to seq_/rf_/rf_3_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.DQ      Tcko                  0.200   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_27
    SLICE_X12Y11.D6      net (fanout=3)        0.021   seq_/rf_/rf_3<27>
    SLICE_X12Y11.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT31
                                                       seq_/rf_/rf_3_27
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_35 (SLICE_X12Y6.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_35 (FF)
  Destination:          seq_/rf_/rf_3_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_35 to seq_/rf_/rf_3_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.DQ       Tcko                  0.200   seq_/rf_/rf_3<35>
                                                       seq_/rf_/rf_3_35
    SLICE_X12Y6.D6       net (fanout=3)        0.023   seq_/rf_/rf_3<35>
    SLICE_X12Y6.CLK      Tah         (-Th)    -0.190   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT101
                                                       seq_/rf_/rf_3_35
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_32 (SLICE_X12Y6.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_32 (FF)
  Destination:          seq_/rf_/rf_3_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_32 to seq_/rf_/rf_3_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.AQ       Tcko                  0.200   seq_/rf_/rf_3<35>
                                                       seq_/rf_/rf_3_32
    SLICE_X12Y6.A6       net (fanout=3)        0.026   seq_/rf_/rf_3<32>
    SLICE_X12Y6.CLK      Tah         (-Th)    -0.190   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT17
                                                       seq_/rf_/rf_3_32
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y15.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.471|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35363 paths, 0 nets, and 1496 connections

Design statistics:
   Minimum period:   9.471ns{1}   (Maximum frequency: 105.585MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 28 14:52:14 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



