$date
	Thu Sep 13 17:06:42 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0048 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0048 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#5
0"
#10
1"
#15
0"
1!
#30
1"
0!
#35
0"
#40
1"
#45
0"
1!
#60
1"
0!
#65
0"
#70
1"
#75
0"
1!
#90
1"
0!
#95
0"
#100
1"
#105
0"
1!
#120
1"
0!
#125
0"
#130
1"
#135
0"
1!
#150
1"
0!
#155
0"
#160
1"
#165
0"
1!
#180
1"
0!
#185
0"
#190
1"
#195
0"
1!
#210
1"
0!
#215
0"
#220
1"
#225
0"
1!
#240
1"
0!
#245
0"
#250
1"
#255
0"
1!
#270
1"
0!
#275
0"
#280
1"
#285
0"
1!
#300
1"
0!
#305
0"
#310
1"
#315
0"
1!
#330
1"
0!
#335
0"
#340
1"
#345
0"
1!
#360
1"
0!
#365
0"
#370
1"
#375
0"
1!
#390
1"
0!
#395
0"
#400
1"
#405
0"
1!
#420
1"
0!
#425
0"
#430
1"
#435
0"
1!
#450
1"
0!
#455
0"
#460
1"
#465
0"
1!
#480
1"
0!
