Running: H:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o H:/BUAA_workshop/verilog/CPU-pipline-P7/mips_txt_isim_beh.exe -prj H:/BUAA_workshop/verilog/CPU-pipline-P7/mips_txt_beh.prj work.mips_txt work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/ctrl.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/Wreg.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/SU.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/NPC.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/Mreg.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/IFU.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/HLU.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/GRF.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/Ereg.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/DU.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/Dreg.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/CP0.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/BC.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/ALU.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/TC.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/CPU.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/Bridge.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/mips.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-pipline-P7/mips_tb.v" into library work
Analyzing Verilog file "H:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline-P7/CPU.v" Line 244: Port clear is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline-P7/CPU.v" Line 275: Port regWrite is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline-P7/CPU.v" Line 375: Port regWrite is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline-P7/CPU.v" Line 482: Port regWrite is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline-P7/CPU.v" Line 601: Port regDst is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline-P7/SU.v" Line 21: Port regWrite is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline-P7/SU.v" Line 64: Port regWrite is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/BUAA_workshop/verilog/CPU-pipline-P7/SU.v" Line 98: Port regWrite is not connected to this instance
Completed static elaboration
Compiling module ctrl
Compiling module SU
Compiling module IFU
Compiling module Dreg
Compiling module GRF
Compiling module NPC
Compiling module BC
Compiling module Ereg
Compiling module ALU
Compiling module HLU
Compiling module Mreg
Compiling module DU
Compiling module CP0
Compiling module Wreg
Compiling module CPU
Compiling module TC
Compiling module Bridge
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable H:/BUAA_workshop/verilog/CPU-pipline-P7/mips_txt_isim_beh.exe
Fuse Memory Usage: 41376 KB
Fuse CPU Usage: 1124 ms
