Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 28 10:08:38 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 5.540ns (59.148%)  route 3.826ns (40.852%))
  Logic Levels:           14  (CARRY4=12 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/ap_clk
    SLICE_X96Y45         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/Q
                         net (fo=3, routed)           0.622     2.113    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X94Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.237 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0/O
                         net (fo=1, routed)           0.489     2.726    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     3.334 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.350     3.684    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry_n_1
    SLICE_X97Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     4.462 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[7]_i_2/CO[2]
                         net (fo=2, routed)           0.557     5.019    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[9]_0[0]
    SLICE_X98Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     5.803 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           0.798     6.601    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0_n_2
    SLICE_X97Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     7.193 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[14]_i_2/CO[2]
                         net (fo=2, routed)           0.351     7.544    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/CO[0]
    SLICE_X96Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     8.328 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.680 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.680    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.797 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.797    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.914 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.914    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.031 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.031    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]_i_2_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.346 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[46]_i_2/O[3]
                         net (fo=1, routed)           0.658    10.004    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend_u0[46]
    SLICE_X97Y54         LUT3 (Prop_lut3_I0_O)        0.335    10.339 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0[46]_i_1/O
                         net (fo=1, routed)           0.000    10.339    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/D[37]
    SLICE_X97Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/ap_clk
    SLICE_X97Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[46]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y54         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[46]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 5.404ns (58.621%)  route 3.815ns (41.379%))
  Logic Levels:           14  (CARRY4=12 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/ap_clk
    SLICE_X96Y45         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/Q
                         net (fo=3, routed)           0.622     2.113    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X94Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.237 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0/O
                         net (fo=1, routed)           0.489     2.726    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     3.334 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.350     3.684    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry_n_1
    SLICE_X97Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     4.462 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[7]_i_2/CO[2]
                         net (fo=2, routed)           0.557     5.019    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[9]_0[0]
    SLICE_X98Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     5.803 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           0.798     6.601    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0_n_2
    SLICE_X97Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     7.193 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[14]_i_2/CO[2]
                         net (fo=2, routed)           0.351     7.544    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/CO[0]
    SLICE_X96Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     8.328 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.680 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.680    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.797 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.797    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.914 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.914    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.031 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.031    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]_i_2_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.250 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[46]_i_2/O[0]
                         net (fo=1, routed)           0.647     9.897    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend_u0[43]
    SLICE_X97Y54         LUT3 (Prop_lut3_I0_O)        0.295    10.192 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0[43]_i_1/O
                         net (fo=1, routed)           0.000    10.192    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/D[34]
    SLICE_X97Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/ap_clk
    SLICE_X97Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[43]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y54         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[43]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 5.420ns (58.826%)  route 3.794ns (41.174%))
  Logic Levels:           13  (CARRY4=11 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/ap_clk
    SLICE_X96Y45         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/Q
                         net (fo=3, routed)           0.622     2.113    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X94Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.237 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0/O
                         net (fo=1, routed)           0.489     2.726    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     3.334 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.350     3.684    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry_n_1
    SLICE_X97Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     4.462 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[7]_i_2/CO[2]
                         net (fo=2, routed)           0.557     5.019    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[9]_0[0]
    SLICE_X98Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     5.803 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           0.798     6.601    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0_n_2
    SLICE_X97Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     7.193 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[14]_i_2/CO[2]
                         net (fo=2, routed)           0.351     7.544    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/CO[0]
    SLICE_X96Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     8.328 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.680 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.680    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.797 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.797    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.914 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.914    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.229 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]_i_2/O[3]
                         net (fo=1, routed)           0.626     9.855    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend_u0[42]
    SLICE_X97Y53         LUT3 (Prop_lut3_I0_O)        0.332    10.187 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0[42]_i_1/O
                         net (fo=1, routed)           0.000    10.187    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/D[33]
    SLICE_X97Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/ap_clk
    SLICE_X97Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y53         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 5.424ns (59.041%)  route 3.763ns (40.959%))
  Logic Levels:           14  (CARRY4=12 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/ap_clk
    SLICE_X96Y45         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/Q
                         net (fo=3, routed)           0.622     2.113    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X94Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.237 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0/O
                         net (fo=1, routed)           0.489     2.726    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     3.334 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.350     3.684    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry_n_1
    SLICE_X97Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     4.462 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[7]_i_2/CO[2]
                         net (fo=2, routed)           0.557     5.019    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[9]_0[0]
    SLICE_X98Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     5.803 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           0.798     6.601    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0_n_2
    SLICE_X97Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     7.193 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[14]_i_2/CO[2]
                         net (fo=2, routed)           0.351     7.544    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/CO[0]
    SLICE_X96Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     8.328 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.680 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.680    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.797 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.797    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.914 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.914    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.031 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.031    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]_i_2_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.270 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[46]_i_2/O[2]
                         net (fo=1, routed)           0.595     9.865    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend_u0[45]
    SLICE_X97Y54         LUT3 (Prop_lut3_I0_O)        0.295    10.160 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0[45]_i_1/O
                         net (fo=1, routed)           0.000    10.160    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/D[36]
    SLICE_X97Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/ap_clk
    SLICE_X97Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[45]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y54         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[45]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 5.285ns (57.881%)  route 3.846ns (42.119%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/ap_clk
    SLICE_X96Y45         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/Q
                         net (fo=3, routed)           0.622     2.113    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X94Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.237 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0/O
                         net (fo=1, routed)           0.489     2.726    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     3.334 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.350     3.684    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry_n_1
    SLICE_X97Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     4.462 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[7]_i_2/CO[2]
                         net (fo=2, routed)           0.557     5.019    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[9]_0[0]
    SLICE_X98Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     5.803 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           0.798     6.601    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0_n_2
    SLICE_X97Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     7.193 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[14]_i_2/CO[2]
                         net (fo=2, routed)           0.351     7.544    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/CO[0]
    SLICE_X96Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     8.328 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.680 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.680    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.797 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.797    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.120 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2/O[1]
                         net (fo=1, routed)           0.678     9.798    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend_u0[36]
    SLICE_X97Y53         LUT3 (Prop_lut3_I0_O)        0.306    10.104 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0[36]_i_1/O
                         net (fo=1, routed)           0.000    10.104    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/D[27]
    SLICE_X97Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/ap_clk
    SLICE_X97Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[36]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y53         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[36]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 5.519ns (60.661%)  route 3.579ns (39.339%))
  Logic Levels:           14  (CARRY4=12 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/ap_clk
    SLICE_X96Y45         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/Q
                         net (fo=3, routed)           0.622     2.113    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X94Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.237 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0/O
                         net (fo=1, routed)           0.489     2.726    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     3.334 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.350     3.684    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry_n_1
    SLICE_X97Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     4.462 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[7]_i_2/CO[2]
                         net (fo=2, routed)           0.557     5.019    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[9]_0[0]
    SLICE_X98Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     5.803 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           0.798     6.601    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0_n_2
    SLICE_X97Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     7.193 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[14]_i_2/CO[2]
                         net (fo=2, routed)           0.351     7.544    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/CO[0]
    SLICE_X96Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     8.328 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.680 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.680    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.797 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.797    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.914 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.914    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.031 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.031    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]_i_2_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.354 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[46]_i_2/O[1]
                         net (fo=1, routed)           0.411     9.765    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend_u0[44]
    SLICE_X97Y54         LUT3 (Prop_lut3_I0_O)        0.306    10.071 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0[44]_i_1/O
                         net (fo=1, routed)           0.000    10.071    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/D[35]
    SLICE_X97Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/ap_clk
    SLICE_X97Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[44]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y54         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[44]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 5.402ns (59.568%)  route 3.667ns (40.432%))
  Logic Levels:           13  (CARRY4=11 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/ap_clk
    SLICE_X96Y45         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/Q
                         net (fo=3, routed)           0.622     2.113    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X94Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.237 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0/O
                         net (fo=1, routed)           0.489     2.726    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     3.334 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.350     3.684    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry_n_1
    SLICE_X97Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     4.462 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[7]_i_2/CO[2]
                         net (fo=2, routed)           0.557     5.019    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[9]_0[0]
    SLICE_X98Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     5.803 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           0.798     6.601    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0_n_2
    SLICE_X97Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     7.193 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[14]_i_2/CO[2]
                         net (fo=2, routed)           0.351     7.544    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/CO[0]
    SLICE_X96Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     8.328 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.680 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.680    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.797 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.797    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.914 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.914    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.237 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]_i_2/O[1]
                         net (fo=1, routed)           0.499     9.736    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend_u0[40]
    SLICE_X97Y53         LUT3 (Prop_lut3_I0_O)        0.306    10.042 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0[40]_i_1/O
                         net (fo=1, routed)           0.000    10.042    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/D[31]
    SLICE_X97Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/ap_clk
    SLICE_X97Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[40]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y53         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[40]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.085ns  (logic 5.342ns (58.803%)  route 3.743ns (41.197%))
  Logic Levels:           13  (CARRY4=11 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/ap_clk
    SLICE_X96Y45         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/Q
                         net (fo=3, routed)           0.622     2.113    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X94Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.237 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0/O
                         net (fo=1, routed)           0.489     2.726    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     3.334 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.350     3.684    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry_n_1
    SLICE_X97Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     4.462 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[7]_i_2/CO[2]
                         net (fo=2, routed)           0.557     5.019    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[9]_0[0]
    SLICE_X98Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     5.803 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           0.798     6.601    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0_n_2
    SLICE_X97Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     7.193 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[14]_i_2/CO[2]
                         net (fo=2, routed)           0.351     7.544    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/CO[0]
    SLICE_X96Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     8.328 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.680 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.680    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.797 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.797    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.914 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.914    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.153 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[42]_i_2/O[2]
                         net (fo=1, routed)           0.575     9.728    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend_u0[41]
    SLICE_X97Y53         LUT3 (Prop_lut3_I0_O)        0.330    10.058 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0[41]_i_1/O
                         net (fo=1, routed)           0.000    10.058    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/D[32]
    SLICE_X97Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/ap_clk
    SLICE_X97Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[41]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y53         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[41]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 5.304ns (58.616%)  route 3.745ns (41.384%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/ap_clk
    SLICE_X96Y45         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/Q
                         net (fo=3, routed)           0.622     2.113    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X94Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.237 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0/O
                         net (fo=1, routed)           0.489     2.726    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     3.334 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.350     3.684    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry_n_1
    SLICE_X97Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     4.462 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[7]_i_2/CO[2]
                         net (fo=2, routed)           0.557     5.019    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[9]_0[0]
    SLICE_X98Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     5.803 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           0.798     6.601    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0_n_2
    SLICE_X97Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     7.193 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[14]_i_2/CO[2]
                         net (fo=2, routed)           0.351     7.544    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/CO[0]
    SLICE_X96Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     8.328 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.680 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.680    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.797 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.797    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.112 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2/O[3]
                         net (fo=1, routed)           0.577     9.689    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend_u0[38]
    SLICE_X97Y53         LUT3 (Prop_lut3_I0_O)        0.333    10.022 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0[38]_i_1/O
                         net (fo=1, routed)           0.000    10.022    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/D[29]
    SLICE_X97Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/ap_clk
    SLICE_X97Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y53         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 5.222ns (57.839%)  route 3.807ns (42.161%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/ap_clk
    SLICE_X96Y45         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[2]/Q
                         net (fo=3, routed)           0.622     2.113    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X94Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.237 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0/O
                         net (fo=1, routed)           0.489     2.726    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/i__carry_i_1__0_n_0
    SLICE_X96Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     3.334 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry/CO[2]
                         net (fo=2, routed)           0.350     3.684    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/_inferred__0/i__carry_n_1
    SLICE_X97Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     4.462 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[7]_i_2/CO[2]
                         net (fo=2, routed)           0.557     5.019    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[9]_0[0]
    SLICE_X98Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     5.803 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           0.798     6.601    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0_n_2
    SLICE_X97Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     7.193 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0_reg[14]_i_2/CO[2]
                         net (fo=2, routed)           0.351     7.544    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/CO[0]
    SLICE_X96Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     8.328 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[18]_i_2_n_0
    SLICE_X96Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[22]_i_2_n_0
    SLICE_X96Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[26]_i_2_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.680 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.680    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[30]_i_2_n_0
    SLICE_X96Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.797 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.797    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[34]_i_2_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.036 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[38]_i_2/O[2]
                         net (fo=1, routed)           0.639     9.675    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend_u0[37]
    SLICE_X97Y53         LUT3 (Prop_lut3_I0_O)        0.327    10.002 r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/dividend0[37]_i_1/O
                         net (fo=1, routed)           0.000    10.002    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/D[28]
    SLICE_X97Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2157, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/ap_clk
    SLICE_X97Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[37]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y53         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/sdiv_49s_60ns_60_53_seq_1_U4/fn1_sdiv_49s_60ns_60_53_seq_1_div_U/fn1_sdiv_49s_60ns_60_53_seq_1_div_u_0/dividend0_reg[37]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  0.962    




