<html><head><meta content="text/html; charset=UTF-8" http-equiv="content-type"><style type="text/css">ol{margin:0;padding:0}table td,table th{padding:0}.c4{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:10pt;font-family:"Arial";font-style:normal}.c5{color:#000000;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Arial";font-style:normal}.c2{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:11pt;font-family:"Arial";font-style:normal}.c8{color:#000000;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:10pt;font-family:"Arial";font-style:normal}.c7{color:#000000;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:20pt;font-family:"Arial";font-style:normal}.c6{color:#000000;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:11pt;font-family:"Arial";font-style:normal}.c9{color:#000000;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:9pt;font-family:"Arial";font-style:normal}.c0{padding-top:0pt;padding-bottom:0pt;line-height:1.15;orphans:2;widows:2;text-align:left}.c3{background-color:#ffffff;max-width:451.4pt;padding:72pt 72pt 72pt 72pt}.c1{height:11pt}.title{padding-top:0pt;color:#000000;font-size:26pt;padding-bottom:3pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}.subtitle{padding-top:0pt;color:#666666;font-size:15pt;padding-bottom:16pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}li{color:#000000;font-size:11pt;font-family:"Arial"}p{margin:0;color:#000000;font-size:11pt;font-family:"Arial"}h1{padding-top:20pt;color:#000000;font-size:20pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h2{padding-top:18pt;color:#000000;font-size:16pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h3{padding-top:16pt;color:#434343;font-size:14pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h4{padding-top:14pt;color:#666666;font-size:12pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h5{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h6{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;font-style:italic;orphans:2;widows:2;text-align:left}</style></head><body class="c3 doc-content"><p class="c0"><span class="c7">C&oacute;digos em VHDL - &nbsp;FPGA</span></p><p class="c0 c1"><span class="c7"></span></p><p class="c0"><span class="c7">COMANDO IF</span></p><p class="c0"><span class="c6">PORTA OR</span></p><p class="c0 c1"><span class="c6"></span></p><p class="c0"><span class="c2">architecture orif of estrutura is</span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0"><span class="c2">signal x: std_logic_vector(1 downto 0);</span></p><p class="c0"><span class="c2">begin</span></p><p class="c0"><span class="c2">x &lt;= a &amp; b;</span></p><p class="c0"><span class="c2">process (a, b)</span></p><p class="c0"><span class="c2">begin</span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0"><span class="c2">if (x&lt;=&quot;00&quot;) then</span></p><p class="c0"><span class="c2">c&lt;=&#39;0&#39;;</span></p><p class="c0"><span class="c2">else</span></p><p class="c0"><span class="c2">c&lt;=&#39;1&#39;;</span></p><p class="c0"><span class="c2">end if;</span></p><p class="c0"><span class="c2">end process;</span></p><p class="c0"><span class="c2">end orif;</span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0"><span class="c7">COMANDO CASE</span></p><p class="c0"><span class="c5">PORTA OR</span></p><p class="c0 c1"><span class="c5"></span></p><p class="c0"><span class="c2">architecture caseor of estrutura is</span></p><p class="c0"><span class="c2">signal x: std_logic_vector (1 downto 0);</span></p><p class="c0"><span class="c2">begin</span></p><p class="c0"><span class="c2">x&lt;= a &amp; b;</span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0"><span class="c2">process (a, b)</span></p><p class="c0"><span class="c2">begin</span></p><p class="c0"><span class="c2">&nbsp;case x is </span></p><p class="c0"><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;when &quot;00&quot; =&gt; c &lt;=&#39;0&#39;;</span></p><p class="c0"><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;when &quot;01&quot; =&gt; c &lt;=&#39;1&#39;;</span></p><p class="c0"><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;when &quot;10&quot; =&gt; c &lt;=&#39;1&#39;;</span></p><p class="c0"><span class="c2">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;when &quot;11&quot; =&gt; c &lt;=&#39;1&#39;;</span></p><p class="c0"><span class="c2">end case;</span></p><p class="c0"><span class="c2">end process;</span></p><p class="c0"><span class="c2">end caseor;</span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0"><span class="c7">SOMADOR COMPLETO</span></p><p class="c0"><span class="c6">PROGRAMA SECUND&Aacute;RIO</span></p><p class="c0"><span class="c2">entity programa_secundario is</span></p><p class="c0"><span class="c2">port (</span></p><p class="c0"><span class="c2">&nbsp;a, b, cin: in std_logic;</span></p><p class="c0"><span class="c2">&nbsp;s, cout: out std_logic</span></p><p class="c0"><span class="c2">);</span></p><p class="c0"><span class="c2">end programa_secundario;</span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0"><span class="c2">architecture soma of programa_secundario is</span></p><p class="c0"><span class="c2">begin</span></p><p class="c0"><span class="c2">s&lt;= a xor b xor cin;</span></p><p class="c0"><span class="c2">cout&lt;= (a and cin) or (b and cin) or ( a and b);</span></p><p class="c0"><span class="c2">end soma;</span></p><p class="c0 c1"><span class="c5"></span></p><p class="c0 c1"><span class="c5"></span></p><p class="c0"><span class="c5">PROGRAMA PRINCIPAL</span></p><p class="c0"><span class="c2">architecture hardware of teste0 is</span></p><p class="c0"><span class="c2">signal c_aux:std_logic_vector(3 downto 0);</span></p><p class="c0"><span class="c2">begin</span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0"><span class="c2">sm0: entity work.programa_secundario</span></p><p class="c0"><span class="c2">port map (a =&gt; ehkey(0), b =&gt; ehkey(1), cin=&gt; ehkey(2), &nbsp;s=&gt; led(0), cout =&gt;c_aux(0));</span></p><p class="c0"><span class="c2">sm1: entity work.programa_secundario</span></p><p class="c0"><span class="c2">port map (a =&gt; ehkey(3), b =&gt; ehkey(4), cin =&gt; c_aux(0), s=&gt; led(1), cout =&gt;c_aux(1));</span></p><p class="c0"><span class="c2">sm2: entity work.programa_secundario</span></p><p class="c0"><span class="c2">port map (a =&gt; ehkey(5), b =&gt; ehkey(6), cin =&gt; c_aux(1), s=&gt; led(2), cout =&gt;c_aux(2));</span></p><p class="c0"><span class="c2">sm3: entity work.programa_secundario</span></p><p class="c0"><span class="c2">port map (a =&gt; ehkey(7), b =&gt; ehkey(8), cin =&gt; c_aux(2), s=&gt; led(3), cout =&gt;c_aux(3));</span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0"><span class="c2">end hardware;</span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0 c1"><span class="c2"></span></p><p class="c0 c1"><span class="c7"></span></p><p class="c0 c1"><span class="c7"></span></p><p class="c0 c1"><span class="c7"></span></p><p class="c0 c1"><span class="c7"></span></p><p class="c0 c1"><span class="c7"></span></p><p class="c0 c1"><span class="c7"></span></p><p class="c0 c1"><span class="c7"></span></p><p class="c0"><span class="c7">FlIP FLOP D</span></p><p class="c0"><span class="c9">PROGRAMA SECUND&Aacute;RIO</span></p><p class="c0"><span class="c4">entity Flip_Flop_D is</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D &nbsp;: in std_logic;</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;En: in std_logic;</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Q &nbsp;: out std_logic</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;);</span></p><p class="c0"><span class="c4">end Flip_Flop_D;</span></p><p class="c0"><span class="c4">architecture behaviorOfTest of Flip_Flop_D is</span></p><p class="c0"><span class="c4">--signal vtest: std_logic_vector(4 downto 0);</span></p><p class="c0"><span class="c4">begin</span></p><p class="c0 c1"><span class="c4"></span></p><p class="c0"><span class="c4">process(En)</span></p><p class="c0"><span class="c4">begin</span></p><p class="c0"><span class="c4">if En=&#39;1&#39; then</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if D=&#39;1&#39; then</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Q&lt;=&#39;1&#39;;</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Q&lt;=&#39;0&#39;;</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;</span></p><p class="c0"><span class="c4">end if;</span></p><p class="c0"><span class="c4">end process;</span></p><p class="c0 c1"><span class="c4"></span></p><p class="c0"><span class="c4">end behaviorOfTest;</span></p><p class="c0 c1"><span class="c8"></span></p><p class="c0 c1"><span class="c8"></span></p><p class="c0"><span class="c8">PROGRAMA PRINCIPAL</span></p><p class="c0 c1"><span class="c8"></span></p><p class="c0"><span class="c4">entity teste0 is</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;--output ports</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Y : out std_logic;</span></p><p class="c0 c1"><span class="c4"></span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- input ports</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D1,En1,D2,En2 : in std_logic</span></p><p class="c0"><span class="c4">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;);</span></p><p class="c0"><span class="c4">end teste0;</span></p><p class="c0 c1"><span class="c4"></span></p><p class="c0 c1"><span class="c4"></span></p><p class="c0"><span class="c4">architecture behaviorOfTest of teste0 is</span></p><p class="c0"><span class="c4">signal A,B,C,D: std_logic;</span></p><p class="c0"><span class="c4">begin</span></p><p class="c0 c1"><span class="c4"></span></p><p class="c0"><span class="c4">FLIP_FLOP1: entity work.Flip_Flop_D</span></p><p class="c0"><span class="c4">port map(D =&gt; D1, En =&gt; En1, Q =&gt; A);</span></p><p class="c0 c1"><span class="c4"></span></p><p class="c0"><span class="c4">FLIP_FLOP2: entity work.Flip_Flop_D</span></p><p class="c0"><span class="c4">port map(D =&gt; D2, En =&gt; En2, Q =&gt; B);</span></p><p class="c0 c1"><span class="c4"></span></p><p class="c0"><span class="c4">C &lt;= A and B;</span></p><p class="c0"><span class="c4">D &lt;= (not A) and (not B);</span></p><p class="c0 c1"><span class="c4"></span></p><p class="c0"><span class="c4">Y &lt;= not (C or D);</span></p><p class="c0 c1"><span class="c4"></span></p><p class="c0"><span class="c4">end behaviorOfTest;</span></p><p class="c0 c1"><span class="c8"></span></p></body></html>