#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 10 04:30:47 2025
# Process ID: 3039
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 28, Host memory: 946737 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2448.410 ; gain = 115.992 ; free physical = 457491 ; free virtual = 850328
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3065
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.828 ; gain = 396.527 ; free physical = 456562 ; free virtual = 849659
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 3286.461 ; gain = 814.160 ; free physical = 456068 ; free virtual = 849212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3286.461 ; gain = 814.160 ; free physical = 456050 ; free virtual = 849202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3306.387 ; gain = 834.086 ; free physical = 455964 ; free virtual = 849132
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3968.801 ; gain = 1496.500 ; free physical = 447274 ; free virtual = 841235
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   10 Bit       Adders := 43    
	   8 Input   10 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 70    
	  10 Input   10 Bit       Adders := 27    
	   5 Input   10 Bit       Adders := 20    
	   3 Input    5 Bit       Adders := 360   
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 200   
+---XORs : 
	   2 Input      1 Bit         XORs := 1241  
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 986   
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 124   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 100   
	                1 Bit    Registers := 2017  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input   10 Bit        Muxes := 854   
	   3 Input   10 Bit        Muxes := 990   
	   4 Input   10 Bit        Muxes := 357   
	   7 Input   10 Bit        Muxes := 87    
	   5 Input   10 Bit        Muxes := 3     
	   9 Input   10 Bit        Muxes := 3     
	   6 Input   10 Bit        Muxes := 90    
	   2 Input    9 Bit        Muxes := 690   
	   4 Input    9 Bit        Muxes := 180   
	   3 Input    8 Bit        Muxes := 180   
	   2 Input    8 Bit        Muxes := 90    
	   2 Input    7 Bit        Muxes := 94    
	   3 Input    6 Bit        Muxes := 90    
	   2 Input    5 Bit        Muxes := 90    
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 238   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 103   
	   2 Input    1 Bit        Muxes := 780   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element tmp_8_reg_78216_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22177]
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_78153_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22166]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_77934_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22001]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_78279_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22188]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_78060_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22122]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_77871_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22189]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_78070_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22133]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_78090_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22155]
WARNING: [Synth 8-6014] Unused sequential element tmp_5_reg_78080_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22144]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_reg_77997_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22111]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_78339_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21978]
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_78334_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21967]
WARNING: [Synth 8-6014] Unused sequential element tmp_10_reg_78289_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21901]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_78344_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21989]
WARNING: [Synth 8-6014] Unused sequential element tmp_12_reg_78299_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21923]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_78284_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22190]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_78309_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21934]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_78329_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21956]
WARNING: [Synth 8-6014] Unused sequential element tmp_14_reg_78319_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21945]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_78294_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21912]
WARNING: [Synth 8-6014] Unused sequential element tmp_27_reg_78404_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22089]
WARNING: [Synth 8-6014] Unused sequential element tmp_26_reg_78399_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22078]
WARNING: [Synth 8-6014] Unused sequential element tmp_20_reg_78354_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22012]
WARNING: [Synth 8-6014] Unused sequential element tmp_28_reg_78409_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22100]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_reg_78364_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22034]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_78374_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22045]
WARNING: [Synth 8-6014] Unused sequential element tmp_25_reg_78394_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22067]
WARNING: [Synth 8-6014] Unused sequential element tmp_24_reg_78384_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22056]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_78359_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22023]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_78918_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22119]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_78666_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22115]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_78792_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22117]
WARNING: [Synth 8-6014] Unused sequential element tmp_36_reg_78855_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22118]
WARNING: [Synth 8-6014] Unused sequential element tmp_30_reg_78477_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22112]
WARNING: [Synth 8-6014] Unused sequential element tmp_38_reg_78981_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22120]
WARNING: [Synth 8-6014] Unused sequential element tmp_32_reg_78603_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22114]
WARNING: [Synth 8-6014] Unused sequential element tmp_29_reg_78414_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22110]
WARNING: [Synth 8-6014] Unused sequential element tmp_34_reg_78729_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22116]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_78540_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22113]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_79026_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22130]
WARNING: [Synth 8-6014] Unused sequential element tmp_43_reg_79006_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22126]
WARNING: [Synth 8-6014] Unused sequential element tmp_45_reg_79016_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22128]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_79021_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22129]
WARNING: [Synth 8-6014] Unused sequential element tmp_40_reg_78991_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22123]
WARNING: [Synth 8-6014] Unused sequential element tmp_48_reg_79031_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22131]
WARNING: [Synth 8-6014] Unused sequential element tmp_42_reg_79001_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22125]
WARNING: [Synth 8-6014] Unused sequential element tmp_39_reg_78986_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22121]
WARNING: [Synth 8-6014] Unused sequential element tmp_44_reg_79011_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22127]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_reg_78996_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22124]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_79076_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22141]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_79056_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22137]
WARNING: [Synth 8-6014] Unused sequential element tmp_55_reg_79066_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22139]
WARNING: [Synth 8-6014] Unused sequential element tmp_56_reg_79071_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22140]
WARNING: [Synth 8-6014] Unused sequential element tmp_50_reg_79041_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22134]
WARNING: [Synth 8-6014] Unused sequential element tmp_58_reg_79081_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22142]
WARNING: [Synth 8-6014] Unused sequential element tmp_52_reg_79051_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22136]
WARNING: [Synth 8-6014] Unused sequential element tmp_54_reg_79061_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22138]
WARNING: [Synth 8-6014] Unused sequential element tmp_51_reg_79046_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22135]
WARNING: [Synth 8-6014] Unused sequential element tmp_67_reg_79590_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22152]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_79338_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22148]
WARNING: [Synth 8-6014] Unused sequential element tmp_65_reg_79464_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22150]
WARNING: [Synth 8-6014] Unused sequential element tmp_66_reg_79527_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22151]
WARNING: [Synth 8-6014] Unused sequential element tmp_60_reg_79149_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22145]
WARNING: [Synth 8-6014] Unused sequential element tmp_68_reg_79653_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22153]
WARNING: [Synth 8-6014] Unused sequential element tmp_62_reg_79275_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22147]
WARNING: [Synth 8-6014] Unused sequential element tmp_59_reg_79086_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22143]
WARNING: [Synth 8-6014] Unused sequential element tmp_64_reg_79401_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22149]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_79212_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22146]
WARNING: [Synth 8-6014] Unused sequential element tmp_77_reg_79698_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22163]
WARNING: [Synth 8-6014] Unused sequential element tmp_73_reg_79678_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22159]
WARNING: [Synth 8-6014] Unused sequential element tmp_75_reg_79688_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22161]
WARNING: [Synth 8-6014] Unused sequential element tmp_76_reg_79693_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22162]
WARNING: [Synth 8-6014] Unused sequential element tmp_70_reg_79663_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22156]
WARNING: [Synth 8-6014] Unused sequential element tmp_78_reg_79703_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22164]
WARNING: [Synth 8-6014] Unused sequential element tmp_72_reg_79673_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22158]
WARNING: [Synth 8-6014] Unused sequential element tmp_69_reg_79658_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22154]
WARNING: [Synth 8-6014] Unused sequential element tmp_74_reg_79683_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22160]
WARNING: [Synth 8-6014] Unused sequential element tmp_71_reg_79668_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22157]
WARNING: [Synth 8-6014] Unused sequential element tmp_87_reg_79748_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22174]
WARNING: [Synth 8-6014] Unused sequential element tmp_83_reg_79728_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22170]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_reg_79738_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22172]
WARNING: [Synth 8-6014] Unused sequential element tmp_86_reg_79743_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22173]
WARNING: [Synth 8-6014] Unused sequential element tmp_80_reg_79713_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22167]
WARNING: [Synth 8-6014] Unused sequential element tmp_88_reg_79753_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22175]
WARNING: [Synth 8-6014] Unused sequential element tmp_82_reg_79723_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22169]
WARNING: [Synth 8-6014] Unused sequential element tmp_84_reg_79733_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22171]
WARNING: [Synth 8-6014] Unused sequential element tmp_81_reg_79718_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22168]
WARNING: [Synth 8-6014] Unused sequential element tmp_90_reg_79821_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22178]
WARNING: [Synth 8-6014] Unused sequential element tmp_89_reg_79758_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22176]
WARNING: [Synth 8-6014] Unused sequential element tmp_100_reg_80335_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21891]
WARNING: [Synth 8-6014] Unused sequential element tmp_99_reg_80330_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:22187]
WARNING: [Synth 8-6014] Unused sequential element tmp_110_reg_80385_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21902]
WARNING: [Synth 8-6014] Unused sequential element tmp_123_reg_80682_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21916]
WARNING: [Synth 8-6014] Unused sequential element tmp_133_reg_81022_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21927]
WARNING: [Synth 8-6014] Unused sequential element tmp_143_reg_81072_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21938]
WARNING: [Synth 8-6014] Unused sequential element tmp_157_reg_81606_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21953]
WARNING: [Synth 8-6014] Unused sequential element tmp_153_reg_81354_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21949]
WARNING: [Synth 8-6014] Unused sequential element tmp_155_reg_81480_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21951]
WARNING: [Synth 8-6014] Unused sequential element tmp_156_reg_81543_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21952]
WARNING: [Synth 8-6014] Unused sequential element tmp_150_reg_81165_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s.v:21946]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U562/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U562/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U562/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U562/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U562/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U562/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U562/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_3_reg_78065_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_5_reg_78085_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_4_reg_78075_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U580/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U580/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U580/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U580/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U580/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U580/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U580/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U579/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U579/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U579/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U579/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U579/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U579/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U579/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U573/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U573/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U573/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U573/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U573/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U573/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U573/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U581/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U581/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U581/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U581/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U581/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U581/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U581/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U575/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U575/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U575/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U575/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U575/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U575/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U575/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_12_reg_78304_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U576/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_14_reg_78324_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U578/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_13_reg_78314_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U577/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U574/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U574/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U574/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U574/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U574/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U574/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U574/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_19_reg_78349_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_19_reg_78349_reg is absorbed into DSP tmp_19_reg_78349_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U282/tmp_product is absorbed into DSP tmp_19_reg_78349_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U582/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U582/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U582/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U582/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U582/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U592/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U592/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U592/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U592/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U592/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U592/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U592/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U610/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U610/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U610/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U610/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U610/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U610/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U610/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U606/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U606/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U606/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U606/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U606/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U606/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U606/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U608/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U608/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U608/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U608/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U608/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U608/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U608/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U609/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U609/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U609/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U609/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U609/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U609/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U609/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U603/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U603/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U603/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U603/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U603/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U603/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U603/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U611/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U611/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U611/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U611/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U611/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U611/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U611/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U605/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U605/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U605/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U605/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U605/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U605/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U605/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U607/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U607/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U607/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U607/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U607/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U607/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U607/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U604/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U604/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U604/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U604/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U604/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U604/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U604/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U620/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U616/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U618/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U619/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U613/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U621/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U615/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_49_reg_79036_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_49_reg_79036_reg is absorbed into DSP tmp_49_reg_79036_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U312/tmp_product is absorbed into DSP tmp_49_reg_79036_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U612/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U612/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U612/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U612/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U612/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U617/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U614/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U630/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U626/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U628/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U629/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U623/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U623/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U623/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U623/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U623/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U623/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U623/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U631/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U625/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U622/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U622/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U622/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U622/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U622/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U622/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U622/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U627/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U624/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U640/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U640/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U640/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U640/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U640/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U640/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U640/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U636/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U636/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U636/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U636/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U636/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U636/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U636/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U638/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U638/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U638/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U638/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U638/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U638/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U638/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U639/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U639/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U639/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U639/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U639/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U639/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U639/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U633/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U633/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U633/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U633/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U633/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U633/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U633/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U641/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U641/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U641/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U641/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U641/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U641/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U641/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U635/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U635/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U635/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U635/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U635/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U635/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U635/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U632/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U637/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U637/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U637/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U637/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U637/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U637/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U637/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U634/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U634/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U634/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U634/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U634/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U634/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U634/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U650/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U646/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U648/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U649/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U643/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U651/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U645/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_79_reg_79708_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_79_reg_79708_reg is absorbed into DSP tmp_79_reg_79708_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U342/tmp_product is absorbed into DSP tmp_79_reg_79708_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U642/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U642/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U642/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U642/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U642/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U647/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U644/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U653/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U652/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U652/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U652/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U652/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U652/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U652/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U652/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U663/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U663/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U663/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U663/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U663/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U663/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U663/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U662/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U662/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U662/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U662/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U662/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U662/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U662/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_109_reg_80380_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_109_reg_80380_reg is absorbed into DSP tmp_109_reg_80380_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U372/tmp_product is absorbed into DSP tmp_109_reg_80380_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U672/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U672/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U672/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U672/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U672/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U696/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U696/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U696/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U696/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U696/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U696/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U696/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U712/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U712/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U712/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U712/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U712/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U712/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U712/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U730/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U730/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U730/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U730/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U730/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U730/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U730/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U726/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U726/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U726/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U726/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U726/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U726/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U726/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U728/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U728/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U728/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U728/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U728/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U728/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U728/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U729/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U729/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U729/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U729/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U729/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U729/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U729/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U723/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U723/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U723/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U723/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U723/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U723/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U723/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U731/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U731/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U731/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U731/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U731/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U731/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U731/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U725/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U725/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U725/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U725/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U725/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U725/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U725/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U727/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U727/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U727/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U727/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U727/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U727/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U727/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U724/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U724/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U724/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U724/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U724/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U724/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U724/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U740/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_169_reg_81724_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_169_reg_81724_reg is absorbed into DSP tmp_169_reg_81724_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U432/tmp_product is absorbed into DSP tmp_169_reg_81724_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U732/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U732/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U732/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U732/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U732/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U760/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U760/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U760/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U760/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U760/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U760/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U760/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U756/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U756/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U756/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U756/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U756/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U756/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U756/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U772/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U772/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U772/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U772/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U772/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U772/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U772/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U790/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U790/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U790/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U790/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U790/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U790/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U790/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U786/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U786/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U786/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U786/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U786/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U786/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U786/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U788/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U788/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U788/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U788/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U788/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U788/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U788/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U789/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U789/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U789/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U789/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U789/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U789/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U789/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U783/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U783/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U783/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U783/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U783/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U783/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U783/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U791/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U791/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U791/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U791/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U791/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U791/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U791/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U785/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U785/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U785/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U785/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U785/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U785/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U785/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U787/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U787/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U787/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U787/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U787/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U787/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U787/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U784/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U784/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U784/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U784/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U784/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U784/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U784/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U798/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_229_reg_83068_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_229_reg_83068_reg is absorbed into DSP tmp_229_reg_83068_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U492/tmp_product is absorbed into DSP tmp_229_reg_83068_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U792/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U792/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U792/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U792/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U792/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U802/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U802/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U802/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U802/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U802/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U802/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U802/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U820/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U820/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U820/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U820/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U820/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U820/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U820/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U816/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U816/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U816/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U816/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U816/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U816/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U816/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U818/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U818/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U818/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U818/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U818/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U818/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U818/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U819/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U819/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U819/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U819/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U819/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U819/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U819/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U813/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U813/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U813/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U813/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U813/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U813/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U813/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U821/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U821/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U821/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U821/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U821/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U821/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U821/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U815/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U815/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U815/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U815/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U815/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U815/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U815/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U817/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U817/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U817/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U817/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U817/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U817/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U817/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U814/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U814/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U814/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U814/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U814/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U814/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U814/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_259_reg_83740_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_259_reg_83740_reg is absorbed into DSP tmp_259_reg_83740_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U522/tmp_product is absorbed into DSP tmp_259_reg_83740_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U822/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U822/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U822/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U822/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U822/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U827/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U832/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U832/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U832/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U832/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U832/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U832/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U832/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U850/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U850/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U850/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U850/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U850/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U850/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U850/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U846/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U846/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U846/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U846/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U846/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U846/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U846/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U848/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U848/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U848/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U848/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U848/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U848/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U848/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U849/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U849/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U849/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U849/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U849/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U849/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U849/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U843/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U843/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U843/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U843/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U843/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U843/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U843/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U851/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U851/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U851/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U851/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U851/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U851/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U851/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U845/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U845/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U845/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U845/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U845/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U845/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U845/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U847/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U847/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U847/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U847/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U847/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U847/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U847/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U844/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U844/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U844/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U844/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U844/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U844/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U844/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U856/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_289_reg_84412_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_289_reg_84412_reg is absorbed into DSP tmp_289_reg_84412_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U552/tmp_product is absorbed into DSP tmp_289_reg_84412_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U852/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U852/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U852/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U852/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U852/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U769/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_199_reg_82396_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_199_reg_82396_reg is absorbed into DSP tmp_199_reg_82396_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U462/tmp_product is absorbed into DSP tmp_199_reg_82396_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U762/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U762/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U762/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U762/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U762/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U758/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U758/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U758/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U758/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U758/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U758/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U758/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U759/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U759/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U759/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U759/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U759/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U759/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U759/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U753/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U753/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U753/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U753/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U753/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U753/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U753/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U761/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U761/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U761/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U761/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U761/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U761/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U761/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U755/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U755/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U755/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U755/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U755/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U755/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U755/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U757/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U757/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U757/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U757/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U757/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U757/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U757/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U754/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U754/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U754/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U754/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U754/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U754/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U754/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U742/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U742/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U742/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U742/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U742/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U742/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U742/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U711/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_139_reg_81052_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_139_reg_81052_reg is absorbed into DSP tmp_139_reg_81052_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U402/tmp_product is absorbed into DSP tmp_139_reg_81052_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U702/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U702/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U702/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U702/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U702/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U700/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U700/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U700/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U700/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U700/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U700/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U700/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U698/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U698/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U698/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U698/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U698/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U698/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U698/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U699/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U699/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U699/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U699/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U699/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U699/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U699/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U693/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U693/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U693/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U693/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U693/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U693/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U693/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U701/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U701/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U701/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U701/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U701/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U701/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U701/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U695/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U695/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U695/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U695/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U695/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U695/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U695/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U697/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U697/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U697/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U697/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U697/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U697/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U697/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U694/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U694/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U694/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U694/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U694/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U694/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U694/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U682/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U682/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U682/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U682/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U682/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U682/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U682/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U687/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U687/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U687/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U687/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U687/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U687/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U687/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U670/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U670/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U670/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U670/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U670/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U670/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U670/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U666/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U666/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U666/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U666/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U666/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U666/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U666/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U668/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U668/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U668/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U668/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U668/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U668/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U668/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U669/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U669/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U669/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U669/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U669/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U669/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U669/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U671/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U671/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U671/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U671/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U671/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U671/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U671/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U665/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U665/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U665/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U665/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U665/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U665/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U665/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U667/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U667/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U667/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U667/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U667/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U667/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U667/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U664/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U664/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U664/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U664/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U664/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U664/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U664/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U660/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U656/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U658/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U659/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U661/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U655/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U657/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U654/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U10/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U10/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U30/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U30/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U50/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U50/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U70/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U70/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U90/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U90/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U110/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U110/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U130/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U130/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U150/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U150/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U170/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U170/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U190/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U190/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U190/tmp_product.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:03:43 . Memory (MB): peak = 4952.316 ; gain = 2480.016 ; free physical = 434923 ; free virtual = 833863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B2          | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B2          | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B2          | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:04 ; elapsed = 00:04:59 . Memory (MB): peak = 4952.316 ; gain = 2480.016 ; free physical = 434564 ; free virtual = 833525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:33 ; elapsed = 00:05:29 . Memory (MB): peak = 5458.316 ; gain = 2986.016 ; free physical = 433786 ; free virtual = 832751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:42 ; elapsed = 00:05:38 . Memory (MB): peak = 5458.316 ; gain = 2986.016 ; free physical = 433740 ; free virtual = 832705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:43 ; elapsed = 00:05:38 . Memory (MB): peak = 5458.316 ; gain = 2986.016 ; free physical = 433741 ; free virtual = 832706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:53 ; elapsed = 00:05:49 . Memory (MB): peak = 5458.316 ; gain = 2986.016 ; free physical = 433461 ; free virtual = 832452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:58 ; elapsed = 00:05:53 . Memory (MB): peak = 5458.316 ; gain = 2986.016 ; free physical = 433381 ; free virtual = 832372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:01 ; elapsed = 00:05:56 . Memory (MB): peak = 5458.316 ; gain = 2986.016 ; free physical = 433390 ; free virtual = 832381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:02 ; elapsed = 00:05:57 . Memory (MB): peak = 5458.316 ; gain = 2986.016 ; free physical = 433383 ; free virtual = 832374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | (C+A*B)'    | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | (C+A*B)'    | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | (C+A*B)'    | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | (C+A*B)'    | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | (C+A*B)'    | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | (C+A*B)'    | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | (C+A*B)'    | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | (C+A*B)'    | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | (C+A*B)'    | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2 | (C+A*B)'    | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  4949|
|3     |DSP48E2         |    25|
|4     |DSP_ALU         |   295|
|5     |DSP_A_B_DATA    |   295|
|6     |DSP_C_DATA      |   295|
|7     |DSP_MULTIPLIER  |   295|
|8     |DSP_M_DATA      |   295|
|9     |DSP_OUTPUT      |   295|
|10    |DSP_PREADD      |   295|
|11    |DSP_PREADD_DATA |   295|
|12    |LUT1            |   954|
|13    |LUT2            | 16867|
|14    |LUT3            |  9519|
|15    |LUT4            | 17995|
|16    |LUT5            |  3259|
|17    |LUT6            | 33895|
|18    |MUXF7           |    15|
|19    |FDRE            |  6215|
|20    |FDSE            |   315|
|21    |IBUF            |  1004|
|22    |OBUF            |   333|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                                                                                                                 |Cells |
+------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                                                                                                                       | 97706|
|2     |  Block_entry28_proc_U0                                              |hls_dummy_Block_entry28_proc                                                                                                                                           |   480|
|3     |  sparse_arr_feat_conv1_out_10_U                                     |hls_dummy_fifo_w10_d2_S                                                                                                                                                |  2003|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1276                                                                                                                                  |  1993|
|5     |  sparse_arr_feat_conv1_out_11_U                                     |hls_dummy_fifo_w10_d2_S_0                                                                                                                                              |    41|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1275                                                                                                                                  |    31|
|7     |  sparse_arr_feat_conv1_out_12_U                                     |hls_dummy_fifo_w10_d2_S_1                                                                                                                                              |  2011|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1274                                                                                                                                  |  1997|
|9     |  sparse_arr_feat_conv1_out_13_U                                     |hls_dummy_fifo_w10_d2_S_2                                                                                                                                              |    41|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1273                                                                                                                                  |    31|
|11    |  sparse_arr_feat_conv1_out_14_U                                     |hls_dummy_fifo_w10_d2_S_3                                                                                                                                              |  2003|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1272                                                                                                                                  |  1992|
|13    |  sparse_arr_feat_conv1_out_15_U                                     |hls_dummy_fifo_w10_d2_S_4                                                                                                                                              |    41|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1271                                                                                                                                  |    31|
|15    |  sparse_arr_feat_conv1_out_16_U                                     |hls_dummy_fifo_w10_d2_S_5                                                                                                                                              |  1995|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1270                                                                                                                                  |  1984|
|17    |  sparse_arr_feat_conv1_out_17_U                                     |hls_dummy_fifo_w10_d2_S_6                                                                                                                                              |    42|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1269                                                                                                                                  |    31|
|19    |  sparse_arr_feat_conv1_out_18_U                                     |hls_dummy_fifo_w10_d2_S_7                                                                                                                                              |  2003|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1268                                                                                                                                  |  1992|
|21    |  sparse_arr_feat_conv1_out_19_U                                     |hls_dummy_fifo_w10_d2_S_8                                                                                                                                              |    41|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1267                                                                                                                                  |    31|
|23    |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w10_d2_S_9                                                                                                                                              |    41|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1266                                                                                                                                  |    31|
|25    |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w10_d2_S_10                                                                                                                                             |  2004|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1265                                                                                                                                  |  1992|
|27    |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w10_d2_S_11                                                                                                                                             |    41|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1264                                                                                                                                  |    31|
|29    |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w10_d2_S_12                                                                                                                                             |  2003|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1263                                                                                                                                  |  1992|
|31    |  sparse_arr_feat_conv1_out_5_U                                      |hls_dummy_fifo_w10_d2_S_13                                                                                                                                             |    45|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1262                                                                                                                                  |    31|
|33    |  sparse_arr_feat_conv1_out_6_U                                      |hls_dummy_fifo_w10_d2_S_14                                                                                                                                             |  2010|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1261                                                                                                                                  |  2000|
|35    |  sparse_arr_feat_conv1_out_7_U                                      |hls_dummy_fifo_w10_d2_S_15                                                                                                                                             |    44|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1260                                                                                                                                  |    31|
|37    |  sparse_arr_feat_conv1_out_8_U                                      |hls_dummy_fifo_w10_d2_S_16                                                                                                                                             |  2007|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1259                                                                                                                                  |  1997|
|39    |  sparse_arr_feat_conv1_out_9_U                                      |hls_dummy_fifo_w10_d2_S_17                                                                                                                                             |    42|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1258                                                                                                                                  |    31|
|41    |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w10_d2_S_18                                                                                                                                             |  1995|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1257                                                                                                                                  |  1984|
|43    |  sparse_arr_feat_conv2_out_10_U                                     |hls_dummy_fifo_w10_d2_S_19                                                                                                                                             |    52|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1256                                                                                                                                  |    40|
|45    |  sparse_arr_feat_conv2_out_11_U                                     |hls_dummy_fifo_w10_d2_S_20                                                                                                                                             |    49|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1255                                                                                                                                  |    40|
|47    |  sparse_arr_feat_conv2_out_12_U                                     |hls_dummy_fifo_w10_d2_S_21                                                                                                                                             |    50|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1254                                                                                                                                  |    40|
|49    |  sparse_arr_feat_conv2_out_13_U                                     |hls_dummy_fifo_w10_d2_S_22                                                                                                                                             |    49|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1253                                                                                                                                  |    40|
|51    |  sparse_arr_feat_conv2_out_14_U                                     |hls_dummy_fifo_w10_d2_S_23                                                                                                                                             |    50|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1252                                                                                                                                  |    40|
|53    |  sparse_arr_feat_conv2_out_15_U                                     |hls_dummy_fifo_w10_d2_S_24                                                                                                                                             |    49|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1251                                                                                                                                  |    40|
|55    |  sparse_arr_feat_conv2_out_16_U                                     |hls_dummy_fifo_w10_d2_S_25                                                                                                                                             |    52|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1250                                                                                                                                  |    40|
|57    |  sparse_arr_feat_conv2_out_17_U                                     |hls_dummy_fifo_w10_d2_S_26                                                                                                                                             |    51|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1249                                                                                                                                  |    40|
|59    |  sparse_arr_feat_conv2_out_18_U                                     |hls_dummy_fifo_w10_d2_S_27                                                                                                                                             |    49|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1248                                                                                                                                  |    40|
|61    |  sparse_arr_feat_conv2_out_19_U                                     |hls_dummy_fifo_w10_d2_S_28                                                                                                                                             |    51|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1247                                                                                                                                  |    40|
|63    |  sparse_arr_feat_conv2_out_1_U                                      |hls_dummy_fifo_w10_d2_S_29                                                                                                                                             |    49|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1246                                                                                                                                  |    40|
|65    |  sparse_arr_feat_conv2_out_20_U                                     |hls_dummy_fifo_w10_d2_S_30                                                                                                                                             |    51|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1245                                                                                                                                  |    40|
|67    |  sparse_arr_feat_conv2_out_21_U                                     |hls_dummy_fifo_w10_d2_S_31                                                                                                                                             |    31|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1244                                                                                                                                  |    21|
|69    |  sparse_arr_feat_conv2_out_22_U                                     |hls_dummy_fifo_w10_d2_S_32                                                                                                                                             |    31|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1243                                                                                                                                  |    21|
|71    |  sparse_arr_feat_conv2_out_23_U                                     |hls_dummy_fifo_w10_d2_S_33                                                                                                                                             |    33|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1242                                                                                                                                  |    21|
|73    |  sparse_arr_feat_conv2_out_24_U                                     |hls_dummy_fifo_w10_d2_S_34                                                                                                                                             |    32|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1241                                                                                                                                  |    21|
|75    |  sparse_arr_feat_conv2_out_25_U                                     |hls_dummy_fifo_w10_d2_S_35                                                                                                                                             |    32|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1240                                                                                                                                  |    21|
|77    |  sparse_arr_feat_conv2_out_26_U                                     |hls_dummy_fifo_w10_d2_S_36                                                                                                                                             |    32|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1239                                                                                                                                  |    21|
|79    |  sparse_arr_feat_conv2_out_27_U                                     |hls_dummy_fifo_w10_d2_S_37                                                                                                                                             |    32|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1238                                                                                                                                  |    21|
|81    |  sparse_arr_feat_conv2_out_28_U                                     |hls_dummy_fifo_w10_d2_S_38                                                                                                                                             |    31|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1237                                                                                                                                  |    21|
|83    |  sparse_arr_feat_conv2_out_29_U                                     |hls_dummy_fifo_w10_d2_S_39                                                                                                                                             |    33|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1236                                                                                                                                  |    21|
|85    |  sparse_arr_feat_conv2_out_2_U                                      |hls_dummy_fifo_w10_d2_S_40                                                                                                                                             |    52|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1235                                                                                                                                  |    40|
|87    |  sparse_arr_feat_conv2_out_3_U                                      |hls_dummy_fifo_w10_d2_S_41                                                                                                                                             |    49|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1234                                                                                                                                  |    40|
|89    |  sparse_arr_feat_conv2_out_4_U                                      |hls_dummy_fifo_w10_d2_S_42                                                                                                                                             |    49|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1233                                                                                                                                  |    40|
|91    |  sparse_arr_feat_conv2_out_5_U                                      |hls_dummy_fifo_w10_d2_S_43                                                                                                                                             |    55|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1232                                                                                                                                  |    40|
|93    |  sparse_arr_feat_conv2_out_6_U                                      |hls_dummy_fifo_w10_d2_S_44                                                                                                                                             |    51|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1231                                                                                                                                  |    40|
|95    |  sparse_arr_feat_conv2_out_7_U                                      |hls_dummy_fifo_w10_d2_S_45                                                                                                                                             |    50|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1230                                                                                                                                  |    40|
|97    |  sparse_arr_feat_conv2_out_8_U                                      |hls_dummy_fifo_w10_d2_S_46                                                                                                                                             |    50|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1229                                                                                                                                  |    40|
|99    |  sparse_arr_feat_conv2_out_9_U                                      |hls_dummy_fifo_w10_d2_S_47                                                                                                                                             |    49|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1228                                                                                                                                  |    40|
|101   |  sparse_arr_feat_conv2_out_U                                        |hls_dummy_fifo_w10_d2_S_48                                                                                                                                             |    51|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1227                                                                                                                                  |    40|
|103   |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_49                                                                                                                                             |  1346|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1226                                                                                                                                  |  1337|
|105   |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_50                                                                                                                                             |  1331|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1225                                                                                                                                  |  1321|
|107   |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_51                                                                                                                                             |  1447|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1224                                                                                                                                  |  1438|
|109   |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_52                                                                                                                                             |  1408|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1223                                                                                                                                  |  1398|
|111   |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_53                                                                                                                                             |  1337|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1222                                                                                                                                  |  1327|
|113   |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_54                                                                                                                                             |  1294|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1221                                                                                                                                  |  1285|
|115   |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_55                                                                                                                                             |  1219|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1220                                                                                                                                  |  1208|
|117   |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_56                                                                                                                                             |  1160|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1219                                                                                                                                  |  1151|
|119   |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_57                                                                                                                                             |  1499|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1218                                                                                                                                  |  1488|
|121   |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_58                                                                                                                                             |  1391|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                                                                                                                       |  1381|
|123   |  sparse_arr_hash_reduce_out_10_c22_channel_U                        |hls_dummy_fifo_w4_d2_S                                                                                                                                                 |    50|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1217                                                                                                                                   |    40|
|125   |  sparse_arr_hash_reduce_out_10_c_U                                  |hls_dummy_fifo_w4_d2_S_59                                                                                                                                              |    75|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1216                                                                                                                                   |    65|
|127   |  sparse_arr_hash_reduce_out_11_c23_channel_U                        |hls_dummy_fifo_w4_d2_S_60                                                                                                                                              |    69|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1215                                                                                                                                   |    59|
|129   |  sparse_arr_hash_reduce_out_11_c_U                                  |hls_dummy_fifo_w4_d2_S_61                                                                                                                                              |    72|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1214                                                                                                                                   |    63|
|131   |  sparse_arr_hash_reduce_out_12_c24_channel_U                        |hls_dummy_fifo_w4_d2_S_62                                                                                                                                              |    68|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1213                                                                                                                                   |    58|
|133   |  sparse_arr_hash_reduce_out_12_c_U                                  |hls_dummy_fifo_w4_d2_S_63                                                                                                                                              |    73|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1212                                                                                                                                   |    64|
|135   |  sparse_arr_hash_reduce_out_13_c25_channel_U                        |hls_dummy_fifo_w4_d2_S_64                                                                                                                                              |    81|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1211                                                                                                                                   |    72|
|137   |  sparse_arr_hash_reduce_out_13_c_U                                  |hls_dummy_fifo_w4_d2_S_65                                                                                                                                              |    75|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1210                                                                                                                                   |    65|
|139   |  sparse_arr_hash_reduce_out_14_c26_channel_U                        |hls_dummy_fifo_w4_d2_S_66                                                                                                                                              |    88|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1209                                                                                                                                   |    77|
|141   |  sparse_arr_hash_reduce_out_14_c_U                                  |hls_dummy_fifo_w4_d2_S_67                                                                                                                                              |    74|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1208                                                                                                                                   |    65|
|143   |  sparse_arr_hash_reduce_out_15_c27_channel_U                        |hls_dummy_fifo_w4_d2_S_68                                                                                                                                              |   103|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1207                                                                                                                                   |    94|
|145   |  sparse_arr_hash_reduce_out_15_c_U                                  |hls_dummy_fifo_w4_d2_S_69                                                                                                                                              |    72|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1206                                                                                                                                   |    63|
|147   |  sparse_arr_hash_reduce_out_16_c28_channel_U                        |hls_dummy_fifo_w4_d2_S_70                                                                                                                                              |    99|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1205                                                                                                                                   |    89|
|149   |  sparse_arr_hash_reduce_out_16_c_U                                  |hls_dummy_fifo_w4_d2_S_71                                                                                                                                              |    73|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1204                                                                                                                                   |    64|
|151   |  sparse_arr_hash_reduce_out_17_c29_channel_U                        |hls_dummy_fifo_w4_d2_S_72                                                                                                                                              |   107|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1203                                                                                                                                   |    97|
|153   |  sparse_arr_hash_reduce_out_17_c_U                                  |hls_dummy_fifo_w4_d2_S_73                                                                                                                                              |    74|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1202                                                                                                                                   |    64|
|155   |  sparse_arr_hash_reduce_out_18_c30_channel_U                        |hls_dummy_fifo_w4_d2_S_74                                                                                                                                              |    49|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1201                                                                                                                                   |    38|
|157   |  sparse_arr_hash_reduce_out_18_c_U                                  |hls_dummy_fifo_w4_d2_S_75                                                                                                                                              |    77|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1200                                                                                                                                   |    66|
|159   |  sparse_arr_hash_reduce_out_19_c31_channel_U                        |hls_dummy_fifo_w4_d2_S_76                                                                                                                                              |    55|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1199                                                                                                                                   |    46|
|161   |  sparse_arr_hash_reduce_out_19_c_U                                  |hls_dummy_fifo_w4_d2_S_77                                                                                                                                              |    95|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1198                                                                                                                                   |    84|
|163   |  sparse_arr_hash_reduce_out_1_c13_channel_U                         |hls_dummy_fifo_w4_d2_S_78                                                                                                                                              |   114|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1197                                                                                                                                   |   104|
|165   |  sparse_arr_hash_reduce_out_1_c_U                                   |hls_dummy_fifo_w4_d2_S_79                                                                                                                                              |    76|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1196                                                                                                                                   |    66|
|167   |  sparse_arr_hash_reduce_out_2_c14_channel_U                         |hls_dummy_fifo_w4_d2_S_80                                                                                                                                              |    83|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1195                                                                                                                                   |    73|
|169   |  sparse_arr_hash_reduce_out_2_c_U                                   |hls_dummy_fifo_w4_d2_S_81                                                                                                                                              |    73|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1194                                                                                                                                   |    63|
|171   |  sparse_arr_hash_reduce_out_3_c15_channel_U                         |hls_dummy_fifo_w4_d2_S_82                                                                                                                                              |   104|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1193                                                                                                                                   |    95|
|173   |  sparse_arr_hash_reduce_out_3_c_U                                   |hls_dummy_fifo_w4_d2_S_83                                                                                                                                              |    72|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1192                                                                                                                                   |    63|
|175   |  sparse_arr_hash_reduce_out_4_c16_channel_U                         |hls_dummy_fifo_w4_d2_S_84                                                                                                                                              |    46|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1191                                                                                                                                   |    32|
|177   |  sparse_arr_hash_reduce_out_4_c_U                                   |hls_dummy_fifo_w4_d2_S_85                                                                                                                                              |    75|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1190                                                                                                                                   |    66|
|179   |  sparse_arr_hash_reduce_out_5_c17_channel_U                         |hls_dummy_fifo_w4_d2_S_86                                                                                                                                              |    33|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1189                                                                                                                                   |    23|
|181   |  sparse_arr_hash_reduce_out_5_c_U                                   |hls_dummy_fifo_w4_d2_S_87                                                                                                                                              |    74|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1188                                                                                                                                   |    63|
|183   |  sparse_arr_hash_reduce_out_6_c18_channel_U                         |hls_dummy_fifo_w4_d2_S_88                                                                                                                                              |    43|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1187                                                                                                                                   |    32|
|185   |  sparse_arr_hash_reduce_out_6_c_U                                   |hls_dummy_fifo_w4_d2_S_89                                                                                                                                              |    75|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1186                                                                                                                                   |    66|
|187   |  sparse_arr_hash_reduce_out_7_c19_channel_U                         |hls_dummy_fifo_w4_d2_S_90                                                                                                                                              |    46|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1185                                                                                                                                   |    37|
|189   |  sparse_arr_hash_reduce_out_7_c_U                                   |hls_dummy_fifo_w4_d2_S_91                                                                                                                                              |    74|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1184                                                                                                                                   |    65|
|191   |  sparse_arr_hash_reduce_out_8_c20_channel_U                         |hls_dummy_fifo_w4_d2_S_92                                                                                                                                              |    66|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1183                                                                                                                                   |    56|
|193   |  sparse_arr_hash_reduce_out_8_c_U                                   |hls_dummy_fifo_w4_d2_S_93                                                                                                                                              |    75|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1182                                                                                                                                   |    66|
|195   |  sparse_arr_hash_reduce_out_9_c21_channel_U                         |hls_dummy_fifo_w4_d2_S_94                                                                                                                                              |    95|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1181                                                                                                                                   |    84|
|197   |  sparse_arr_hash_reduce_out_9_c_U                                   |hls_dummy_fifo_w4_d2_S_95                                                                                                                                              |    83|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1180                                                                                                                                   |    70|
|199   |  sparse_arr_hash_reduce_out_c12_channel_U                           |hls_dummy_fifo_w4_d2_S_96                                                                                                                                              |   126|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1179                                                                                                                                   |   115|
|201   |  sparse_arr_hash_reduce_out_c_U                                     |hls_dummy_fifo_w4_d2_S_97                                                                                                                                              |    73|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                        |    64|
|203   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s                                                                                             | 20089|
|204   |    mul_10s_10ns_18_1_1_U10                                          |hls_dummy_mul_10s_10ns_18_1_1                                                                                                                                          |    63|
|205   |      tmp_product                                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__258                                                    |     8|
|206   |    mul_10s_10ns_18_1_1_U110                                         |hls_dummy_mul_10s_10ns_18_1_1_980                                                                                                                                      |    63|
|207   |      tmp_product                                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel                                                         |     8|
|208   |    mul_10s_10ns_18_1_1_U130                                         |hls_dummy_mul_10s_10ns_18_1_1_981                                                                                                                                      |    63|
|209   |      tmp_product                                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__147                                                    |     8|
|210   |    mul_10s_10ns_18_1_1_U150                                         |hls_dummy_mul_10s_10ns_18_1_1_982                                                                                                                                      |    63|
|211   |      tmp_product                                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__106                                                    |     8|
|212   |    mul_10s_10ns_18_1_1_U170                                         |hls_dummy_mul_10s_10ns_18_1_1_983                                                                                                                                      |    63|
|213   |      tmp_product                                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__124                                                    |     8|
|214   |    mul_10s_10ns_18_1_1_U190                                         |hls_dummy_mul_10s_10ns_18_1_1_984                                                                                                                                      |    63|
|215   |      tmp_product                                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__113                                                    |     8|
|216   |    mul_10s_10ns_18_1_1_U30                                          |hls_dummy_mul_10s_10ns_18_1_1_985                                                                                                                                      |    63|
|217   |      tmp_product                                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__76                                                     |     8|
|218   |    mul_10s_10ns_18_1_1_U50                                          |hls_dummy_mul_10s_10ns_18_1_1_986                                                                                                                                      |    63|
|219   |      tmp_product                                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__161                                                    |     8|
|220   |    mul_10s_10ns_18_1_1_U70                                          |hls_dummy_mul_10s_10ns_18_1_1_987                                                                                                                                      |    63|
|221   |      tmp_product                                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__135                                                    |     8|
|222   |    mul_10s_10ns_18_1_1_U90                                          |hls_dummy_mul_10s_10ns_18_1_1_988                                                                                                                                      |    63|
|223   |      tmp_product                                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__251                                                    |     8|
|224   |    mul_10s_10s_18_1_1_U100                                          |hls_dummy_mul_10s_10s_18_1_1_989                                                                                                                                       |    18|
|225   |    mul_10s_10s_18_1_1_U101                                          |hls_dummy_mul_10s_10s_18_1_1_990                                                                                                                                       |    70|
|226   |    mul_10s_10s_18_1_1_U102                                          |hls_dummy_mul_10s_10s_18_1_1_991                                                                                                                                       |    82|
|227   |    mul_10s_10s_18_1_1_U103                                          |hls_dummy_mul_10s_10s_18_1_1_992                                                                                                                                       |    82|
|228   |    mul_10s_10s_18_1_1_U104                                          |hls_dummy_mul_10s_10s_18_1_1_993                                                                                                                                       |    91|
|229   |    mul_10s_10s_18_1_1_U105                                          |hls_dummy_mul_10s_10s_18_1_1_994                                                                                                                                       |    82|
|230   |    mul_10s_10s_18_1_1_U106                                          |hls_dummy_mul_10s_10s_18_1_1_995                                                                                                                                       |    82|
|231   |    mul_10s_10s_18_1_1_U107                                          |hls_dummy_mul_10s_10s_18_1_1_996                                                                                                                                       |   127|
|232   |    mul_10s_10s_18_1_1_U108                                          |hls_dummy_mul_10s_10s_18_1_1_997                                                                                                                                       |   123|
|233   |    mul_10s_10s_18_1_1_U109                                          |hls_dummy_mul_10s_10s_18_1_1_998                                                                                                                                       |    91|
|234   |    mul_10s_10s_18_1_1_U11                                           |hls_dummy_mul_10s_10s_18_1_1_999                                                                                                                                       |   104|
|235   |    mul_10s_10s_18_1_1_U111                                          |hls_dummy_mul_10s_10s_18_1_1_1000                                                                                                                                      |    71|
|236   |    mul_10s_10s_18_1_1_U112                                          |hls_dummy_mul_10s_10s_18_1_1_1001                                                                                                                                      |    69|
|237   |    mul_10s_10s_18_1_1_U113                                          |hls_dummy_mul_10s_10s_18_1_1_1002                                                                                                                                      |    69|
|238   |    mul_10s_10s_18_1_1_U114                                          |hls_dummy_mul_10s_10s_18_1_1_1003                                                                                                                                      |    78|
|239   |    mul_10s_10s_18_1_1_U115                                          |hls_dummy_mul_10s_10s_18_1_1_1004                                                                                                                                      |    69|
|240   |    mul_10s_10s_18_1_1_U116                                          |hls_dummy_mul_10s_10s_18_1_1_1005                                                                                                                                      |    69|
|241   |    mul_10s_10s_18_1_1_U117                                          |hls_dummy_mul_10s_10s_18_1_1_1006                                                                                                                                      |   127|
|242   |    mul_10s_10s_18_1_1_U118                                          |hls_dummy_mul_10s_10s_18_1_1_1007                                                                                                                                      |   123|
|243   |    mul_10s_10s_18_1_1_U119                                          |hls_dummy_mul_10s_10s_18_1_1_1008                                                                                                                                      |    78|
|244   |    mul_10s_10s_18_1_1_U12                                           |hls_dummy_mul_10s_10s_18_1_1_1009                                                                                                                                      |   111|
|245   |    mul_10s_10s_18_1_1_U120                                          |hls_dummy_mul_10s_10s_18_1_1_1010                                                                                                                                      |    18|
|246   |    mul_10s_10s_18_1_1_U121                                          |hls_dummy_mul_10s_10s_18_1_1_1011                                                                                                                                      |    70|
|247   |    mul_10s_10s_18_1_1_U122                                          |hls_dummy_mul_10s_10s_18_1_1_1012                                                                                                                                      |    82|
|248   |    mul_10s_10s_18_1_1_U123                                          |hls_dummy_mul_10s_10s_18_1_1_1013                                                                                                                                      |    82|
|249   |    mul_10s_10s_18_1_1_U124                                          |hls_dummy_mul_10s_10s_18_1_1_1014                                                                                                                                      |    91|
|250   |    mul_10s_10s_18_1_1_U125                                          |hls_dummy_mul_10s_10s_18_1_1_1015                                                                                                                                      |    82|
|251   |    mul_10s_10s_18_1_1_U126                                          |hls_dummy_mul_10s_10s_18_1_1_1016                                                                                                                                      |    82|
|252   |    mul_10s_10s_18_1_1_U127                                          |hls_dummy_mul_10s_10s_18_1_1_1017                                                                                                                                      |   127|
|253   |    mul_10s_10s_18_1_1_U128                                          |hls_dummy_mul_10s_10s_18_1_1_1018                                                                                                                                      |   123|
|254   |    mul_10s_10s_18_1_1_U129                                          |hls_dummy_mul_10s_10s_18_1_1_1019                                                                                                                                      |    91|
|255   |    mul_10s_10s_18_1_1_U13                                           |hls_dummy_mul_10s_10s_18_1_1_1020                                                                                                                                      |   110|
|256   |    mul_10s_10s_18_1_1_U131                                          |hls_dummy_mul_10s_10s_18_1_1_1021                                                                                                                                      |    71|
|257   |    mul_10s_10s_18_1_1_U132                                          |hls_dummy_mul_10s_10s_18_1_1_1022                                                                                                                                      |    69|
|258   |    mul_10s_10s_18_1_1_U133                                          |hls_dummy_mul_10s_10s_18_1_1_1023                                                                                                                                      |    69|
|259   |    mul_10s_10s_18_1_1_U134                                          |hls_dummy_mul_10s_10s_18_1_1_1024                                                                                                                                      |    78|
|260   |    mul_10s_10s_18_1_1_U135                                          |hls_dummy_mul_10s_10s_18_1_1_1025                                                                                                                                      |    69|
|261   |    mul_10s_10s_18_1_1_U136                                          |hls_dummy_mul_10s_10s_18_1_1_1026                                                                                                                                      |    69|
|262   |    mul_10s_10s_18_1_1_U137                                          |hls_dummy_mul_10s_10s_18_1_1_1027                                                                                                                                      |   127|
|263   |    mul_10s_10s_18_1_1_U138                                          |hls_dummy_mul_10s_10s_18_1_1_1028                                                                                                                                      |   123|
|264   |    mul_10s_10s_18_1_1_U139                                          |hls_dummy_mul_10s_10s_18_1_1_1029                                                                                                                                      |    78|
|265   |    mul_10s_10s_18_1_1_U14                                           |hls_dummy_mul_10s_10s_18_1_1_1030                                                                                                                                      |   129|
|266   |    mul_10s_10s_18_1_1_U140                                          |hls_dummy_mul_10s_10s_18_1_1_1031                                                                                                                                      |    18|
|267   |    mul_10s_10s_18_1_1_U141                                          |hls_dummy_mul_10s_10s_18_1_1_1032                                                                                                                                      |    70|
|268   |    mul_10s_10s_18_1_1_U142                                          |hls_dummy_mul_10s_10s_18_1_1_1033                                                                                                                                      |    82|
|269   |    mul_10s_10s_18_1_1_U143                                          |hls_dummy_mul_10s_10s_18_1_1_1034                                                                                                                                      |    82|
|270   |    mul_10s_10s_18_1_1_U144                                          |hls_dummy_mul_10s_10s_18_1_1_1035                                                                                                                                      |    91|
|271   |    mul_10s_10s_18_1_1_U145                                          |hls_dummy_mul_10s_10s_18_1_1_1036                                                                                                                                      |    82|
|272   |    mul_10s_10s_18_1_1_U146                                          |hls_dummy_mul_10s_10s_18_1_1_1037                                                                                                                                      |    82|
|273   |    mul_10s_10s_18_1_1_U147                                          |hls_dummy_mul_10s_10s_18_1_1_1038                                                                                                                                      |   127|
|274   |    mul_10s_10s_18_1_1_U148                                          |hls_dummy_mul_10s_10s_18_1_1_1039                                                                                                                                      |   123|
|275   |    mul_10s_10s_18_1_1_U149                                          |hls_dummy_mul_10s_10s_18_1_1_1040                                                                                                                                      |    91|
|276   |    mul_10s_10s_18_1_1_U15                                           |hls_dummy_mul_10s_10s_18_1_1_1041                                                                                                                                      |   111|
|277   |    mul_10s_10s_18_1_1_U151                                          |hls_dummy_mul_10s_10s_18_1_1_1042                                                                                                                                      |    71|
|278   |    mul_10s_10s_18_1_1_U152                                          |hls_dummy_mul_10s_10s_18_1_1_1043                                                                                                                                      |    69|
|279   |    mul_10s_10s_18_1_1_U153                                          |hls_dummy_mul_10s_10s_18_1_1_1044                                                                                                                                      |    69|
|280   |    mul_10s_10s_18_1_1_U154                                          |hls_dummy_mul_10s_10s_18_1_1_1045                                                                                                                                      |    78|
|281   |    mul_10s_10s_18_1_1_U155                                          |hls_dummy_mul_10s_10s_18_1_1_1046                                                                                                                                      |    69|
|282   |    mul_10s_10s_18_1_1_U156                                          |hls_dummy_mul_10s_10s_18_1_1_1047                                                                                                                                      |    69|
|283   |    mul_10s_10s_18_1_1_U157                                          |hls_dummy_mul_10s_10s_18_1_1_1048                                                                                                                                      |   127|
|284   |    mul_10s_10s_18_1_1_U158                                          |hls_dummy_mul_10s_10s_18_1_1_1049                                                                                                                                      |   123|
|285   |    mul_10s_10s_18_1_1_U159                                          |hls_dummy_mul_10s_10s_18_1_1_1050                                                                                                                                      |    78|
|286   |    mul_10s_10s_18_1_1_U16                                           |hls_dummy_mul_10s_10s_18_1_1_1051                                                                                                                                      |   110|
|287   |    mul_10s_10s_18_1_1_U160                                          |hls_dummy_mul_10s_10s_18_1_1_1052                                                                                                                                      |    18|
|288   |    mul_10s_10s_18_1_1_U161                                          |hls_dummy_mul_10s_10s_18_1_1_1053                                                                                                                                      |    70|
|289   |    mul_10s_10s_18_1_1_U162                                          |hls_dummy_mul_10s_10s_18_1_1_1054                                                                                                                                      |    82|
|290   |    mul_10s_10s_18_1_1_U163                                          |hls_dummy_mul_10s_10s_18_1_1_1055                                                                                                                                      |    82|
|291   |    mul_10s_10s_18_1_1_U164                                          |hls_dummy_mul_10s_10s_18_1_1_1056                                                                                                                                      |    91|
|292   |    mul_10s_10s_18_1_1_U165                                          |hls_dummy_mul_10s_10s_18_1_1_1057                                                                                                                                      |    82|
|293   |    mul_10s_10s_18_1_1_U166                                          |hls_dummy_mul_10s_10s_18_1_1_1058                                                                                                                                      |    82|
|294   |    mul_10s_10s_18_1_1_U167                                          |hls_dummy_mul_10s_10s_18_1_1_1059                                                                                                                                      |   127|
|295   |    mul_10s_10s_18_1_1_U168                                          |hls_dummy_mul_10s_10s_18_1_1_1060                                                                                                                                      |   123|
|296   |    mul_10s_10s_18_1_1_U169                                          |hls_dummy_mul_10s_10s_18_1_1_1061                                                                                                                                      |    91|
|297   |    mul_10s_10s_18_1_1_U17                                           |hls_dummy_mul_10s_10s_18_1_1_1062                                                                                                                                      |   144|
|298   |    mul_10s_10s_18_1_1_U171                                          |hls_dummy_mul_10s_10s_18_1_1_1063                                                                                                                                      |    71|
|299   |    mul_10s_10s_18_1_1_U172                                          |hls_dummy_mul_10s_10s_18_1_1_1064                                                                                                                                      |    69|
|300   |    mul_10s_10s_18_1_1_U173                                          |hls_dummy_mul_10s_10s_18_1_1_1065                                                                                                                                      |    69|
|301   |    mul_10s_10s_18_1_1_U174                                          |hls_dummy_mul_10s_10s_18_1_1_1066                                                                                                                                      |    78|
|302   |    mul_10s_10s_18_1_1_U175                                          |hls_dummy_mul_10s_10s_18_1_1_1067                                                                                                                                      |    69|
|303   |    mul_10s_10s_18_1_1_U176                                          |hls_dummy_mul_10s_10s_18_1_1_1068                                                                                                                                      |    69|
|304   |    mul_10s_10s_18_1_1_U177                                          |hls_dummy_mul_10s_10s_18_1_1_1069                                                                                                                                      |   127|
|305   |    mul_10s_10s_18_1_1_U178                                          |hls_dummy_mul_10s_10s_18_1_1_1070                                                                                                                                      |   123|
|306   |    mul_10s_10s_18_1_1_U179                                          |hls_dummy_mul_10s_10s_18_1_1_1071                                                                                                                                      |    78|
|307   |    mul_10s_10s_18_1_1_U18                                           |hls_dummy_mul_10s_10s_18_1_1_1072                                                                                                                                      |   132|
|308   |    mul_10s_10s_18_1_1_U180                                          |hls_dummy_mul_10s_10s_18_1_1_1073                                                                                                                                      |    18|
|309   |    mul_10s_10s_18_1_1_U181                                          |hls_dummy_mul_10s_10s_18_1_1_1074                                                                                                                                      |    70|
|310   |    mul_10s_10s_18_1_1_U182                                          |hls_dummy_mul_10s_10s_18_1_1_1075                                                                                                                                      |    82|
|311   |    mul_10s_10s_18_1_1_U183                                          |hls_dummy_mul_10s_10s_18_1_1_1076                                                                                                                                      |    82|
|312   |    mul_10s_10s_18_1_1_U184                                          |hls_dummy_mul_10s_10s_18_1_1_1077                                                                                                                                      |    91|
|313   |    mul_10s_10s_18_1_1_U185                                          |hls_dummy_mul_10s_10s_18_1_1_1078                                                                                                                                      |    82|
|314   |    mul_10s_10s_18_1_1_U186                                          |hls_dummy_mul_10s_10s_18_1_1_1079                                                                                                                                      |    82|
|315   |    mul_10s_10s_18_1_1_U187                                          |hls_dummy_mul_10s_10s_18_1_1_1080                                                                                                                                      |   127|
|316   |    mul_10s_10s_18_1_1_U188                                          |hls_dummy_mul_10s_10s_18_1_1_1081                                                                                                                                      |   123|
|317   |    mul_10s_10s_18_1_1_U189                                          |hls_dummy_mul_10s_10s_18_1_1_1082                                                                                                                                      |    91|
|318   |    mul_10s_10s_18_1_1_U19                                           |hls_dummy_mul_10s_10s_18_1_1_1083                                                                                                                                      |   129|
|319   |    mul_10s_10s_18_1_1_U191                                          |hls_dummy_mul_10s_10s_18_1_1_1084                                                                                                                                      |    71|
|320   |    mul_10s_10s_18_1_1_U192                                          |hls_dummy_mul_10s_10s_18_1_1_1085                                                                                                                                      |    70|
|321   |    mul_10s_10s_18_1_1_U193                                          |hls_dummy_mul_10s_10s_18_1_1_1086                                                                                                                                      |    70|
|322   |    mul_10s_10s_18_1_1_U194                                          |hls_dummy_mul_10s_10s_18_1_1_1087                                                                                                                                      |    79|
|323   |    mul_10s_10s_18_1_1_U195                                          |hls_dummy_mul_10s_10s_18_1_1_1088                                                                                                                                      |    70|
|324   |    mul_10s_10s_18_1_1_U196                                          |hls_dummy_mul_10s_10s_18_1_1_1089                                                                                                                                      |    70|
|325   |    mul_10s_10s_18_1_1_U197                                          |hls_dummy_mul_10s_10s_18_1_1_1090                                                                                                                                      |   127|
|326   |    mul_10s_10s_18_1_1_U198                                          |hls_dummy_mul_10s_10s_18_1_1_1091                                                                                                                                      |   123|
|327   |    mul_10s_10s_18_1_1_U199                                          |hls_dummy_mul_10s_10s_18_1_1_1092                                                                                                                                      |    79|
|328   |    mul_10s_10s_18_1_1_U20                                           |hls_dummy_mul_10s_10s_18_1_1_1093                                                                                                                                      |    18|
|329   |    mul_10s_10s_18_1_1_U200                                          |hls_dummy_mul_10s_10s_18_1_1_1094                                                                                                                                      |    18|
|330   |    mul_10s_10s_18_1_1_U201                                          |hls_dummy_mul_10s_10s_18_1_1_1095                                                                                                                                      |    70|
|331   |    mul_10s_10s_18_1_1_U202                                          |hls_dummy_mul_10s_10s_18_1_1_1096                                                                                                                                      |    80|
|332   |    mul_10s_10s_18_1_1_U203                                          |hls_dummy_mul_10s_10s_18_1_1_1097                                                                                                                                      |    80|
|333   |    mul_10s_10s_18_1_1_U204                                          |hls_dummy_mul_10s_10s_18_1_1_1098                                                                                                                                      |    89|
|334   |    mul_10s_10s_18_1_1_U205                                          |hls_dummy_mul_10s_10s_18_1_1_1099                                                                                                                                      |    80|
|335   |    mul_10s_10s_18_1_1_U206                                          |hls_dummy_mul_10s_10s_18_1_1_1100                                                                                                                                      |    80|
|336   |    mul_10s_10s_18_1_1_U207                                          |hls_dummy_mul_10s_10s_18_1_1_1101                                                                                                                                      |   126|
|337   |    mul_10s_10s_18_1_1_U208                                          |hls_dummy_mul_10s_10s_18_1_1_1102                                                                                                                                      |   122|
|338   |    mul_10s_10s_18_1_1_U209                                          |hls_dummy_mul_10s_10s_18_1_1_1103                                                                                                                                      |    89|
|339   |    mul_10s_10s_18_1_1_U21                                           |hls_dummy_mul_10s_10s_18_1_1_1104                                                                                                                                      |    64|
|340   |    mul_10s_10s_18_1_1_U22                                           |hls_dummy_mul_10s_10s_18_1_1_1105                                                                                                                                      |    79|
|341   |    mul_10s_10s_18_1_1_U23                                           |hls_dummy_mul_10s_10s_18_1_1_1106                                                                                                                                      |    79|
|342   |    mul_10s_10s_18_1_1_U24                                           |hls_dummy_mul_10s_10s_18_1_1_1107                                                                                                                                      |    88|
|343   |    mul_10s_10s_18_1_1_U25                                           |hls_dummy_mul_10s_10s_18_1_1_1108                                                                                                                                      |    79|
|344   |    mul_10s_10s_18_1_1_U26                                           |hls_dummy_mul_10s_10s_18_1_1_1109                                                                                                                                      |    79|
|345   |    mul_10s_10s_18_1_1_U27                                           |hls_dummy_mul_10s_10s_18_1_1_1110                                                                                                                                      |   126|
|346   |    mul_10s_10s_18_1_1_U28                                           |hls_dummy_mul_10s_10s_18_1_1_1111                                                                                                                                      |   122|
|347   |    mul_10s_10s_18_1_1_U29                                           |hls_dummy_mul_10s_10s_18_1_1_1112                                                                                                                                      |    88|
|348   |    mul_10s_10s_18_1_1_U31                                           |hls_dummy_mul_10s_10s_18_1_1_1113                                                                                                                                      |    64|
|349   |    mul_10s_10s_18_1_1_U32                                           |hls_dummy_mul_10s_10s_18_1_1_1114                                                                                                                                      |    69|
|350   |    mul_10s_10s_18_1_1_U33                                           |hls_dummy_mul_10s_10s_18_1_1_1115                                                                                                                                      |    69|
|351   |    mul_10s_10s_18_1_1_U34                                           |hls_dummy_mul_10s_10s_18_1_1_1116                                                                                                                                      |    78|
|352   |    mul_10s_10s_18_1_1_U35                                           |hls_dummy_mul_10s_10s_18_1_1_1117                                                                                                                                      |    69|
|353   |    mul_10s_10s_18_1_1_U36                                           |hls_dummy_mul_10s_10s_18_1_1_1118                                                                                                                                      |    69|
|354   |    mul_10s_10s_18_1_1_U37                                           |hls_dummy_mul_10s_10s_18_1_1_1119                                                                                                                                      |   127|
|355   |    mul_10s_10s_18_1_1_U38                                           |hls_dummy_mul_10s_10s_18_1_1_1120                                                                                                                                      |   123|
|356   |    mul_10s_10s_18_1_1_U39                                           |hls_dummy_mul_10s_10s_18_1_1_1121                                                                                                                                      |    78|
|357   |    mul_10s_10s_18_1_1_U40                                           |hls_dummy_mul_10s_10s_18_1_1_1122                                                                                                                                      |    18|
|358   |    mul_10s_10s_18_1_1_U41                                           |hls_dummy_mul_10s_10s_18_1_1_1123                                                                                                                                      |    64|
|359   |    mul_10s_10s_18_1_1_U42                                           |hls_dummy_mul_10s_10s_18_1_1_1124                                                                                                                                      |    82|
|360   |    mul_10s_10s_18_1_1_U43                                           |hls_dummy_mul_10s_10s_18_1_1_1125                                                                                                                                      |    82|
|361   |    mul_10s_10s_18_1_1_U44                                           |hls_dummy_mul_10s_10s_18_1_1_1126                                                                                                                                      |    91|
|362   |    mul_10s_10s_18_1_1_U45                                           |hls_dummy_mul_10s_10s_18_1_1_1127                                                                                                                                      |    82|
|363   |    mul_10s_10s_18_1_1_U46                                           |hls_dummy_mul_10s_10s_18_1_1_1128                                                                                                                                      |    82|
|364   |    mul_10s_10s_18_1_1_U47                                           |hls_dummy_mul_10s_10s_18_1_1_1129                                                                                                                                      |   127|
|365   |    mul_10s_10s_18_1_1_U48                                           |hls_dummy_mul_10s_10s_18_1_1_1130                                                                                                                                      |   123|
|366   |    mul_10s_10s_18_1_1_U49                                           |hls_dummy_mul_10s_10s_18_1_1_1131                                                                                                                                      |    91|
|367   |    mul_10s_10s_18_1_1_U51                                           |hls_dummy_mul_10s_10s_18_1_1_1132                                                                                                                                      |    71|
|368   |    mul_10s_10s_18_1_1_U52                                           |hls_dummy_mul_10s_10s_18_1_1_1133                                                                                                                                      |    69|
|369   |    mul_10s_10s_18_1_1_U53                                           |hls_dummy_mul_10s_10s_18_1_1_1134                                                                                                                                      |    69|
|370   |    mul_10s_10s_18_1_1_U54                                           |hls_dummy_mul_10s_10s_18_1_1_1135                                                                                                                                      |    78|
|371   |    mul_10s_10s_18_1_1_U55                                           |hls_dummy_mul_10s_10s_18_1_1_1136                                                                                                                                      |    69|
|372   |    mul_10s_10s_18_1_1_U56                                           |hls_dummy_mul_10s_10s_18_1_1_1137                                                                                                                                      |    69|
|373   |    mul_10s_10s_18_1_1_U57                                           |hls_dummy_mul_10s_10s_18_1_1_1138                                                                                                                                      |   127|
|374   |    mul_10s_10s_18_1_1_U58                                           |hls_dummy_mul_10s_10s_18_1_1_1139                                                                                                                                      |   123|
|375   |    mul_10s_10s_18_1_1_U59                                           |hls_dummy_mul_10s_10s_18_1_1_1140                                                                                                                                      |    78|
|376   |    mul_10s_10s_18_1_1_U60                                           |hls_dummy_mul_10s_10s_18_1_1_1141                                                                                                                                      |    18|
|377   |    mul_10s_10s_18_1_1_U61                                           |hls_dummy_mul_10s_10s_18_1_1_1142                                                                                                                                      |    70|
|378   |    mul_10s_10s_18_1_1_U62                                           |hls_dummy_mul_10s_10s_18_1_1_1143                                                                                                                                      |    82|
|379   |    mul_10s_10s_18_1_1_U63                                           |hls_dummy_mul_10s_10s_18_1_1_1144                                                                                                                                      |    82|
|380   |    mul_10s_10s_18_1_1_U64                                           |hls_dummy_mul_10s_10s_18_1_1_1145                                                                                                                                      |    91|
|381   |    mul_10s_10s_18_1_1_U65                                           |hls_dummy_mul_10s_10s_18_1_1_1146                                                                                                                                      |    82|
|382   |    mul_10s_10s_18_1_1_U66                                           |hls_dummy_mul_10s_10s_18_1_1_1147                                                                                                                                      |    82|
|383   |    mul_10s_10s_18_1_1_U67                                           |hls_dummy_mul_10s_10s_18_1_1_1148                                                                                                                                      |   127|
|384   |    mul_10s_10s_18_1_1_U68                                           |hls_dummy_mul_10s_10s_18_1_1_1149                                                                                                                                      |   123|
|385   |    mul_10s_10s_18_1_1_U69                                           |hls_dummy_mul_10s_10s_18_1_1_1150                                                                                                                                      |    91|
|386   |    mul_10s_10s_18_1_1_U71                                           |hls_dummy_mul_10s_10s_18_1_1_1151                                                                                                                                      |    71|
|387   |    mul_10s_10s_18_1_1_U72                                           |hls_dummy_mul_10s_10s_18_1_1_1152                                                                                                                                      |    69|
|388   |    mul_10s_10s_18_1_1_U73                                           |hls_dummy_mul_10s_10s_18_1_1_1153                                                                                                                                      |    69|
|389   |    mul_10s_10s_18_1_1_U74                                           |hls_dummy_mul_10s_10s_18_1_1_1154                                                                                                                                      |    78|
|390   |    mul_10s_10s_18_1_1_U75                                           |hls_dummy_mul_10s_10s_18_1_1_1155                                                                                                                                      |    69|
|391   |    mul_10s_10s_18_1_1_U76                                           |hls_dummy_mul_10s_10s_18_1_1_1156                                                                                                                                      |    69|
|392   |    mul_10s_10s_18_1_1_U77                                           |hls_dummy_mul_10s_10s_18_1_1_1157                                                                                                                                      |   127|
|393   |    mul_10s_10s_18_1_1_U78                                           |hls_dummy_mul_10s_10s_18_1_1_1158                                                                                                                                      |   123|
|394   |    mul_10s_10s_18_1_1_U79                                           |hls_dummy_mul_10s_10s_18_1_1_1159                                                                                                                                      |    78|
|395   |    mul_10s_10s_18_1_1_U80                                           |hls_dummy_mul_10s_10s_18_1_1_1160                                                                                                                                      |    18|
|396   |    mul_10s_10s_18_1_1_U81                                           |hls_dummy_mul_10s_10s_18_1_1_1161                                                                                                                                      |    70|
|397   |    mul_10s_10s_18_1_1_U82                                           |hls_dummy_mul_10s_10s_18_1_1_1162                                                                                                                                      |    82|
|398   |    mul_10s_10s_18_1_1_U83                                           |hls_dummy_mul_10s_10s_18_1_1_1163                                                                                                                                      |    82|
|399   |    mul_10s_10s_18_1_1_U84                                           |hls_dummy_mul_10s_10s_18_1_1_1164                                                                                                                                      |    91|
|400   |    mul_10s_10s_18_1_1_U85                                           |hls_dummy_mul_10s_10s_18_1_1_1165                                                                                                                                      |    82|
|401   |    mul_10s_10s_18_1_1_U86                                           |hls_dummy_mul_10s_10s_18_1_1_1166                                                                                                                                      |    82|
|402   |    mul_10s_10s_18_1_1_U87                                           |hls_dummy_mul_10s_10s_18_1_1_1167                                                                                                                                      |   127|
|403   |    mul_10s_10s_18_1_1_U88                                           |hls_dummy_mul_10s_10s_18_1_1_1168                                                                                                                                      |   123|
|404   |    mul_10s_10s_18_1_1_U89                                           |hls_dummy_mul_10s_10s_18_1_1_1169                                                                                                                                      |    91|
|405   |    mul_10s_10s_18_1_1_U91                                           |hls_dummy_mul_10s_10s_18_1_1_1170                                                                                                                                      |    71|
|406   |    mul_10s_10s_18_1_1_U92                                           |hls_dummy_mul_10s_10s_18_1_1_1171                                                                                                                                      |    69|
|407   |    mul_10s_10s_18_1_1_U93                                           |hls_dummy_mul_10s_10s_18_1_1_1172                                                                                                                                      |    69|
|408   |    mul_10s_10s_18_1_1_U94                                           |hls_dummy_mul_10s_10s_18_1_1_1173                                                                                                                                      |    78|
|409   |    mul_10s_10s_18_1_1_U95                                           |hls_dummy_mul_10s_10s_18_1_1_1174                                                                                                                                      |    69|
|410   |    mul_10s_10s_18_1_1_U96                                           |hls_dummy_mul_10s_10s_18_1_1_1175                                                                                                                                      |    69|
|411   |    mul_10s_10s_18_1_1_U97                                           |hls_dummy_mul_10s_10s_18_1_1_1176                                                                                                                                      |   127|
|412   |    mul_10s_10s_18_1_1_U98                                           |hls_dummy_mul_10s_10s_18_1_1_1177                                                                                                                                      |   123|
|413   |    mul_10s_10s_18_1_1_U99                                           |hls_dummy_mul_10s_10s_18_1_1_1178                                                                                                                                      |    78|
|414   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_s                                                                                             | 33038|
|415   |    tmp_19_reg_78349_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__7                                                                     |     8|
|416   |    tmp_49_reg_79036_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__15                                                                    |     8|
|417   |    tmp_79_reg_79708_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__17                                                                    |     8|
|418   |    tmp_109_reg_80380_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__12                                                                    |     8|
|419   |    tmp_169_reg_81724_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel                                                                        |     8|
|420   |    tmp_229_reg_83068_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__2                                                                     |     8|
|421   |    tmp_259_reg_83740_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__3                                                                     |     8|
|422   |    tmp_289_reg_84412_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__13                                                                    |     8|
|423   |    tmp_199_reg_82396_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__4                                                                     |     8|
|424   |    tmp_139_reg_81052_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__18                                                                    |     8|
|425   |    mac_muladd_10s_10s_18ns_18_1_1_U563                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1                                                                                                                               |    44|
|426   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_979                                                                                                                   |    44|
|427   |    mac_muladd_10s_10s_18ns_18_1_1_U564                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_98                                                                                                                            |    24|
|428   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_978                                                                                                                   |    24|
|429   |    mac_muladd_10s_10s_18ns_18_1_1_U565                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_99                                                                                                                            |    24|
|430   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_977                                                                                                                   |    24|
|431   |    mac_muladd_10s_10s_18ns_18_1_1_U566                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_100                                                                                                                           |    43|
|432   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_976                                                                                                                   |    43|
|433   |    mac_muladd_10s_10s_18ns_18_1_1_U567                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_101                                                                                                                           |    26|
|434   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_975                                                                                                                   |    26|
|435   |    mac_muladd_10s_10s_18ns_18_1_1_U568                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_102                                                                                                                           |    24|
|436   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_974                                                                                                                   |    24|
|437   |    mac_muladd_10s_10s_18ns_18_1_1_U569                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_103                                                                                                                           |    23|
|438   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_973                                                                                                                   |    23|
|439   |    mac_muladd_10s_10s_18ns_18_1_1_U570                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_104                                                                                                                           |    59|
|440   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_972                                                                                                                   |    59|
|441   |    mac_muladd_10s_10s_18ns_18_1_1_U571                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_105                                                                                                                           |    23|
|442   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_971                                                                                                                   |    23|
|443   |    mac_muladd_10s_10s_18ns_18_1_1_U572                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_106                                                                                                                           |    51|
|444   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_970                                                                                                                   |    51|
|445   |    mac_muladd_10s_10s_18ns_18_1_1_U583                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_107                                                                                                                           |    45|
|446   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_969                                                                                                                   |    45|
|447   |    mac_muladd_10s_10s_18ns_18_1_1_U584                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_108                                                                                                                           |    32|
|448   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_968                                                                                                                   |    32|
|449   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__263                                                    |     8|
|450   |    mac_muladd_10s_10s_18ns_18_1_1_U585                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_109                                                                                                                           |    25|
|451   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_967                                                                                                                   |    25|
|452   |    mac_muladd_10s_10s_18ns_18_1_1_U586                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_110                                                                                                                           |    38|
|453   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_966                                                                                                                   |    38|
|454   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel     |     8|
|455   |    mac_muladd_10s_10s_18ns_18_1_1_U587                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_111                                                                                                                           |    20|
|456   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_965                                                                                                                   |    20|
|457   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2  |     8|
|458   |    mac_muladd_10s_10s_18ns_18_1_1_U588                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_112                                                                                                                           |    19|
|459   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_964                                                                                                                   |    19|
|460   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U586/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1  |     8|
|461   |    mac_muladd_10s_10s_18ns_18_1_1_U589                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_113                                                                                                                           |    24|
|462   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_963                                                                                                                   |    24|
|463   |    mac_muladd_10s_10s_18ns_18_1_1_U590                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_114                                                                                                                           |    60|
|464   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_962                                                                                                                   |    60|
|465   |    mac_muladd_10s_10s_18ns_18_1_1_U591                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_115                                                                                                                           |    24|
|466   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_961                                                                                                                   |    24|
|467   |    mac_muladd_10s_10s_18ns_18_1_1_U593                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_116                                                                                                                           |    53|
|468   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_960                                                                                                                   |    53|
|469   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__153                                                    |     8|
|470   |    mac_muladd_10s_10s_18ns_18_1_1_U594                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_117                                                                                                                           |    31|
|471   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_959                                                                                                                   |    31|
|472   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__238                                                    |     8|
|473   |    mac_muladd_10s_10s_18ns_18_1_1_U595                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_118                                                                                                                           |    31|
|474   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_958                                                                                                                   |    31|
|475   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__50                                                     |     8|
|476   |    mac_muladd_10s_10s_18ns_18_1_1_U596                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_119                                                                                                                           |    51|
|477   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_957                                                                                                                   |    51|
|478   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__170                                                    |     8|
|479   |    mac_muladd_10s_10s_18ns_18_1_1_U597                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_120                                                                                                                           |    30|
|480   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_956                                                                                                                   |    30|
|481   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__230                                                    |     8|
|482   |    mac_muladd_10s_10s_18ns_18_1_1_U598                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_121                                                                                                                           |    30|
|483   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_955                                                                                                                   |    30|
|484   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__204                                                    |     8|
|485   |    mac_muladd_10s_10s_18ns_18_1_1_U599                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_122                                                                                                                           |    31|
|486   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_954                                                                                                                   |    31|
|487   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__63                                                     |     8|
|488   |    mac_muladd_10s_10s_18ns_18_1_1_U600                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_123                                                                                                                           |    30|
|489   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_953                                                                                                                   |    30|
|490   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__81                                                     |     8|
|491   |    mac_muladd_10s_10s_18ns_18_1_1_U601                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_124                                                                                                                           |    30|
|492   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_952                                                                                                                   |    30|
|493   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__42                                                     |     8|
|494   |    mac_muladd_10s_10s_18ns_18_1_1_U602                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_125                                                                                                                           |    24|
|495   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_951                                                                                                                   |    24|
|496   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__32                                                     |     8|
|497   |    mac_muladd_10s_10s_18ns_18_1_1_U613                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_126                                                                                                                           |    54|
|498   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_950                                                                                                                   |    54|
|499   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__243                                                    |     8|
|500   |    mac_muladd_10s_10s_18ns_18_1_1_U614                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_127                                                                                                                           |    32|
|501   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_949                                                                                                                   |    32|
|502   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__256                                                    |     8|
|503   |    mac_muladd_10s_10s_18ns_18_1_1_U615                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_128                                                                                                                           |    32|
|504   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_948                                                                                                                   |    32|
|505   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__103                                                    |     8|
|506   |    mac_muladd_10s_10s_18ns_18_1_1_U616                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_129                                                                                                                           |    52|
|507   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_947                                                                                                                   |    52|
|508   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__13                                                     |     8|
|509   |    mac_muladd_10s_10s_18ns_18_1_1_U617                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_130                                                                                                                           |    31|
|510   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_946                                                                                                                   |    31|
|511   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__262                                                    |     8|
|512   |    mac_muladd_10s_10s_18ns_18_1_1_U618                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_131                                                                                                                           |    31|
|513   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_945                                                                                                                   |    31|
|514   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__227                                                    |     8|
|515   |    mac_muladd_10s_10s_18ns_18_1_1_U619                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_132                                                                                                                           |    32|
|516   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_944                                                                                                                   |    32|
|517   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__157                                                    |     8|
|518   |    mac_muladd_10s_10s_18ns_18_1_1_U620                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_133                                                                                                                           |    31|
|519   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_943                                                                                                                   |    31|
|520   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__23                                                     |     8|
|521   |    mac_muladd_10s_10s_18ns_18_1_1_U621                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_134                                                                                                                           |    31|
|522   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_942                                                                                                                   |    31|
|523   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__118                                                    |     8|
|524   |    mac_muladd_10s_10s_18ns_18_1_1_U623                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_135                                                                                                                           |    53|
|525   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_941                                                                                                                   |    53|
|526   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__180                                                    |     8|
|527   |    mac_muladd_10s_10s_18ns_18_1_1_U624                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_136                                                                                                                           |    31|
|528   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_940                                                                                                                   |    31|
|529   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__127                                                    |     8|
|530   |    mac_muladd_10s_10s_18ns_18_1_1_U625                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_137                                                                                                                           |    31|
|531   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_939                                                                                                                   |    31|
|532   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__146                                                    |     8|
|533   |    mac_muladd_10s_10s_18ns_18_1_1_U626                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_138                                                                                                                           |    51|
|534   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_938                                                                                                                   |    51|
|535   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__112                                                    |     8|
|536   |    mac_muladd_10s_10s_18ns_18_1_1_U627                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_139                                                                                                                           |    30|
|537   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_937                                                                                                                   |    30|
|538   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__209                                                    |     8|
|539   |    mac_muladd_10s_10s_18ns_18_1_1_U628                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_140                                                                                                                           |    30|
|540   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_936                                                                                                                   |    30|
|541   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__132                                                    |     8|
|542   |    mac_muladd_10s_10s_18ns_18_1_1_U629                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_141                                                                                                                           |    31|
|543   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_935                                                                                                                   |    31|
|544   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__220                                                    |     8|
|545   |    mac_muladd_10s_10s_18ns_18_1_1_U630                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_142                                                                                                                           |    30|
|546   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_934                                                                                                                   |    30|
|547   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__202                                                    |     8|
|548   |    mac_muladd_10s_10s_18ns_18_1_1_U631                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_143                                                                                                                           |    30|
|549   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_933                                                                                                                   |    30|
|550   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__191                                                    |     8|
|551   |    mac_muladd_10s_10s_18ns_18_1_1_U632                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_144                                                                                                                           |    24|
|552   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_932                                                                                                                   |    24|
|553   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__18                                                     |     8|
|554   |    mac_muladd_10s_10s_18ns_18_1_1_U643                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_145                                                                                                                           |    54|
|555   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_931                                                                                                                   |    54|
|556   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__140                                                    |     8|
|557   |    mac_muladd_10s_10s_18ns_18_1_1_U644                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_146                                                                                                                           |    32|
|558   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_930                                                                                                                   |    32|
|559   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__37                                                     |     8|
|560   |    mac_muladd_10s_10s_18ns_18_1_1_U645                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_147                                                                                                                           |    32|
|561   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_929                                                                                                                   |    32|
|562   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__144                                                    |     8|
|563   |    mac_muladd_10s_10s_18ns_18_1_1_U646                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_148                                                                                                                           |    52|
|564   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_928                                                                                                                   |    52|
|565   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__29                                                     |     8|
|566   |    mac_muladd_10s_10s_18ns_18_1_1_U647                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_149                                                                                                                           |    31|
|567   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_927                                                                                                                   |    31|
|568   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__171                                                    |     8|
|569   |    mac_muladd_10s_10s_18ns_18_1_1_U648                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_150                                                                                                                           |    31|
|570   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_926                                                                                                                   |    31|
|571   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__166                                                    |     8|
|572   |    mac_muladd_10s_10s_18ns_18_1_1_U649                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_151                                                                                                                           |    32|
|573   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_925                                                                                                                   |    32|
|574   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__131                                                    |     8|
|575   |    mac_muladd_10s_10s_18ns_18_1_1_U650                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_152                                                                                                                           |    31|
|576   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_924                                                                                                                   |    31|
|577   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__119                                                    |     8|
|578   |    mac_muladd_10s_10s_18ns_18_1_1_U651                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_153                                                                                                                           |    31|
|579   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_923                                                                                                                   |    31|
|580   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__10                                                     |     8|
|581   |    mac_muladd_10s_10s_18ns_18_1_1_U653                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_154                                                                                                                           |    53|
|582   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_922                                                                                                                   |    53|
|583   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__252                                                    |     8|
|584   |    mac_muladd_10s_10s_18ns_18_1_1_U654                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_155                                                                                                                           |    33|
|585   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_921                                                                                                                   |    33|
|586   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__77                                                     |     8|
|587   |    mac_muladd_10s_10s_18ns_18_1_1_U655                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_156                                                                                                                           |    33|
|588   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_920                                                                                                                   |    33|
|589   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__91                                                     |     8|
|590   |    mac_muladd_10s_10s_18ns_18_1_1_U656                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_157                                                                                                                           |    53|
|591   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_919                                                                                                                   |    53|
|592   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__43                                                     |     8|
|593   |    mac_muladd_10s_10s_18ns_18_1_1_U657                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_158                                                                                                                           |    32|
|594   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_918                                                                                                                   |    32|
|595   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__84                                                     |     8|
|596   |    mac_muladd_10s_10s_18ns_18_1_1_U658                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_159                                                                                                                           |    32|
|597   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_917                                                                                                                   |    32|
|598   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__33                                                     |     8|
|599   |    mac_muladd_10s_10s_18ns_18_1_1_U659                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_160                                                                                                                           |    33|
|600   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_916                                                                                                                   |    33|
|601   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__26                                                     |     8|
|602   |    mac_muladd_10s_10s_18ns_18_1_1_U660                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_161                                                                                                                           |    34|
|603   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_915                                                                                                                   |    34|
|604   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__53                                                     |     8|
|605   |    mac_muladd_10s_10s_18ns_18_1_1_U661                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_162                                                                                                                           |    32|
|606   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_914                                                                                                                   |    32|
|607   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__14                                                     |     8|
|608   |    mac_muladd_10s_10s_18ns_18_1_1_U662                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_163                                                                                                                           |    24|
|609   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_913                                                                                                                   |    24|
|610   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__40                                                     |     8|
|611   |    mac_muladd_10s_10s_18ns_18_1_1_U673                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_164                                                                                                                           |    54|
|612   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_912                                                                                                                   |    54|
|613   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__226                                                    |     8|
|614   |    mac_muladd_10s_10s_18ns_18_1_1_U674                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_165                                                                                                                           |    33|
|615   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_911                                                                                                                   |    33|
|616   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__80                                                     |     8|
|617   |    mac_muladd_10s_10s_18ns_18_1_1_U675                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_166                                                                                                                           |    33|
|618   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_910                                                                                                                   |    33|
|619   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__188                                                    |     8|
|620   |    mac_muladd_10s_10s_18ns_18_1_1_U676                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_167                                                                                                                           |    53|
|621   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_909                                                                                                                   |    53|
|622   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__136                                                    |     8|
|623   |    mac_muladd_10s_10s_18ns_18_1_1_U677                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_168                                                                                                                           |    32|
|624   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_908                                                                                                                   |    32|
|625   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__2                                                      |     8|
|626   |    mac_muladd_10s_10s_18ns_18_1_1_U678                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_169                                                                                                                           |    32|
|627   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_907                                                                                                                   |    32|
|628   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__19                                                     |     8|
|629   |    mac_muladd_10s_10s_18ns_18_1_1_U679                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_170                                                                                                                           |    33|
|630   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_906                                                                                                                   |    33|
|631   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__254                                                    |     8|
|632   |    mac_muladd_10s_10s_18ns_18_1_1_U680                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_171                                                                                                                           |    31|
|633   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_905                                                                                                                   |    31|
|634   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__41                                                     |     8|
|635   |    mac_muladd_10s_10s_18ns_18_1_1_U681                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_172                                                                                                                           |    32|
|636   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_904                                                                                                                   |    32|
|637   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__211                                                    |     8|
|638   |    mac_muladd_10s_10s_18ns_18_1_1_U683                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_173                                                                                                                           |    57|
|639   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_903                                                                                                                   |    57|
|640   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__185                                                    |     8|
|641   |    mac_muladd_10s_10s_18ns_18_1_1_U684                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_174                                                                                                                           |    33|
|642   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_902                                                                                                                   |    33|
|643   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__149                                                    |     8|
|644   |    mac_muladd_10s_10s_18ns_18_1_1_U685                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_175                                                                                                                           |    33|
|645   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_901                                                                                                                   |    33|
|646   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__34                                                     |     8|
|647   |    mac_muladd_10s_10s_18ns_18_1_1_U686                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_176                                                                                                                           |    51|
|648   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_900                                                                                                                   |    51|
|649   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__245                                                    |     8|
|650   |    mac_muladd_10s_10s_18ns_18_1_1_U687                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_177                                                                                                                           |    32|
|651   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_899                                                                                                                   |    32|
|652   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__155                                                    |     8|
|653   |    mac_muladd_10s_10s_18ns_18_1_1_U688                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_178                                                                                                                           |    30|
|654   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_898                                                                                                                   |    30|
|655   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__138                                                    |     8|
|656   |    mac_muladd_10s_10s_18ns_18_1_1_U689                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_179                                                                                                                           |    33|
|657   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_897                                                                                                                   |    33|
|658   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__267                                                    |     8|
|659   |    mac_muladd_10s_10s_18ns_18_1_1_U690                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_180                                                                                                                           |    34|
|660   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_896                                                                                                                   |    34|
|661   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__176                                                    |     8|
|662   |    mac_muladd_10s_10s_18ns_18_1_1_U691                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_181                                                                                                                           |    32|
|663   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_895                                                                                                                   |    32|
|664   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__44                                                     |     8|
|665   |    mac_muladd_10s_10s_18ns_18_1_1_U692                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_182                                                                                                                           |    24|
|666   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_894                                                                                                                   |    24|
|667   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__78                                                     |     8|
|668   |    mac_muladd_10s_10s_18ns_18_1_1_U703                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_183                                                                                                                           |    54|
|669   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_893                                                                                                                   |    54|
|670   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__21                                                     |     8|
|671   |    mac_muladd_10s_10s_18ns_18_1_1_U704                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_184                                                                                                                           |    33|
|672   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_892                                                                                                                   |    33|
|673   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__143                                                    |     8|
|674   |    mac_muladd_10s_10s_18ns_18_1_1_U705                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_185                                                                                                                           |    33|
|675   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_891                                                                                                                   |    33|
|676   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__107                                                    |     8|
|677   |    mac_muladd_10s_10s_18ns_18_1_1_U706                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_186                                                                                                                           |    52|
|678   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_890                                                                                                                   |    52|
|679   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__36                                                     |     8|
|680   |    mac_muladd_10s_10s_18ns_18_1_1_U707                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_187                                                                                                                           |    32|
|681   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_889                                                                                                                   |    32|
|682   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__68                                                     |     8|
|683   |    mac_muladd_10s_10s_18ns_18_1_1_U708                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_188                                                                                                                           |    31|
|684   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_888                                                                                                                   |    31|
|685   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__125                                                    |     8|
|686   |    mac_muladd_10s_10s_18ns_18_1_1_U709                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_189                                                                                                                           |    33|
|687   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_887                                                                                                                   |    33|
|688   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__70                                                     |     8|
|689   |    mac_muladd_10s_10s_18ns_18_1_1_U710                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_190                                                                                                                           |    31|
|690   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_886                                                                                                                   |    31|
|691   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__172                                                    |     8|
|692   |    mac_muladd_10s_10s_18ns_18_1_1_U711                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_191                                                                                                                           |    32|
|693   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_885                                                                                                                   |    32|
|694   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__181                                                    |     8|
|695   |    mac_muladd_10s_10s_18ns_18_1_1_U713                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_192                                                                                                                           |    53|
|696   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_884                                                                                                                   |    53|
|697   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__269                                                    |     8|
|698   |    mac_muladd_10s_10s_18ns_18_1_1_U714                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_193                                                                                                                           |    31|
|699   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_883                                                                                                                   |    31|
|700   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__116                                                    |     8|
|701   |    mac_muladd_10s_10s_18ns_18_1_1_U715                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_194                                                                                                                           |    31|
|702   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_882                                                                                                                   |    31|
|703   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__167                                                    |     8|
|704   |    mac_muladd_10s_10s_18ns_18_1_1_U716                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_195                                                                                                                           |    51|
|705   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_881                                                                                                                   |    51|
|706   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__174                                                    |     8|
|707   |    mac_muladd_10s_10s_18ns_18_1_1_U717                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_196                                                                                                                           |    30|
|708   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_880                                                                                                                   |    30|
|709   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__205                                                    |     8|
|710   |    mac_muladd_10s_10s_18ns_18_1_1_U718                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_197                                                                                                                           |    30|
|711   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_879                                                                                                                   |    30|
|712   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__232                                                    |     8|
|713   |    mac_muladd_10s_10s_18ns_18_1_1_U719                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_198                                                                                                                           |    31|
|714   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_878                                                                                                                   |    31|
|715   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__183                                                    |     8|
|716   |    mac_muladd_10s_10s_18ns_18_1_1_U720                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_199                                                                                                                           |    30|
|717   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_877                                                                                                                   |    30|
|718   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__31                                                     |     8|
|719   |    mac_muladd_10s_10s_18ns_18_1_1_U721                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_200                                                                                                                           |    30|
|720   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_876                                                                                                                   |    30|
|721   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__46                                                     |     8|
|722   |    mac_muladd_10s_10s_18ns_18_1_1_U722                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_201                                                                                                                           |    24|
|723   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_875                                                                                                                   |    24|
|724   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__92                                                     |     8|
|725   |    mac_muladd_10s_10s_18ns_18_1_1_U733                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_202                                                                                                                           |    54|
|726   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_874                                                                                                                   |    54|
|727   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__86                                                     |     8|
|728   |    mac_muladd_10s_10s_18ns_18_1_1_U734                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_203                                                                                                                           |    32|
|729   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_873                                                                                                                   |    32|
|730   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__8                                                      |     8|
|731   |    mac_muladd_10s_10s_18ns_18_1_1_U735                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_204                                                                                                                           |    32|
|732   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_872                                                                                                                   |    32|
|733   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__15                                                     |     8|
|734   |    mac_muladd_10s_10s_18ns_18_1_1_U736                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_205                                                                                                                           |    52|
|735   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_871                                                                                                                   |    52|
|736   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__82                                                     |     8|
|737   |    mac_muladd_10s_10s_18ns_18_1_1_U737                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_206                                                                                                                           |    31|
|738   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_870                                                                                                                   |    31|
|739   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__253                                                    |     8|
|740   |    mac_muladd_10s_10s_18ns_18_1_1_U738                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_207                                                                                                                           |    31|
|741   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_869                                                                                                                   |    31|
|742   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__236                                                    |     8|
|743   |    mac_muladd_10s_10s_18ns_18_1_1_U739                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_208                                                                                                                           |    32|
|744   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_868                                                                                                                   |    32|
|745   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__234                                                    |     8|
|746   |    mac_muladd_10s_10s_18ns_18_1_1_U740                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_209                                                                                                                           |    31|
|747   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_867                                                                                                                   |    31|
|748   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__187                                                    |     8|
|749   |    mac_muladd_10s_10s_18ns_18_1_1_U741                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_210                                                                                                                           |    31|
|750   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_866                                                                                                                   |    31|
|751   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__121                                                    |     8|
|752   |    mac_muladd_10s_10s_18ns_18_1_1_U743                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_211                                                                                                                           |    57|
|753   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_865                                                                                                                   |    57|
|754   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__186                                                    |     8|
|755   |    mac_muladd_10s_10s_18ns_18_1_1_U744                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_212                                                                                                                           |    33|
|756   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_864                                                                                                                   |    33|
|757   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__208                                                    |     8|
|758   |    mac_muladd_10s_10s_18ns_18_1_1_U745                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_213                                                                                                                           |    33|
|759   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_863                                                                                                                   |    33|
|760   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__35                                                     |     8|
|761   |    mac_muladd_10s_10s_18ns_18_1_1_U746                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_214                                                                                                                           |    51|
|762   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_862                                                                                                                   |    51|
|763   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__168                                                    |     8|
|764   |    mac_muladd_10s_10s_18ns_18_1_1_U747                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_215                                                                                                                           |    30|
|765   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_861                                                                                                                   |    30|
|766   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__156                                                    |     8|
|767   |    mac_muladd_10s_10s_18ns_18_1_1_U748                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_216                                                                                                                           |    32|
|768   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_860                                                                                                                   |    32|
|769   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__222                                                    |     8|
|770   |    mac_muladd_10s_10s_18ns_18_1_1_U749                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_217                                                                                                                           |    33|
|771   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_859                                                                                                                   |    33|
|772   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__195                                                    |     8|
|773   |    mac_muladd_10s_10s_18ns_18_1_1_U750                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_218                                                                                                                           |    30|
|774   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_858                                                                                                                   |    30|
|775   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__123                                                    |     8|
|776   |    mac_muladd_10s_10s_18ns_18_1_1_U751                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_219                                                                                                                           |    32|
|777   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_857                                                                                                                   |    32|
|778   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__45                                                     |     8|
|779   |    mac_muladd_10s_10s_18ns_18_1_1_U752                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_220                                                                                                                           |    24|
|780   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_856                                                                                                                   |    24|
|781   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__61                                                     |     8|
|782   |    mac_muladd_10s_10s_18ns_18_1_1_U763                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_221                                                                                                                           |    54|
|783   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_855                                                                                                                   |    54|
|784   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__129                                                    |     8|
|785   |    mac_muladd_10s_10s_18ns_18_1_1_U764                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_222                                                                                                                           |    33|
|786   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_854                                                                                                                   |    33|
|787   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__101                                                    |     8|
|788   |    mac_muladd_10s_10s_18ns_18_1_1_U765                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_223                                                                                                                           |    33|
|789   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_853                                                                                                                   |    33|
|790   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__194                                                    |     8|
|791   |    mac_muladd_10s_10s_18ns_18_1_1_U766                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_224                                                                                                                           |    52|
|792   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_852                                                                                                                   |    52|
|793   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__133                                                    |     8|
|794   |    mac_muladd_10s_10s_18ns_18_1_1_U767                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_225                                                                                                                           |    31|
|795   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_851                                                                                                                   |    31|
|796   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__264                                                    |     8|
|797   |    mac_muladd_10s_10s_18ns_18_1_1_U768                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_226                                                                                                                           |    32|
|798   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_850                                                                                                                   |    32|
|799   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__150                                                    |     8|
|800   |    mac_muladd_10s_10s_18ns_18_1_1_U769                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_227                                                                                                                           |    33|
|801   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_849                                                                                                                   |    33|
|802   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__104                                                    |     8|
|803   |    mac_muladd_10s_10s_18ns_18_1_1_U770                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_228                                                                                                                           |    31|
|804   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_848                                                                                                                   |    31|
|805   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__246                                                    |     8|
|806   |    mac_muladd_10s_10s_18ns_18_1_1_U771                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_229                                                                                                                           |    32|
|807   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_847                                                                                                                   |    32|
|808   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__217                                                    |     8|
|809   |    mac_muladd_10s_10s_18ns_18_1_1_U773                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_230                                                                                                                           |    53|
|810   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_846                                                                                                                   |    53|
|811   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__210                                                    |     8|
|812   |    mac_muladd_10s_10s_18ns_18_1_1_U774                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_231                                                                                                                           |    31|
|813   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_845                                                                                                                   |    31|
|814   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__231                                                    |     8|
|815   |    mac_muladd_10s_10s_18ns_18_1_1_U775                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_232                                                                                                                           |    31|
|816   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_844                                                                                                                   |    31|
|817   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__105                                                    |     8|
|818   |    mac_muladd_10s_10s_18ns_18_1_1_U776                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_233                                                                                                                           |    51|
|819   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_843                                                                                                                   |    51|
|820   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__215                                                    |     8|
|821   |    mac_muladd_10s_10s_18ns_18_1_1_U777                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_234                                                                                                                           |    30|
|822   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_842                                                                                                                   |    30|
|823   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__95                                                     |     8|
|824   |    mac_muladd_10s_10s_18ns_18_1_1_U778                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_235                                                                                                                           |    30|
|825   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_841                                                                                                                   |    30|
|826   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__164                                                    |     8|
|827   |    mac_muladd_10s_10s_18ns_18_1_1_U779                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_236                                                                                                                           |    31|
|828   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_840                                                                                                                   |    31|
|829   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__259                                                    |     8|
|830   |    mac_muladd_10s_10s_18ns_18_1_1_U780                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_237                                                                                                                           |    30|
|831   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_839                                                                                                                   |    30|
|832   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__160                                                    |     8|
|833   |    mac_muladd_10s_10s_18ns_18_1_1_U781                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_238                                                                                                                           |    30|
|834   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_838                                                                                                                   |    30|
|835   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__49                                                     |     8|
|836   |    mac_muladd_10s_10s_18ns_18_1_1_U782                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_239                                                                                                                           |    24|
|837   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_837                                                                                                                   |    24|
|838   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__148                                                    |     8|
|839   |    mac_muladd_10s_10s_18ns_18_1_1_U793                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_240                                                                                                                           |    54|
|840   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_836                                                                                                                   |    54|
|841   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__265                                                    |     8|
|842   |    mac_muladd_10s_10s_18ns_18_1_1_U794                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_241                                                                                                                           |    32|
|843   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_835                                                                                                                   |    32|
|844   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__175                                                    |     8|
|845   |    mac_muladd_10s_10s_18ns_18_1_1_U795                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_242                                                                                                                           |    32|
|846   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_834                                                                                                                   |    32|
|847   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__25                                                     |     8|
|848   |    mac_muladd_10s_10s_18ns_18_1_1_U796                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_243                                                                                                                           |    52|
|849   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_833                                                                                                                   |    52|
|850   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__75                                                     |     8|
|851   |    mac_muladd_10s_10s_18ns_18_1_1_U797                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_244                                                                                                                           |    31|
|852   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_832                                                                                                                   |    31|
|853   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__5                                                      |     8|
|854   |    mac_muladd_10s_10s_18ns_18_1_1_U798                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_245                                                                                                                           |    31|
|855   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_831                                                                                                                   |    31|
|856   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__184                                                    |     8|
|857   |    mac_muladd_10s_10s_18ns_18_1_1_U799                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_246                                                                                                                           |    32|
|858   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_830                                                                                                                   |    32|
|859   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__72                                                     |     8|
|860   |    mac_muladd_10s_10s_18ns_18_1_1_U800                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_247                                                                                                                           |    31|
|861   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_829                                                                                                                   |    31|
|862   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__213                                                    |     8|
|863   |    mac_muladd_10s_10s_18ns_18_1_1_U801                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_248                                                                                                                           |    31|
|864   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_828                                                                                                                   |    31|
|865   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__64                                                     |     8|
|866   |    mac_muladd_10s_10s_18ns_18_1_1_U803                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_249                                                                                                                           |    53|
|867   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_827                                                                                                                   |    53|
|868   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__257                                                    |     8|
|869   |    mac_muladd_10s_10s_18ns_18_1_1_U804                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_250                                                                                                                           |    31|
|870   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_826                                                                                                                   |    31|
|871   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__22                                                     |     8|
|872   |    mac_muladd_10s_10s_18ns_18_1_1_U805                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_251                                                                                                                           |    31|
|873   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_825                                                                                                                   |    31|
|874   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__271                                                    |     8|
|875   |    mac_muladd_10s_10s_18ns_18_1_1_U806                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_252                                                                                                                           |    51|
|876   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_824                                                                                                                   |    51|
|877   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__28                                                     |     8|
|878   |    mac_muladd_10s_10s_18ns_18_1_1_U807                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_253                                                                                                                           |    30|
|879   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_823                                                                                                                   |    30|
|880   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__52                                                     |     8|
|881   |    mac_muladd_10s_10s_18ns_18_1_1_U808                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_254                                                                                                                           |    30|
|882   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_822                                                                                                                   |    30|
|883   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__94                                                     |     8|
|884   |    mac_muladd_10s_10s_18ns_18_1_1_U809                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_255                                                                                                                           |    31|
|885   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_821                                                                                                                   |    31|
|886   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__190                                                    |     8|
|887   |    mac_muladd_10s_10s_18ns_18_1_1_U810                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_256                                                                                                                           |    30|
|888   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_820                                                                                                                   |    30|
|889   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__142                                                    |     8|
|890   |    mac_muladd_10s_10s_18ns_18_1_1_U811                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_257                                                                                                                           |    30|
|891   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_819                                                                                                                   |    30|
|892   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__11                                                     |     8|
|893   |    mac_muladd_10s_10s_18ns_18_1_1_U812                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_258                                                                                                                           |    24|
|894   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_818                                                                                                                   |    24|
|895   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__182                                                    |     8|
|896   |    mac_muladd_10s_10s_18ns_18_1_1_U823                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_259                                                                                                                           |    54|
|897   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_817                                                                                                                   |    54|
|898   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__93                                                     |     8|
|899   |    mac_muladd_10s_10s_18ns_18_1_1_U824                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_260                                                                                                                           |    32|
|900   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_816                                                                                                                   |    32|
|901   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__24                                                     |     8|
|902   |    mac_muladd_10s_10s_18ns_18_1_1_U825                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_261                                                                                                                           |    32|
|903   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_815                                                                                                                   |    32|
|904   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__162                                                    |     8|
|905   |    mac_muladd_10s_10s_18ns_18_1_1_U826                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_262                                                                                                                           |    52|
|906   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_814                                                                                                                   |    52|
|907   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__109                                                    |     8|
|908   |    mac_muladd_10s_10s_18ns_18_1_1_U827                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_263                                                                                                                           |    31|
|909   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_813                                                                                                                   |    31|
|910   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__51                                                     |     8|
|911   |    mac_muladd_10s_10s_18ns_18_1_1_U828                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_264                                                                                                                           |    31|
|912   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_812                                                                                                                   |    31|
|913   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__99                                                     |     8|
|914   |    mac_muladd_10s_10s_18ns_18_1_1_U829                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_265                                                                                                                           |    32|
|915   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_811                                                                                                                   |    32|
|916   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__248                                                    |     8|
|917   |    mac_muladd_10s_10s_18ns_18_1_1_U830                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_266                                                                                                                           |    31|
|918   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_810                                                                                                                   |    31|
|919   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__122                                                    |     8|
|920   |    mac_muladd_10s_10s_18ns_18_1_1_U831                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_267                                                                                                                           |    31|
|921   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_809                                                                                                                   |    31|
|922   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__158                                                    |     8|
|923   |    mac_muladd_10s_10s_18ns_18_1_1_U833                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_268                                                                                                                           |    53|
|924   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_808                                                                                                                   |    53|
|925   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__261                                                    |     8|
|926   |    mac_muladd_10s_10s_18ns_18_1_1_U834                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_269                                                                                                                           |    31|
|927   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_807                                                                                                                   |    31|
|928   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__20                                                     |     8|
|929   |    mac_muladd_10s_10s_18ns_18_1_1_U835                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_270                                                                                                                           |    31|
|930   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_806                                                                                                                   |    31|
|931   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__69                                                     |     8|
|932   |    mac_muladd_10s_10s_18ns_18_1_1_U836                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_271                                                                                                                           |    51|
|933   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_805                                                                                                                   |    51|
|934   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__242                                                    |     8|
|935   |    mac_muladd_10s_10s_18ns_18_1_1_U837                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_272                                                                                                                           |    30|
|936   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_804                                                                                                                   |    30|
|937   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__152                                                    |     8|
|938   |    mac_muladd_10s_10s_18ns_18_1_1_U838                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_273                                                                                                                           |    30|
|939   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_803                                                                                                                   |    30|
|940   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__4                                                      |     8|
|941   |    mac_muladd_10s_10s_18ns_18_1_1_U839                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_274                                                                                                                           |    31|
|942   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_802                                                                                                                   |    31|
|943   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__250                                                    |     8|
|944   |    mac_muladd_10s_10s_18ns_18_1_1_U840                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_275                                                                                                                           |    30|
|945   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_801                                                                                                                   |    30|
|946   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__203                                                    |     8|
|947   |    mac_muladd_10s_10s_18ns_18_1_1_U841                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_276                                                                                                                           |    30|
|948   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_800                                                                                                                   |    30|
|949   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__197                                                    |     8|
|950   |    mac_muladd_10s_10s_18ns_18_1_1_U842                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_277                                                                                                                           |    24|
|951   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_799                                                                                                                   |    24|
|952   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__96                                                     |     8|
|953   |    mac_muladd_10s_10s_18ns_18_1_1_U853                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_278                                                                                                                           |    80|
|954   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_798                                                                                                                   |    80|
|955   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__39                                                     |     8|
|956   |    mac_muladd_10s_10s_18ns_18_1_1_U854                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_279                                                                                                                           |    34|
|957   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_797                                                                                                                   |    34|
|958   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__98                                                     |     8|
|959   |    mac_muladd_10s_10s_18ns_18_1_1_U855                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_280                                                                                                                           |    34|
|960   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_796                                                                                                                   |    34|
|961   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__3                                                      |     8|
|962   |    mac_muladd_10s_10s_18ns_18_1_1_U856                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_281                                                                                                                           |    52|
|963   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_795                                                                                                                   |    52|
|964   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__9                                                      |     8|
|965   |    mac_muladd_10s_10s_18ns_18_1_1_U857                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_282                                                                                                                           |    32|
|966   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_794                                                                                                                   |    32|
|967   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__223                                                    |     8|
|968   |    mac_muladd_10s_10s_18ns_18_1_1_U858                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_283                                                                                                                           |    32|
|969   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_793                                                                                                                   |    32|
|970   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__74                                                     |     8|
|971   |    mac_muladd_10s_10s_18ns_18_1_1_U859                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_284                                                                                                                           |    34|
|972   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_792                                                                                                                   |    34|
|973   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__200                                                    |     8|
|974   |    mac_muladd_10s_10s_18ns_18_1_1_U860                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_285                                                                                                                           |    32|
|975   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_791                                                                                                                   |    32|
|976   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__192                                                    |     8|
|977   |    mac_muladd_10s_10s_18ns_18_1_1_U861                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_286                                                                                                                           |    32|
|978   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1                                                                                                                       |    32|
|979   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__247                                                    |     8|
|980   |    mac_muladd_10s_8s_18ns_18_1_1_U582                               |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1                                                                                                                                |    31|
|981   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_790                                                                                                                    |    31|
|982   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__14                                                                    |     8|
|983   |    mac_muladd_10s_8s_18ns_18_1_1_U612                               |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_287                                                                                                                            |    63|
|984   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_789                                                                                                                    |    63|
|985   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__10                                                                    |     8|
|986   |    mac_muladd_10s_8s_18ns_18_1_1_U642                               |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_288                                                                                                                            |    63|
|987   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_788                                                                                                                    |    63|
|988   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__9                                                                     |     8|
|989   |    mac_muladd_10s_8s_18ns_18_1_1_U672                               |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_289                                                                                                                            |    64|
|990   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_787                                                                                                                    |    64|
|991   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__6                                                                     |     8|
|992   |    mac_muladd_10s_8s_18ns_18_1_1_U702                               |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_290                                                                                                                            |    64|
|993   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_786                                                                                                                    |    64|
|994   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__16                                                                    |     8|
|995   |    mac_muladd_10s_8s_18ns_18_1_1_U732                               |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_291                                                                                                                            |    63|
|996   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_785                                                                                                                    |    63|
|997   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__5                                                                     |     8|
|998   |    mac_muladd_10s_8s_18ns_18_1_1_U762                               |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_292                                                                                                                            |    64|
|999   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_784                                                                                                                    |    64|
|1000  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__1                                                                     |     8|
|1001  |    mac_muladd_10s_8s_18ns_18_1_1_U792                               |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_293                                                                                                                            |    63|
|1002  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_783                                                                                                                    |    63|
|1003  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__11                                                                    |     8|
|1004  |    mac_muladd_10s_8s_18ns_18_1_1_U822                               |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_294                                                                                                                            |    63|
|1005  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_782                                                                                                                    |    63|
|1006  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__19                                                                    |     8|
|1007  |    mac_muladd_10s_8s_18ns_18_1_1_U852                               |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_295                                                                                                                            |    24|
|1008  |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                                                                                                        |    24|
|1009  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_U0/tmp_169_reg_81724_reg_funnel__8                                                                     |     8|
|1010  |    mac_muladd_10s_9s_18ns_18_1_1_U562                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1                                                                                                                                |    24|
|1011  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_781                                                                                                                    |    24|
|1012  |    mac_muladd_10s_9s_18ns_18_1_1_U573                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_296                                                                                                                            |    44|
|1013  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_780                                                                                                                    |    44|
|1014  |    mac_muladd_10s_9s_18ns_18_1_1_U574                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_297                                                                                                                            |    27|
|1015  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_779                                                                                                                    |    27|
|1016  |    mac_muladd_10s_9s_18ns_18_1_1_U575                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_298                                                                                                                            |    26|
|1017  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_778                                                                                                                    |    26|
|1018  |    mac_muladd_10s_9s_18ns_18_1_1_U576                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_299                                                                                                                            |    46|
|1019  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_777                                                                                                                    |    46|
|1020  |    mac_muladd_10s_9s_18ns_18_1_1_U577                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_300                                                                                                                            |    24|
|1021  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_776                                                                                                                    |    24|
|1022  |    mac_muladd_10s_9s_18ns_18_1_1_U578                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_301                                                                                                                            |    27|
|1023  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_775                                                                                                                    |    27|
|1024  |    mac_muladd_10s_9s_18ns_18_1_1_U579                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_302                                                                                                                            |    24|
|1025  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_774                                                                                                                    |    24|
|1026  |    mac_muladd_10s_9s_18ns_18_1_1_U580                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_303                                                                                                                            |    23|
|1027  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_773                                                                                                                    |    23|
|1028  |    mac_muladd_10s_9s_18ns_18_1_1_U581                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_304                                                                                                                            |    24|
|1029  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_772                                                                                                                    |    24|
|1030  |    mac_muladd_10s_9s_18ns_18_1_1_U592                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_305                                                                                                                            |    63|
|1031  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_771                                                                                                                    |    63|
|1032  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__58                                                     |     8|
|1033  |    mac_muladd_10s_9s_18ns_18_1_1_U603                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_306                                                                                                                            |    81|
|1034  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_770                                                                                                                    |    81|
|1035  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__169                                                    |     8|
|1036  |    mac_muladd_10s_9s_18ns_18_1_1_U604                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_307                                                                                                                            |    33|
|1037  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_769                                                                                                                    |    33|
|1038  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__102                                                    |     8|
|1039  |    mac_muladd_10s_9s_18ns_18_1_1_U605                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_308                                                                                                                            |    33|
|1040  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_768                                                                                                                    |    33|
|1041  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__141                                                    |     8|
|1042  |    mac_muladd_10s_9s_18ns_18_1_1_U606                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_309                                                                                                                            |    52|
|1043  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_767                                                                                                                    |    52|
|1044  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__198                                                    |     8|
|1045  |    mac_muladd_10s_9s_18ns_18_1_1_U607                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_310                                                                                                                            |    31|
|1046  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_766                                                                                                                    |    31|
|1047  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__137                                                    |     8|
|1048  |    mac_muladd_10s_9s_18ns_18_1_1_U608                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_311                                                                                                                            |    30|
|1049  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_765                                                                                                                    |    30|
|1050  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__67                                                     |     8|
|1051  |    mac_muladd_10s_9s_18ns_18_1_1_U609                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_312                                                                                                                            |    33|
|1052  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_764                                                                                                                    |    33|
|1053  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__16                                                     |     8|
|1054  |    mac_muladd_10s_9s_18ns_18_1_1_U610                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_313                                                                                                                            |    31|
|1055  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_763                                                                                                                    |    31|
|1056  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__89                                                     |     8|
|1057  |    mac_muladd_10s_9s_18ns_18_1_1_U611                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_314                                                                                                                            |    30|
|1058  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_762                                                                                                                    |    30|
|1059  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__126                                                    |     8|
|1060  |    mac_muladd_10s_9s_18ns_18_1_1_U622                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_315                                                                                                                            |    63|
|1061  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_761                                                                                                                    |    63|
|1062  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__219                                                    |     8|
|1063  |    mac_muladd_10s_9s_18ns_18_1_1_U633                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_316                                                                                                                            |    81|
|1064  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_760                                                                                                                    |    81|
|1065  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__154                                                    |     8|
|1066  |    mac_muladd_10s_9s_18ns_18_1_1_U634                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_317                                                                                                                            |    33|
|1067  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_759                                                                                                                    |    33|
|1068  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__224                                                    |     8|
|1069  |    mac_muladd_10s_9s_18ns_18_1_1_U635                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_318                                                                                                                            |    33|
|1070  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_758                                                                                                                    |    33|
|1071  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__48                                                     |     8|
|1072  |    mac_muladd_10s_9s_18ns_18_1_1_U636                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_319                                                                                                                            |    52|
|1073  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_757                                                                                                                    |    52|
|1074  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__225                                                    |     8|
|1075  |    mac_muladd_10s_9s_18ns_18_1_1_U637                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_320                                                                                                                            |    31|
|1076  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_756                                                                                                                    |    31|
|1077  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__54                                                     |     8|
|1078  |    mac_muladd_10s_9s_18ns_18_1_1_U638                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_321                                                                                                                            |    30|
|1079  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_755                                                                                                                    |    30|
|1080  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__100                                                    |     8|
|1081  |    mac_muladd_10s_9s_18ns_18_1_1_U639                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_322                                                                                                                            |    33|
|1082  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_754                                                                                                                    |    33|
|1083  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__12                                                     |     8|
|1084  |    mac_muladd_10s_9s_18ns_18_1_1_U640                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_323                                                                                                                            |    31|
|1085  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_753                                                                                                                    |    31|
|1086  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__97                                                     |     8|
|1087  |    mac_muladd_10s_9s_18ns_18_1_1_U641                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_324                                                                                                                            |    30|
|1088  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_752                                                                                                                    |    30|
|1089  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__241                                                    |     8|
|1090  |    mac_muladd_10s_9s_18ns_18_1_1_U652                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_325                                                                                                                            |    63|
|1091  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_751                                                                                                                    |    63|
|1092  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__7                                                      |     8|
|1093  |    mac_muladd_10s_9s_18ns_18_1_1_U663                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_326                                                                                                                            |    82|
|1094  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_750                                                                                                                    |    82|
|1095  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__193                                                    |     8|
|1096  |    mac_muladd_10s_9s_18ns_18_1_1_U664                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_327                                                                                                                            |    35|
|1097  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_749                                                                                                                    |    35|
|1098  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__59                                                     |     8|
|1099  |    mac_muladd_10s_9s_18ns_18_1_1_U665                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_328                                                                                                                            |    35|
|1100  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_748                                                                                                                    |    35|
|1101  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__71                                                     |     8|
|1102  |    mac_muladd_10s_9s_18ns_18_1_1_U666                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_329                                                                                                                            |    54|
|1103  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_747                                                                                                                    |    54|
|1104  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__207                                                    |     8|
|1105  |    mac_muladd_10s_9s_18ns_18_1_1_U667                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_330                                                                                                                            |    33|
|1106  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_746                                                                                                                    |    33|
|1107  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__65                                                     |     8|
|1108  |    mac_muladd_10s_9s_18ns_18_1_1_U668                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_331                                                                                                                            |    32|
|1109  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_745                                                                                                                    |    32|
|1110  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__199                                                    |     8|
|1111  |    mac_muladd_10s_9s_18ns_18_1_1_U669                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_332                                                                                                                            |    35|
|1112  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_744                                                                                                                    |    35|
|1113  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__221                                                    |     8|
|1114  |    mac_muladd_10s_9s_18ns_18_1_1_U670                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_333                                                                                                                            |    42|
|1115  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_743                                                                                                                    |    42|
|1116  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__216                                                    |     8|
|1117  |    mac_muladd_10s_9s_18ns_18_1_1_U671                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_334                                                                                                                            |    32|
|1118  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_742                                                                                                                    |    32|
|1119  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__214                                                    |     8|
|1120  |    mac_muladd_10s_9s_18ns_18_1_1_U682                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_335                                                                                                                            |    63|
|1121  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_741                                                                                                                    |    63|
|1122  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__163                                                    |     8|
|1123  |    mac_muladd_10s_9s_18ns_18_1_1_U693                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_336                                                                                                                            |    93|
|1124  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_740                                                                                                                    |    93|
|1125  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__244                                                    |     8|
|1126  |    mac_muladd_10s_9s_18ns_18_1_1_U694                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_337                                                                                                                            |    35|
|1127  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_739                                                                                                                    |    35|
|1128  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__56                                                     |     8|
|1129  |    mac_muladd_10s_9s_18ns_18_1_1_U695                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_338                                                                                                                            |    35|
|1130  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_738                                                                                                                    |    35|
|1131  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__87                                                     |     8|
|1132  |    mac_muladd_10s_9s_18ns_18_1_1_U696                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_339                                                                                                                            |    52|
|1133  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_737                                                                                                                    |    52|
|1134  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__30                                                     |     8|
|1135  |    mac_muladd_10s_9s_18ns_18_1_1_U697                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_340                                                                                                                            |    33|
|1136  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_736                                                                                                                    |    33|
|1137  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__196                                                    |     8|
|1138  |    mac_muladd_10s_9s_18ns_18_1_1_U698                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_341                                                                                                                            |    30|
|1139  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_735                                                                                                                    |    30|
|1140  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__120                                                    |     8|
|1141  |    mac_muladd_10s_9s_18ns_18_1_1_U699                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_342                                                                                                                            |    35|
|1142  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_734                                                                                                                    |    35|
|1143  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__114                                                    |     8|
|1144  |    mac_muladd_10s_9s_18ns_18_1_1_U700                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_343                                                                                                                            |    42|
|1145  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_733                                                                                                                    |    42|
|1146  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__266                                                    |     8|
|1147  |    mac_muladd_10s_9s_18ns_18_1_1_U701                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_344                                                                                                                            |    32|
|1148  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_732                                                                                                                    |    32|
|1149  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__235                                                    |     8|
|1150  |    mac_muladd_10s_9s_18ns_18_1_1_U712                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_345                                                                                                                            |    63|
|1151  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_731                                                                                                                    |    63|
|1152  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__38                                                     |     8|
|1153  |    mac_muladd_10s_9s_18ns_18_1_1_U723                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_346                                                                                                                            |    81|
|1154  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_730                                                                                                                    |    81|
|1155  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__1                                                      |     8|
|1156  |    mac_muladd_10s_9s_18ns_18_1_1_U724                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_347                                                                                                                            |    33|
|1157  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_729                                                                                                                    |    33|
|1158  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__159                                                    |     8|
|1159  |    mac_muladd_10s_9s_18ns_18_1_1_U725                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_348                                                                                                                            |    33|
|1160  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_728                                                                                                                    |    33|
|1161  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__110                                                    |     8|
|1162  |    mac_muladd_10s_9s_18ns_18_1_1_U726                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_349                                                                                                                            |    52|
|1163  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_727                                                                                                                    |    52|
|1164  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__151                                                    |     8|
|1165  |    mac_muladd_10s_9s_18ns_18_1_1_U727                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_350                                                                                                                            |    31|
|1166  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_726                                                                                                                    |    31|
|1167  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__55                                                     |     8|
|1168  |    mac_muladd_10s_9s_18ns_18_1_1_U728                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_351                                                                                                                            |    30|
|1169  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_725                                                                                                                    |    30|
|1170  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__88                                                     |     8|
|1171  |    mac_muladd_10s_9s_18ns_18_1_1_U729                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_352                                                                                                                            |    33|
|1172  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_724                                                                                                                    |    33|
|1173  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__60                                                     |     8|
|1174  |    mac_muladd_10s_9s_18ns_18_1_1_U730                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_353                                                                                                                            |    31|
|1175  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_723                                                                                                                    |    31|
|1176  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__260                                                    |     8|
|1177  |    mac_muladd_10s_9s_18ns_18_1_1_U731                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_354                                                                                                                            |    30|
|1178  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_722                                                                                                                    |    30|
|1179  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__145                                                    |     8|
|1180  |    mac_muladd_10s_9s_18ns_18_1_1_U742                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_355                                                                                                                            |    63|
|1181  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_721                                                                                                                    |    63|
|1182  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__27                                                     |     8|
|1183  |    mac_muladd_10s_9s_18ns_18_1_1_U753                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_356                                                                                                                            |    93|
|1184  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_720                                                                                                                    |    93|
|1185  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__73                                                     |     8|
|1186  |    mac_muladd_10s_9s_18ns_18_1_1_U754                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_357                                                                                                                            |    35|
|1187  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_719                                                                                                                    |    35|
|1188  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__85                                                     |     8|
|1189  |    mac_muladd_10s_9s_18ns_18_1_1_U755                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_358                                                                                                                            |    35|
|1190  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_718                                                                                                                    |    35|
|1191  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__201                                                    |     8|
|1192  |    mac_muladd_10s_9s_18ns_18_1_1_U756                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_359                                                                                                                            |    52|
|1193  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_717                                                                                                                    |    52|
|1194  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__115                                                    |     8|
|1195  |    mac_muladd_10s_9s_18ns_18_1_1_U757                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_360                                                                                                                            |    31|
|1196  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_716                                                                                                                    |    31|
|1197  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__228                                                    |     8|
|1198  |    mac_muladd_10s_9s_18ns_18_1_1_U758                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_361                                                                                                                            |    32|
|1199  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_715                                                                                                                    |    32|
|1200  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__240                                                    |     8|
|1201  |    mac_muladd_10s_9s_18ns_18_1_1_U759                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_362                                                                                                                            |    35|
|1202  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_714                                                                                                                    |    35|
|1203  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__83                                                     |     8|
|1204  |    mac_muladd_10s_9s_18ns_18_1_1_U760                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_363                                                                                                                            |    31|
|1205  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_713                                                                                                                    |    31|
|1206  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__255                                                    |     8|
|1207  |    mac_muladd_10s_9s_18ns_18_1_1_U761                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_364                                                                                                                            |    32|
|1208  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_712                                                                                                                    |    32|
|1209  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__212                                                    |     8|
|1210  |    mac_muladd_10s_9s_18ns_18_1_1_U772                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_365                                                                                                                            |    63|
|1211  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_711                                                                                                                    |    63|
|1212  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__178                                                    |     8|
|1213  |    mac_muladd_10s_9s_18ns_18_1_1_U783                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_366                                                                                                                            |    81|
|1214  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_710                                                                                                                    |    81|
|1215  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__62                                                     |     8|
|1216  |    mac_muladd_10s_9s_18ns_18_1_1_U784                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_367                                                                                                                            |    33|
|1217  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_709                                                                                                                    |    33|
|1218  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__66                                                     |     8|
|1219  |    mac_muladd_10s_9s_18ns_18_1_1_U785                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_368                                                                                                                            |    33|
|1220  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_708                                                                                                                    |    33|
|1221  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__6                                                      |     8|
|1222  |    mac_muladd_10s_9s_18ns_18_1_1_U786                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_369                                                                                                                            |    52|
|1223  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_707                                                                                                                    |    52|
|1224  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__117                                                    |     8|
|1225  |    mac_muladd_10s_9s_18ns_18_1_1_U787                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_370                                                                                                                            |    31|
|1226  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_706                                                                                                                    |    31|
|1227  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__111                                                    |     8|
|1228  |    mac_muladd_10s_9s_18ns_18_1_1_U788                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_371                                                                                                                            |    30|
|1229  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_705                                                                                                                    |    30|
|1230  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__218                                                    |     8|
|1231  |    mac_muladd_10s_9s_18ns_18_1_1_U789                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_372                                                                                                                            |    33|
|1232  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_704                                                                                                                    |    33|
|1233  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__233                                                    |     8|
|1234  |    mac_muladd_10s_9s_18ns_18_1_1_U790                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_373                                                                                                                            |    31|
|1235  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_703                                                                                                                    |    31|
|1236  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__239                                                    |     8|
|1237  |    mac_muladd_10s_9s_18ns_18_1_1_U791                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_374                                                                                                                            |    30|
|1238  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_702                                                                                                                    |    30|
|1239  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__128                                                    |     8|
|1240  |    mac_muladd_10s_9s_18ns_18_1_1_U802                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_375                                                                                                                            |    63|
|1241  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_701                                                                                                                    |    63|
|1242  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__173                                                    |     8|
|1243  |    mac_muladd_10s_9s_18ns_18_1_1_U813                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_376                                                                                                                            |    81|
|1244  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_700                                                                                                                    |    81|
|1245  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__17                                                     |     8|
|1246  |    mac_muladd_10s_9s_18ns_18_1_1_U814                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_377                                                                                                                            |    33|
|1247  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_699                                                                                                                    |    33|
|1248  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__189                                                    |     8|
|1249  |    mac_muladd_10s_9s_18ns_18_1_1_U815                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_378                                                                                                                            |    33|
|1250  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_698                                                                                                                    |    33|
|1251  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__47                                                     |     8|
|1252  |    mac_muladd_10s_9s_18ns_18_1_1_U816                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_379                                                                                                                            |    52|
|1253  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_697                                                                                                                    |    52|
|1254  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__229                                                    |     8|
|1255  |    mac_muladd_10s_9s_18ns_18_1_1_U817                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_380                                                                                                                            |    31|
|1256  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_696                                                                                                                    |    31|
|1257  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__57                                                     |     8|
|1258  |    mac_muladd_10s_9s_18ns_18_1_1_U818                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_381                                                                                                                            |    30|
|1259  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_695                                                                                                                    |    30|
|1260  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__90                                                     |     8|
|1261  |    mac_muladd_10s_9s_18ns_18_1_1_U819                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_382                                                                                                                            |    33|
|1262  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_694                                                                                                                    |    33|
|1263  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__165                                                    |     8|
|1264  |    mac_muladd_10s_9s_18ns_18_1_1_U820                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_383                                                                                                                            |    31|
|1265  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_693                                                                                                                    |    31|
|1266  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__179                                                    |     8|
|1267  |    mac_muladd_10s_9s_18ns_18_1_1_U821                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_384                                                                                                                            |    30|
|1268  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_692                                                                                                                    |    30|
|1269  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__177                                                    |     8|
|1270  |    mac_muladd_10s_9s_18ns_18_1_1_U832                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_385                                                                                                                            |    63|
|1271  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_691                                                                                                                    |    63|
|1272  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__268                                                    |     8|
|1273  |    mac_muladd_10s_9s_18ns_18_1_1_U843                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_386                                                                                                                            |    81|
|1274  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_690                                                                                                                    |    81|
|1275  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__206                                                    |     8|
|1276  |    mac_muladd_10s_9s_18ns_18_1_1_U844                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_387                                                                                                                            |    33|
|1277  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_689                                                                                                                    |    33|
|1278  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__134                                                    |     8|
|1279  |    mac_muladd_10s_9s_18ns_18_1_1_U845                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_388                                                                                                                            |    33|
|1280  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_688                                                                                                                    |    33|
|1281  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__237                                                    |     8|
|1282  |    mac_muladd_10s_9s_18ns_18_1_1_U846                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_389                                                                                                                            |    52|
|1283  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_687                                                                                                                    |    52|
|1284  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__270                                                    |     8|
|1285  |    mac_muladd_10s_9s_18ns_18_1_1_U847                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_390                                                                                                                            |    31|
|1286  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_686                                                                                                                    |    31|
|1287  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__249                                                    |     8|
|1288  |    mac_muladd_10s_9s_18ns_18_1_1_U848                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_391                                                                                                                            |    30|
|1289  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_685                                                                                                                    |    30|
|1290  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__139                                                    |     8|
|1291  |    mac_muladd_10s_9s_18ns_18_1_1_U849                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_392                                                                                                                            |    33|
|1292  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_684                                                                                                                    |    33|
|1293  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__79                                                     |     8|
|1294  |    mac_muladd_10s_9s_18ns_18_1_1_U850                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_393                                                                                                                            |    31|
|1295  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_683                                                                                                                    |    31|
|1296  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__108                                                    |     8|
|1297  |    mac_muladd_10s_9s_18ns_18_1_1_U851                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_394                                                                                                                            |    30|
|1298  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0                                                                                                                        |    30|
|1299  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0/mul_10s_10ns_18_1_1_U110/tmp_product_funnel__130                                                    |     8|
|1300  |    mul_10s_10s_18_1_1_U263                                          |hls_dummy_mul_10s_10s_18_1_1                                                                                                                                           |    71|
|1301  |    mul_10s_10s_18_1_1_U264                                          |hls_dummy_mul_10s_10s_18_1_1_395                                                                                                                                       |    71|
|1302  |    mul_10s_10s_18_1_1_U265                                          |hls_dummy_mul_10s_10s_18_1_1_396                                                                                                                                       |    71|
|1303  |    mul_10s_10s_18_1_1_U266                                          |hls_dummy_mul_10s_10s_18_1_1_397                                                                                                                                       |    76|
|1304  |    mul_10s_10s_18_1_1_U267                                          |hls_dummy_mul_10s_10s_18_1_1_398                                                                                                                                       |    74|
|1305  |    mul_10s_10s_18_1_1_U268                                          |hls_dummy_mul_10s_10s_18_1_1_399                                                                                                                                       |    76|
|1306  |    mul_10s_10s_18_1_1_U269                                          |hls_dummy_mul_10s_10s_18_1_1_400                                                                                                                                       |    71|
|1307  |    mul_10s_10s_18_1_1_U270                                          |hls_dummy_mul_10s_10s_18_1_1_401                                                                                                                                       |    71|
|1308  |    mul_10s_10s_18_1_1_U271                                          |hls_dummy_mul_10s_10s_18_1_1_402                                                                                                                                       |    71|
|1309  |    mul_10s_10s_18_1_1_U272                                          |hls_dummy_mul_10s_10s_18_1_1_403                                                                                                                                       |    22|
|1310  |    mul_10s_10s_18_1_1_U273                                          |hls_dummy_mul_10s_10s_18_1_1_404                                                                                                                                       |    68|
|1311  |    mul_10s_10s_18_1_1_U274                                          |hls_dummy_mul_10s_10s_18_1_1_405                                                                                                                                       |    68|
|1312  |    mul_10s_10s_18_1_1_U275                                          |hls_dummy_mul_10s_10s_18_1_1_406                                                                                                                                       |    68|
|1313  |    mul_10s_10s_18_1_1_U276                                          |hls_dummy_mul_10s_10s_18_1_1_407                                                                                                                                       |    65|
|1314  |    mul_10s_10s_18_1_1_U277                                          |hls_dummy_mul_10s_10s_18_1_1_408                                                                                                                                       |    65|
|1315  |    mul_10s_10s_18_1_1_U278                                          |hls_dummy_mul_10s_10s_18_1_1_409                                                                                                                                       |    65|
|1316  |    mul_10s_10s_18_1_1_U279                                          |hls_dummy_mul_10s_10s_18_1_1_410                                                                                                                                       |    68|
|1317  |    mul_10s_10s_18_1_1_U280                                          |hls_dummy_mul_10s_10s_18_1_1_411                                                                                                                                       |    68|
|1318  |    mul_10s_10s_18_1_1_U281                                          |hls_dummy_mul_10s_10s_18_1_1_412                                                                                                                                       |    68|
|1319  |    mul_10s_10s_18_1_1_U283                                          |hls_dummy_mul_10s_10s_18_1_1_413                                                                                                                                       |    70|
|1320  |    mul_10s_10s_18_1_1_U284                                          |hls_dummy_mul_10s_10s_18_1_1_414                                                                                                                                       |    70|
|1321  |    mul_10s_10s_18_1_1_U285                                          |hls_dummy_mul_10s_10s_18_1_1_415                                                                                                                                       |    70|
|1322  |    mul_10s_10s_18_1_1_U286                                          |hls_dummy_mul_10s_10s_18_1_1_416                                                                                                                                       |    69|
|1323  |    mul_10s_10s_18_1_1_U287                                          |hls_dummy_mul_10s_10s_18_1_1_417                                                                                                                                       |    69|
|1324  |    mul_10s_10s_18_1_1_U288                                          |hls_dummy_mul_10s_10s_18_1_1_418                                                                                                                                       |    69|
|1325  |    mul_10s_10s_18_1_1_U289                                          |hls_dummy_mul_10s_10s_18_1_1_419                                                                                                                                       |    70|
|1326  |    mul_10s_10s_18_1_1_U290                                          |hls_dummy_mul_10s_10s_18_1_1_420                                                                                                                                       |    70|
|1327  |    mul_10s_10s_18_1_1_U291                                          |hls_dummy_mul_10s_10s_18_1_1_421                                                                                                                                       |    70|
|1328  |    mul_10s_10s_18_1_1_U293                                          |hls_dummy_mul_10s_10s_18_1_1_422                                                                                                                                       |    73|
|1329  |    mul_10s_10s_18_1_1_U294                                          |hls_dummy_mul_10s_10s_18_1_1_423                                                                                                                                       |    71|
|1330  |    mul_10s_10s_18_1_1_U295                                          |hls_dummy_mul_10s_10s_18_1_1_424                                                                                                                                       |    77|
|1331  |    mul_10s_10s_18_1_1_U296                                          |hls_dummy_mul_10s_10s_18_1_1_425                                                                                                                                       |    77|
|1332  |    mul_10s_10s_18_1_1_U297                                          |hls_dummy_mul_10s_10s_18_1_1_426                                                                                                                                       |    71|
|1333  |    mul_10s_10s_18_1_1_U298                                          |hls_dummy_mul_10s_10s_18_1_1_427                                                                                                                                       |    77|
|1334  |    mul_10s_10s_18_1_1_U299                                          |hls_dummy_mul_10s_10s_18_1_1_428                                                                                                                                       |    71|
|1335  |    mul_10s_10s_18_1_1_U300                                          |hls_dummy_mul_10s_10s_18_1_1_429                                                                                                                                       |    71|
|1336  |    mul_10s_10s_18_1_1_U301                                          |hls_dummy_mul_10s_10s_18_1_1_430                                                                                                                                       |    71|
|1337  |    mul_10s_10s_18_1_1_U302                                          |hls_dummy_mul_10s_10s_18_1_1_431                                                                                                                                       |    22|
|1338  |    mul_10s_10s_18_1_1_U303                                          |hls_dummy_mul_10s_10s_18_1_1_432                                                                                                                                       |    67|
|1339  |    mul_10s_10s_18_1_1_U304                                          |hls_dummy_mul_10s_10s_18_1_1_433                                                                                                                                       |    68|
|1340  |    mul_10s_10s_18_1_1_U305                                          |hls_dummy_mul_10s_10s_18_1_1_434                                                                                                                                       |    65|
|1341  |    mul_10s_10s_18_1_1_U306                                          |hls_dummy_mul_10s_10s_18_1_1_435                                                                                                                                       |    65|
|1342  |    mul_10s_10s_18_1_1_U307                                          |hls_dummy_mul_10s_10s_18_1_1_436                                                                                                                                       |    68|
|1343  |    mul_10s_10s_18_1_1_U308                                          |hls_dummy_mul_10s_10s_18_1_1_437                                                                                                                                       |    65|
|1344  |    mul_10s_10s_18_1_1_U309                                          |hls_dummy_mul_10s_10s_18_1_1_438                                                                                                                                       |    68|
|1345  |    mul_10s_10s_18_1_1_U310                                          |hls_dummy_mul_10s_10s_18_1_1_439                                                                                                                                       |    68|
|1346  |    mul_10s_10s_18_1_1_U311                                          |hls_dummy_mul_10s_10s_18_1_1_440                                                                                                                                       |    68|
|1347  |    mul_10s_10s_18_1_1_U313                                          |hls_dummy_mul_10s_10s_18_1_1_441                                                                                                                                       |    69|
|1348  |    mul_10s_10s_18_1_1_U314                                          |hls_dummy_mul_10s_10s_18_1_1_442                                                                                                                                       |    70|
|1349  |    mul_10s_10s_18_1_1_U315                                          |hls_dummy_mul_10s_10s_18_1_1_443                                                                                                                                       |    70|
|1350  |    mul_10s_10s_18_1_1_U316                                          |hls_dummy_mul_10s_10s_18_1_1_444                                                                                                                                       |    70|
|1351  |    mul_10s_10s_18_1_1_U317                                          |hls_dummy_mul_10s_10s_18_1_1_445                                                                                                                                       |    70|
|1352  |    mul_10s_10s_18_1_1_U318                                          |hls_dummy_mul_10s_10s_18_1_1_446                                                                                                                                       |    70|
|1353  |    mul_10s_10s_18_1_1_U319                                          |hls_dummy_mul_10s_10s_18_1_1_447                                                                                                                                       |    70|
|1354  |    mul_10s_10s_18_1_1_U320                                          |hls_dummy_mul_10s_10s_18_1_1_448                                                                                                                                       |    70|
|1355  |    mul_10s_10s_18_1_1_U321                                          |hls_dummy_mul_10s_10s_18_1_1_449                                                                                                                                       |    70|
|1356  |    mul_10s_10s_18_1_1_U323                                          |hls_dummy_mul_10s_10s_18_1_1_450                                                                                                                                       |    73|
|1357  |    mul_10s_10s_18_1_1_U324                                          |hls_dummy_mul_10s_10s_18_1_1_451                                                                                                                                       |    73|
|1358  |    mul_10s_10s_18_1_1_U325                                          |hls_dummy_mul_10s_10s_18_1_1_452                                                                                                                                       |    77|
|1359  |    mul_10s_10s_18_1_1_U326                                          |hls_dummy_mul_10s_10s_18_1_1_453                                                                                                                                       |    77|
|1360  |    mul_10s_10s_18_1_1_U327                                          |hls_dummy_mul_10s_10s_18_1_1_454                                                                                                                                       |    71|
|1361  |    mul_10s_10s_18_1_1_U328                                          |hls_dummy_mul_10s_10s_18_1_1_455                                                                                                                                       |    77|
|1362  |    mul_10s_10s_18_1_1_U329                                          |hls_dummy_mul_10s_10s_18_1_1_456                                                                                                                                       |    71|
|1363  |    mul_10s_10s_18_1_1_U330                                          |hls_dummy_mul_10s_10s_18_1_1_457                                                                                                                                       |    71|
|1364  |    mul_10s_10s_18_1_1_U331                                          |hls_dummy_mul_10s_10s_18_1_1_458                                                                                                                                       |    71|
|1365  |    mul_10s_10s_18_1_1_U332                                          |hls_dummy_mul_10s_10s_18_1_1_459                                                                                                                                       |    22|
|1366  |    mul_10s_10s_18_1_1_U333                                          |hls_dummy_mul_10s_10s_18_1_1_460                                                                                                                                       |    67|
|1367  |    mul_10s_10s_18_1_1_U334                                          |hls_dummy_mul_10s_10s_18_1_1_461                                                                                                                                       |    67|
|1368  |    mul_10s_10s_18_1_1_U335                                          |hls_dummy_mul_10s_10s_18_1_1_462                                                                                                                                       |    65|
|1369  |    mul_10s_10s_18_1_1_U336                                          |hls_dummy_mul_10s_10s_18_1_1_463                                                                                                                                       |    65|
|1370  |    mul_10s_10s_18_1_1_U337                                          |hls_dummy_mul_10s_10s_18_1_1_464                                                                                                                                       |    68|
|1371  |    mul_10s_10s_18_1_1_U338                                          |hls_dummy_mul_10s_10s_18_1_1_465                                                                                                                                       |    65|
|1372  |    mul_10s_10s_18_1_1_U339                                          |hls_dummy_mul_10s_10s_18_1_1_466                                                                                                                                       |    68|
|1373  |    mul_10s_10s_18_1_1_U340                                          |hls_dummy_mul_10s_10s_18_1_1_467                                                                                                                                       |    68|
|1374  |    mul_10s_10s_18_1_1_U341                                          |hls_dummy_mul_10s_10s_18_1_1_468                                                                                                                                       |    68|
|1375  |    mul_10s_10s_18_1_1_U343                                          |hls_dummy_mul_10s_10s_18_1_1_469                                                                                                                                       |    69|
|1376  |    mul_10s_10s_18_1_1_U344                                          |hls_dummy_mul_10s_10s_18_1_1_470                                                                                                                                       |    69|
|1377  |    mul_10s_10s_18_1_1_U345                                          |hls_dummy_mul_10s_10s_18_1_1_471                                                                                                                                       |    70|
|1378  |    mul_10s_10s_18_1_1_U346                                          |hls_dummy_mul_10s_10s_18_1_1_472                                                                                                                                       |    70|
|1379  |    mul_10s_10s_18_1_1_U347                                          |hls_dummy_mul_10s_10s_18_1_1_473                                                                                                                                       |    70|
|1380  |    mul_10s_10s_18_1_1_U348                                          |hls_dummy_mul_10s_10s_18_1_1_474                                                                                                                                       |    70|
|1381  |    mul_10s_10s_18_1_1_U349                                          |hls_dummy_mul_10s_10s_18_1_1_475                                                                                                                                       |    70|
|1382  |    mul_10s_10s_18_1_1_U350                                          |hls_dummy_mul_10s_10s_18_1_1_476                                                                                                                                       |    70|
|1383  |    mul_10s_10s_18_1_1_U351                                          |hls_dummy_mul_10s_10s_18_1_1_477                                                                                                                                       |    70|
|1384  |    mul_10s_10s_18_1_1_U353                                          |hls_dummy_mul_10s_10s_18_1_1_478                                                                                                                                       |    73|
|1385  |    mul_10s_10s_18_1_1_U354                                          |hls_dummy_mul_10s_10s_18_1_1_479                                                                                                                                       |    74|
|1386  |    mul_10s_10s_18_1_1_U355                                          |hls_dummy_mul_10s_10s_18_1_1_480                                                                                                                                       |    74|
|1387  |    mul_10s_10s_18_1_1_U356                                          |hls_dummy_mul_10s_10s_18_1_1_481                                                                                                                                       |    74|
|1388  |    mul_10s_10s_18_1_1_U357                                          |hls_dummy_mul_10s_10s_18_1_1_482                                                                                                                                       |    74|
|1389  |    mul_10s_10s_18_1_1_U358                                          |hls_dummy_mul_10s_10s_18_1_1_483                                                                                                                                       |    74|
|1390  |    mul_10s_10s_18_1_1_U359                                          |hls_dummy_mul_10s_10s_18_1_1_484                                                                                                                                       |    74|
|1391  |    mul_10s_10s_18_1_1_U360                                          |hls_dummy_mul_10s_10s_18_1_1_485                                                                                                                                       |    72|
|1392  |    mul_10s_10s_18_1_1_U361                                          |hls_dummy_mul_10s_10s_18_1_1_486                                                                                                                                       |    74|
|1393  |    mul_10s_10s_18_1_1_U362                                          |hls_dummy_mul_10s_10s_18_1_1_487                                                                                                                                       |    22|
|1394  |    mul_10s_10s_18_1_1_U363                                          |hls_dummy_mul_10s_10s_18_1_1_488                                                                                                                                       |    67|
|1395  |    mul_10s_10s_18_1_1_U364                                          |hls_dummy_mul_10s_10s_18_1_1_489                                                                                                                                       |    73|
|1396  |    mul_10s_10s_18_1_1_U365                                          |hls_dummy_mul_10s_10s_18_1_1_490                                                                                                                                       |    73|
|1397  |    mul_10s_10s_18_1_1_U366                                          |hls_dummy_mul_10s_10s_18_1_1_491                                                                                                                                       |    73|
|1398  |    mul_10s_10s_18_1_1_U367                                          |hls_dummy_mul_10s_10s_18_1_1_492                                                                                                                                       |    73|
|1399  |    mul_10s_10s_18_1_1_U368                                          |hls_dummy_mul_10s_10s_18_1_1_493                                                                                                                                       |    73|
|1400  |    mul_10s_10s_18_1_1_U369                                          |hls_dummy_mul_10s_10s_18_1_1_494                                                                                                                                       |    73|
|1401  |    mul_10s_10s_18_1_1_U370                                          |hls_dummy_mul_10s_10s_18_1_1_495                                                                                                                                       |    87|
|1402  |    mul_10s_10s_18_1_1_U371                                          |hls_dummy_mul_10s_10s_18_1_1_496                                                                                                                                       |    73|
|1403  |    mul_10s_10s_18_1_1_U373                                          |hls_dummy_mul_10s_10s_18_1_1_497                                                                                                                                       |    69|
|1404  |    mul_10s_10s_18_1_1_U374                                          |hls_dummy_mul_10s_10s_18_1_1_498                                                                                                                                       |    75|
|1405  |    mul_10s_10s_18_1_1_U375                                          |hls_dummy_mul_10s_10s_18_1_1_499                                                                                                                                       |    75|
|1406  |    mul_10s_10s_18_1_1_U376                                          |hls_dummy_mul_10s_10s_18_1_1_500                                                                                                                                       |    75|
|1407  |    mul_10s_10s_18_1_1_U377                                          |hls_dummy_mul_10s_10s_18_1_1_501                                                                                                                                       |    75|
|1408  |    mul_10s_10s_18_1_1_U378                                          |hls_dummy_mul_10s_10s_18_1_1_502                                                                                                                                       |    75|
|1409  |    mul_10s_10s_18_1_1_U379                                          |hls_dummy_mul_10s_10s_18_1_1_503                                                                                                                                       |    75|
|1410  |    mul_10s_10s_18_1_1_U380                                          |hls_dummy_mul_10s_10s_18_1_1_504                                                                                                                                       |    75|
|1411  |    mul_10s_10s_18_1_1_U381                                          |hls_dummy_mul_10s_10s_18_1_1_505                                                                                                                                       |    75|
|1412  |    mul_10s_10s_18_1_1_U383                                          |hls_dummy_mul_10s_10s_18_1_1_506                                                                                                                                       |    72|
|1413  |    mul_10s_10s_18_1_1_U384                                          |hls_dummy_mul_10s_10s_18_1_1_507                                                                                                                                       |    74|
|1414  |    mul_10s_10s_18_1_1_U385                                          |hls_dummy_mul_10s_10s_18_1_1_508                                                                                                                                       |    74|
|1415  |    mul_10s_10s_18_1_1_U386                                          |hls_dummy_mul_10s_10s_18_1_1_509                                                                                                                                       |    77|
|1416  |    mul_10s_10s_18_1_1_U387                                          |hls_dummy_mul_10s_10s_18_1_1_510                                                                                                                                       |    74|
|1417  |    mul_10s_10s_18_1_1_U388                                          |hls_dummy_mul_10s_10s_18_1_1_511                                                                                                                                       |    71|
|1418  |    mul_10s_10s_18_1_1_U389                                          |hls_dummy_mul_10s_10s_18_1_1_512                                                                                                                                       |    74|
|1419  |    mul_10s_10s_18_1_1_U390                                          |hls_dummy_mul_10s_10s_18_1_1_513                                                                                                                                       |    72|
|1420  |    mul_10s_10s_18_1_1_U391                                          |hls_dummy_mul_10s_10s_18_1_1_514                                                                                                                                       |    74|
|1421  |    mul_10s_10s_18_1_1_U392                                          |hls_dummy_mul_10s_10s_18_1_1_515                                                                                                                                       |    21|
|1422  |    mul_10s_10s_18_1_1_U393                                          |hls_dummy_mul_10s_10s_18_1_1_516                                                                                                                                       |    87|
|1423  |    mul_10s_10s_18_1_1_U394                                          |hls_dummy_mul_10s_10s_18_1_1_517                                                                                                                                       |    73|
|1424  |    mul_10s_10s_18_1_1_U395                                          |hls_dummy_mul_10s_10s_18_1_1_518                                                                                                                                       |    73|
|1425  |    mul_10s_10s_18_1_1_U396                                          |hls_dummy_mul_10s_10s_18_1_1_519                                                                                                                                       |    65|
|1426  |    mul_10s_10s_18_1_1_U397                                          |hls_dummy_mul_10s_10s_18_1_1_520                                                                                                                                       |    73|
|1427  |    mul_10s_10s_18_1_1_U398                                          |hls_dummy_mul_10s_10s_18_1_1_521                                                                                                                                       |    71|
|1428  |    mul_10s_10s_18_1_1_U399                                          |hls_dummy_mul_10s_10s_18_1_1_522                                                                                                                                       |    73|
|1429  |    mul_10s_10s_18_1_1_U400                                          |hls_dummy_mul_10s_10s_18_1_1_523                                                                                                                                       |    87|
|1430  |    mul_10s_10s_18_1_1_U401                                          |hls_dummy_mul_10s_10s_18_1_1_524                                                                                                                                       |    73|
|1431  |    mul_10s_10s_18_1_1_U403                                          |hls_dummy_mul_10s_10s_18_1_1_525                                                                                                                                       |    74|
|1432  |    mul_10s_10s_18_1_1_U404                                          |hls_dummy_mul_10s_10s_18_1_1_526                                                                                                                                       |    75|
|1433  |    mul_10s_10s_18_1_1_U405                                          |hls_dummy_mul_10s_10s_18_1_1_527                                                                                                                                       |    75|
|1434  |    mul_10s_10s_18_1_1_U406                                          |hls_dummy_mul_10s_10s_18_1_1_528                                                                                                                                       |    70|
|1435  |    mul_10s_10s_18_1_1_U407                                          |hls_dummy_mul_10s_10s_18_1_1_529                                                                                                                                       |    75|
|1436  |    mul_10s_10s_18_1_1_U408                                          |hls_dummy_mul_10s_10s_18_1_1_530                                                                                                                                       |    71|
|1437  |    mul_10s_10s_18_1_1_U409                                          |hls_dummy_mul_10s_10s_18_1_1_531                                                                                                                                       |    75|
|1438  |    mul_10s_10s_18_1_1_U410                                          |hls_dummy_mul_10s_10s_18_1_1_532                                                                                                                                       |    75|
|1439  |    mul_10s_10s_18_1_1_U411                                          |hls_dummy_mul_10s_10s_18_1_1_533                                                                                                                                       |    75|
|1440  |    mul_10s_10s_18_1_1_U413                                          |hls_dummy_mul_10s_10s_18_1_1_534                                                                                                                                       |    72|
|1441  |    mul_10s_10s_18_1_1_U414                                          |hls_dummy_mul_10s_10s_18_1_1_535                                                                                                                                       |    73|
|1442  |    mul_10s_10s_18_1_1_U415                                          |hls_dummy_mul_10s_10s_18_1_1_536                                                                                                                                       |    73|
|1443  |    mul_10s_10s_18_1_1_U416                                          |hls_dummy_mul_10s_10s_18_1_1_537                                                                                                                                       |    77|
|1444  |    mul_10s_10s_18_1_1_U417                                          |hls_dummy_mul_10s_10s_18_1_1_538                                                                                                                                       |    77|
|1445  |    mul_10s_10s_18_1_1_U418                                          |hls_dummy_mul_10s_10s_18_1_1_539                                                                                                                                       |    77|
|1446  |    mul_10s_10s_18_1_1_U419                                          |hls_dummy_mul_10s_10s_18_1_1_540                                                                                                                                       |    71|
|1447  |    mul_10s_10s_18_1_1_U420                                          |hls_dummy_mul_10s_10s_18_1_1_541                                                                                                                                       |    71|
|1448  |    mul_10s_10s_18_1_1_U421                                          |hls_dummy_mul_10s_10s_18_1_1_542                                                                                                                                       |    72|
|1449  |    mul_10s_10s_18_1_1_U422                                          |hls_dummy_mul_10s_10s_18_1_1_543                                                                                                                                       |    22|
|1450  |    mul_10s_10s_18_1_1_U423                                          |hls_dummy_mul_10s_10s_18_1_1_544                                                                                                                                       |    67|
|1451  |    mul_10s_10s_18_1_1_U424                                          |hls_dummy_mul_10s_10s_18_1_1_545                                                                                                                                       |    67|
|1452  |    mul_10s_10s_18_1_1_U425                                          |hls_dummy_mul_10s_10s_18_1_1_546                                                                                                                                       |    67|
|1453  |    mul_10s_10s_18_1_1_U426                                          |hls_dummy_mul_10s_10s_18_1_1_547                                                                                                                                       |    65|
|1454  |    mul_10s_10s_18_1_1_U427                                          |hls_dummy_mul_10s_10s_18_1_1_548                                                                                                                                       |    65|
|1455  |    mul_10s_10s_18_1_1_U428                                          |hls_dummy_mul_10s_10s_18_1_1_549                                                                                                                                       |    65|
|1456  |    mul_10s_10s_18_1_1_U429                                          |hls_dummy_mul_10s_10s_18_1_1_550                                                                                                                                       |    68|
|1457  |    mul_10s_10s_18_1_1_U430                                          |hls_dummy_mul_10s_10s_18_1_1_551                                                                                                                                       |    68|
|1458  |    mul_10s_10s_18_1_1_U431                                          |hls_dummy_mul_10s_10s_18_1_1_552                                                                                                                                       |    68|
|1459  |    mul_10s_10s_18_1_1_U433                                          |hls_dummy_mul_10s_10s_18_1_1_553                                                                                                                                       |    69|
|1460  |    mul_10s_10s_18_1_1_U434                                          |hls_dummy_mul_10s_10s_18_1_1_554                                                                                                                                       |    69|
|1461  |    mul_10s_10s_18_1_1_U435                                          |hls_dummy_mul_10s_10s_18_1_1_555                                                                                                                                       |    69|
|1462  |    mul_10s_10s_18_1_1_U436                                          |hls_dummy_mul_10s_10s_18_1_1_556                                                                                                                                       |    70|
|1463  |    mul_10s_10s_18_1_1_U437                                          |hls_dummy_mul_10s_10s_18_1_1_557                                                                                                                                       |    70|
|1464  |    mul_10s_10s_18_1_1_U438                                          |hls_dummy_mul_10s_10s_18_1_1_558                                                                                                                                       |    70|
|1465  |    mul_10s_10s_18_1_1_U439                                          |hls_dummy_mul_10s_10s_18_1_1_559                                                                                                                                       |    70|
|1466  |    mul_10s_10s_18_1_1_U440                                          |hls_dummy_mul_10s_10s_18_1_1_560                                                                                                                                       |    70|
|1467  |    mul_10s_10s_18_1_1_U441                                          |hls_dummy_mul_10s_10s_18_1_1_561                                                                                                                                       |    70|
|1468  |    mul_10s_10s_18_1_1_U443                                          |hls_dummy_mul_10s_10s_18_1_1_562                                                                                                                                       |    72|
|1469  |    mul_10s_10s_18_1_1_U444                                          |hls_dummy_mul_10s_10s_18_1_1_563                                                                                                                                       |    74|
|1470  |    mul_10s_10s_18_1_1_U445                                          |hls_dummy_mul_10s_10s_18_1_1_564                                                                                                                                       |    74|
|1471  |    mul_10s_10s_18_1_1_U446                                          |hls_dummy_mul_10s_10s_18_1_1_565                                                                                                                                       |    77|
|1472  |    mul_10s_10s_18_1_1_U447                                          |hls_dummy_mul_10s_10s_18_1_1_566                                                                                                                                       |    73|
|1473  |    mul_10s_10s_18_1_1_U448                                          |hls_dummy_mul_10s_10s_18_1_1_567                                                                                                                                       |    74|
|1474  |    mul_10s_10s_18_1_1_U449                                          |hls_dummy_mul_10s_10s_18_1_1_568                                                                                                                                       |    74|
|1475  |    mul_10s_10s_18_1_1_U450                                          |hls_dummy_mul_10s_10s_18_1_1_569                                                                                                                                       |    71|
|1476  |    mul_10s_10s_18_1_1_U451                                          |hls_dummy_mul_10s_10s_18_1_1_570                                                                                                                                       |    74|
|1477  |    mul_10s_10s_18_1_1_U452                                          |hls_dummy_mul_10s_10s_18_1_1_571                                                                                                                                       |    21|
|1478  |    mul_10s_10s_18_1_1_U453                                          |hls_dummy_mul_10s_10s_18_1_1_572                                                                                                                                       |    87|
|1479  |    mul_10s_10s_18_1_1_U454                                          |hls_dummy_mul_10s_10s_18_1_1_573                                                                                                                                       |    73|
|1480  |    mul_10s_10s_18_1_1_U455                                          |hls_dummy_mul_10s_10s_18_1_1_574                                                                                                                                       |    73|
|1481  |    mul_10s_10s_18_1_1_U456                                          |hls_dummy_mul_10s_10s_18_1_1_575                                                                                                                                       |    65|
|1482  |    mul_10s_10s_18_1_1_U457                                          |hls_dummy_mul_10s_10s_18_1_1_576                                                                                                                                       |    73|
|1483  |    mul_10s_10s_18_1_1_U458                                          |hls_dummy_mul_10s_10s_18_1_1_577                                                                                                                                       |    73|
|1484  |    mul_10s_10s_18_1_1_U459                                          |hls_dummy_mul_10s_10s_18_1_1_578                                                                                                                                       |    73|
|1485  |    mul_10s_10s_18_1_1_U460                                          |hls_dummy_mul_10s_10s_18_1_1_579                                                                                                                                       |    68|
|1486  |    mul_10s_10s_18_1_1_U461                                          |hls_dummy_mul_10s_10s_18_1_1_580                                                                                                                                       |    73|
|1487  |    mul_10s_10s_18_1_1_U463                                          |hls_dummy_mul_10s_10s_18_1_1_581                                                                                                                                       |    74|
|1488  |    mul_10s_10s_18_1_1_U464                                          |hls_dummy_mul_10s_10s_18_1_1_582                                                                                                                                       |    75|
|1489  |    mul_10s_10s_18_1_1_U465                                          |hls_dummy_mul_10s_10s_18_1_1_583                                                                                                                                       |    75|
|1490  |    mul_10s_10s_18_1_1_U466                                          |hls_dummy_mul_10s_10s_18_1_1_584                                                                                                                                       |    70|
|1491  |    mul_10s_10s_18_1_1_U467                                          |hls_dummy_mul_10s_10s_18_1_1_585                                                                                                                                       |    71|
|1492  |    mul_10s_10s_18_1_1_U468                                          |hls_dummy_mul_10s_10s_18_1_1_586                                                                                                                                       |    75|
|1493  |    mul_10s_10s_18_1_1_U469                                          |hls_dummy_mul_10s_10s_18_1_1_587                                                                                                                                       |    75|
|1494  |    mul_10s_10s_18_1_1_U470                                          |hls_dummy_mul_10s_10s_18_1_1_588                                                                                                                                       |    70|
|1495  |    mul_10s_10s_18_1_1_U471                                          |hls_dummy_mul_10s_10s_18_1_1_589                                                                                                                                       |    75|
|1496  |    mul_10s_10s_18_1_1_U473                                          |hls_dummy_mul_10s_10s_18_1_1_590                                                                                                                                       |    73|
|1497  |    mul_10s_10s_18_1_1_U474                                          |hls_dummy_mul_10s_10s_18_1_1_591                                                                                                                                       |    73|
|1498  |    mul_10s_10s_18_1_1_U475                                          |hls_dummy_mul_10s_10s_18_1_1_592                                                                                                                                       |    73|
|1499  |    mul_10s_10s_18_1_1_U476                                          |hls_dummy_mul_10s_10s_18_1_1_593                                                                                                                                       |    77|
|1500  |    mul_10s_10s_18_1_1_U477                                          |hls_dummy_mul_10s_10s_18_1_1_594                                                                                                                                       |    77|
|1501  |    mul_10s_10s_18_1_1_U478                                          |hls_dummy_mul_10s_10s_18_1_1_595                                                                                                                                       |    73|
|1502  |    mul_10s_10s_18_1_1_U479                                          |hls_dummy_mul_10s_10s_18_1_1_596                                                                                                                                       |    77|
|1503  |    mul_10s_10s_18_1_1_U480                                          |hls_dummy_mul_10s_10s_18_1_1_597                                                                                                                                       |    72|
|1504  |    mul_10s_10s_18_1_1_U481                                          |hls_dummy_mul_10s_10s_18_1_1_598                                                                                                                                       |    73|
|1505  |    mul_10s_10s_18_1_1_U482                                          |hls_dummy_mul_10s_10s_18_1_1_599                                                                                                                                       |    22|
|1506  |    mul_10s_10s_18_1_1_U483                                          |hls_dummy_mul_10s_10s_18_1_1_600                                                                                                                                       |    67|
|1507  |    mul_10s_10s_18_1_1_U484                                          |hls_dummy_mul_10s_10s_18_1_1_601                                                                                                                                       |    67|
|1508  |    mul_10s_10s_18_1_1_U485                                          |hls_dummy_mul_10s_10s_18_1_1_602                                                                                                                                       |    67|
|1509  |    mul_10s_10s_18_1_1_U486                                          |hls_dummy_mul_10s_10s_18_1_1_603                                                                                                                                       |    65|
|1510  |    mul_10s_10s_18_1_1_U487                                          |hls_dummy_mul_10s_10s_18_1_1_604                                                                                                                                       |    65|
|1511  |    mul_10s_10s_18_1_1_U488                                          |hls_dummy_mul_10s_10s_18_1_1_605                                                                                                                                       |    67|
|1512  |    mul_10s_10s_18_1_1_U489                                          |hls_dummy_mul_10s_10s_18_1_1_606                                                                                                                                       |    65|
|1513  |    mul_10s_10s_18_1_1_U490                                          |hls_dummy_mul_10s_10s_18_1_1_607                                                                                                                                       |    68|
|1514  |    mul_10s_10s_18_1_1_U491                                          |hls_dummy_mul_10s_10s_18_1_1_608                                                                                                                                       |    68|
|1515  |    mul_10s_10s_18_1_1_U493                                          |hls_dummy_mul_10s_10s_18_1_1_609                                                                                                                                       |    69|
|1516  |    mul_10s_10s_18_1_1_U494                                          |hls_dummy_mul_10s_10s_18_1_1_610                                                                                                                                       |    69|
|1517  |    mul_10s_10s_18_1_1_U495                                          |hls_dummy_mul_10s_10s_18_1_1_611                                                                                                                                       |    69|
|1518  |    mul_10s_10s_18_1_1_U496                                          |hls_dummy_mul_10s_10s_18_1_1_612                                                                                                                                       |    70|
|1519  |    mul_10s_10s_18_1_1_U497                                          |hls_dummy_mul_10s_10s_18_1_1_613                                                                                                                                       |    70|
|1520  |    mul_10s_10s_18_1_1_U498                                          |hls_dummy_mul_10s_10s_18_1_1_614                                                                                                                                       |    69|
|1521  |    mul_10s_10s_18_1_1_U499                                          |hls_dummy_mul_10s_10s_18_1_1_615                                                                                                                                       |    70|
|1522  |    mul_10s_10s_18_1_1_U500                                          |hls_dummy_mul_10s_10s_18_1_1_616                                                                                                                                       |    70|
|1523  |    mul_10s_10s_18_1_1_U501                                          |hls_dummy_mul_10s_10s_18_1_1_617                                                                                                                                       |    70|
|1524  |    mul_10s_10s_18_1_1_U503                                          |hls_dummy_mul_10s_10s_18_1_1_618                                                                                                                                       |    73|
|1525  |    mul_10s_10s_18_1_1_U504                                          |hls_dummy_mul_10s_10s_18_1_1_619                                                                                                                                       |    73|
|1526  |    mul_10s_10s_18_1_1_U505                                          |hls_dummy_mul_10s_10s_18_1_1_620                                                                                                                                       |    73|
|1527  |    mul_10s_10s_18_1_1_U506                                          |hls_dummy_mul_10s_10s_18_1_1_621                                                                                                                                       |    76|
|1528  |    mul_10s_10s_18_1_1_U507                                          |hls_dummy_mul_10s_10s_18_1_1_622                                                                                                                                       |    76|
|1529  |    mul_10s_10s_18_1_1_U508                                          |hls_dummy_mul_10s_10s_18_1_1_623                                                                                                                                       |    73|
|1530  |    mul_10s_10s_18_1_1_U509                                          |hls_dummy_mul_10s_10s_18_1_1_624                                                                                                                                       |    73|
|1531  |    mul_10s_10s_18_1_1_U510                                          |hls_dummy_mul_10s_10s_18_1_1_625                                                                                                                                       |    72|
|1532  |    mul_10s_10s_18_1_1_U511                                          |hls_dummy_mul_10s_10s_18_1_1_626                                                                                                                                       |    72|
|1533  |    mul_10s_10s_18_1_1_U512                                          |hls_dummy_mul_10s_10s_18_1_1_627                                                                                                                                       |    22|
|1534  |    mul_10s_10s_18_1_1_U513                                          |hls_dummy_mul_10s_10s_18_1_1_628                                                                                                                                       |    67|
|1535  |    mul_10s_10s_18_1_1_U514                                          |hls_dummy_mul_10s_10s_18_1_1_629                                                                                                                                       |    67|
|1536  |    mul_10s_10s_18_1_1_U515                                          |hls_dummy_mul_10s_10s_18_1_1_630                                                                                                                                       |    67|
|1537  |    mul_10s_10s_18_1_1_U516                                          |hls_dummy_mul_10s_10s_18_1_1_631                                                                                                                                       |    65|
|1538  |    mul_10s_10s_18_1_1_U517                                          |hls_dummy_mul_10s_10s_18_1_1_632                                                                                                                                       |    65|
|1539  |    mul_10s_10s_18_1_1_U518                                          |hls_dummy_mul_10s_10s_18_1_1_633                                                                                                                                       |    67|
|1540  |    mul_10s_10s_18_1_1_U519                                          |hls_dummy_mul_10s_10s_18_1_1_634                                                                                                                                       |    67|
|1541  |    mul_10s_10s_18_1_1_U520                                          |hls_dummy_mul_10s_10s_18_1_1_635                                                                                                                                       |    67|
|1542  |    mul_10s_10s_18_1_1_U521                                          |hls_dummy_mul_10s_10s_18_1_1_636                                                                                                                                       |    68|
|1543  |    mul_10s_10s_18_1_1_U523                                          |hls_dummy_mul_10s_10s_18_1_1_637                                                                                                                                       |    69|
|1544  |    mul_10s_10s_18_1_1_U524                                          |hls_dummy_mul_10s_10s_18_1_1_638                                                                                                                                       |    69|
|1545  |    mul_10s_10s_18_1_1_U525                                          |hls_dummy_mul_10s_10s_18_1_1_639                                                                                                                                       |    69|
|1546  |    mul_10s_10s_18_1_1_U526                                          |hls_dummy_mul_10s_10s_18_1_1_640                                                                                                                                       |    70|
|1547  |    mul_10s_10s_18_1_1_U527                                          |hls_dummy_mul_10s_10s_18_1_1_641                                                                                                                                       |    70|
|1548  |    mul_10s_10s_18_1_1_U528                                          |hls_dummy_mul_10s_10s_18_1_1_642                                                                                                                                       |    69|
|1549  |    mul_10s_10s_18_1_1_U529                                          |hls_dummy_mul_10s_10s_18_1_1_643                                                                                                                                       |    69|
|1550  |    mul_10s_10s_18_1_1_U530                                          |hls_dummy_mul_10s_10s_18_1_1_644                                                                                                                                       |    69|
|1551  |    mul_10s_10s_18_1_1_U531                                          |hls_dummy_mul_10s_10s_18_1_1_645                                                                                                                                       |    70|
|1552  |    mul_10s_10s_18_1_1_U533                                          |hls_dummy_mul_10s_10s_18_1_1_646                                                                                                                                       |    73|
|1553  |    mul_10s_10s_18_1_1_U534                                          |hls_dummy_mul_10s_10s_18_1_1_647                                                                                                                                       |    73|
|1554  |    mul_10s_10s_18_1_1_U535                                          |hls_dummy_mul_10s_10s_18_1_1_648                                                                                                                                       |    73|
|1555  |    mul_10s_10s_18_1_1_U536                                          |hls_dummy_mul_10s_10s_18_1_1_649                                                                                                                                       |    77|
|1556  |    mul_10s_10s_18_1_1_U537                                          |hls_dummy_mul_10s_10s_18_1_1_650                                                                                                                                       |    77|
|1557  |    mul_10s_10s_18_1_1_U538                                          |hls_dummy_mul_10s_10s_18_1_1_651                                                                                                                                       |    72|
|1558  |    mul_10s_10s_18_1_1_U539                                          |hls_dummy_mul_10s_10s_18_1_1_652                                                                                                                                       |    77|
|1559  |    mul_10s_10s_18_1_1_U540                                          |hls_dummy_mul_10s_10s_18_1_1_653                                                                                                                                       |    71|
|1560  |    mul_10s_10s_18_1_1_U541                                          |hls_dummy_mul_10s_10s_18_1_1_654                                                                                                                                       |    72|
|1561  |    mul_10s_10s_18_1_1_U542                                          |hls_dummy_mul_10s_10s_18_1_1_655                                                                                                                                       |    22|
|1562  |    mul_10s_10s_18_1_1_U543                                          |hls_dummy_mul_10s_10s_18_1_1_656                                                                                                                                       |    67|
|1563  |    mul_10s_10s_18_1_1_U544                                          |hls_dummy_mul_10s_10s_18_1_1_657                                                                                                                                       |    67|
|1564  |    mul_10s_10s_18_1_1_U545                                          |hls_dummy_mul_10s_10s_18_1_1_658                                                                                                                                       |    67|
|1565  |    mul_10s_10s_18_1_1_U546                                          |hls_dummy_mul_10s_10s_18_1_1_659                                                                                                                                       |    65|
|1566  |    mul_10s_10s_18_1_1_U547                                          |hls_dummy_mul_10s_10s_18_1_1_660                                                                                                                                       |    65|
|1567  |    mul_10s_10s_18_1_1_U548                                          |hls_dummy_mul_10s_10s_18_1_1_661                                                                                                                                       |    67|
|1568  |    mul_10s_10s_18_1_1_U549                                          |hls_dummy_mul_10s_10s_18_1_1_662                                                                                                                                       |    65|
|1569  |    mul_10s_10s_18_1_1_U550                                          |hls_dummy_mul_10s_10s_18_1_1_663                                                                                                                                       |    67|
|1570  |    mul_10s_10s_18_1_1_U551                                          |hls_dummy_mul_10s_10s_18_1_1_664                                                                                                                                       |    67|
|1571  |    mul_10s_10s_18_1_1_U553                                          |hls_dummy_mul_10s_10s_18_1_1_665                                                                                                                                       |    69|
|1572  |    mul_10s_10s_18_1_1_U554                                          |hls_dummy_mul_10s_10s_18_1_1_666                                                                                                                                       |    69|
|1573  |    mul_10s_10s_18_1_1_U555                                          |hls_dummy_mul_10s_10s_18_1_1_667                                                                                                                                       |    69|
|1574  |    mul_10s_10s_18_1_1_U556                                          |hls_dummy_mul_10s_10s_18_1_1_668                                                                                                                                       |    70|
|1575  |    mul_10s_10s_18_1_1_U557                                          |hls_dummy_mul_10s_10s_18_1_1_669                                                                                                                                       |    70|
|1576  |    mul_10s_10s_18_1_1_U558                                          |hls_dummy_mul_10s_10s_18_1_1_670                                                                                                                                       |    69|
|1577  |    mul_10s_10s_18_1_1_U559                                          |hls_dummy_mul_10s_10s_18_1_1_671                                                                                                                                       |    70|
|1578  |    mul_10s_10s_18_1_1_U560                                          |hls_dummy_mul_10s_10s_18_1_1_672                                                                                                                                       |    69|
|1579  |    mul_10s_10s_18_1_1_U561                                          |hls_dummy_mul_10s_10s_18_1_1_673                                                                                                                                       |    69|
|1580  |    mul_10s_8ns_18_1_1_U262                                          |hls_dummy_mul_10s_8ns_18_1_1                                                                                                                                           |     6|
|1581  |    mul_10s_8ns_18_1_1_U292                                          |hls_dummy_mul_10s_8ns_18_1_1_674                                                                                                                                       |     6|
|1582  |    mul_10s_8ns_18_1_1_U322                                          |hls_dummy_mul_10s_8ns_18_1_1_675                                                                                                                                       |     6|
|1583  |    mul_10s_8ns_18_1_1_U352                                          |hls_dummy_mul_10s_8ns_18_1_1_676                                                                                                                                       |     6|
|1584  |    mul_10s_8ns_18_1_1_U382                                          |hls_dummy_mul_10s_8ns_18_1_1_677                                                                                                                                       |     6|
|1585  |    mul_10s_8ns_18_1_1_U412                                          |hls_dummy_mul_10s_8ns_18_1_1_678                                                                                                                                       |     6|
|1586  |    mul_10s_8ns_18_1_1_U442                                          |hls_dummy_mul_10s_8ns_18_1_1_679                                                                                                                                       |     6|
|1587  |    mul_10s_8ns_18_1_1_U472                                          |hls_dummy_mul_10s_8ns_18_1_1_680                                                                                                                                       |     6|
|1588  |    mul_10s_8ns_18_1_1_U502                                          |hls_dummy_mul_10s_8ns_18_1_1_681                                                                                                                                       |     6|
|1589  |    mul_10s_8ns_18_1_1_U532                                          |hls_dummy_mul_10s_8ns_18_1_1_682                                                                                                                                       |     6|
|1590  |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4                                                                                              |  4416|
+------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:02 ; elapsed = 00:05:58 . Memory (MB): peak = 5458.316 ; gain = 2986.016 ; free physical = 433383 ; free virtual = 832374
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 453 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:05 ; elapsed = 00:06:00 . Memory (MB): peak = 5462.227 ; gain = 2989.926 ; free physical = 445999 ; free virtual = 844991
Synthesis Optimization Complete : Time (s): cpu = 00:05:05 ; elapsed = 00:06:00 . Memory (MB): peak = 5462.227 ; gain = 2989.926 ; free physical = 445999 ; free virtual = 844991
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5462.227 ; gain = 0.000 ; free physical = 446016 ; free virtual = 845048
INFO: [Netlist 29-17] Analyzing 6289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5506.340 ; gain = 0.000 ; free physical = 445920 ; free virtual = 845080
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1325 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 320 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: cb4dae10
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:41 ; elapsed = 00:06:37 . Memory (MB): peak = 5506.340 ; gain = 3057.930 ; free physical = 445905 ; free virtual = 845065
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17356.040; main = 4784.481; forked = 12798.787
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22465.496; main = 5506.344; forked = 17007.176
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5570.371 ; gain = 64.031 ; free physical = 445721 ; free virtual = 845005

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10aa9c6e6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 5609.949 ; gain = 39.578 ; free physical = 445054 ; free virtual = 844893

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 30 inverters resulting in an inversion of 2887 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 68dfb72c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5609.949 ; gain = 0.000 ; free physical = 445092 ; free virtual = 844939
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 83 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8f9ca5dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 5609.949 ; gain = 0.000 ; free physical = 445097 ; free virtual = 844945
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 24 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 4e0bd7f4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5609.949 ; gain = 0.000 ; free physical = 445039 ; free virtual = 844886
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 10c8db2ff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 5609.949 ; gain = 0.000 ; free physical = 444932 ; free virtual = 844780
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: dd6f0d33

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 5609.949 ; gain = 0.000 ; free physical = 445010 ; free virtual = 844857
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              83  |                                              0  |
|  Constant propagation         |               9  |              24  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 77c29c93

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 5609.949 ; gain = 0.000 ; free physical = 444999 ; free virtual = 844847

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 77c29c93

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5609.949 ; gain = 0.000 ; free physical = 444991 ; free virtual = 844843

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 77c29c93

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5609.949 ; gain = 0.000 ; free physical = 444991 ; free virtual = 844843

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5609.949 ; gain = 0.000 ; free physical = 444991 ; free virtual = 844843
Ending Netlist Obfuscation Task | Checksum: 77c29c93

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5609.949 ; gain = 0.000 ; free physical = 444991 ; free virtual = 844843
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:39 . Memory (MB): peak = 5609.949 ; gain = 103.609 ; free physical = 444991 ; free virtual = 844843
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 10 04:39:01 2025...
