#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Dec 15 23:14:45 2022
# Process ID: 5040
# Current directory: E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12300 E:\FPGAProject\01102022\FPGAResearch\6_FinalExam\Vivado\SumofTwoNeuron_64bit\vivado\sysgen_STN\sysgen_STN.xpr
# Log file: E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/vivado.log
# Journal file: E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sysgen_STN_tb [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_0.xci]
export_ip_user_files -of_objects [get_files E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_0.xci] -directory E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files -ipstatic_source_dir E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/modelsim} {questa=E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/questa} {riviera=E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/riviera} {activehdl=E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset bram_stn_64bit_0
set_property top bram_stn_64bit_0 [get_fileset bram_stn_64bit_0]
move_files -fileset [get_fileset bram_stn_64bit_0] [get_files -of_objects [get_fileset sources_1] E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_0.xci]
launch_run bram_stn_64bit_0_synth_1
wait_on_run bram_stn_64bit_0_synth_1

launch_simulation
source sysgen_STN_tb.tcl
close_sim
launch_simulation
source sysgen_STN_tb.tcl
close_sim
launch_simulation
source sysgen_STN_tb.tcl
close_sim
launch_simulation
source sysgen_STN_tb.tcl
close_sim
launch_simulation
source sysgen_STN_tb.tcl
close_sim
launch_simulation
source sysgen_STN_tb.tcl
close_sim
launch_simulation
source sysgen_STN_tb.tcl
run 100 us
run 100 us
run 100 us
close_sim
launch_simulation
source sysgen_STN_tb.tcl
run 100 us
run 100 us
run 1000 us
close_sim
launch_simulation
source sysgen_STN_tb.tcl
run 1000 us
run 100 us
close_sim
launch_simulation
source sysgen_STN_tb.tcl
close_sim
launch_simulation
source sysgen_STN_tb.tcl
close_sim
launch_simulation
source sysgen_STN_tb.tcl
close_sim
launch_simulation
source sysgen_STN_tb.tcl
close_sim
launch_simulation
source sysgen_STN_tb.tcl
save_wave_config {E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN_tb_behav.wcfg
set_property xsim.view E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN_tb_behav.wcfg [get_filesets sim_1]
close_sim
