INFO: [VRFC 10-2263] Analyzing Verilog file "E:/B. Tech II year/CSN_221/Project/32-bit-MIPS-Processor-master/Final program/control_uni/control_uni.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [E:/B. Tech II year/CSN_221/Project/32-bit-MIPS-Processor-master/Final program/control_uni/control_uni.srcs/sources_1/new/control_unit.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/B. Tech II year/CSN_221/Project/32-bit-MIPS-Processor-master/Final program/control_uni/control_uni.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/B. Tech II year/CSN_221/Project/32-bit-MIPS-Processor-master/Final program/control_uni/control_uni.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
