# MSS Pins \(For PolarFire SoC and RT PolarFire SoC FPGA Only\)

PolarFire SoC and RT PolarFire SoC FPGA MSS has dedicated interfaces available. These<br /> pinouts are determined with the MSS Configurator. The interfaces have optional features<br /> that the user must determine to match the application. These interfaces include MSSIO,<br /> MSS\_SGMII, and MSS\_DDR.

-   **[MSSIO](GUID-670ADE9D-88A1-432D-B798-CF62DFFB9450.md)**  

-   **[SGMII I/O](GUID-1AFCEDDF-E559-46F0-9F7A-67635395A987.md)**  

-   **[DDR I/O](GUID-5E18907D-0D6D-4E6C-90B7-4EFE1C09A9F2.md)**  


**Parent topic:**[I/O Implementation Considerations](GUID-984E4773-788B-43B2-8E99-D0C476AC29DD.md)

