library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;

entity my_dut is
    port
    (
        i_clk : in    std_logic;
        i_rst : in    std_logic;
        i_val : in    std_logic;
        o_val :   out std_logic
    );
end my_dut;

architecture rtl of my_dut is

    signal q_val : std_logic := (others => '0');

begin

    o_val <= q_val;

    p_my_dut : process (i_clk) is
    begin
        if rising_edge(i_clk) then
            if i_rst = '1' then
                q_val <= '0';
            else
                q_val <= i_val;
            end if;
        end if;
    end process p_my_dut;

end rtl;