Microsemi Libero Software
Version: 11.9.6.7
Release: v11.9 SP6

Info: The design Toplevel.adb was last modified by software version 11.9.6.7.
Opened an existing Libero design Toplevel.adb.
'BA_NAME' set to 'Toplevel_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\sergi\Desktop\Master Year 2\Master
Thesis\LP-Software-FPGA\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
Wrote timing report to file: Toplevel_maxdelay_timing_report.txt

The Report command succeeded ( 00:00:02 )
Wrote timing report to file: Toplevel_mindelay_timing_report.txt

The Report command succeeded ( 00:00:01 )
Wrote timing_violations report to file: Toplevel_maxdelay_timingviolations_report.txt

The Report command succeeded ( 00:00:00 )
Wrote timing_violations report to file: Toplevel_mindelay_timingviolations_report.txt

The Report command succeeded ( 00:00:00 )
Design saved to file C:\Users\sergi\Desktop\Master Year 2\Master
Thesis\LP-Software-FPGA\designer\impl1\Toplevel.adb.

The Execute Script command succeeded ( 00:00:04 )
Design closed.

