#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: pulse_remain_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              12.306    12.306
pulse_remain_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.008
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.884    18.892
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    20.143
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.295    24.438
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    25.987
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.439    30.427
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    31.678
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    34.078
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.383
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.668    38.051
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    39.303
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                        4.309    43.612
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.251    44.863
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.t_frag.XSL[0] (T_FRAG)                                                           4.807    49.670
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                                            1.462    51.132
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                 3.694    54.826
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                  1.462    56.288
pulse_remain_dff_Q_10.QD[0] (Q_FRAG)                                                                               0.000    56.288
data arrival time                                                                                                           56.288

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_10.QCK[0] (Q_FRAG)                                                                             10.695    10.695
clock uncertainty                                                                                                  0.000    10.695
cell setup time                                                                                                    0.105    10.801
data required time                                                                                                          10.801
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          10.801
data arrival time                                                                                                          -56.288
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -45.487


#Path 2
Startpoint: pulse_remain_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              12.306    12.306
pulse_remain_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.008
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.884    18.892
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    20.143
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.295    24.438
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    25.987
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.439    30.427
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    31.678
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    34.078
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.383
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.668    38.051
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    39.303
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                        4.309    43.612
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.251    44.863
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.t_frag.XSL[0] (T_FRAG)                                                           5.906    50.769
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                                            1.406    52.175
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                 2.486    54.661
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                  1.462    56.123
pulse_remain_dff_Q_6.QD[0] (Q_FRAG)                                                                                0.000    56.123
data arrival time                                                                                                           56.123

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_6.QCK[0] (Q_FRAG)                                                                              10.544    10.544
clock uncertainty                                                                                                  0.000    10.544
cell setup time                                                                                                    0.105    10.649
data required time                                                                                                          10.649
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          10.649
data arrival time                                                                                                          -56.123
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -45.474


#Path 3
Startpoint: pulse_remain_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              12.306    12.306
pulse_remain_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.008
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.884    18.892
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    20.143
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.295    24.438
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    25.987
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.439    30.427
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    31.678
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    34.078
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.383
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.668    38.051
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    39.303
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                        4.309    43.612
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.251    44.863
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.t_frag.XSL[0] (T_FRAG)                                                           4.178    49.041
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                                            1.406    50.447
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                 2.486    52.934
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                  1.462    54.396
pulse_remain_dff_Q_12.QD[0] (Q_FRAG)                                                                               0.000    54.396
data arrival time                                                                                                           54.396

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_12.QCK[0] (Q_FRAG)                                                                              9.585     9.585
clock uncertainty                                                                                                  0.000     9.585
cell setup time                                                                                                    0.105     9.691
data required time                                                                                                           9.691
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           9.691
data arrival time                                                                                                          -54.396
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -44.705


#Path 4
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                             11.300    11.300
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    13.002
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       4.690    17.692
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    19.225
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.658    23.883
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.417
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          2.400    27.817
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305    29.122
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                         4.073    33.195
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                          1.406    34.601
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XA1[0] (T_FRAG)                             2.383    36.984
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                              1.549    38.533
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                         2.801    41.335
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.406    42.741
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                   2.400    45.141
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                    1.305    46.446
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.t_frag.XB1[0] (T_FRAG)                             3.917    50.362
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                              1.501    51.863
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                                         2.486    54.350
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                          1.462    55.812
pulse_remain_dff_Q.QD[0] (Q_FRAG)                                                                                 0.000    55.812
data arrival time                                                                                                          55.812

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q.QCK[0] (Q_FRAG)                                                                               11.249    11.249
clock uncertainty                                                                                                 0.000    11.249
cell setup time                                                                                                   0.105    11.354
data required time                                                                                                         11.354
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         11.354
data arrival time                                                                                                         -55.812
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -44.457


#Path 5
Startpoint: pulse_remain_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              12.306    12.306
pulse_remain_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.008
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.884    18.892
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    20.143
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.295    24.438
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    25.987
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.439    30.427
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    31.678
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    34.078
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.383
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.668    38.051
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    39.303
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                        4.309    43.612
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.251    44.863
b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.t_frag.XSL[0] (T_FRAG)                                                           5.621    50.484
b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                                            1.406    51.890
b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                 2.551    54.441
b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                  1.462    55.903
pulse_remain_dff_Q_13.QD[0] (Q_FRAG)                                                                               0.000    55.903
data arrival time                                                                                                           55.903

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_13.QCK[0] (Q_FRAG)                                                                             11.430    11.430
clock uncertainty                                                                                                  0.000    11.430
cell setup time                                                                                                    0.105    11.536
data required time                                                                                                          11.536
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          11.536
data arrival time                                                                                                          -55.903
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -44.367


#Path 6
Startpoint: pulse_remain_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              12.306    12.306
pulse_remain_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.008
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.884    18.892
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    20.143
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.295    24.438
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    25.987
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.439    30.427
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    31.678
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    34.078
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.383
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.668    38.051
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    39.303
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                        4.309    43.612
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.251    44.863
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                            5.382    50.245
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                             1.406    51.651
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                                        2.486    54.137
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                         1.462    55.599
pulse_remain_dff_Q_3.QD[0] (Q_FRAG)                                                                                0.000    55.599
data arrival time                                                                                                           55.599

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_3.QCK[0] (Q_FRAG)                                                                              11.194    11.194
clock uncertainty                                                                                                  0.000    11.194
cell setup time                                                                                                    0.105    11.299
data required time                                                                                                          11.299
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          11.299
data arrival time                                                                                                          -55.599
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -44.300


#Path 7
Startpoint: pulse_remain_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              12.306    12.306
pulse_remain_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.008
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.884    18.892
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    20.143
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.295    24.438
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    25.987
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.439    30.427
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    31.678
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    34.078
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.383
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.668    38.051
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    39.303
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                        4.309    43.612
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.251    44.863
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.t_frag.XSL[0] (T_FRAG)                                                           3.536    48.399
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                                            1.406    49.805
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                 2.486    52.291
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                  1.462    53.753
pulse_remain_dff_Q_5.QD[0] (Q_FRAG)                                                                                0.000    53.753
data arrival time                                                                                                           53.753

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_5.QCK[0] (Q_FRAG)                                                                               9.455     9.455
clock uncertainty                                                                                                  0.000     9.455
cell setup time                                                                                                    0.105     9.561
data required time                                                                                                           9.561
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           9.561
data arrival time                                                                                                          -53.753
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -44.192


#Path 8
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                             11.300    11.300
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    13.002
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       4.690    17.692
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    19.225
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.658    23.883
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.417
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          2.400    27.817
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305    29.122
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                         4.073    33.195
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                          1.406    34.601
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XA1[0] (T_FRAG)                             2.383    36.984
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                              1.549    38.533
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                3.769    42.302
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.549    43.852
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          3.005    46.857
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.251    48.108
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.t_frag.XB1[0] (T_FRAG)                           3.042    51.150
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                            1.501    52.651
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.t_frag.XSL[0] (T_FRAG)                                       2.486    55.137
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                        1.462    56.599
pulse_remain_dff_Q_2.QD[0] (Q_FRAG)                                                                               0.000    56.599
data arrival time                                                                                                          56.599

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                             12.306    12.306
clock uncertainty                                                                                                 0.000    12.306
cell setup time                                                                                                   0.105    12.412
data required time                                                                                                         12.412
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         12.412
data arrival time                                                                                                         -56.599
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -44.188


#Path 9
Startpoint: pulse_remain_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              12.306    12.306
pulse_remain_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.008
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.884    18.892
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    20.143
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.295    24.438
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    25.987
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.439    30.427
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    31.678
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    34.078
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.383
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.668    38.051
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    39.303
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                        4.309    43.612
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.251    44.863
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                            4.565    49.428
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                             1.406    50.834
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.t_frag.XSL[0] (T_FRAG)                                        2.486    53.320
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                         1.462    54.782
pulse_remain_dff_Q_9.QD[0] (Q_FRAG)                                                                                0.000    54.782
data arrival time                                                                                                           54.782

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_9.QCK[0] (Q_FRAG)                                                                              10.527    10.527
clock uncertainty                                                                                                  0.000    10.527
cell setup time                                                                                                    0.105    10.632
data required time                                                                                                          10.632
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          10.632
data arrival time                                                                                                          -54.782
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -44.150


#Path 10
Startpoint: pulse_remain_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              12.306    12.306
pulse_remain_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.008
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.884    18.892
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    20.143
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.295    24.438
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    25.987
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.439    30.427
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    31.678
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    34.078
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.383
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.668    38.051
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    39.303
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                        4.309    43.612
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.251    44.863
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                            5.065    49.928
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                             1.406    51.334
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.t_frag.XSL[0] (T_FRAG)                                        2.486    53.821
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                         1.462    55.283
pulse_remain_dff_Q_8.QD[0] (Q_FRAG)                                                                                0.000    55.283
data arrival time                                                                                                           55.283

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              11.300    11.300
clock uncertainty                                                                                                  0.000    11.300
cell setup time                                                                                                    0.105    11.406
data required time                                                                                                          11.406
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          11.406
data arrival time                                                                                                          -55.283
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -43.877


#Path 11
Startpoint: pulse_remain_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              12.306    12.306
pulse_remain_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.008
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.884    18.892
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    20.143
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.295    24.438
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    25.987
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.439    30.427
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    31.678
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    34.078
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.383
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.668    38.051
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    39.303
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                        4.309    43.612
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.251    44.863
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                            5.922    50.785
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                             1.406    52.191
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.t_frag.XSL[0] (T_FRAG)                                        2.486    54.677
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                         1.462    56.139
pulse_remain_dff_Q_14.QD[0] (Q_FRAG)                                                                               0.000    56.139
data arrival time                                                                                                           56.139

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_14.QCK[0] (Q_FRAG)                                                                             12.247    12.247
clock uncertainty                                                                                                  0.000    12.247
cell setup time                                                                                                    0.105    12.353
data required time                                                                                                          12.353
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          12.353
data arrival time                                                                                                          -56.139
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -43.786


#Path 12
Startpoint: pulse_remain_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              12.306    12.306
pulse_remain_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.008
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.884    18.892
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    20.143
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.295    24.438
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    25.987
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.439    30.427
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    31.678
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    34.078
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.383
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.668    38.051
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    39.303
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                        4.309    43.612
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.251    44.863
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.t_frag.XSL[0] (T_FRAG)                                                             5.644    50.507
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                                              1.406    51.913
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                   2.611    54.524
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                    1.462    55.986
pulse_remain_dff_Q_4.QD[0] (Q_FRAG)                                                                                0.000    55.986
data arrival time                                                                                                           55.986

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_4.QCK[0] (Q_FRAG)                                                                              12.109    12.109
clock uncertainty                                                                                                  0.000    12.109
cell setup time                                                                                                    0.105    12.215
data required time                                                                                                          12.215
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          12.215
data arrival time                                                                                                          -55.986
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -43.772


#Path 13
Startpoint: pulse_remain_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              12.306    12.306
pulse_remain_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.008
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.884    18.892
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    20.143
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.295    24.438
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    25.987
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.439    30.427
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    31.678
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    34.078
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.383
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.668    38.051
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    39.303
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                        4.309    43.612
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.251    44.863
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                            4.579    49.441
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                             1.406    50.847
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                        2.400    53.247
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                         1.305    54.553
pulse_remain_dff_Q_15.QD[0] (Q_FRAG)                                                                               0.000    54.553
data arrival time                                                                                                           54.553

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_15.QCK[0] (Q_FRAG)                                                                             10.706    10.706
clock uncertainty                                                                                                  0.000    10.706
cell setup time                                                                                                    0.105    10.811
data required time                                                                                                          10.811
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          10.811
data arrival time                                                                                                          -54.553
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -43.741


#Path 14
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : aclk_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                            14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701    16.661
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    19.083
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.489
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    23.563
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.097
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           2.935    28.031
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    29.437
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.483    31.921
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    33.226
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.328    36.554
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    37.805
aclk_dff_Q_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                            6.166    43.971
aclk_dff_Q_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                             1.305    45.276
aclk_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                      6.322    51.598
aclk_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.462    53.060
aclk_dff_Q.QD[0] (Q_FRAG)                                                                                       0.000    53.060
data arrival time                                                                                                        53.060

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
aclk_dff_Q.QCK[0] (Q_FRAG)                                                                                      9.647     9.647
clock uncertainty                                                                                               0.000     9.647
cell setup time                                                                                                 0.105     9.752
data required time                                                                                                        9.752
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        9.752
data arrival time                                                                                                       -53.060
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -43.308


#Path 15
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                             11.300    11.300
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    13.002
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       4.690    17.692
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    19.225
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.658    23.883
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.417
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          2.400    27.817
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305    29.122
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                         4.073    33.195
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                          1.406    34.601
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XA1[0] (T_FRAG)                             2.383    36.984
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                              1.549    38.533
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                3.769    42.302
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.549    43.852
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.t_frag.XSL[0] (T_FRAG)                                          2.554    46.406
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.406    47.812
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.t_frag.XB1[0] (T_FRAG)                           3.046    50.858
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                            1.501    52.359
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                                       2.486    54.845
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                        1.462    56.307
pulse_remain_dff_Q_1.QD[0] (Q_FRAG)                                                                               0.000    56.307
data arrival time                                                                                                          56.307

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_1.QCK[0] (Q_FRAG)                                                                             13.086    13.086
clock uncertainty                                                                                                 0.000    13.086
cell setup time                                                                                                   0.105    13.192
data required time                                                                                                         13.192
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         13.192
data arrival time                                                                                                         -56.307
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -43.115


#Path 16
Startpoint: pulse_remain_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              12.306    12.306
pulse_remain_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.008
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.884    18.892
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    20.143
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.295    24.438
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    25.987
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.439    30.427
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    31.678
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    34.078
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.383
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.668    38.051
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    39.303
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                        4.309    43.612
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.251    44.863
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                            3.276    48.139
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                             1.406    49.545
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.t_frag.XSL[0] (T_FRAG)                                        2.486    52.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                         1.462    53.493
pulse_remain_dff_Q_11.QD[0] (Q_FRAG)                                                                               0.000    53.493
data arrival time                                                                                                           53.493

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_11.QCK[0] (Q_FRAG)                                                                             10.624    10.624
clock uncertainty                                                                                                  0.000    10.624
cell setup time                                                                                                    0.105    10.729
data required time                                                                                                          10.729
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          10.729
data arrival time                                                                                                          -53.493
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -42.764


#Path 17
Startpoint: pulse_remain_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              12.306    12.306
pulse_remain_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.008
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.884    18.892
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    20.143
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.295    24.438
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    25.987
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.439    30.427
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    31.678
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    34.078
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.383
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.668    38.051
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    39.303
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                        4.309    43.612
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.251    44.863
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                            4.128    48.991
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                             1.406    50.397
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.t_frag.XSL[0] (T_FRAG)                                        2.486    52.883
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                         1.462    54.345
pulse_remain_dff_Q_7.QD[0] (Q_FRAG)                                                                                0.000    54.345
data arrival time                                                                                                           54.345

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_7.QCK[0] (Q_FRAG)                                                                              11.521    11.521
clock uncertainty                                                                                                  0.000    11.521
cell setup time                                                                                                    0.105    11.626
data required time                                                                                                          11.626
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          11.626
data arrival time                                                                                                          -54.345
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -42.719


#Path 18
Startpoint: pulse_remain_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_active_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              12.306    12.306
pulse_remain_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    14.008
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.884    18.892
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    20.143
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.295    24.438
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    25.987
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.439    30.427
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    31.678
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    34.078
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    35.383
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                               2.668    38.051
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    39.303
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                        4.309    43.612
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.251    44.863
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                     4.269    49.132
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                      1.406    50.538
pulse_active_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                 2.486    53.024
pulse_active_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    54.486
pulse_active_dff_Q.QD[0] (Q_FRAG)                                                                                  0.000    54.486
data arrival time                                                                                                           54.486

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                           0.000     0.000
pulse_active_dff_Q.QCK[0] (Q_FRAG)                                                                                12.283    12.283
clock uncertainty                                                                                                  0.000    12.283
cell setup time                                                                                                    0.105    12.389
data required time                                                                                                          12.389
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          12.389
data arrival time                                                                                                          -54.486
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -42.098


#Path 19
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       4.715    26.775
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593    28.368
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                      3.783    32.150
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                       1.305    33.456
mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                         2.426    35.882
mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.251    37.133
mainclock.a_dff_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                   3.007    40.140
mainclock.a_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.605    41.745
mainclock.h2_dff_Q.QD[0] (Q_FRAG)                                                                                   4.785    46.531
data arrival time                                                                                                            46.531

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h2_dff_Q.QCK[0] (Q_FRAG)                                                                                  4.708     4.708
clock uncertainty                                                                                                   0.000     4.708
cell setup time                                                                                                     0.105     4.813
data required time                                                                                                            4.813
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            4.813
data arrival time                                                                                                           -46.531
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -41.717


#Path 20
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       4.715    26.775
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593    28.368
mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                         3.708    32.075
mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.406    33.481
mainclock.b_dff_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                   3.500    36.981
mainclock.b_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.605    38.587
mainclock.h1_dff_Q.QD[0] (Q_FRAG)                                                                                   6.775    45.361
data arrival time                                                                                                            45.361

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h1_dff_Q.QCK[0] (Q_FRAG)                                                                                  3.788     3.788
clock uncertainty                                                                                                   0.000     3.788
cell setup time                                                                                                     0.105     3.893
data required time                                                                                                            3.893
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            3.893
data arrival time                                                                                                           -45.361
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -41.468


#Path 21
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       4.715    26.775
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593    28.368
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                      3.783    32.150
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                       1.305    33.456
mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                         3.133    36.589
mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.251    37.840
mainclock.a_dff_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                 3.694    41.534
mainclock.a_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    42.996
mainclock.a_dff_Q_2.QD[0] (Q_FRAG)                                                                                  4.912    47.908
data arrival time                                                                                                            47.908

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.a_dff_Q_2.QCK[0] (Q_FRAG)                                                                                 6.373     6.373
clock uncertainty                                                                                                   0.000     6.373
cell setup time                                                                                                     0.105     6.479
data required time                                                                                                            6.479
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            6.479
data arrival time                                                                                                           -47.908
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -41.430


#Path 22
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       4.715    26.775
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593    28.368
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                      3.783    32.150
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                       1.305    33.456
mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                         2.426    35.882
mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.251    37.133
mainclock.a_dff_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                   3.007    40.140
mainclock.a_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.605    41.745
mainclock.a_dff_Q.QD[0] (Q_FRAG)                                                                                    4.014    45.760
data arrival time                                                                                                            45.760

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.a_dff_Q.QCK[0] (Q_FRAG)                                                                                   4.785     4.785
clock uncertainty                                                                                                   0.000     4.785
cell setup time                                                                                                     0.105     4.890
data required time                                                                                                            4.890
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            4.890
data arrival time                                                                                                           -45.760
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -40.869


#Path 23
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       4.715    26.775
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593    28.368
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                      3.783    32.150
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                       1.305    33.456
mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                         3.133    36.589
mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.251    37.840
mainclock.a_dff_Q_1_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                 3.132    40.973
mainclock.a_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305    42.278
mainclock.a_dff_Q_1.QD[0] (Q_FRAG)                                                                                  2.690    44.968
data arrival time                                                                                                            44.968

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.a_dff_Q_1.QCK[0] (Q_FRAG)                                                                                 4.989     4.989
clock uncertainty                                                                                                   0.000     4.989
cell setup time                                                                                                     0.105     5.094
data required time                                                                                                            5.094
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            5.094
data arrival time                                                                                                           -44.968
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -39.874


#Path 24
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       3.527    25.586
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.251    26.838
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       2.400    29.238
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    30.543
mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       4.870    35.413
mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.251    36.664
mainclock.b_dff_Q_2_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                 2.486    39.150
mainclock.b_dff_Q_2_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    40.612
mainclock.b_dff_Q_2.QD[0] (Q_FRAG)                                                                                  4.746    45.358
data arrival time                                                                                                            45.358

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.b_dff_Q_2.QCK[0] (Q_FRAG)                                                                                 5.389     5.389
clock uncertainty                                                                                                   0.000     5.389
cell setup time                                                                                                     0.105     5.495
data required time                                                                                                            5.495
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            5.495
data arrival time                                                                                                           -45.358
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -39.863


#Path 25
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       4.715    26.775
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593    28.368
mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                         3.708    32.075
mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.406    33.481
mainclock.b_dff_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                   3.500    36.981
mainclock.b_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.605    38.587
mainclock.b_dff_Q.QD[0] (Q_FRAG)                                                                                    5.429    44.015
data arrival time                                                                                                            44.015

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.b_dff_Q.QCK[0] (Q_FRAG)                                                                                   4.212     4.212
clock uncertainty                                                                                                   0.000     4.212
cell setup time                                                                                                     0.105     4.317
data required time                                                                                                            4.317
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            4.317
data arrival time                                                                                                           -44.015
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -39.698


#Path 26
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       4.715    26.775
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593    28.368
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                      3.783    32.150
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                       1.305    33.456
mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                         3.133    36.589
mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.251    37.840
mainclock.a_dff_Q_1_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                 3.132    40.973
mainclock.a_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305    42.278
mainclock.h2_dff_Q_1.QD[0] (Q_FRAG)                                                                                 2.478    44.756
data arrival time                                                                                                            44.756

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h2_dff_Q_1.QCK[0] (Q_FRAG)                                                                                5.575     5.575
clock uncertainty                                                                                                   0.000     5.575
cell setup time                                                                                                     0.105     5.680
data required time                                                                                                            5.680
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            5.680
data arrival time                                                                                                           -44.756
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -39.075


#Path 27
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       4.715    26.775
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593    28.368
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                      3.783    32.150
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                       1.305    33.456
mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                         3.133    36.589
mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.251    37.840
mainclock.a_dff_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                 3.694    41.534
mainclock.a_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    42.996
mainclock.h2_dff_Q_2.QD[0] (Q_FRAG)                                                                                 2.478    45.474
data arrival time                                                                                                            45.474

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h2_dff_Q_2.QCK[0] (Q_FRAG)                                                                                6.588     6.588
clock uncertainty                                                                                                   0.000     6.588
cell setup time                                                                                                     0.105     6.693
data required time                                                                                                            6.693
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            6.693
data arrival time                                                                                                           -45.474
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -38.780


#Path 28
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                          4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.583    21.245
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    22.550
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 3.087    25.637
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    26.942
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       2.398    29.340
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.251    30.591
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                                            4.506    35.097
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.581    36.678
mainclock.b_dff_Q_3.QD[0] (Q_FRAG)                                                             4.924    41.602
data arrival time                                                                                       41.602

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.b_dff_Q_3.QCK[0] (Q_FRAG)                                                            3.871     3.871
clock uncertainty                                                                              0.000     3.871
cell setup time                                                                                0.105     3.977
data required time                                                                                       3.977
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       3.977
data arrival time                                                                                      -41.602
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -37.625


#Path 29
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                          4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.583    21.245
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    22.550
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 3.087    25.637
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    26.942
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       2.398    29.340
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.251    30.591
mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.509    34.100
mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    35.351
mainclock.c_dff_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                            2.330    37.682
mainclock.c_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.605    39.287
mainclock.c_dff_Q_1.QD[0] (Q_FRAG)                                                             4.004    43.291
data arrival time                                                                                       43.291

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.c_dff_Q_1.QCK[0] (Q_FRAG)                                                            5.929     5.929
clock uncertainty                                                                              0.000     5.929
cell setup time                                                                                0.105     6.035
data required time                                                                                       6.035
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       6.035
data arrival time                                                                                      -43.291
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -37.257


#Path 30
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                          4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.583    21.245
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    22.550
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 3.087    25.637
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    26.942
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       2.398    29.340
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.251    30.591
mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.509    34.100
mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    35.351
mainclock.c_dff_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                            2.330    37.682
mainclock.c_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.605    39.287
mainclock.m2_dff_Q_1.QD[0] (Q_FRAG)                                                            3.130    42.418
data arrival time                                                                                       42.418

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.m2_dff_Q_1.QCK[0] (Q_FRAG)                                                           5.773     5.773
clock uncertainty                                                                              0.000     5.773
cell setup time                                                                                0.105     5.878
data required time                                                                                       5.878
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       5.878
data arrival time                                                                                      -42.418
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -36.539


#Path 31
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       4.715    26.775
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593    28.368
mainclock.a_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 7.491    35.859
mainclock.a_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    37.110
mainclock.a_dff_Q_3.QD[0] (Q_FRAG)                                                                                  4.816    41.926
data arrival time                                                                                                            41.926

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.a_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 6.061     6.061
clock uncertainty                                                                                                   0.000     6.061
cell setup time                                                                                                     0.105     6.166
data required time                                                                                                            6.166
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            6.166
data arrival time                                                                                                           -41.926
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -35.760


#Path 32
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       4.715    26.775
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593    28.368
mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         2.747    31.115
mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.251    32.366
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                 4.497    36.864
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    38.326
mainclock.b_dff_Q_1.QD[0] (Q_FRAG)                                                                                  3.091    41.416
data arrival time                                                                                                            41.416

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.b_dff_Q_1.QCK[0] (Q_FRAG)                                                                                 5.627     5.627
clock uncertainty                                                                                                   0.000     5.627
cell setup time                                                                                                     0.105     5.733
data required time                                                                                                            5.733
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            5.733
data arrival time                                                                                                           -41.416
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -35.684


#Path 33
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       3.527    25.586
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.251    26.838
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       2.400    29.238
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    30.543
mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       4.870    35.413
mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.251    36.664
mainclock.b_dff_Q_2_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                 2.486    39.150
mainclock.b_dff_Q_2_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    40.612
mainclock.h1_dff_Q_2.QD[0] (Q_FRAG)                                                                                 2.478    43.090
data arrival time                                                                                                            43.090

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h1_dff_Q_2.QCK[0] (Q_FRAG)                                                                                7.565     7.565
clock uncertainty                                                                                                   0.000     7.565
cell setup time                                                                                                     0.105     7.671
data required time                                                                                                            7.671
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            7.671
data arrival time                                                                                                           -43.090
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -35.419


#Path 34
Startpoint: mux_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                        14.068    14.068
mux_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    15.769
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.428    20.197
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    21.749
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.067    25.816
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.812
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.612    30.424
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.420
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                                       2.688    34.108
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                        0.996    35.104
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                             3.898    39.002
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                              0.996    39.997
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          3.648    43.645
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    44.641
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.t_frag.XSL[0] (T_FRAG)                                    3.458    48.099
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.462    49.561
mux_counter_dff_Q_2.QD[0] (Q_FRAG)                                                                                           0.000    49.561
data arrival time                                                                                                                     49.561

clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_2.QCK[0] (Q_FRAG)                                                                                         14.066    14.066
clock uncertainty                                                                                                            0.000    14.066
cell setup time                                                                                                              0.105    14.171
data required time                                                                                                                    14.171
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    14.171
data arrival time                                                                                                                    -49.561
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -35.389


#Path 35
Startpoint: mux_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                        14.068    14.068
mux_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    15.769
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.428    20.197
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    21.749
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.067    25.816
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.812
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.612    30.424
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.420
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                                       2.688    34.108
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                        0.996    35.104
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                             3.898    39.002
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                              0.996    39.997
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          3.648    43.645
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    44.641
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.c_frag.TBS[0] (C_FRAG)                                  3.738    48.379
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                   0.996    49.375
mux_counter_dff_Q_1.QD[0] (Q_FRAG)                                                                                           0.000    49.375
data arrival time                                                                                                                     49.375

clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_1.QCK[0] (Q_FRAG)                                                                                         14.099    14.099
clock uncertainty                                                                                                            0.000    14.099
cell setup time                                                                                                              0.105    14.205
data required time                                                                                                                    14.205
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    14.205
data arrival time                                                                                                                    -49.375
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -35.170


#Path 36
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       4.715    26.775
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593    28.368
mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         2.747    31.115
mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.251    32.366
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                 4.497    36.864
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    38.326
mainclock.h1_dff_Q_1.QD[0] (Q_FRAG)                                                                                 2.478    40.803
data arrival time                                                                                                            40.803

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h1_dff_Q_1.QCK[0] (Q_FRAG)                                                                                5.691     5.691
clock uncertainty                                                                                                   0.000     5.691
cell setup time                                                                                                     0.105     5.796
data required time                                                                                                            5.796
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            5.796
data arrival time                                                                                                           -40.803
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -35.007


#Path 37
Startpoint: mux_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                        14.068    14.068
mux_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    15.769
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.428    20.197
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    21.749
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.067    25.816
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.812
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.612    30.424
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.420
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                                       2.688    34.108
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                        0.996    35.104
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                             4.405    39.508
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                              1.251    40.759
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                   3.190    43.950
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                    1.406    45.356
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                  2.400    47.756
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                   1.305    49.061
mux_counter_dff_Q_6.QD[0] (Q_FRAG)                                                                                           0.000    49.061
data arrival time                                                                                                                     49.061

clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_6.QCK[0] (Q_FRAG)                                                                                         14.048    14.048
clock uncertainty                                                                                                            0.000    14.048
cell setup time                                                                                                              0.105    14.153
data required time                                                                                                                    14.153
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    14.153
data arrival time                                                                                                                    -49.061
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -34.907


#Path 38
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                       5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                               2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                 2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.593    22.060
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.934    25.993
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    27.245
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                       3.067    30.311
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.505    31.816
mainclock.m1_dff_Q_2.QD[0] (Q_FRAG)                                                                       6.311    38.127
data arrival time                                                                                                  38.127

clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.m1_dff_Q_2.QCK[0] (Q_FRAG)                                                                      3.223     3.223
clock uncertainty                                                                                         0.000     3.223
cell setup time                                                                                           0.105     3.328
data required time                                                                                                  3.328
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  3.328
data arrival time                                                                                                 -38.127
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -34.799


#Path 39
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                          4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.583    21.245
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    22.550
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 3.087    25.637
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    26.942
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       2.398    29.340
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.251    30.591
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            3.971    34.562
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.251    35.813
mainclock.m2_dff_Q_3.QD[0] (Q_FRAG)                                                            4.018    39.832
data arrival time                                                                                       39.832

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.m2_dff_Q_3.QCK[0] (Q_FRAG)                                                           5.071     5.071
clock uncertainty                                                                              0.000     5.071
cell setup time                                                                                0.105     5.177
data required time                                                                                       5.177
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       5.177
data arrival time                                                                                      -39.832
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -34.655


#Path 40
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       4.715    26.775
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593    28.368
mainclock.a_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 7.491    35.859
mainclock.a_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    37.110
mainclock.h2_dff_Q_3.QD[0] (Q_FRAG)                                                                                 2.371    39.481
data arrival time                                                                                                            39.481

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h2_dff_Q_3.QCK[0] (Q_FRAG)                                                                                4.772     4.772
clock uncertainty                                                                                                   0.000     4.772
cell setup time                                                                                                     0.105     4.878
data required time                                                                                                            4.878
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            4.878
data arrival time                                                                                                           -39.481
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -34.604


#Path 41
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                          4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.583    21.245
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    22.550
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 3.087    25.637
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    26.942
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       2.398    29.340
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.251    30.591
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            4.446    35.037
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.251    36.288
mainclock.d_dff_Q_3.QD[0] (Q_FRAG)                                                             3.512    39.800
data arrival time                                                                                       39.800

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.d_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.354     5.354
clock uncertainty                                                                              0.000     5.354
cell setup time                                                                                0.105     5.459
data required time                                                                                       5.459
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       5.459
data arrival time                                                                                      -39.800
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -34.341


#Path 42
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                          4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.583    21.245
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    22.550
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 3.087    25.637
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    26.942
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       2.398    29.340
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.251    30.591
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                                            4.506    35.097
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.581    36.678
mainclock.h1_dff_Q_3.QD[0] (Q_FRAG)                                                            2.478    39.155
data arrival time                                                                                       39.155

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.h1_dff_Q_3.QCK[0] (Q_FRAG)                                                           4.802     4.802
clock uncertainty                                                                              0.000     4.802
cell setup time                                                                                0.105     4.908
data required time                                                                                       4.908
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       4.908
data arrival time                                                                                      -39.155
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -34.248


#Path 43
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                       5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                               2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                 2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.593    22.060
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.934    25.993
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    27.245
mainclock.d_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       3.494    30.739
mainclock.d_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    32.044
mainclock.m1_dff_Q_1.QD[0] (Q_FRAG)                                                                       6.584    38.628
data arrival time                                                                                                  38.628

clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.m1_dff_Q_1.QCK[0] (Q_FRAG)                                                                      4.453     4.453
clock uncertainty                                                                                         0.000     4.453
cell setup time                                                                                           0.105     4.559
data required time                                                                                                  4.559
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  4.559
data arrival time                                                                                                 -38.628
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -34.069


#Path 44
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                       5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                               2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                 2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.593    22.060
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.934    25.993
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    27.245
mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               2.483    29.728
mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    31.033
mainclock.d_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                         3.772    34.806
mainclock.d_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.406    36.212
mainclock.d_dff_Q.QD[0] (Q_FRAG)                                                                          3.098    39.309
data arrival time                                                                                                  39.309

clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.d_dff_Q.QCK[0] (Q_FRAG)                                                                         5.251     5.251
clock uncertainty                                                                                         0.000     5.251
cell setup time                                                                                           0.105     5.357
data required time                                                                                                  5.357
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  5.357
data arrival time                                                                                                 -39.309
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -33.953


#Path 45
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                          4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.583    21.245
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    22.550
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 3.087    25.637
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    26.942
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       2.398    29.340
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.251    30.591
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            4.446    35.037
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.251    36.288
mainclock.m1_dff_Q_3.QD[0] (Q_FRAG)                                                            3.921    40.209
data arrival time                                                                                       40.209

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.m1_dff_Q_3.QCK[0] (Q_FRAG)                                                           6.285     6.285
clock uncertainty                                                                              0.000     6.285
cell setup time                                                                                0.105     6.391
data required time                                                                                       6.391
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       6.391
data arrival time                                                                                      -40.209
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -33.819


#Path 46
Startpoint: mux_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                        14.068    14.068
mux_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    15.769
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.428    20.197
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    21.749
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.067    25.816
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.812
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.612    30.424
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.420
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                                       2.688    34.108
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                        0.996    35.104
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                             3.898    39.002
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                              0.996    39.997
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                          2.711    42.708
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.251    43.960
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    3.192    47.151
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    48.613
mux_counter_dff_Q_3.QD[0] (Q_FRAG)                                                                                           0.000    48.613
data arrival time                                                                                                                     48.613

clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                                         14.960    14.960
clock uncertainty                                                                                                            0.000    14.960
cell setup time                                                                                                              0.105    15.065
data required time                                                                                                                    15.065
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    15.065
data arrival time                                                                                                                    -48.613
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -33.548


#Path 47
Startpoint: mux_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                        14.068    14.068
mux_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    15.769
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.428    20.197
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    21.749
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.067    25.816
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.812
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.612    30.424
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.420
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                                       2.688    34.108
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                        0.996    35.104
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                             3.898    39.002
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                              0.996    39.997
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          3.648    43.645
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    44.641
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.c_frag.TBS[0] (C_FRAG)                                    2.889    47.530
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     0.996    48.526
mux_counter_dff_Q.QD[0] (Q_FRAG)                                                                                             0.000    48.526
data arrival time                                                                                                                     48.526

clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q.QCK[0] (Q_FRAG)                                                                                           14.896    14.896
clock uncertainty                                                                                                            0.000    14.896
cell setup time                                                                                                              0.105    15.001
data required time                                                                                                                    15.001
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    15.001
data arrival time                                                                                                                    -48.526
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -33.525


#Path 48
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                       5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                               2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                 2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.593    22.060
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.934    25.993
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    27.245
mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               2.483    29.728
mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    31.033
mainclock.d_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                         3.772    34.806
mainclock.d_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.406    36.212
mainclock.m1_dff_Q.QD[0] (Q_FRAG)                                                                         3.512    39.724
data arrival time                                                                                                  39.724

clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.m1_dff_Q.QCK[0] (Q_FRAG)                                                                        6.207     6.207
clock uncertainty                                                                                         0.000     6.207
cell setup time                                                                                           0.105     6.312
data required time                                                                                                  6.312
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  6.312
data arrival time                                                                                                 -39.724
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -33.412


#Path 49
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       3.527    25.586
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.251    26.838
mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                       4.843    31.680
mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.251    32.931
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                 2.475    35.406
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.605    37.011
mainclock.c_dff_Q_2.QD[0] (Q_FRAG)                                                                                  2.478    39.489
data arrival time                                                                                                            39.489

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.c_dff_Q_2.QCK[0] (Q_FRAG)                                                                                 6.134     6.134
clock uncertainty                                                                                                   0.000     6.134
cell setup time                                                                                                     0.105     6.239
data required time                                                                                                            6.239
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            6.239
data arrival time                                                                                                           -39.489
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -33.250


#Path 50
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       3.527    25.586
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.251    26.838
mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                       4.843    31.680
mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.251    32.931
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                 2.475    35.406
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.605    37.011
mainclock.m2_dff_Q_2.QD[0] (Q_FRAG)                                                                                 2.575    39.586
data arrival time                                                                                                            39.586

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.m2_dff_Q_2.QCK[0] (Q_FRAG)                                                                                6.538     6.538
clock uncertainty                                                                                                   0.000     6.538
cell setup time                                                                                                     0.105     6.643
data required time                                                                                                            6.643
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            6.643
data arrival time                                                                                                           -39.586
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -32.943


#Path 51
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                       5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                               2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                 2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.593    22.060
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.934    25.993
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    27.245
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                       3.067    30.311
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.505    31.816
mainclock.d_dff_Q_2.QD[0] (Q_FRAG)                                                                        6.240    38.056
data arrival time                                                                                                  38.056

clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.d_dff_Q_2.QCK[0] (Q_FRAG)                                                                       5.223     5.223
clock uncertainty                                                                                         0.000     5.223
cell setup time                                                                                           0.105     5.329
data required time                                                                                                  5.329
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  5.329
data arrival time                                                                                                 -38.056
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -32.727


#Path 52
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_index_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                            14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701    16.661
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    19.083
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.489
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    23.563
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.097
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           2.935    28.031
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    29.437
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.483    31.921
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    33.226
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.328    36.554
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    37.805
mux_index_dffe_Q_1.QEN[0] (Q_FRAG)                                                                              6.246    44.051
data arrival time                                                                                                        44.051

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_index_dffe_Q_1.QCK[0] (Q_FRAG)                                                                             12.336    12.336
clock uncertainty                                                                                               0.000    12.336
cell setup time                                                                                                -0.591    11.745
data required time                                                                                                       11.745
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       11.745
data arrival time                                                                                                       -44.051
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -32.306


#Path 53
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_index_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                            14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701    16.661
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    19.083
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.489
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    23.563
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.097
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           2.935    28.031
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    29.437
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.483    31.921
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    33.226
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.328    36.554
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    37.805
mux_index_dffe_Q.QEN[0] (Q_FRAG)                                                                                5.294    43.099
data arrival time                                                                                                        43.099

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                                                               11.441    11.441
clock uncertainty                                                                                               0.000    11.441
cell setup time                                                                                                -0.591    10.850
data required time                                                                                                       10.850
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       10.850
data arrival time                                                                                                       -43.099
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -32.249


#Path 54
Startpoint: power_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(2).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
power_dff_Q_3.QCK[0] (Q_FRAG)                                          12.974    12.974
power_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                          1.701    14.676
$iopadmap$main.power_2.O_DAT[0] (BIDIR_CELL)                            7.726    22.402
$iopadmap$main.power_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    32.211
out:power(2).outpad[0] (.output)                                        0.000    32.211
data arrival time                                                                32.211

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -32.211
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -32.211


#Path 55
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                          4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.583    21.245
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    22.550
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 3.087    25.637
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    26.942
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       2.398    29.340
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.251    30.591
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            3.971    34.562
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.251    35.813
mainclock.c_dff_Q_3.QD[0] (Q_FRAG)                                                             3.095    38.908
data arrival time                                                                                       38.908

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.c_dff_Q_3.QCK[0] (Q_FRAG)                                                            6.757     6.757
clock uncertainty                                                                              0.000     6.757
cell setup time                                                                                0.105     6.862
data required time                                                                                       6.862
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       6.862
data arrival time                                                                                      -38.908
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -32.045


#Path 56
Startpoint: mux_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                        14.068    14.068
mux_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    15.769
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.428    20.197
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    21.749
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.067    25.816
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.812
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.612    30.424
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.420
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                                       2.688    34.108
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                        0.996    35.104
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                             3.898    39.002
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                              0.996    39.997
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                  4.025    44.023
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                   1.305    45.328
mux_counter_dff_Q_4.QD[0] (Q_FRAG)                                                                                           0.000    45.328
data arrival time                                                                                                                     45.328

clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_4.QCK[0] (Q_FRAG)                                                                                         13.203    13.203
clock uncertainty                                                                                                            0.000    13.203
cell setup time                                                                                                              0.105    13.308
data required time                                                                                                                    13.308
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    13.308
data arrival time                                                                                                                    -45.328
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -32.020


#Path 57
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                              14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.661
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.422    19.083
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    20.489
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   3.074    23.563
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.533    25.097
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             2.935    28.031
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.406    29.437
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       2.483    31.921
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    33.226
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    36.554
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    37.805
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                       5.362    43.167
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                        1.305    44.473
mux_counter_dff_Q_16.QD[0] (Q_FRAG)                                                                               0.000    44.473
data arrival time                                                                                                          44.473

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_16.QCK[0] (Q_FRAG)                                                                             13.006    13.006
clock uncertainty                                                                                                 0.000    13.006
cell setup time                                                                                                   0.105    13.112
data required time                                                                                                         13.112
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         13.112
data arrival time                                                                                                         -44.473
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -31.361


#Path 58
Startpoint: disp_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(2).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
disp_dff_Q_1.QCK[0] (Q_FRAG)                                          13.188    13.188
disp_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                          1.701    14.889
$iopadmap$main.disp_2.O_DAT[0] (BIDIR_CELL)                            6.532    21.421
$iopadmap$main.disp_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    31.230
out:disp(2).outpad[0] (.output)                                        0.000    31.230
data arrival time                                                               31.230

clock virtual_io_clock (rise edge)                                     0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                              -31.230
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -31.230


#Path 59
Startpoint: power_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(5).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
power_dff_Q.QCK[0] (Q_FRAG)                                            12.203    12.203
power_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    13.904
$iopadmap$main.power_5.O_DAT[0] (BIDIR_CELL)                            7.404    21.309
$iopadmap$main.power_5.O_PAD_$out[0] (BIDIR_CELL)                       9.809    31.118
out:power(5).outpad[0] (.output)                                        0.000    31.118
data arrival time                                                                31.118

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -31.118
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -31.118


#Path 60
Startpoint: power_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(4).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
power_dff_Q_1.QCK[0] (Q_FRAG)                                          12.869    12.869
power_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                          1.701    14.570
$iopadmap$main.power_4.O_DAT[0] (BIDIR_CELL)                            6.457    21.028
$iopadmap$main.power_4.O_PAD_$out[0] (BIDIR_CELL)                       9.809    30.837
out:power(4).outpad[0] (.output)                                        0.000    30.837
data arrival time                                                                30.837

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -30.837
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -30.837


#Path 61
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_index_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                            14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701    16.661
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    19.083
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.489
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    23.563
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.097
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           2.935    28.031
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    29.437
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.483    31.921
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    33.226
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.328    36.554
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    37.805
mux_index_dffe_Q_2.QEN[0] (Q_FRAG)                                                                              5.778    43.583
data arrival time                                                                                                        43.583

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_index_dffe_Q_2.QCK[0] (Q_FRAG)                                                                             13.509    13.509
clock uncertainty                                                                                               0.000    13.509
cell setup time                                                                                                -0.591    12.918
data required time                                                                                                       12.918
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       12.918
data arrival time                                                                                                       -43.583
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -30.665


#Path 62
Startpoint: mux_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                        14.068    14.068
mux_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    15.769
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.428    20.197
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    21.749
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.067    25.816
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.812
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.612    30.424
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.420
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                                       2.688    34.108
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                        0.996    35.104
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                             4.405    39.508
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                              1.251    40.759
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                  2.611    43.371
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                   1.462    44.833
mux_counter_dff_Q_7.QD[0] (Q_FRAG)                                                                                           0.000    44.833
data arrival time                                                                                                                     44.833

clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_7.QCK[0] (Q_FRAG)                                                                                         14.120    14.120
clock uncertainty                                                                                                            0.000    14.120
cell setup time                                                                                                              0.105    14.226
data required time                                                                                                                    14.226
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    14.226
data arrival time                                                                                                                    -44.833
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -30.607


#Path 63
Startpoint: power_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(3).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
power_dff_Q_2.QCK[0] (Q_FRAG)                                          12.036    12.036
power_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                          1.701    13.737
$iopadmap$main.power_3.O_DAT[0] (BIDIR_CELL)                            6.839    20.577
$iopadmap$main.power_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    30.386
out:power(3).outpad[0] (.output)                                        0.000    30.386
data arrival time                                                                30.386

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -30.386
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -30.386


#Path 64
Startpoint: disp_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(1).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
disp_dff_Q_2.QCK[0] (Q_FRAG)                                          12.291    12.291
disp_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                          1.701    13.992
$iopadmap$main.disp_1.O_DAT[0] (BIDIR_CELL)                            6.532    20.524
$iopadmap$main.disp_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    30.333
out:disp(1).outpad[0] (.output)                                        0.000    30.333
data arrival time                                                               30.333

clock virtual_io_clock (rise edge)                                     0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                              -30.333
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -30.333


#Path 65
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                              14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.661
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.422    19.083
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    20.489
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   3.074    23.563
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.533    25.097
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             2.935    28.031
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.406    29.437
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       2.483    31.921
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    33.226
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    36.554
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    37.805
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                       5.107    42.912
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                        1.305    44.218
mux_counter_dff_Q_18.QD[0] (Q_FRAG)                                                                               0.000    44.218
data arrival time                                                                                                          44.218

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_18.QCK[0] (Q_FRAG)                                                                             13.835    13.835
clock uncertainty                                                                                                 0.000    13.835
cell setup time                                                                                                   0.105    13.940
data required time                                                                                                         13.940
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         13.940
data arrival time                                                                                                         -44.218
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -30.278


#Path 66
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       3.527    25.586
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.251    26.838
mainclock.c_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.210    30.048
mainclock.c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    31.299
mainclock.c_dff_Q.QD[0] (Q_FRAG)                                                                                    3.027    34.325
data arrival time                                                                                                            34.325

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.c_dff_Q.QCK[0] (Q_FRAG)                                                                                   4.405     4.405
clock uncertainty                                                                                                   0.000     4.405
cell setup time                                                                                                     0.105     4.510
data required time                                                                                                            4.510
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            4.510
data arrival time                                                                                                           -34.325
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -29.815


#Path 67
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                              14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.661
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.422    19.083
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    20.489
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   3.074    23.563
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.533    25.097
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             2.935    28.031
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.406    29.437
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       2.483    31.921
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    33.226
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    36.554
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    37.805
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                       5.723    43.528
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                        1.305    44.833
mux_counter_dff_Q_5.QD[0] (Q_FRAG)                                                                                0.000    44.833
data arrival time                                                                                                          44.833

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_5.QCK[0] (Q_FRAG)                                                                              14.926    14.926
clock uncertainty                                                                                                 0.000    14.926
cell setup time                                                                                                   0.105    15.032
data required time                                                                                                         15.032
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         15.032
data arrival time                                                                                                         -44.833
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -29.802


#Path 68
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593    22.060
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       3.527    25.586
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.251    26.838
mainclock.c_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   3.210    30.048
mainclock.c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    31.299
mainclock.m2_dff_Q.QD[0] (Q_FRAG)                                                                                   3.872    35.171
data arrival time                                                                                                            35.171

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.m2_dff_Q.QCK[0] (Q_FRAG)                                                                                  5.300     5.300
clock uncertainty                                                                                                   0.000     5.300
cell setup time                                                                                                     0.105     5.405
data required time                                                                                                            5.405
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            5.405
data arrival time                                                                                                           -35.171
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -29.766


#Path 69
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                              14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.661
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.422    19.083
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    20.489
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   3.074    23.563
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.533    25.097
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             2.935    28.031
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.406    29.437
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       2.483    31.921
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    33.226
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    36.554
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    37.805
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                       6.244    44.049
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                        1.305    45.354
mux_counter_dff_Q_12.QD[0] (Q_FRAG)                                                                               0.000    45.354
data arrival time                                                                                                          45.354

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_12.QCK[0] (Q_FRAG)                                                                             15.756    15.756
clock uncertainty                                                                                                 0.000    15.756
cell setup time                                                                                                   0.105    15.862
data required time                                                                                                         15.862
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         15.862
data arrival time                                                                                                         -45.354
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -29.493


#Path 70
Startpoint: disp_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(0).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
disp_dff_Q_3.QCK[0] (Q_FRAG)                                        11.418    11.418
disp_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                        1.701    13.120
$iopadmap$main.disp.O_DAT[0] (BIDIR_CELL)                            6.409    19.528
$iopadmap$main.disp.O_PAD_$out[0] (BIDIR_CELL)                       9.809    29.337
out:disp(0).outpad[0] (.output)                                      0.000    29.337
data arrival time                                                             29.337

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                            -29.337
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -29.337


#Path 71
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                              14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.661
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.422    19.083
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    20.489
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   3.074    23.563
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.533    25.097
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             2.935    28.031
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.406    29.437
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       2.483    31.921
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    33.226
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    36.554
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    37.805
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                       4.326    42.131
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                        1.305    43.436
mux_counter_dff_Q_20.QD[0] (Q_FRAG)                                                                               0.000    43.436
data arrival time                                                                                                          43.436

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                             14.068    14.068
clock uncertainty                                                                                                 0.000    14.068
cell setup time                                                                                                   0.105    14.173
data required time                                                                                                         14.173
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         14.173
data arrival time                                                                                                         -43.436
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -29.263


#Path 72
Startpoint: power_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(1).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
power_dff_Q_4.QCK[0] (Q_FRAG)                                          11.257    11.257
power_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                          1.701    12.958
$iopadmap$main.power_1.O_DAT[0] (BIDIR_CELL)                            6.402    19.360
$iopadmap$main.power_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    29.169
out:power(1).outpad[0] (.output)                                        0.000    29.169
data arrival time                                                                29.169

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -29.169
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -29.169


#Path 73
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.s2_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                         5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    17.662
mainclock.e_dff_Q_3_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                         7.690    25.352
mainclock.e_dff_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                          1.251    26.603
mainclock.s2_dff_Q_3.QD[0] (Q_FRAG)                                                         8.457    35.060
data arrival time                                                                                    35.060

clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.s2_dff_Q_3.QCK[0] (Q_FRAG)                                                        6.161     6.161
clock uncertainty                                                                           0.000     6.161
cell setup time                                                                             0.105     6.266
data required time                                                                                    6.266
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    6.266
data arrival time                                                                                   -35.060
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -28.794


#Path 74
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                                       5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                               2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                 2.804    20.466
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.593    22.060
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.934    25.993
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    27.245
mainclock.d_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       3.494    30.739
mainclock.d_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    32.044
mainclock.d_dff_Q_1.QD[0] (Q_FRAG)                                                                        3.069    35.113
data arrival time                                                                                                  35.113

clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.d_dff_Q_1.QCK[0] (Q_FRAG)                                                                       6.406     6.406
clock uncertainty                                                                                         0.000     6.406
cell setup time                                                                                           0.105     6.511
data required time                                                                                                  6.511
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  6.511
data arrival time                                                                                                 -35.113
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -28.602


#Path 75
Startpoint: power_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(0).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
power_dff_Q_5.QCK[0] (Q_FRAG)                                        11.306    11.306
power_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                        1.701    13.008
$iopadmap$main.power.O_DAT[0] (BIDIR_CELL)                            5.580    18.588
$iopadmap$main.power.O_PAD_$out[0] (BIDIR_CELL)                       9.809    28.397
out:power(0).outpad[0] (.output)                                      0.000    28.397
data arrival time                                                              28.397

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -28.397
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -28.397


#Path 76
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                            14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701    16.661
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    19.083
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.489
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    23.563
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.097
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           2.935    28.031
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    29.437
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.483    31.921
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    33.226
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.328    36.554
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    37.805
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                4.270    42.075
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                 1.305    43.380
mux_counter_dff_Q_8.QD[0] (Q_FRAG)                                                                              0.000    43.380
data arrival time                                                                                                        43.380

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_8.QCK[0] (Q_FRAG)                                                                            14.981    14.981
clock uncertainty                                                                                               0.000    14.981
cell setup time                                                                                                 0.105    15.086
data required time                                                                                                       15.086
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       15.086
data arrival time                                                                                                       -43.380
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -28.294


#Path 77
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                            14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701    16.661
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    19.083
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.489
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    23.563
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.097
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           2.935    28.031
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    29.437
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.483    31.921
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    33.226
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.328    36.554
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    37.805
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                3.761    41.566
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                 1.305    42.871
mux_counter_dff_Q_10.QD[0] (Q_FRAG)                                                                             0.000    42.871
data arrival time                                                                                                        42.871

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_10.QCK[0] (Q_FRAG)                                                                           14.908    14.908
clock uncertainty                                                                                               0.000    14.908
cell setup time                                                                                                 0.105    15.014
data required time                                                                                                       15.014
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       15.014
data arrival time                                                                                                       -42.871
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -27.858


#Path 78
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.e_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                         5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    17.662
mainclock.e_dff_Q_3_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                         7.690    25.352
mainclock.e_dff_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                          1.251    26.603
mainclock.e_dff_Q_3.QD[0] (Q_FRAG)                                                          7.677    34.281
data arrival time                                                                                    34.281

clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.e_dff_Q_3.QCK[0] (Q_FRAG)                                                         6.322     6.322
clock uncertainty                                                                           0.000     6.322
cell setup time                                                                             0.105     6.427
data required time                                                                                    6.427
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    6.427
data arrival time                                                                                   -34.281
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -27.853


#Path 79
Startpoint: disp_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(3).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
disp_dff_Q.QCK[0] (Q_FRAG)                                            10.315    10.315
disp_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    12.017
$iopadmap$main.disp_3.O_DAT[0] (BIDIR_CELL)                            5.928    17.944
$iopadmap$main.disp_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    27.753
out:disp(3).outpad[0] (.output)                                        0.000    27.753
data arrival time                                                               27.753

clock virtual_io_clock (rise edge)                                     0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                              -27.753
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -27.753


#Path 80
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                              14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.661
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.422    19.083
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    20.489
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   3.074    23.563
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.533    25.097
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             2.935    28.031
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.406    29.437
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       2.483    31.921
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    33.226
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    36.554
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    37.805
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                       4.530    42.335
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                        1.305    43.641
mux_counter_dff_Q_15.QD[0] (Q_FRAG)                                                                               0.000    43.641
data arrival time                                                                                                          43.641

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_15.QCK[0] (Q_FRAG)                                                                             15.841    15.841
clock uncertainty                                                                                                 0.000    15.841
cell setup time                                                                                                   0.105    15.947
data required time                                                                                                         15.947
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         15.947
data arrival time                                                                                                         -43.641
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -27.694


#Path 81
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                              14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    16.661
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.422    19.083
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    20.489
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   3.074    23.563
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.533    25.097
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             2.935    28.031
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.406    29.437
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       2.483    31.921
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    33.226
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    36.554
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    37.805
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                       3.389    41.193
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                        1.305    42.499
mux_counter_dff_Q_22.QD[0] (Q_FRAG)                                                                               0.000    42.499
data arrival time                                                                                                          42.499

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_22.QCK[0] (Q_FRAG)                                                                             14.762    14.762
clock uncertainty                                                                                                 0.000    14.762
cell setup time                                                                                                   0.105    14.868
data required time                                                                                                         14.868
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         14.868
data arrival time                                                                                                         -42.499
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -27.631


#Path 82
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      6.742    17.700
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    19.005
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            2.554    21.559
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.406    22.965
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.186    28.151
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    29.456
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                3.097    32.553
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.533    34.087
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.t_frag.XSL[0] (T_FRAG)                                            2.486    36.573
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                             1.462    38.035
pulse_remain_dff_Q_9.QD[0] (Q_FRAG)                                                                                    0.000    38.035
data arrival time                                                                                                               38.035

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_9.QCK[0] (Q_FRAG)                                                                                  10.527    10.527
clock uncertainty                                                                                                      0.000    10.527
cell setup time                                                                                                        0.105    10.632
data required time                                                                                                              10.632
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              10.632
data arrival time                                                                                                              -38.035
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -27.403


#Path 83
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      6.742    17.700
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    19.005
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            2.554    21.559
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.406    22.965
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.354    27.319
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    28.624
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                4.283    32.908
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.533    34.441
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.t_frag.XSL[0] (T_FRAG)                                            2.486    36.927
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                             1.462    38.389
pulse_remain_dff_Q_8.QD[0] (Q_FRAG)                                                                                    0.000    38.389
data arrival time                                                                                                               38.389

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                                  11.300    11.300
clock uncertainty                                                                                                      0.000    11.300
cell setup time                                                                                                        0.105    11.406
data required time                                                                                                              11.406
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              11.406
data arrival time                                                                                                              -38.389
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -26.984


#Path 84
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      6.742    17.700
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    19.005
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            2.554    21.559
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.406    22.965
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.633    28.598
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    29.904
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                2.564    32.468
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.533    34.001
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                            2.400    36.401
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                             1.305    37.706
pulse_remain_dff_Q_15.QD[0] (Q_FRAG)                                                                                   0.000    37.706
data arrival time                                                                                                               37.706

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_15.QCK[0] (Q_FRAG)                                                                                 10.706    10.706
clock uncertainty                                                                                                      0.000    10.706
cell setup time                                                                                                        0.105    10.811
data required time                                                                                                              10.811
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              10.811
data arrival time                                                                                                              -37.706
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -26.895


#Path 85
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.s2_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                         5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                               3.583    21.245
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                1.305    22.550
mainclock.e_dff_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                         4.842    27.392
mainclock.e_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.519    28.911
mainclock.s2_dff_Q_1.QD[0] (Q_FRAG)                                                         4.021    32.933
data arrival time                                                                                    32.933

clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.s2_dff_Q_1.QCK[0] (Q_FRAG)                                                        6.205     6.205
clock uncertainty                                                                           0.000     6.205
cell setup time                                                                             0.105     6.310
data required time                                                                                    6.310
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    6.310
data arrival time                                                                                   -32.933
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -26.622


#Path 86
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      6.742    17.700
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    19.005
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            2.554    21.559
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.406    22.965
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.636    28.601
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    29.907
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                3.128    33.035
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.533    34.568
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.t_frag.XSL[0] (T_FRAG)                                            2.486    37.055
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                             1.462    38.517
pulse_remain_dff_Q_14.QD[0] (Q_FRAG)                                                                                   0.000    38.517
data arrival time                                                                                                               38.517

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_14.QCK[0] (Q_FRAG)                                                                                 12.247    12.247
clock uncertainty                                                                                                      0.000    12.247
cell setup time                                                                                                        0.105    12.353
data required time                                                                                                              12.353
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              12.353
data arrival time                                                                                                              -38.517
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -26.164


#Path 87
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      6.742    17.700
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    19.005
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            2.554    21.559
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.406    22.965
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.937    27.903
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    29.208
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                3.001    32.209
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.533    33.742
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.t_frag.XSL[0] (T_FRAG)                                            2.486    36.229
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                             1.462    37.691
pulse_remain_dff_Q_7.QD[0] (Q_FRAG)                                                                                    0.000    37.691
data arrival time                                                                                                               37.691

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_7.QCK[0] (Q_FRAG)                                                                                  11.521    11.521
clock uncertainty                                                                                                      0.000    11.521
cell setup time                                                                                                        0.105    11.626
data required time                                                                                                              11.626
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              11.626
data arrival time                                                                                                              -37.691
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -26.065


#Path 88
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      6.742    17.700
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    19.005
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            2.554    21.559
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.406    22.965
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.783    27.748
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    29.053
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                2.702    31.755
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.533    33.288
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                                            2.486    35.775
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                             1.462    37.237
pulse_remain_dff_Q_3.QD[0] (Q_FRAG)                                                                                    0.000    37.237
data arrival time                                                                                                               37.237

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_3.QCK[0] (Q_FRAG)                                                                                  11.194    11.194
clock uncertainty                                                                                                      0.000    11.194
cell setup time                                                                                                        0.105    11.299
data required time                                                                                                              11.299
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              11.299
data arrival time                                                                                                              -37.237
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -25.938


#Path 89
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                            14.960    14.960
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701    16.661
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    19.083
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.489
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.074    23.563
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    25.097
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           2.935    28.031
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    29.437
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.483    31.921
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    33.226
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.328    36.554
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    37.805
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                2.591    40.396
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.305    41.701
mux_counter_dff_Q_11.QD[0] (Q_FRAG)                                                                             0.000    41.701
data arrival time                                                                                                        41.701

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_11.QCK[0] (Q_FRAG)                                                                           15.773    15.773
clock uncertainty                                                                                               0.000    15.773
cell setup time                                                                                                 0.105    15.879
data required time                                                                                                       15.879
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       15.879
data arrival time                                                                                                       -41.701
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -25.822


#Path 90
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
b3.inpad[0] (.input)                                                                                                 0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                         0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                             10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                    6.742    17.700
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    19.005
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                          2.554    21.559
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.406    22.965
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.624    26.589
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.840
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                3.581    31.421
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.533    32.954
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                                            2.486    35.440
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.462    36.902
pulse_remain_dff_Q.QD[0] (Q_FRAG)                                                                                    0.000    36.902
data arrival time                                                                                                             36.902

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
pulse_remain_dff_Q.QCK[0] (Q_FRAG)                                                                                  11.249    11.249
clock uncertainty                                                                                                    0.000    11.249
cell setup time                                                                                                      0.105    11.354
data required time                                                                                                            11.354
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            11.354
data arrival time                                                                                                            -36.902
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -25.548


#Path 91
Startpoint: mux_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                        14.068    14.068
mux_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    15.769
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.428    20.197
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    21.749
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.067    25.816
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.812
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.612    30.424
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.420
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                       2.751    34.171
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                        1.251    35.422
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                             4.544    39.966
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                              1.305    41.271
mux_counter_dff_Q_9.QD[0] (Q_FRAG)                                                                                           0.000    41.271
data arrival time                                                                                                                     41.271

clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_9.QCK[0] (Q_FRAG)                                                                                         15.855    15.855
clock uncertainty                                                                                                            0.000    15.855
cell setup time                                                                                                              0.105    15.961
data required time                                                                                                                    15.961
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    15.961
data arrival time                                                                                                                    -41.271
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -25.310


#Path 92
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      6.742    17.700
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    19.005
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            2.554    21.559
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.406    22.965
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.128    26.093
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    27.399
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                3.128    30.527
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.533    32.060
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.t_frag.XSL[0] (T_FRAG)                                            2.486    34.546
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                             1.462    36.008
pulse_remain_dff_Q_11.QD[0] (Q_FRAG)                                                                                   0.000    36.008
data arrival time                                                                                                               36.008

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_11.QCK[0] (Q_FRAG)                                                                                 10.624    10.624
clock uncertainty                                                                                                      0.000    10.624
cell setup time                                                                                                        0.105    10.729
data required time                                                                                                              10.729
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              10.729
data arrival time                                                                                                              -36.008
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -25.279


#Path 93
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.e_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                         5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                               3.583    21.245
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                1.305    22.550
mainclock.e_dff_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                         4.842    27.392
mainclock.e_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.519    28.911
mainclock.e_dff_Q_1.QD[0] (Q_FRAG)                                                          3.079    31.990
data arrival time                                                                                    31.990

clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.e_dff_Q_1.QCK[0] (Q_FRAG)                                                         6.929     6.929
clock uncertainty                                                                           0.000     6.929
cell setup time                                                                             0.105     7.035
data required time                                                                                    7.035
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    7.035
data arrival time                                                                                   -31.990
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -24.956


#Path 94
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      6.742    17.700
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    19.005
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            2.554    21.559
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.406    22.965
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.731    26.696
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    28.001
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                3.687    31.688
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.533    33.221
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.t_frag.XSL[0] (T_FRAG)                                            2.486    35.707
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                             1.462    37.169
pulse_remain_dff_Q_2.QD[0] (Q_FRAG)                                                                                    0.000    37.169
data arrival time                                                                                                               37.169

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                                  12.306    12.306
clock uncertainty                                                                                                      0.000    12.306
cell setup time                                                                                                        0.105    12.412
data required time                                                                                                              12.412
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              12.412
data arrival time                                                                                                              -37.169
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -24.758


#Path 95
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
b3.inpad[0] (.input)                                                                     0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                             0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                 10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                        6.742    17.700
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                         1.305    19.005
b3_LUT2_I1_O_LUT3_I0_2.t_frag.XA2[0] (T_FRAG)                                            4.511    23.516
b3_LUT2_I1_O_LUT3_I0_2.t_frag.XZ[0] (T_FRAG)                                             1.519    25.035
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.t_frag.XA1[0] (T_FRAG)                                 4.778    29.813
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                  1.533    31.347
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.486    33.833
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462    35.295
pulse_remain_dff_Q_6.QD[0] (Q_FRAG)                                                      0.000    35.295
data arrival time                                                                                 35.295

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_6.QCK[0] (Q_FRAG)                                                    10.544    10.544
clock uncertainty                                                                        0.000    10.544
cell setup time                                                                          0.105    10.649
data required time                                                                                10.649
--------------------------------------------------------------------------------------------------------
data required time                                                                                10.649
data arrival time                                                                                -35.295
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -24.646


#Path 96
Startpoint: b2.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
b2.inpad[0] (.input)                                                                     0.000     0.000
$iopadmap$main.b2.I_PAD_$inp[0] (BIDIR_CELL)                                             0.000     0.000
$iopadmap$main.b2.I_DAT[0] (BIDIR_CELL)                                                 10.958    10.958
b2_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                                        7.119    18.077
b2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                         1.462    19.539
b2_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                              2.613    22.152
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                               1.406    23.558
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.t_frag.XSL[0] (T_FRAG)                                 4.807    28.365
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                  1.462    29.827
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       3.694    33.521
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462    34.983
pulse_remain_dff_Q_10.QD[0] (Q_FRAG)                                                     0.000    34.983
data arrival time                                                                                 34.983

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_10.QCK[0] (Q_FRAG)                                                   10.695    10.695
clock uncertainty                                                                        0.000    10.695
cell setup time                                                                          0.105    10.801
data required time                                                                                10.801
--------------------------------------------------------------------------------------------------------
data required time                                                                                10.801
data arrival time                                                                                -34.983
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -24.182


#Path 97
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.s2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                         5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                               3.583    21.245
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                1.305    22.550
mainclock.e_dff_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                         2.490    25.040
mainclock.e_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.519    26.559
mainclock.s2_dff_Q_2.QD[0] (Q_FRAG)                                                         3.474    30.034
data arrival time                                                                                    30.034

clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.s2_dff_Q_2.QCK[0] (Q_FRAG)                                                        6.146     6.146
clock uncertainty                                                                           0.000     6.146
cell setup time                                                                             0.105     6.251
data required time                                                                                    6.251
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    6.251
data arrival time                                                                                   -30.034
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -23.782


#Path 98
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      6.742    17.700
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    19.005
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            2.554    21.559
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.406    22.965
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.019    26.984
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    28.290
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                3.001    31.291
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.533    32.824
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                                            2.486    35.310
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                             1.462    36.772
pulse_remain_dff_Q_1.QD[0] (Q_FRAG)                                                                                    0.000    36.772
data arrival time                                                                                                               36.772

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_1.QCK[0] (Q_FRAG)                                                                                  13.086    13.086
clock uncertainty                                                                                                      0.000    13.086
cell setup time                                                                                                        0.105    13.192
data required time                                                                                                              13.192
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              13.192
data arrival time                                                                                                              -36.772
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -23.581


#Path 99
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.e_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                         5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    17.662
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                               3.583    21.245
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                1.305    22.550
mainclock.e_dff_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                         2.490    25.040
mainclock.e_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.519    26.559
mainclock.e_dff_Q_2.QD[0] (Q_FRAG)                                                          2.427    28.986
data arrival time                                                                                    28.986

clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.e_dff_Q_2.QCK[0] (Q_FRAG)                                                         5.310     5.310
clock uncertainty                                                                           0.000     5.310
cell setup time                                                                             0.105     5.416
data required time                                                                                    5.416
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    5.416
data arrival time                                                                                   -28.986
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -23.571


#Path 100
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.s2_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                         5.995     5.995
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     7.697
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.611    12.308
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    13.714
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 2.486    16.200
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    17.662
mainclock.e_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           4.187    21.849
mainclock.e_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305    23.155
mainclock.s2_dff_Q.QD[0] (Q_FRAG)                                                           6.793    29.948
data arrival time                                                                                    29.948

clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.s2_dff_Q.QCK[0] (Q_FRAG)                                                          6.413     6.413
clock uncertainty                                                                           0.000     6.413
cell setup time                                                                             0.105     6.519
data required time                                                                                    6.519
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    6.519
data arrival time                                                                                   -29.948
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -23.429


#End of timing report
