<html>
<head>
<link rel=stylesheet type="text/css" href="../../mobile/allman.css">
<title>Chapter 3 - Hardware Architecture</title>
<!-- Editor: Paula W
      Notes: Added link to style-sheet, performed spell check.-->
</head>

<h1>Chapter 3 - Hardware Architecture</h1>

<p>This chapter describes the hardware architecture of the Nintendo 64 game machine in order to help you write software for the machine.  Later sections of this manual describe the details you need to know to program each component.</p>
<p>The Nintendo 64 game consists of a number of hardware components that work together to produce the graphics and audio for the game. The heart of the system is the Reality CoProcessor (RCP).   Attached to the RCP are memory chips, N64 CPU and some miscellaneous I/O chips. 
</p>
<p>The RCP runs the graphics and audio <A target="keywords" HREF="../../keywords/index/data/system.htm#microcode">microcode</a>. The display portion of the RCP renders into the graphics frame buffer located in main memory.  The video and audio portions of the RCP, DMA frame buffer, and audio data from main memory to drive the video and audio DACs. <a href="#f03-01">Figure 3-1</a> below is a block diagram of the N64 system.</p>

<dl>
  <dt><a name="f03-01"><strong>Figure 3-1 N64 Hardware Block Diagram</strong></a>
  <dd><img src="gif/f03-01.gif" alt="[Figure 3-1]">
</dl>

<hr>
<a name="index"></a>
<dl>
  <dt><a href="03-01.htm">3.1 Execution Overview</a>
  <dd>
</dl>

<dl>
  <dt><a href="03-02.htm">3.2 Reality Co-Processor (RCP)</a>
  <dd>
</dl>

<dl>
  <dt><a href="03-03.htm">3.3 Reality Signal Processor (RSP)</a>
  <dd>
</dl>

<dl>
  <dt><a href="03-04.htm">3.4 Reality Display Processor (RDP)</a>
  <dd><a href="03-04.htm#01">3.4.1 Video Interface</a><br>
      <a href="03-04.htm#02">3.4.2 Audio Interface</a><br>
      <a href="03-04.htm#03">3.4.3 Parallel Interface</a><br>
      <a href="03-04.htm#04">3.4.4 Serial Interface</a><br>
</dl>

<dl>
  <dt><a href="03-05.htm">3.5 N64 CPU</a>
  <dd>
</dl>

<dl>
  <dt><a href="03-06.htm">3.6 Memory Issues</a>
  <dd><a href="03-06.htm#01">3.6.1 Addressing</a><br>
      <a href="03-06.htm#02">3.6.2 Data Cache</a><br>
      <a href="03-06.htm#03">3.6.3 Alignment</a><br>
</dl>

<dl>
  <dt><a href="03-07.htm">3.7 Clock Speeds and Bus Bandwidth</a>
  <dd>
</dl>

<dl>
  <dt><a href="03-08.htm">3.8 Development Hardware</a>
  <dd>
</dl>

<hr>
</body> </html>
