

================================================================
== Vitis HLS Report for 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_31_17_5_3_0_config14_s'
================================================================
* Date:           Mon Apr 28 17:43:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  15.317 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                    Type                   |
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |       50|       51|  1.500 us|  1.530 us|   50|   50|  loop rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       50|       50|         2|          1|          1|    50|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    425|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     62|    -|
|Memory           |        1|   -|      3|      3|    -|
|Multiplexer      |        -|   -|      0|    336|    -|
|Register         |        -|   -|    759|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   1|    762|    826|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   1|      1|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_11_3_31_1_1_U728  |sparsemux_11_3_31_1_1  |        0|   0|  0|  21|    0|
    |sparsemux_21_4_20_1_1_U727  |sparsemux_21_4_20_1_1  |        0|   0|  0|  41|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  62|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_20s_5s_31s_32_1_1_U729  |mac_muladd_20s_5s_31s_32_1_1  |  i0 + i1 * i2|
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    +-------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx_73_U  |dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_31_17_5_3_0_config14_s_outidxIfE  |        0|  3|   3|    0|    50|    3|     1|          150|
    |w14_U        |dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_31_17_5_3_0_config14_s_w14_ROJfO  |        1|  0|   0|    0|    50|    5|     1|          250|
    +-------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                                                  |        1|  3|   3|    0|   100|    8|     2|          400|
    +-------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |in_index_2_fu_792_p2    |         +|   0|  0|  39|          32|           1|
    |w_index_fu_572_p2       |         +|   0|  0|  14|           6|           1|
    |ap_condition_184        |       and|   0|  0|   2|           1|           1|
    |ap_condition_37         |       and|   0|  0|   2|           1|           1|
    |icmp_ln135_fu_578_p2    |      icmp|   0|  0|  14|           6|           5|
    |icmp_ln144_1_fu_682_p2  |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln144_2_fu_688_p2  |      icmp|   0|  0|  11|           3|           2|
    |icmp_ln144_3_fu_694_p2  |      icmp|   0|  0|  11|           3|           2|
    |icmp_ln144_4_fu_700_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln144_fu_676_p2    |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln154_fu_798_p2    |      icmp|   0|  0|  39|          32|           4|
    |or_ln144_1_fu_711_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln144_2_fu_717_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln144_3_fu_723_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln144_4_fu_740_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln144_5_fu_746_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln144_fu_705_p2      |        or|   0|  0|   2|           1|           1|
    |acc_10_fu_729_p3        |    select|   0|  0|  31|           1|          31|
    |acc_6_fu_776_p3         |    select|   0|  0|  31|           1|          31|
    |acc_7_fu_768_p3         |    select|   0|  0|  31|           1|          31|
    |acc_8_fu_760_p3         |    select|   0|  0|  31|           1|          31|
    |acc_9_fu_752_p3         |    select|   0|  0|  31|           1|          31|
    |acc_fu_784_p3           |    select|   0|  0|  31|           1|          31|
    |in_index_fu_804_p3      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 425|         136|         215|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |acc17_reg_376                                  |   9|          2|   31|         62|
    |acc_1010_reg_432                               |   9|          2|   31|         62|
    |acc_715_reg_390                                |   9|          2|   31|         62|
    |acc_813_reg_404                                |   9|          2|   31|         62|
    |acc_911_reg_418                                |   9|          2|   31|         62|
    |ap_NS_fsm                                      |  13|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                        |   9|          2|    1|          2|
    |ap_phi_mux_data_0_val23_phi_phi_fu_450_p4      |   9|          2|   20|         40|
    |ap_phi_mux_data_1_val24_phi_phi_fu_462_p4      |   9|          2|   20|         40|
    |ap_phi_mux_data_2_val25_phi_phi_fu_474_p4      |   9|          2|   20|         40|
    |ap_phi_mux_data_3_val26_phi_phi_fu_486_p4      |   9|          2|   20|         40|
    |ap_phi_mux_data_4_val27_phi_phi_fu_498_p4      |   9|          2|   20|         40|
    |ap_phi_mux_data_5_val28_phi_phi_fu_510_p4      |   9|          2|   20|         40|
    |ap_phi_mux_data_6_val29_phi_phi_fu_522_p4      |   9|          2|   20|         40|
    |ap_phi_mux_data_7_val30_phi_phi_fu_534_p4      |   9|          2|   20|         40|
    |ap_phi_mux_data_8_val31_phi_phi_fu_546_p4      |   9|          2|   20|         40|
    |ap_phi_mux_data_9_val32_phi_phi_fu_558_p4      |   9|          2|   20|         40|
    |ap_phi_mux_do_init_phi_fu_196_p6               |  13|          3|    1|          3|
    |ap_phi_mux_w_index19_phi_fu_212_p6             |  13|          3|    6|         18|
    |ap_phi_reg_pp0_iter1_data_0_val23_phi_reg_446  |   9|          2|   20|         40|
    |ap_phi_reg_pp0_iter1_data_1_val24_phi_reg_458  |   9|          2|   20|         40|
    |ap_phi_reg_pp0_iter1_data_2_val25_phi_reg_470  |   9|          2|   20|         40|
    |ap_phi_reg_pp0_iter1_data_3_val26_phi_reg_482  |   9|          2|   20|         40|
    |ap_phi_reg_pp0_iter1_data_4_val27_phi_reg_494  |   9|          2|   20|         40|
    |ap_phi_reg_pp0_iter1_data_5_val28_phi_reg_506  |   9|          2|   20|         40|
    |ap_phi_reg_pp0_iter1_data_6_val29_phi_reg_518  |   9|          2|   20|         40|
    |ap_phi_reg_pp0_iter1_data_7_val30_phi_reg_530  |   9|          2|   20|         40|
    |ap_phi_reg_pp0_iter1_data_8_val31_phi_reg_542  |   9|          2|   20|         40|
    |ap_phi_reg_pp0_iter1_data_9_val32_phi_reg_554  |   9|          2|   20|         40|
    |ap_return_0                                    |   9|          2|   31|         62|
    |ap_return_1                                    |   9|          2|   31|         62|
    |ap_return_2                                    |   9|          2|   31|         62|
    |ap_return_3                                    |   9|          2|   31|         62|
    |ap_return_4                                    |   9|          2|   31|         62|
    |in_index20_reg_362                             |   9|          2|   32|         64|
    |w_index19_reg_208                              |   9|          2|    6|         12|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 336|         75|  757|       1522|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |acc17_reg_376                                  |  31|   0|   31|          0|
    |acc_1010_reg_432                               |  31|   0|   31|          0|
    |acc_715_reg_390                                |  31|   0|   31|          0|
    |acc_813_reg_404                                |  31|   0|   31|          0|
    |acc_911_reg_418                                |  31|   0|   31|          0|
    |ap_CS_fsm                                      |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_0_val23_phi_reg_446  |  20|   0|   20|          0|
    |ap_phi_reg_pp0_iter1_data_1_val24_phi_reg_458  |  20|   0|   20|          0|
    |ap_phi_reg_pp0_iter1_data_2_val25_phi_reg_470  |  20|   0|   20|          0|
    |ap_phi_reg_pp0_iter1_data_3_val26_phi_reg_482  |  20|   0|   20|          0|
    |ap_phi_reg_pp0_iter1_data_4_val27_phi_reg_494  |  20|   0|   20|          0|
    |ap_phi_reg_pp0_iter1_data_5_val28_phi_reg_506  |  20|   0|   20|          0|
    |ap_phi_reg_pp0_iter1_data_6_val29_phi_reg_518  |  20|   0|   20|          0|
    |ap_phi_reg_pp0_iter1_data_7_val30_phi_reg_530  |  20|   0|   20|          0|
    |ap_phi_reg_pp0_iter1_data_8_val31_phi_reg_542  |  20|   0|   20|          0|
    |ap_phi_reg_pp0_iter1_data_9_val32_phi_reg_554  |  20|   0|   20|          0|
    |ap_return_0_preg                               |  31|   0|   31|          0|
    |ap_return_1_preg                               |  31|   0|   31|          0|
    |ap_return_2_preg                               |  31|   0|   31|          0|
    |ap_return_3_preg                               |  31|   0|   31|          0|
    |ap_return_4_preg                               |  31|   0|   31|          0|
    |data_0_val23_rewind_reg_222                    |  20|   0|   20|          0|
    |data_1_val24_rewind_reg_236                    |  20|   0|   20|          0|
    |data_2_val25_rewind_reg_250                    |  20|   0|   20|          0|
    |data_3_val26_rewind_reg_264                    |  20|   0|   20|          0|
    |data_4_val27_rewind_reg_278                    |  20|   0|   20|          0|
    |data_5_val28_rewind_reg_292                    |  20|   0|   20|          0|
    |data_6_val29_rewind_reg_306                    |  20|   0|   20|          0|
    |data_7_val30_rewind_reg_320                    |  20|   0|   20|          0|
    |data_8_val31_rewind_reg_334                    |  20|   0|   20|          0|
    |data_9_val32_rewind_reg_348                    |  20|   0|   20|          0|
    |do_init_reg_192                                |   1|   0|    1|          0|
    |icmp_ln135_reg_921                             |   1|   0|    1|          0|
    |in_index20_reg_362                             |  32|   0|   32|          0|
    |w_index19_reg_208                              |   6|   0|    6|          0|
    |w_index_reg_916                                |   6|   0|    6|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 759|   0|  759|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14>|  return value|
|ap_return_0  |  out|   31|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14>|  return value|
|ap_return_1  |  out|   31|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14>|  return value|
|ap_return_2  |  out|   31|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14>|  return value|
|ap_return_3  |  out|   31|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14>|  return value|
|ap_return_4  |  out|   31|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14>|  return value|
|data_0_val   |   in|   20|     ap_none|                                                              data_0_val|        scalar|
|data_1_val   |   in|   20|     ap_none|                                                              data_1_val|        scalar|
|data_2_val   |   in|   20|     ap_none|                                                              data_2_val|        scalar|
|data_3_val   |   in|   20|     ap_none|                                                              data_3_val|        scalar|
|data_4_val   |   in|   20|     ap_none|                                                              data_4_val|        scalar|
|data_5_val   |   in|   20|     ap_none|                                                              data_5_val|        scalar|
|data_6_val   |   in|   20|     ap_none|                                                              data_6_val|        scalar|
|data_7_val   |   in|   20|     ap_none|                                                              data_7_val|        scalar|
|data_8_val   |   in|   20|     ap_none|                                                              data_8_val|        scalar|
|data_9_val   |   in|   20|     ap_none|                                                              data_9_val|        scalar|
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (1.61ns)   --->   "%br_ln135 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 4 'br' 'br_ln135' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split_ifconv, i1 1, void %Result"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%w_index19 = phi i6 0, void %entry, i6 %w_index, void %MultLoop.split_ifconv, i6 0, void %Result"   --->   Operation 6 'phi' 'w_index19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %w14, i64 666, i64 38, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_9_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_9_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 8 'read' 'data_9_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data_8_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_8_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 9 'read' 'data_8_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data_7_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_7_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 10 'read' 'data_7_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_6_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_6_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 11 'read' 'data_6_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_5_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_5_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 12 'read' 'data_5_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_4_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_4_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 13 'read' 'data_4_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%data_3_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_3_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 14 'read' 'data_3_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%data_2_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_2_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 15 'read' 'data_2_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%data_1_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_1_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 16 'read' 'data_1_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%data_0_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_0_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 17 'read' 'data_0_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.61ns)   --->   "%br_ln135 = br void %MultLoop.split_ifconv" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 18 'br' 'br_ln135' <Predicate = (do_init)> <Delay = 1.61>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i6 %w_index19" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 19 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%outidx_73_addr = getelementptr i3 %outidx_73, i64 0, i64 %zext_ln135" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 20 'getelementptr' 'outidx_73_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.15ns)   --->   "%out_index = load i6 %outidx_73_addr" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 21 'load' 'out_index' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 50> <ROM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%w14_addr = getelementptr i5 %w14, i64 0, i64 %zext_ln135" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 22 'getelementptr' 'w14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%w = load i6 %w14_addr" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 23 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 50> <ROM>
ST_2 : Operation 24 [1/1] (1.94ns)   --->   "%w_index = add i6 %w_index19, i6 1" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 24 'add' 'w_index' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.94ns)   --->   "%icmp_ln135 = icmp_eq  i6 %w_index19, i6 49" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 25 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %rewind_header, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 26 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln166 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 27 'br' 'br_ln166' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.3>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%data_0_val23_rewind = phi i20 0, void %entry, i20 %data_0_val23_phi, void %MultLoop.split_ifconv, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 28 'phi' 'data_0_val23_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%data_1_val24_rewind = phi i20 0, void %entry, i20 %data_1_val24_phi, void %MultLoop.split_ifconv, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 29 'phi' 'data_1_val24_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%data_2_val25_rewind = phi i20 0, void %entry, i20 %data_2_val25_phi, void %MultLoop.split_ifconv, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 30 'phi' 'data_2_val25_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%data_3_val26_rewind = phi i20 0, void %entry, i20 %data_3_val26_phi, void %MultLoop.split_ifconv, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 31 'phi' 'data_3_val26_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%data_4_val27_rewind = phi i20 0, void %entry, i20 %data_4_val27_phi, void %MultLoop.split_ifconv, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 32 'phi' 'data_4_val27_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%data_5_val28_rewind = phi i20 0, void %entry, i20 %data_5_val28_phi, void %MultLoop.split_ifconv, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 33 'phi' 'data_5_val28_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%data_6_val29_rewind = phi i20 0, void %entry, i20 %data_6_val29_phi, void %MultLoop.split_ifconv, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 34 'phi' 'data_6_val29_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%data_7_val30_rewind = phi i20 0, void %entry, i20 %data_7_val30_phi, void %MultLoop.split_ifconv, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 35 'phi' 'data_7_val30_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%data_8_val31_rewind = phi i20 0, void %entry, i20 %data_8_val31_phi, void %MultLoop.split_ifconv, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 36 'phi' 'data_8_val31_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_9_val32_rewind = phi i20 0, void %entry, i20 %data_9_val32_phi, void %MultLoop.split_ifconv, i20 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 37 'phi' 'data_9_val32_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%in_index20 = phi i32 0, void %entry, i32 %in_index, void %MultLoop.split_ifconv, i32 0, void %Result"   --->   Operation 38 'phi' 'in_index20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%acc17 = phi i31 0, void %entry, i31 %acc, void %MultLoop.split_ifconv, i31 0, void %Result"   --->   Operation 39 'phi' 'acc17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%acc_715 = phi i31 0, void %entry, i31 %acc_6, void %MultLoop.split_ifconv, i31 0, void %Result"   --->   Operation 40 'phi' 'acc_715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%acc_813 = phi i31 0, void %entry, i31 %acc_7, void %MultLoop.split_ifconv, i31 0, void %Result"   --->   Operation 41 'phi' 'acc_813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%acc_911 = phi i31 0, void %entry, i31 %acc_8, void %MultLoop.split_ifconv, i31 0, void %Result"   --->   Operation 42 'phi' 'acc_911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%acc_1010 = phi i31 0, void %entry, i31 %acc_9, void %MultLoop.split_ifconv, i31 0, void %Result"   --->   Operation 43 'phi' 'acc_1010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.61ns)   --->   "%br_ln0 = br i1 %do_init, void %MultLoop.split_ifconv, void %rewind_init"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%data_0_val23_phi = phi i20 %data_0_val_read, void %rewind_init, i20 %data_0_val23_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 45 'phi' 'data_0_val23_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%data_1_val24_phi = phi i20 %data_1_val_read, void %rewind_init, i20 %data_1_val24_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 46 'phi' 'data_1_val24_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%data_2_val25_phi = phi i20 %data_2_val_read, void %rewind_init, i20 %data_2_val25_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 47 'phi' 'data_2_val25_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%data_3_val26_phi = phi i20 %data_3_val_read, void %rewind_init, i20 %data_3_val26_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 48 'phi' 'data_3_val26_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%data_4_val27_phi = phi i20 %data_4_val_read, void %rewind_init, i20 %data_4_val27_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 49 'phi' 'data_4_val27_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%data_5_val28_phi = phi i20 %data_5_val_read, void %rewind_init, i20 %data_5_val28_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 50 'phi' 'data_5_val28_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%data_6_val29_phi = phi i20 %data_6_val_read, void %rewind_init, i20 %data_6_val29_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 51 'phi' 'data_6_val29_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%data_7_val30_phi = phi i20 %data_7_val_read, void %rewind_init, i20 %data_7_val30_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 52 'phi' 'data_7_val30_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%data_8_val31_phi = phi i20 %data_8_val_read, void %rewind_init, i20 %data_8_val31_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 53 'phi' 'data_8_val31_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%data_9_val32_phi = phi i20 %data_9_val_read, void %rewind_init, i20 %data_9_val32_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 54 'phi' 'data_9_val32_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i32 %in_index20" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 55 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_3" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 56 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [firmware/nnet_utils/nnet_dense_resource.h:110]   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 58 'specloopname' 'specloopname_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/2] ( I:2.15ns O:2.15ns )   --->   "%out_index = load i6 %outidx_73_addr" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 59 'load' 'out_index' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 50> <ROM>
ST_3 : Operation 60 [1/1] (1.86ns)   --->   "%a = sparsemux i20 @_ssdm_op_SparseMux.ap_auto.10i20.i20.i4, i4 0, i20 %data_0_val23_phi, i4 1, i20 %data_1_val24_phi, i4 2, i20 %data_2_val25_phi, i4 3, i20 %data_3_val26_phi, i4 4, i20 %data_4_val27_phi, i4 5, i20 %data_5_val28_phi, i4 6, i20 %data_6_val29_phi, i4 7, i20 %data_7_val30_phi, i4 8, i20 %data_8_val31_phi, i4 9, i20 %data_9_val32_phi, i20 0, i4 %trunc_ln135" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 60 'sparsemux' 'a' <Predicate = true> <Delay = 1.86> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i20 %a" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 61 'sext' 'sext_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w = load i6 %w14_addr" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 62 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 50> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i5 %w" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 63 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (3.36ns) (grouped into DSP with root node add_ln144)   --->   "%mul_ln73 = mul i25 %sext_ln145, i25 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 64 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (1.70ns)   --->   "%tmp = sparsemux i31 @_ssdm_op_SparseMux.ap_auto.5i31.i31.i3, i3 0, i31 %acc17, i3 1, i31 %acc_715, i3 2, i31 %acc_813, i3 3, i31 %acc_911, i3 4, i31 %acc_1010, i31 0, i3 %out_index" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 65 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i31 %tmp" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 66 'sext' 'sext_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into DSP with root node add_ln144)   --->   "%sext_ln144_2 = sext i25 %mul_ln73" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 67 'sext' 'sext_ln144_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln144 = add i32 %sext_ln144, i32 %sext_ln144_2" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 68 'add' 'add_ln144' <Predicate = true> <Delay = 3.82> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (1.68ns)   --->   "%icmp_ln144 = icmp_eq  i3 %out_index, i3 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 69 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.68ns)   --->   "%icmp_ln144_1 = icmp_eq  i3 %out_index, i3 1" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 70 'icmp' 'icmp_ln144_1' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.68ns)   --->   "%icmp_ln144_2 = icmp_eq  i3 %out_index, i3 2" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 71 'icmp' 'icmp_ln144_2' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.68ns)   --->   "%icmp_ln144_3 = icmp_eq  i3 %out_index, i3 3" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 72 'icmp' 'icmp_ln144_3' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.70ns)   --->   "%icmp_ln144_4 = icmp_ne  i32 %add_ln144, i32 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 73 'icmp' 'icmp_ln144_4' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%or_ln144 = or i1 %icmp_ln144, i1 %icmp_ln144_4" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 74 'or' 'or_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns)   --->   "%or_ln144_1 = or i1 %icmp_ln144_2, i1 %icmp_ln144_3" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 75 'or' 'or_ln144_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%or_ln144_2 = or i1 %or_ln144_1, i1 %icmp_ln144_1" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 76 'or' 'or_ln144_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%or_ln144_3 = or i1 %or_ln144_2, i1 %or_ln144" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 77 'or' 'or_ln144_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%acc_10 = select i1 %or_ln144_3, i31 %acc_1010, i31 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 78 'select' 'acc_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%acc_11 = trunc i32 %add_ln144" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 79 'trunc' 'acc_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node acc_9)   --->   "%or_ln144_4 = or i1 %icmp_ln144, i1 %icmp_ln144_1" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 80 'or' 'or_ln144_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node acc_9)   --->   "%or_ln144_5 = or i1 %or_ln144_1, i1 %or_ln144_4" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 81 'or' 'or_ln144_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%acc_9 = select i1 %or_ln144_5, i31 %acc_10, i31 %acc_11" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 82 'select' 'acc_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.94ns)   --->   "%acc_8 = select i1 %icmp_ln144_3, i31 %acc_11, i31 %acc_911" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 83 'select' 'acc_8' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.94ns)   --->   "%acc_7 = select i1 %icmp_ln144_2, i31 %acc_11, i31 %acc_813" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 84 'select' 'acc_7' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.94ns)   --->   "%acc_6 = select i1 %icmp_ln144_1, i31 %acc_11, i31 %acc_715" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 85 'select' 'acc_6' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.94ns)   --->   "%acc = select i1 %icmp_ln144, i31 %acc_11, i31 %acc17" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 86 'select' 'acc' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (2.70ns)   --->   "%in_index_2 = add i32 %in_index20, i32 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 87 'add' 'in_index_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (2.70ns)   --->   "%icmp_ln154 = icmp_sgt  i32 %in_index_2, i32 9" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 88 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.79ns)   --->   "%in_index = select i1 %icmp_ln154, i32 0, i32 %in_index_2" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 89 'select' 'in_index' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%mrv = insertvalue i155 <undef>, i31 %acc" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 90 'insertvalue' 'mrv' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i155 %mrv, i31 %acc_6" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 91 'insertvalue' 'mrv_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i155 %mrv_1, i31 %acc_7" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 92 'insertvalue' 'mrv_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i155 %mrv_2, i31 %acc_8" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 93 'insertvalue' 'mrv_3' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i155 %mrv_3, i31 %acc_9" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 94 'insertvalue' 'mrv_4' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%return_ln166 = return void @_ssdm_op_Return, i155 %mrv_4" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 95 'return' 'return_ln166' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outidx_73]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln135                (br               ) [ 0111]
do_init                 (phi              ) [ 0011]
w_index19               (phi              ) [ 0011]
specmemcore_ln0         (specmemcore      ) [ 0000]
data_9_val_read         (read             ) [ 0011]
data_8_val_read         (read             ) [ 0011]
data_7_val_read         (read             ) [ 0011]
data_6_val_read         (read             ) [ 0011]
data_5_val_read         (read             ) [ 0011]
data_4_val_read         (read             ) [ 0011]
data_3_val_read         (read             ) [ 0011]
data_2_val_read         (read             ) [ 0011]
data_1_val_read         (read             ) [ 0011]
data_0_val_read         (read             ) [ 0011]
br_ln135                (br               ) [ 0011]
zext_ln135              (zext             ) [ 0000]
outidx_73_addr          (getelementptr    ) [ 0011]
w14_addr                (getelementptr    ) [ 0011]
w_index                 (add              ) [ 0111]
icmp_ln135              (icmp             ) [ 0011]
br_ln135                (br               ) [ 0111]
br_ln166                (br               ) [ 0111]
data_0_val23_rewind     (phi              ) [ 0011]
data_1_val24_rewind     (phi              ) [ 0011]
data_2_val25_rewind     (phi              ) [ 0011]
data_3_val26_rewind     (phi              ) [ 0011]
data_4_val27_rewind     (phi              ) [ 0011]
data_5_val28_rewind     (phi              ) [ 0011]
data_6_val29_rewind     (phi              ) [ 0011]
data_7_val30_rewind     (phi              ) [ 0011]
data_8_val31_rewind     (phi              ) [ 0011]
data_9_val32_rewind     (phi              ) [ 0011]
in_index20              (phi              ) [ 0011]
acc17                   (phi              ) [ 0011]
acc_715                 (phi              ) [ 0011]
acc_813                 (phi              ) [ 0011]
acc_911                 (phi              ) [ 0011]
acc_1010                (phi              ) [ 0011]
br_ln0                  (br               ) [ 0000]
data_0_val23_phi        (phi              ) [ 0111]
data_1_val24_phi        (phi              ) [ 0111]
data_2_val25_phi        (phi              ) [ 0111]
data_3_val26_phi        (phi              ) [ 0111]
data_4_val27_phi        (phi              ) [ 0111]
data_5_val28_phi        (phi              ) [ 0111]
data_6_val29_phi        (phi              ) [ 0111]
data_7_val30_phi        (phi              ) [ 0111]
data_8_val31_phi        (phi              ) [ 0111]
data_9_val32_phi        (phi              ) [ 0111]
trunc_ln135             (trunc            ) [ 0000]
specpipeline_ln136      (specpipeline     ) [ 0000]
speclooptripcount_ln110 (speclooptripcount) [ 0000]
specloopname_ln135      (specloopname     ) [ 0000]
out_index               (load             ) [ 0000]
a                       (sparsemux        ) [ 0000]
sext_ln145              (sext             ) [ 0000]
w                       (load             ) [ 0000]
sext_ln73               (sext             ) [ 0000]
mul_ln73                (mul              ) [ 0000]
tmp                     (sparsemux        ) [ 0000]
sext_ln144              (sext             ) [ 0000]
sext_ln144_2            (sext             ) [ 0000]
add_ln144               (add              ) [ 0000]
icmp_ln144              (icmp             ) [ 0000]
icmp_ln144_1            (icmp             ) [ 0000]
icmp_ln144_2            (icmp             ) [ 0000]
icmp_ln144_3            (icmp             ) [ 0000]
icmp_ln144_4            (icmp             ) [ 0000]
or_ln144                (or               ) [ 0000]
or_ln144_1              (or               ) [ 0000]
or_ln144_2              (or               ) [ 0000]
or_ln144_3              (or               ) [ 0000]
acc_10                  (select           ) [ 0000]
acc_11                  (trunc            ) [ 0000]
or_ln144_4              (or               ) [ 0000]
or_ln144_5              (or               ) [ 0000]
acc_9                   (select           ) [ 0111]
acc_8                   (select           ) [ 0111]
acc_7                   (select           ) [ 0111]
acc_6                   (select           ) [ 0111]
acc                     (select           ) [ 0111]
in_index_2              (add              ) [ 0000]
icmp_ln154              (icmp             ) [ 0000]
in_index                (select           ) [ 0111]
mrv                     (insertvalue      ) [ 0000]
mrv_1                   (insertvalue      ) [ 0000]
mrv_2                   (insertvalue      ) [ 0000]
mrv_3                   (insertvalue      ) [ 0000]
mrv_4                   (insertvalue      ) [ 0000]
return_ln166            (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outidx_73">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx_73"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w14">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.10i20.i20.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.5i31.i31.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="data_9_val_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="20" slack="0"/>
<pin id="108" dir="0" index="1" bw="20" slack="0"/>
<pin id="109" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_val_read/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="data_8_val_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="20" slack="0"/>
<pin id="114" dir="0" index="1" bw="20" slack="0"/>
<pin id="115" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_val_read/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="data_7_val_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="20" slack="0"/>
<pin id="120" dir="0" index="1" bw="20" slack="0"/>
<pin id="121" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_val_read/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data_6_val_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="20" slack="0"/>
<pin id="126" dir="0" index="1" bw="20" slack="0"/>
<pin id="127" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_val_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data_5_val_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="20" slack="0"/>
<pin id="132" dir="0" index="1" bw="20" slack="0"/>
<pin id="133" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_val_read/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="data_4_val_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="20" slack="0"/>
<pin id="138" dir="0" index="1" bw="20" slack="0"/>
<pin id="139" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_val_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="data_3_val_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="20" slack="0"/>
<pin id="144" dir="0" index="1" bw="20" slack="0"/>
<pin id="145" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val_read/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="data_2_val_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="20" slack="0"/>
<pin id="150" dir="0" index="1" bw="20" slack="0"/>
<pin id="151" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data_1_val_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="20" slack="0"/>
<pin id="156" dir="0" index="1" bw="20" slack="0"/>
<pin id="157" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="data_0_val_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="20" slack="0"/>
<pin id="162" dir="0" index="1" bw="20" slack="0"/>
<pin id="163" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="outidx_73_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx_73_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="w14_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w14_addr/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="do_init_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="do_init_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="4" bw="1" slack="0"/>
<pin id="202" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="w_index19_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="1"/>
<pin id="210" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_index19 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="w_index19_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="4" bw="1" slack="0"/>
<pin id="218" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index19/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="data_0_val23_rewind_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="20" slack="1"/>
<pin id="224" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_0_val23_rewind (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="data_0_val23_rewind_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="2"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="20" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="4" bw="1" slack="1"/>
<pin id="232" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="6" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_val23_rewind/3 "/>
</bind>
</comp>

<comp id="236" class="1005" name="data_1_val24_rewind_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="20" slack="1"/>
<pin id="238" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_1_val24_rewind (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="data_1_val24_rewind_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="2"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="20" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="4" bw="1" slack="1"/>
<pin id="246" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="6" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_val24_rewind/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="data_2_val25_rewind_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="20" slack="1"/>
<pin id="252" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_2_val25_rewind (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="data_2_val25_rewind_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="2"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="20" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="4" bw="1" slack="1"/>
<pin id="260" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="6" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_val25_rewind/3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="data_3_val26_rewind_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="20" slack="1"/>
<pin id="266" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_3_val26_rewind (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="data_3_val26_rewind_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="2"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="20" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="4" bw="1" slack="1"/>
<pin id="274" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="6" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_val26_rewind/3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="data_4_val27_rewind_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="20" slack="1"/>
<pin id="280" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_4_val27_rewind (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="data_4_val27_rewind_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="2"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="20" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="4" bw="1" slack="1"/>
<pin id="288" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="6" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_val27_rewind/3 "/>
</bind>
</comp>

<comp id="292" class="1005" name="data_5_val28_rewind_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="20" slack="1"/>
<pin id="294" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_5_val28_rewind (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="data_5_val28_rewind_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="2"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="20" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="4" bw="1" slack="1"/>
<pin id="302" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="6" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_val28_rewind/3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="data_6_val29_rewind_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="20" slack="1"/>
<pin id="308" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_6_val29_rewind (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="data_6_val29_rewind_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="2"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="20" slack="0"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="4" bw="1" slack="1"/>
<pin id="316" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="6" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_6_val29_rewind/3 "/>
</bind>
</comp>

<comp id="320" class="1005" name="data_7_val30_rewind_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="20" slack="1"/>
<pin id="322" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_7_val30_rewind (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="data_7_val30_rewind_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="2"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="20" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="4" bw="1" slack="1"/>
<pin id="330" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="6" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_7_val30_rewind/3 "/>
</bind>
</comp>

<comp id="334" class="1005" name="data_8_val31_rewind_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="20" slack="1"/>
<pin id="336" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_8_val31_rewind (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="data_8_val31_rewind_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="2"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="20" slack="0"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="4" bw="1" slack="1"/>
<pin id="344" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="6" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_8_val31_rewind/3 "/>
</bind>
</comp>

<comp id="348" class="1005" name="data_9_val32_rewind_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="20" slack="1"/>
<pin id="350" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_9_val32_rewind (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="data_9_val32_rewind_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="2"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="20" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="4" bw="1" slack="1"/>
<pin id="358" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="6" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_9_val32_rewind/3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="in_index20_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index20 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="in_index20_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="2"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="4" bw="1" slack="1"/>
<pin id="372" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index20/3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="acc17_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="31" slack="1"/>
<pin id="378" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="acc17 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="acc17_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="2"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="31" slack="0"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="4" bw="1" slack="1"/>
<pin id="386" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="6" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc17/3 "/>
</bind>
</comp>

<comp id="390" class="1005" name="acc_715_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="31" slack="1"/>
<pin id="392" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="acc_715 (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="acc_715_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="2"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="31" slack="0"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="4" bw="1" slack="1"/>
<pin id="400" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="6" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_715/3 "/>
</bind>
</comp>

<comp id="404" class="1005" name="acc_813_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="31" slack="1"/>
<pin id="406" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="acc_813 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="acc_813_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="2"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="31" slack="0"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="4" bw="1" slack="1"/>
<pin id="414" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="6" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_813/3 "/>
</bind>
</comp>

<comp id="418" class="1005" name="acc_911_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="31" slack="1"/>
<pin id="420" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="acc_911 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="acc_911_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="2"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="31" slack="0"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="4" bw="1" slack="1"/>
<pin id="428" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="6" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_911/3 "/>
</bind>
</comp>

<comp id="432" class="1005" name="acc_1010_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="31" slack="1"/>
<pin id="434" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="acc_1010 (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="acc_1010_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="2"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="31" slack="0"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="4" bw="1" slack="1"/>
<pin id="442" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="6" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1010/3 "/>
</bind>
</comp>

<comp id="446" class="1005" name="data_0_val23_phi_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="20" slack="0"/>
<pin id="448" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="data_0_val23_phi (phireg) "/>
</bind>
</comp>

<comp id="450" class="1004" name="data_0_val23_phi_phi_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="20" slack="1"/>
<pin id="452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="20" slack="0"/>
<pin id="454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_val23_phi/3 "/>
</bind>
</comp>

<comp id="458" class="1005" name="data_1_val24_phi_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="20" slack="0"/>
<pin id="460" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="data_1_val24_phi (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="data_1_val24_phi_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="20" slack="1"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="20" slack="0"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_val24_phi/3 "/>
</bind>
</comp>

<comp id="470" class="1005" name="data_2_val25_phi_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="20" slack="0"/>
<pin id="472" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="data_2_val25_phi (phireg) "/>
</bind>
</comp>

<comp id="474" class="1004" name="data_2_val25_phi_phi_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="20" slack="1"/>
<pin id="476" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="20" slack="0"/>
<pin id="478" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_val25_phi/3 "/>
</bind>
</comp>

<comp id="482" class="1005" name="data_3_val26_phi_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="20" slack="0"/>
<pin id="484" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="data_3_val26_phi (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="data_3_val26_phi_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="20" slack="1"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="20" slack="0"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_val26_phi/3 "/>
</bind>
</comp>

<comp id="494" class="1005" name="data_4_val27_phi_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="20" slack="0"/>
<pin id="496" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="data_4_val27_phi (phireg) "/>
</bind>
</comp>

<comp id="498" class="1004" name="data_4_val27_phi_phi_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="20" slack="1"/>
<pin id="500" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="20" slack="0"/>
<pin id="502" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_val27_phi/3 "/>
</bind>
</comp>

<comp id="506" class="1005" name="data_5_val28_phi_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="20" slack="0"/>
<pin id="508" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="data_5_val28_phi (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="data_5_val28_phi_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="20" slack="1"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="20" slack="0"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_val28_phi/3 "/>
</bind>
</comp>

<comp id="518" class="1005" name="data_6_val29_phi_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="20" slack="0"/>
<pin id="520" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="data_6_val29_phi (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="data_6_val29_phi_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="20" slack="1"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="20" slack="0"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_6_val29_phi/3 "/>
</bind>
</comp>

<comp id="530" class="1005" name="data_7_val30_phi_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="20" slack="0"/>
<pin id="532" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="data_7_val30_phi (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="data_7_val30_phi_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="20" slack="1"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="20" slack="0"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_7_val30_phi/3 "/>
</bind>
</comp>

<comp id="542" class="1005" name="data_8_val31_phi_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="20" slack="0"/>
<pin id="544" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="data_8_val31_phi (phireg) "/>
</bind>
</comp>

<comp id="546" class="1004" name="data_8_val31_phi_phi_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="20" slack="1"/>
<pin id="548" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="20" slack="0"/>
<pin id="550" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_8_val31_phi/3 "/>
</bind>
</comp>

<comp id="554" class="1005" name="data_9_val32_phi_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="20" slack="0"/>
<pin id="556" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="data_9_val32_phi (phireg) "/>
</bind>
</comp>

<comp id="558" class="1004" name="data_9_val32_phi_phi_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="20" slack="1"/>
<pin id="560" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="20" slack="0"/>
<pin id="562" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_9_val32_phi/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln135_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="w_index_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="icmp_ln135_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="0"/>
<pin id="580" dir="0" index="1" bw="6" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="trunc_ln135_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="a_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="20" slack="0"/>
<pin id="590" dir="0" index="1" bw="4" slack="0"/>
<pin id="591" dir="0" index="2" bw="20" slack="0"/>
<pin id="592" dir="0" index="3" bw="4" slack="0"/>
<pin id="593" dir="0" index="4" bw="20" slack="0"/>
<pin id="594" dir="0" index="5" bw="4" slack="0"/>
<pin id="595" dir="0" index="6" bw="20" slack="0"/>
<pin id="596" dir="0" index="7" bw="4" slack="0"/>
<pin id="597" dir="0" index="8" bw="20" slack="0"/>
<pin id="598" dir="0" index="9" bw="4" slack="0"/>
<pin id="599" dir="0" index="10" bw="20" slack="0"/>
<pin id="600" dir="0" index="11" bw="4" slack="0"/>
<pin id="601" dir="0" index="12" bw="20" slack="0"/>
<pin id="602" dir="0" index="13" bw="4" slack="0"/>
<pin id="603" dir="0" index="14" bw="20" slack="0"/>
<pin id="604" dir="0" index="15" bw="4" slack="0"/>
<pin id="605" dir="0" index="16" bw="20" slack="0"/>
<pin id="606" dir="0" index="17" bw="4" slack="0"/>
<pin id="607" dir="0" index="18" bw="20" slack="0"/>
<pin id="608" dir="0" index="19" bw="4" slack="0"/>
<pin id="609" dir="0" index="20" bw="20" slack="0"/>
<pin id="610" dir="0" index="21" bw="20" slack="0"/>
<pin id="611" dir="0" index="22" bw="4" slack="0"/>
<pin id="612" dir="1" index="23" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sext_ln145_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="20" slack="0"/>
<pin id="638" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln73_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="5" slack="0"/>
<pin id="642" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="31" slack="0"/>
<pin id="646" dir="0" index="1" bw="3" slack="0"/>
<pin id="647" dir="0" index="2" bw="31" slack="0"/>
<pin id="648" dir="0" index="3" bw="3" slack="0"/>
<pin id="649" dir="0" index="4" bw="31" slack="0"/>
<pin id="650" dir="0" index="5" bw="3" slack="0"/>
<pin id="651" dir="0" index="6" bw="31" slack="0"/>
<pin id="652" dir="0" index="7" bw="3" slack="0"/>
<pin id="653" dir="0" index="8" bw="31" slack="0"/>
<pin id="654" dir="0" index="9" bw="3" slack="0"/>
<pin id="655" dir="0" index="10" bw="31" slack="0"/>
<pin id="656" dir="0" index="11" bw="31" slack="0"/>
<pin id="657" dir="0" index="12" bw="3" slack="0"/>
<pin id="658" dir="1" index="13" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="sext_ln144_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="31" slack="0"/>
<pin id="674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln144_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="0"/>
<pin id="678" dir="0" index="1" bw="3" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="icmp_ln144_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="0"/>
<pin id="684" dir="0" index="1" bw="3" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="icmp_ln144_2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="3" slack="0"/>
<pin id="690" dir="0" index="1" bw="3" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_2/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="icmp_ln144_3_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="3" slack="0"/>
<pin id="696" dir="0" index="1" bw="3" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_3/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="icmp_ln144_4_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_4/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="or_ln144_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="or_ln144_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144_1/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="or_ln144_2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144_2/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="or_ln144_3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144_3/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="acc_10_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="31" slack="0"/>
<pin id="732" dir="0" index="2" bw="31" slack="0"/>
<pin id="733" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_10/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="acc_11_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="acc_11/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="or_ln144_4_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144_4/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="or_ln144_5_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144_5/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="acc_9_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="31" slack="0"/>
<pin id="755" dir="0" index="2" bw="31" slack="0"/>
<pin id="756" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_9/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="acc_8_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="31" slack="0"/>
<pin id="763" dir="0" index="2" bw="31" slack="0"/>
<pin id="764" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_8/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="acc_7_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="31" slack="0"/>
<pin id="771" dir="0" index="2" bw="31" slack="0"/>
<pin id="772" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_7/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="acc_6_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="31" slack="0"/>
<pin id="779" dir="0" index="2" bw="31" slack="0"/>
<pin id="780" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_6/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="acc_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="31" slack="0"/>
<pin id="787" dir="0" index="2" bw="31" slack="0"/>
<pin id="788" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="in_index_2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index_2/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="icmp_ln154_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="in_index_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="0" index="2" bw="32" slack="0"/>
<pin id="808" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_index/3 "/>
</bind>
</comp>

<comp id="812" class="1004" name="mrv_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="155" slack="0"/>
<pin id="814" dir="0" index="1" bw="31" slack="0"/>
<pin id="815" dir="1" index="2" bw="155" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="818" class="1004" name="mrv_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="155" slack="0"/>
<pin id="820" dir="0" index="1" bw="31" slack="0"/>
<pin id="821" dir="1" index="2" bw="155" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="mrv_2_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="155" slack="0"/>
<pin id="826" dir="0" index="1" bw="31" slack="0"/>
<pin id="827" dir="1" index="2" bw="155" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="830" class="1004" name="mrv_3_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="155" slack="0"/>
<pin id="832" dir="0" index="1" bw="31" slack="0"/>
<pin id="833" dir="1" index="2" bw="155" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="mrv_4_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="155" slack="0"/>
<pin id="838" dir="0" index="1" bw="31" slack="0"/>
<pin id="839" dir="1" index="2" bw="155" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/3 "/>
</bind>
</comp>

<comp id="842" class="1004" name="return_ln166_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="155" slack="0"/>
<pin id="844" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln166/3 "/>
</bind>
</comp>

<comp id="846" class="1007" name="grp_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="20" slack="0"/>
<pin id="848" dir="0" index="1" bw="5" slack="0"/>
<pin id="849" dir="0" index="2" bw="31" slack="0"/>
<pin id="850" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73/3 sext_ln144_2/3 add_ln144/3 "/>
</bind>
</comp>

<comp id="856" class="1005" name="data_9_val_read_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="20" slack="1"/>
<pin id="858" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_9_val_read "/>
</bind>
</comp>

<comp id="861" class="1005" name="data_8_val_read_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="20" slack="1"/>
<pin id="863" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_8_val_read "/>
</bind>
</comp>

<comp id="866" class="1005" name="data_7_val_read_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="20" slack="1"/>
<pin id="868" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_7_val_read "/>
</bind>
</comp>

<comp id="871" class="1005" name="data_6_val_read_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="20" slack="1"/>
<pin id="873" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_6_val_read "/>
</bind>
</comp>

<comp id="876" class="1005" name="data_5_val_read_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="20" slack="1"/>
<pin id="878" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_5_val_read "/>
</bind>
</comp>

<comp id="881" class="1005" name="data_4_val_read_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="20" slack="1"/>
<pin id="883" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_4_val_read "/>
</bind>
</comp>

<comp id="886" class="1005" name="data_3_val_read_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="20" slack="1"/>
<pin id="888" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_3_val_read "/>
</bind>
</comp>

<comp id="891" class="1005" name="data_2_val_read_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="20" slack="1"/>
<pin id="893" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_2_val_read "/>
</bind>
</comp>

<comp id="896" class="1005" name="data_1_val_read_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="20" slack="1"/>
<pin id="898" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_1_val_read "/>
</bind>
</comp>

<comp id="901" class="1005" name="data_0_val_read_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="20" slack="1"/>
<pin id="903" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_0_val_read "/>
</bind>
</comp>

<comp id="906" class="1005" name="outidx_73_addr_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="6" slack="1"/>
<pin id="908" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outidx_73_addr "/>
</bind>
</comp>

<comp id="911" class="1005" name="w14_addr_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="6" slack="1"/>
<pin id="913" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w14_addr "/>
</bind>
</comp>

<comp id="916" class="1005" name="w_index_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="6" slack="0"/>
<pin id="918" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="921" class="1005" name="icmp_ln135_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="1"/>
<pin id="923" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="925" class="1005" name="acc_9_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="31" slack="0"/>
<pin id="927" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="acc_9 "/>
</bind>
</comp>

<comp id="930" class="1005" name="acc_8_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="31" slack="0"/>
<pin id="932" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="acc_8 "/>
</bind>
</comp>

<comp id="935" class="1005" name="acc_7_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="31" slack="0"/>
<pin id="937" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="acc_7 "/>
</bind>
</comp>

<comp id="940" class="1005" name="acc_6_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="31" slack="0"/>
<pin id="942" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="acc_6 "/>
</bind>
</comp>

<comp id="945" class="1005" name="acc_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="31" slack="0"/>
<pin id="947" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="950" class="1005" name="in_index_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="0"/>
<pin id="952" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="207"><net_src comp="196" pin="6"/><net_sink comp="192" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="226" pin=4"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="236" pin="1"/><net_sink comp="240" pin=4"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="262"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="250" pin="1"/><net_sink comp="254" pin=4"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="276"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="264" pin="1"/><net_sink comp="268" pin=4"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="290"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="278" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="304"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="292" pin="1"/><net_sink comp="296" pin=4"/></net>

<net id="309"><net_src comp="46" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="318"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="306" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="332"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="320" pin="1"/><net_sink comp="324" pin=4"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="346"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="334" pin="1"/><net_sink comp="338" pin=4"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="360"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="348" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="365"><net_src comp="48" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="374"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="362" pin="1"/><net_sink comp="366" pin=4"/></net>

<net id="379"><net_src comp="50" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="388"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="376" pin="1"/><net_sink comp="380" pin=4"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="402"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="390" pin="1"/><net_sink comp="394" pin=4"/></net>

<net id="407"><net_src comp="50" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="416"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="404" pin="1"/><net_sink comp="408" pin=4"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="430"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="418" pin="1"/><net_sink comp="422" pin=4"/></net>

<net id="435"><net_src comp="50" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="444"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="432" pin="1"/><net_sink comp="436" pin=4"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="456"><net_src comp="226" pin="6"/><net_sink comp="450" pin=2"/></net>

<net id="457"><net_src comp="450" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="461"><net_src comp="458" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="468"><net_src comp="240" pin="6"/><net_sink comp="462" pin=2"/></net>

<net id="469"><net_src comp="462" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="473"><net_src comp="470" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="480"><net_src comp="254" pin="6"/><net_sink comp="474" pin=2"/></net>

<net id="481"><net_src comp="474" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="485"><net_src comp="482" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="492"><net_src comp="268" pin="6"/><net_sink comp="486" pin=2"/></net>

<net id="493"><net_src comp="486" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="497"><net_src comp="494" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="504"><net_src comp="282" pin="6"/><net_sink comp="498" pin=2"/></net>

<net id="505"><net_src comp="498" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="509"><net_src comp="506" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="516"><net_src comp="296" pin="6"/><net_sink comp="510" pin=2"/></net>

<net id="517"><net_src comp="510" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="521"><net_src comp="518" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="528"><net_src comp="310" pin="6"/><net_sink comp="522" pin=2"/></net>

<net id="529"><net_src comp="522" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="540"><net_src comp="324" pin="6"/><net_sink comp="534" pin=2"/></net>

<net id="541"><net_src comp="534" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="545"><net_src comp="542" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="552"><net_src comp="338" pin="6"/><net_sink comp="546" pin=2"/></net>

<net id="553"><net_src comp="546" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="557"><net_src comp="554" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="564"><net_src comp="352" pin="6"/><net_sink comp="558" pin=2"/></net>

<net id="565"><net_src comp="558" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="569"><net_src comp="212" pin="6"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="576"><net_src comp="212" pin="6"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="42" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="212" pin="6"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="44" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="366" pin="6"/><net_sink comp="584" pin=0"/></net>

<net id="613"><net_src comp="66" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="614"><net_src comp="68" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="615"><net_src comp="450" pin="4"/><net_sink comp="588" pin=2"/></net>

<net id="616"><net_src comp="70" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="617"><net_src comp="462" pin="4"/><net_sink comp="588" pin=4"/></net>

<net id="618"><net_src comp="72" pin="0"/><net_sink comp="588" pin=5"/></net>

<net id="619"><net_src comp="474" pin="4"/><net_sink comp="588" pin=6"/></net>

<net id="620"><net_src comp="74" pin="0"/><net_sink comp="588" pin=7"/></net>

<net id="621"><net_src comp="486" pin="4"/><net_sink comp="588" pin=8"/></net>

<net id="622"><net_src comp="76" pin="0"/><net_sink comp="588" pin=9"/></net>

<net id="623"><net_src comp="498" pin="4"/><net_sink comp="588" pin=10"/></net>

<net id="624"><net_src comp="78" pin="0"/><net_sink comp="588" pin=11"/></net>

<net id="625"><net_src comp="510" pin="4"/><net_sink comp="588" pin=12"/></net>

<net id="626"><net_src comp="80" pin="0"/><net_sink comp="588" pin=13"/></net>

<net id="627"><net_src comp="522" pin="4"/><net_sink comp="588" pin=14"/></net>

<net id="628"><net_src comp="82" pin="0"/><net_sink comp="588" pin=15"/></net>

<net id="629"><net_src comp="534" pin="4"/><net_sink comp="588" pin=16"/></net>

<net id="630"><net_src comp="84" pin="0"/><net_sink comp="588" pin=17"/></net>

<net id="631"><net_src comp="546" pin="4"/><net_sink comp="588" pin=18"/></net>

<net id="632"><net_src comp="86" pin="0"/><net_sink comp="588" pin=19"/></net>

<net id="633"><net_src comp="558" pin="4"/><net_sink comp="588" pin=20"/></net>

<net id="634"><net_src comp="46" pin="0"/><net_sink comp="588" pin=21"/></net>

<net id="635"><net_src comp="584" pin="1"/><net_sink comp="588" pin=22"/></net>

<net id="639"><net_src comp="588" pin="23"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="186" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="659"><net_src comp="88" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="660"><net_src comp="90" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="661"><net_src comp="380" pin="6"/><net_sink comp="644" pin=2"/></net>

<net id="662"><net_src comp="92" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="663"><net_src comp="394" pin="6"/><net_sink comp="644" pin=4"/></net>

<net id="664"><net_src comp="94" pin="0"/><net_sink comp="644" pin=5"/></net>

<net id="665"><net_src comp="408" pin="6"/><net_sink comp="644" pin=6"/></net>

<net id="666"><net_src comp="96" pin="0"/><net_sink comp="644" pin=7"/></net>

<net id="667"><net_src comp="422" pin="6"/><net_sink comp="644" pin=8"/></net>

<net id="668"><net_src comp="98" pin="0"/><net_sink comp="644" pin=9"/></net>

<net id="669"><net_src comp="436" pin="6"/><net_sink comp="644" pin=10"/></net>

<net id="670"><net_src comp="100" pin="0"/><net_sink comp="644" pin=11"/></net>

<net id="671"><net_src comp="173" pin="3"/><net_sink comp="644" pin=12"/></net>

<net id="675"><net_src comp="644" pin="13"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="173" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="90" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="173" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="92" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="173" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="94" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="173" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="96" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="48" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="676" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="700" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="688" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="694" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="682" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="705" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="734"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="436" pin="6"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="50" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="744"><net_src comp="676" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="682" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="711" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="729" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="737" pin="1"/><net_sink comp="752" pin=2"/></net>

<net id="765"><net_src comp="694" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="737" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="422" pin="6"/><net_sink comp="760" pin=2"/></net>

<net id="773"><net_src comp="688" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="737" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="408" pin="6"/><net_sink comp="768" pin=2"/></net>

<net id="781"><net_src comp="682" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="737" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="394" pin="6"/><net_sink comp="776" pin=2"/></net>

<net id="789"><net_src comp="676" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="737" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="380" pin="6"/><net_sink comp="784" pin=2"/></net>

<net id="796"><net_src comp="366" pin="6"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="54" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="102" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="809"><net_src comp="798" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="48" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="792" pin="2"/><net_sink comp="804" pin=2"/></net>

<net id="816"><net_src comp="104" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="784" pin="3"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="812" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="776" pin="3"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="768" pin="3"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="824" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="760" pin="3"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="752" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="836" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="851"><net_src comp="636" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="852"><net_src comp="640" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="853"><net_src comp="672" pin="1"/><net_sink comp="846" pin=2"/></net>

<net id="854"><net_src comp="846" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="855"><net_src comp="846" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="859"><net_src comp="106" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="864"><net_src comp="112" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="869"><net_src comp="118" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="874"><net_src comp="124" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="879"><net_src comp="130" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="884"><net_src comp="136" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="889"><net_src comp="142" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="894"><net_src comp="148" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="899"><net_src comp="154" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="904"><net_src comp="160" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="909"><net_src comp="166" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="914"><net_src comp="179" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="919"><net_src comp="572" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="924"><net_src comp="578" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="752" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="933"><net_src comp="760" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="938"><net_src comp="768" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="943"><net_src comp="776" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="948"><net_src comp="784" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="953"><net_src comp="804" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="366" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outidx_73 | {}
	Port: w14 | {}
 - Input state : 
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14> : data_0_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14> : data_1_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14> : data_2_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14> : data_3_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14> : data_4_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14> : data_5_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14> : data_6_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14> : data_7_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14> : data_8_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14> : data_9_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14> : outidx_73 | {2 3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<31,17,5,3,0>,config14> : w14 | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln135 : 1
		outidx_73_addr : 2
		out_index : 3
		w14_addr : 2
		w : 3
		w_index : 1
		icmp_ln135 : 1
		br_ln135 : 2
	State 3
		data_0_val23_phi : 1
		data_1_val24_phi : 1
		data_2_val25_phi : 1
		data_3_val26_phi : 1
		data_4_val27_phi : 1
		data_5_val28_phi : 1
		data_6_val29_phi : 1
		data_7_val30_phi : 1
		data_8_val31_phi : 1
		data_9_val32_phi : 1
		trunc_ln135 : 1
		a : 2
		sext_ln145 : 3
		sext_ln73 : 1
		mul_ln73 : 4
		tmp : 1
		sext_ln144 : 2
		sext_ln144_2 : 5
		add_ln144 : 6
		icmp_ln144 : 1
		icmp_ln144_1 : 1
		icmp_ln144_2 : 1
		icmp_ln144_3 : 1
		icmp_ln144_4 : 7
		or_ln144 : 8
		or_ln144_1 : 2
		or_ln144_2 : 2
		or_ln144_3 : 8
		acc_10 : 8
		acc_11 : 7
		or_ln144_4 : 2
		or_ln144_5 : 2
		acc_9 : 9
		acc_8 : 8
		acc_7 : 8
		acc_6 : 8
		acc : 8
		in_index_2 : 1
		icmp_ln154 : 2
		in_index : 3
		mrv : 9
		mrv_1 : 10
		mrv_2 : 11
		mrv_3 : 12
		mrv_4 : 13
		return_ln166 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        acc_10_fu_729        |    0    |    0    |    31   |
|          |         acc_9_fu_752        |    0    |    0    |    31   |
|          |         acc_8_fu_760        |    0    |    0    |    31   |
|  select  |         acc_7_fu_768        |    0    |    0    |    31   |
|          |         acc_6_fu_776        |    0    |    0    |    31   |
|          |          acc_fu_784         |    0    |    0    |    31   |
|          |       in_index_fu_804       |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln135_fu_578      |    0    |    0    |    14   |
|          |      icmp_ln144_fu_676      |    0    |    0    |    11   |
|          |     icmp_ln144_1_fu_682     |    0    |    0    |    11   |
|   icmp   |     icmp_ln144_2_fu_688     |    0    |    0    |    11   |
|          |     icmp_ln144_3_fu_694     |    0    |    0    |    11   |
|          |     icmp_ln144_4_fu_700     |    0    |    0    |    39   |
|          |      icmp_ln154_fu_798      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
| sparsemux|           a_fu_588          |    0    |    0    |    41   |
|          |          tmp_fu_644         |    0    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|
|    add   |        w_index_fu_572       |    0    |    0    |    14   |
|          |      in_index_2_fu_792      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln144_fu_705       |    0    |    0    |    2    |
|          |      or_ln144_1_fu_711      |    0    |    0    |    2    |
|    or    |      or_ln144_2_fu_717      |    0    |    0    |    2    |
|          |      or_ln144_3_fu_723      |    0    |    0    |    2    |
|          |      or_ln144_4_fu_740      |    0    |    0    |    2    |
|          |      or_ln144_5_fu_746      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_846         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | data_9_val_read_read_fu_106 |    0    |    0    |    0    |
|          | data_8_val_read_read_fu_112 |    0    |    0    |    0    |
|          | data_7_val_read_read_fu_118 |    0    |    0    |    0    |
|          | data_6_val_read_read_fu_124 |    0    |    0    |    0    |
|   read   | data_5_val_read_read_fu_130 |    0    |    0    |    0    |
|          | data_4_val_read_read_fu_136 |    0    |    0    |    0    |
|          | data_3_val_read_read_fu_142 |    0    |    0    |    0    |
|          | data_2_val_read_read_fu_148 |    0    |    0    |    0    |
|          | data_1_val_read_read_fu_154 |    0    |    0    |    0    |
|          | data_0_val_read_read_fu_160 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |      zext_ln135_fu_566      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln135_fu_584     |    0    |    0    |    0    |
|          |        acc_11_fu_737        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln145_fu_636      |    0    |    0    |    0    |
|   sext   |       sext_ln73_fu_640      |    0    |    0    |    0    |
|          |      sext_ln144_fu_672      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          mrv_fu_812         |    0    |    0    |    0    |
|          |         mrv_1_fu_818        |    0    |    0    |    0    |
|insertvalue|         mrv_2_fu_824        |    0    |    0    |    0    |
|          |         mrv_3_fu_830        |    0    |    0    |    0    |
|          |         mrv_4_fu_836        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  return  |     return_ln166_fu_842     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   481   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       acc17_reg_376       |   31   |
|      acc_1010_reg_432     |   31   |
|       acc_6_reg_940       |   31   |
|      acc_715_reg_390      |   31   |
|       acc_7_reg_935       |   31   |
|      acc_813_reg_404      |   31   |
|       acc_8_reg_930       |   31   |
|      acc_911_reg_418      |   31   |
|       acc_9_reg_925       |   31   |
|        acc_reg_945        |   31   |
|  data_0_val23_phi_reg_446 |   20   |
|data_0_val23_rewind_reg_222|   20   |
|  data_0_val_read_reg_901  |   20   |
|  data_1_val24_phi_reg_458 |   20   |
|data_1_val24_rewind_reg_236|   20   |
|  data_1_val_read_reg_896  |   20   |
|  data_2_val25_phi_reg_470 |   20   |
|data_2_val25_rewind_reg_250|   20   |
|  data_2_val_read_reg_891  |   20   |
|  data_3_val26_phi_reg_482 |   20   |
|data_3_val26_rewind_reg_264|   20   |
|  data_3_val_read_reg_886  |   20   |
|  data_4_val27_phi_reg_494 |   20   |
|data_4_val27_rewind_reg_278|   20   |
|  data_4_val_read_reg_881  |   20   |
|  data_5_val28_phi_reg_506 |   20   |
|data_5_val28_rewind_reg_292|   20   |
|  data_5_val_read_reg_876  |   20   |
|  data_6_val29_phi_reg_518 |   20   |
|data_6_val29_rewind_reg_306|   20   |
|  data_6_val_read_reg_871  |   20   |
|  data_7_val30_phi_reg_530 |   20   |
|data_7_val30_rewind_reg_320|   20   |
|  data_7_val_read_reg_866  |   20   |
|  data_8_val31_phi_reg_542 |   20   |
|data_8_val31_rewind_reg_334|   20   |
|  data_8_val_read_reg_861  |   20   |
|  data_9_val32_phi_reg_554 |   20   |
|data_9_val32_rewind_reg_348|   20   |
|  data_9_val_read_reg_856  |   20   |
|      do_init_reg_192      |    1   |
|     icmp_ln135_reg_921    |    1   |
|     in_index20_reg_362    |   32   |
|      in_index_reg_950     |   32   |
|   outidx_73_addr_reg_906  |    6   |
|      w14_addr_reg_911     |    6   |
|     w_index19_reg_208     |    6   |
|      w_index_reg_916      |    6   |
+---------------------------+--------+
|           Total           |  1000  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_173 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_186 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|  do_init_reg_192  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   26   ||   4.83  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   481  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |  1000  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |  1000  |   508  |
+-----------+--------+--------+--------+--------+
