<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="washmachine.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Divider50MHz.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Divider50MHz.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Divider50MHz.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Divider50MHz.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Divider50MHz.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Divider50MHz.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Divider50MHz.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Divider50MHz.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Divider50MHz_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Divider50MHz_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Divider50MHz_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RippleDisp.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RippleDisp.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RippleDisp.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SEG7_LUT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SEG7_LUT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SEG7_LUT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SegmentDisp.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SegmentDisp.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SegmentDisp.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter10.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter10.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="counter10.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="counter10_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter5.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter5.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="counter5.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter6.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter6.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="counter6.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/top_washmachine_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/top_washmachine_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/map/top_washmachine_map.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="smg_ip_model.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="smg_ip_model.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="smg_ip_model.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testofDivider50MHz_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testofDivider50MHz_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testofcounter10_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testofcounter10_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testofwashmachine_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testofwashmachine_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testofwashmachine_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testofwashmachine_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_washmachine.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_washmachine.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_washmachine.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_washmachine.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_washmachine.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_washmachine.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_washmachine.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_washmachine.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_washmachine.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_washmachine.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_washmachine.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_washmachine.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_washmachine.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_washmachine.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_washmachine.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_washmachine.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_washmachine.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_washmachine.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_washmachine.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_washmachine.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_washmachine.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_washmachine.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_washmachine.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_washmachine_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_washmachine_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_washmachine_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_washmachine_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_washmachine_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_washmachine_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_washmachine_map.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="top_washmachine_map_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_washmachine_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_washmachine_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_washmachine_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_washmachine_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_washmachine_preroute.twr" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_washmachine_preroute.twx" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_washmachine_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_washmachine_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_washmachine_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_washmachine_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1520528864" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1520528864">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521035048" xil_pn:in_ck="-8658592737662087239" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1521035048">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Divider50MHz.v"/>
      <outfile xil_pn:name="SEG7_LUT.v"/>
      <outfile xil_pn:name="counter10.v"/>
      <outfile xil_pn:name="counter6.v"/>
      <outfile xil_pn:name="testofDivider50MHz.v"/>
      <outfile xil_pn:name="testofcounter10.v"/>
      <outfile xil_pn:name="testofwashmachine.v"/>
      <outfile xil_pn:name="top_washmachine.v"/>
    </transform>
    <transform xil_pn:end_ts="1521035085" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5603027318958061780" xil_pn:start_ts="1521035085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521035085" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8921102257280683542" xil_pn:start_ts="1521035085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520528864" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-118692937914252580" xil_pn:start_ts="1520528864">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521035048" xil_pn:in_ck="-8658592737662087239" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1521035048">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Divider50MHz.v"/>
      <outfile xil_pn:name="SEG7_LUT.v"/>
      <outfile xil_pn:name="counter10.v"/>
      <outfile xil_pn:name="counter6.v"/>
      <outfile xil_pn:name="testofDivider50MHz.v"/>
      <outfile xil_pn:name="testofcounter10.v"/>
      <outfile xil_pn:name="testofwashmachine.v"/>
      <outfile xil_pn:name="top_washmachine.v"/>
    </transform>
    <transform xil_pn:end_ts="1521035089" xil_pn:in_ck="-8658592737662087239" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8392709374686223145" xil_pn:start_ts="1521035085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testofwashmachine_beh.prj"/>
      <outfile xil_pn:name="testofwashmachine_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1521035089" xil_pn:in_ck="5632008815586268480" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8835038219540373548" xil_pn:start_ts="1521035089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testofwashmachine_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1520591873" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1520591873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520591873" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2565258500675159571" xil_pn:start_ts="1520591873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520591873" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-118692937914252580" xil_pn:start_ts="1520591873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520591873" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1520591873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520591873" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2180156939691978001" xil_pn:start_ts="1520591873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520591873" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1520591873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520591873" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9105510305298370726" xil_pn:start_ts="1520591873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521639254" xil_pn:in_ck="-1203192535746261590" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7761619660776483057" xil_pn:start_ts="1521639245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Divider50MHz.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_washmachine.lso"/>
      <outfile xil_pn:name="top_washmachine.ngc"/>
      <outfile xil_pn:name="top_washmachine.ngr"/>
      <outfile xil_pn:name="top_washmachine.prj"/>
      <outfile xil_pn:name="top_washmachine.stx"/>
      <outfile xil_pn:name="top_washmachine.syr"/>
      <outfile xil_pn:name="top_washmachine.xst"/>
      <outfile xil_pn:name="top_washmachine_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1521007439" xil_pn:in_ck="-6610653279409554362" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7117901425706767812" xil_pn:start_ts="1521007439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1521007445" xil_pn:in_ck="4482149041467674247" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1262167690402886209" xil_pn:start_ts="1521007439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_washmachine.bld"/>
      <outfile xil_pn:name="top_washmachine.ngd"/>
      <outfile xil_pn:name="top_washmachine_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1521007450" xil_pn:in_ck="-6216968913404548697" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1521007445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_washmachine.pcf"/>
      <outfile xil_pn:name="top_washmachine_map.map"/>
      <outfile xil_pn:name="top_washmachine_map.mrp"/>
      <outfile xil_pn:name="top_washmachine_map.ncd"/>
      <outfile xil_pn:name="top_washmachine_map.ngm"/>
      <outfile xil_pn:name="top_washmachine_map.xrpt"/>
      <outfile xil_pn:name="top_washmachine_summary.xml"/>
      <outfile xil_pn:name="top_washmachine_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1521007460" xil_pn:in_ck="8679676575214257184" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1521007450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_washmachine.ncd"/>
      <outfile xil_pn:name="top_washmachine.pad"/>
      <outfile xil_pn:name="top_washmachine.par"/>
      <outfile xil_pn:name="top_washmachine.ptwx"/>
      <outfile xil_pn:name="top_washmachine.unroutes"/>
      <outfile xil_pn:name="top_washmachine.xpi"/>
      <outfile xil_pn:name="top_washmachine_pad.csv"/>
      <outfile xil_pn:name="top_washmachine_pad.txt"/>
      <outfile xil_pn:name="top_washmachine_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1521007468" xil_pn:in_ck="-6610653279409561987" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1521007463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_washmachine.bgn"/>
      <outfile xil_pn:name="top_washmachine.bit"/>
      <outfile xil_pn:name="top_washmachine.drc"/>
      <outfile xil_pn:name="top_washmachine.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1521007122" xil_pn:in_ck="-6610653279409574841" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1521007122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1520591501" xil_pn:in_ck="-6610653279409574841" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="7121392639749839438" xil_pn:start_ts="1520591498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1520592566" xil_pn:in_ck="-8172300059347763293" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1520592564">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1521007460" xil_pn:in_ck="-8172300059347763293" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1521007457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_washmachine.twr"/>
      <outfile xil_pn:name="top_washmachine.twx"/>
    </transform>
    <transform xil_pn:end_ts="1520589474" xil_pn:in_ck="6109605389549176474" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="-2889715703113213026" xil_pn:start_ts="1520589469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1520589439" xil_pn:in_ck="8679676575214257184" xil_pn:name="TRAN_preRouteTrce" xil_pn:prop_ck="722859607460791354" xil_pn:start_ts="1520589436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_washmachine_preroute.twr"/>
      <outfile xil_pn:name="top_washmachine_preroute.twx"/>
    </transform>
    <transform xil_pn:end_ts="1520771036" xil_pn:in_ck="-6216968913404548697" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1520771034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
