

================================================================
== Vivado HLS Report for 'prove_25'
================================================================
* Date:           Thu May 14 18:41:24 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sign
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.350 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      284|      292| 2.840 us | 2.920 us |  284|  292|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 2  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 3  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 4  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 5  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 6  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 7  |        8|        8|         2|          -|          -|     4|    no    |
        |- Loop 8  |      150|      150|         2|          -|          -|    75|    no    |
        |- Loop 9  |       64|       64|         2|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 6 9 
2 --> 3 4 
3 --> 2 
4 --> 5 8 11 12 
5 --> 4 
6 --> 7 4 
7 --> 6 
8 --> 4 
9 --> 10 4 
10 --> 9 
11 --> 4 
12 --> 13 14 
13 --> 12 
14 --> 15 
15 --> 16 17 
16 --> 15 
17 --> 18 
18 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%challenge_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %challenge)"   --->   Operation 19 'read' 'challenge_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%proof_seed1_offset1_s = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %proof_seed1_offset1)"   --->   Operation 20 'read' 'proof_seed1_offset1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln724 = zext i8 %proof_seed1_offset1_s to i15" [picnic_impl.c:724]   --->   Operation 21 'zext' 'zext_ln724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i8 %proof_seed1_offset1_s to i11" [picnic_impl.c:692]   --->   Operation 22 'zext' 'zext_ln692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %proof_seed1_offset1_s, i4 0)" [picnic_impl.c:692]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln720 = zext i12 %tmp to i13" [picnic_impl.c:720]   --->   Operation 24 'zext' 'zext_ln720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln720_1 = zext i12 %tmp to i15" [picnic_impl.c:720]   --->   Operation 25 'zext' 'zext_ln720_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %proof_seed1_offset1_s, i2 0)" [picnic_impl.c:720]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln724_1 = zext i10 %tmp_s to i11" [picnic_impl.c:724]   --->   Operation 27 'zext' 'zext_ln724_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%mul_ln724 = mul i15 %zext_ln724, 75" [picnic_impl.c:724]   --->   Operation 28 'mul' 'mul_ln724' <Predicate = true> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_16 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %proof_seed1_offset1_s, i5 0)" [picnic_impl.c:728]   --->   Operation 29 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln692_1 = zext i13 %tmp_16 to i14" [picnic_impl.c:692]   --->   Operation 30 'zext' 'zext_ln692_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.74ns)   --->   "%sub_ln692 = sub i11 %zext_ln724_1, %zext_ln692" [picnic_impl.c:692]   --->   Operation 31 'sub' 'sub_ln692' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln692 = sext i11 %sub_ln692 to i12" [picnic_impl.c:692]   --->   Operation 32 'sext' 'sext_ln692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_17 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %proof_seed1_offset1_s, i6 0)" [picnic_impl.c:692]   --->   Operation 33 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln692_2 = zext i14 %tmp_17 to i15" [picnic_impl.c:692]   --->   Operation 34 'zext' 'zext_ln692_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.80ns)   --->   "%sub_ln692_1 = sub i15 %zext_ln692_2, %zext_ln720_1" [picnic_impl.c:692]   --->   Operation 35 'sub' 'sub_ln692_1' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln695 = add i15 %sub_ln692_1, 16" [picnic_impl.c:695]   --->   Operation 36 'add' 'add_ln695' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "%add_ln703 = add i11 %sub_ln692, 2" [picnic_impl.c:703]   --->   Operation 37 'add' 'add_ln703' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_27_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln703, i4 0)" [picnic_impl.c:720]   --->   Operation 38 'bitconcatenate' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_29_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %add_ln703, i2 0)" [picnic_impl.c:703]   --->   Operation 39 'bitconcatenate' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln689 = icmp eq i2 %challenge_read, 0" [picnic_impl.c:689]   --->   Operation 40 'icmp' 'icmp_ln689' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln689, label %.preheader10.preheader, label %3" [picnic_impl.c:689]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln697 = icmp eq i2 %challenge_read, 1" [picnic_impl.c:697]   --->   Operation 42 'icmp' 'icmp_ln697' <Predicate = (!icmp_ln689)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln697, label %.preheader7.preheader, label %.preheader4.preheader" [picnic_impl.c:697]   --->   Operation 43 'br' <Predicate = (!icmp_ln689)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.35ns)   --->   "br label %.preheader4" [picnic_impl.c:707]   --->   Operation 44 'br' <Predicate = (!icmp_ln689 & !icmp_ln697)> <Delay = 1.35>
ST_1 : Operation 45 [1/1] (1.35ns)   --->   "br label %.preheader7" [picnic_impl.c:699]   --->   Operation 45 'br' <Predicate = (!icmp_ln689 & icmp_ln697)> <Delay = 1.35>
ST_1 : Operation 46 [1/1] (1.35ns)   --->   "br label %.preheader10" [picnic_impl.c:691]   --->   Operation 46 'br' <Predicate = (icmp_ln689)> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.59>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%loop_4 = phi i5 [ %loop_14, %6 ], [ 0, %.preheader4.preheader ]"   --->   Operation 47 'phi' 'loop_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.21ns)   --->   "%icmp_ln707 = icmp eq i5 %loop_4, -16" [picnic_impl.c:707]   --->   Operation 48 'icmp' 'icmp_ln707' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 49 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.54ns)   --->   "%loop_14 = add i5 %loop_4, 1" [picnic_impl.c:707]   --->   Operation 50 'add' 'loop_14' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln707, label %.preheader2.preheader, label %6" [picnic_impl.c:707]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i5 %loop_4 to i15" [picnic_impl.c:708]   --->   Operation 52 'zext' 'zext_ln708' <Predicate = (!icmp_ln707)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.82ns)   --->   "%add_ln708_1 = add i15 %tmp_27_cast, %zext_ln708" [picnic_impl.c:708]   --->   Operation 53 'add' 'add_ln708_1' <Predicate = (!icmp_ln707)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln708_3 = zext i15 %add_ln708_1 to i64" [picnic_impl.c:708]   --->   Operation 54 'zext' 'zext_ln708_3' <Predicate = (!icmp_ln707)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%seeds_seed_addr_3 = getelementptr [10512 x i8]* %seeds_seed, i64 0, i64 %zext_ln708_3" [picnic_impl.c:708]   --->   Operation 55 'getelementptr' 'seeds_seed_addr_3' <Predicate = (!icmp_ln707)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (2.77ns)   --->   "%seeds_seed_load_3 = load i8* %seeds_seed_addr_3, align 1" [picnic_impl.c:708]   --->   Operation 56 'load' 'seeds_seed_load_3' <Predicate = (!icmp_ln707)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_2 : Operation 57 [1/1] (1.35ns)   --->   "br label %.preheader2" [picnic_impl.c:710]   --->   Operation 57 'br' <Predicate = (icmp_ln707)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i5 %loop_4 to i13" [picnic_impl.c:708]   --->   Operation 58 'zext' 'zext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.77ns)   --->   "%add_ln708 = add i13 %zext_ln720, %zext_ln708_1" [picnic_impl.c:708]   --->   Operation 59 'add' 'add_ln708' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln708_2 = zext i13 %add_ln708 to i64" [picnic_impl.c:708]   --->   Operation 60 'zext' 'zext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%proof_0_seed1_addr_2 = getelementptr [3504 x i8]* %proof_0_seed1, i64 0, i64 %zext_ln708_2" [picnic_impl.c:708]   --->   Operation 61 'getelementptr' 'proof_0_seed1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (2.77ns)   --->   "%seeds_seed_load_3 = load i8* %seeds_seed_addr_3, align 1" [picnic_impl.c:708]   --->   Operation 62 'load' 'seeds_seed_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_3 : Operation 63 [1/1] (2.77ns)   --->   "store i8 %seeds_seed_load_3, i8* %proof_0_seed1_addr_2, align 1" [picnic_impl.c:708]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader4" [picnic_impl.c:707]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.59>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%loop_5 = phi i5 [ %loop_17, %7 ], [ 0, %.preheader2.preheader ]"   --->   Operation 65 'phi' 'loop_5' <Predicate = (!icmp_ln689 & !icmp_ln697)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.21ns)   --->   "%icmp_ln710 = icmp eq i5 %loop_5, -16" [picnic_impl.c:710]   --->   Operation 66 'icmp' 'icmp_ln710' <Predicate = (!icmp_ln689 & !icmp_ln697)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 67 'speclooptripcount' 'empty_51' <Predicate = (!icmp_ln689 & !icmp_ln697)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.54ns)   --->   "%loop_17 = add i5 %loop_5, 1" [picnic_impl.c:710]   --->   Operation 68 'add' 'loop_17' <Predicate = (!icmp_ln689 & !icmp_ln697)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln710, label %.loopexit6.loopexit, label %7" [picnic_impl.c:710]   --->   Operation 69 'br' <Predicate = (!icmp_ln689 & !icmp_ln697)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln711 = zext i5 %loop_5 to i15" [picnic_impl.c:711]   --->   Operation 70 'zext' 'zext_ln711' <Predicate = (!icmp_ln689 & !icmp_ln697 & !icmp_ln710)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.82ns)   --->   "%add_ln711_1 = add i15 %sub_ln692_1, %zext_ln711" [picnic_impl.c:711]   --->   Operation 71 'add' 'add_ln711_1' <Predicate = (!icmp_ln689 & !icmp_ln697 & !icmp_ln710)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln711 = sext i15 %add_ln711_1 to i64" [picnic_impl.c:711]   --->   Operation 72 'sext' 'sext_ln711' <Predicate = (!icmp_ln689 & !icmp_ln697 & !icmp_ln710)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%seeds_seed_addr_5 = getelementptr [10512 x i8]* %seeds_seed, i64 0, i64 %sext_ln711" [picnic_impl.c:711]   --->   Operation 73 'getelementptr' 'seeds_seed_addr_5' <Predicate = (!icmp_ln689 & !icmp_ln697 & !icmp_ln710)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (2.77ns)   --->   "%seeds_seed_load_5 = load i8* %seeds_seed_addr_5, align 1" [picnic_impl.c:711]   --->   Operation 74 'load' 'seeds_seed_load_5' <Predicate = (!icmp_ln689 & !icmp_ln697 & !icmp_ln710)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br label %.loopexit6"   --->   Operation 75 'br' <Predicate = (!icmp_ln689 & !icmp_ln697 & icmp_ln710)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%loop_3 = phi i5 [ %loop_16, %5 ], [ 0, %.preheader5.preheader ]"   --->   Operation 76 'phi' 'loop_3' <Predicate = (!icmp_ln689 & icmp_ln697)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.21ns)   --->   "%icmp_ln702 = icmp eq i5 %loop_3, -16" [picnic_impl.c:702]   --->   Operation 77 'icmp' 'icmp_ln702' <Predicate = (!icmp_ln689 & icmp_ln697)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 78 'speclooptripcount' 'empty_49' <Predicate = (!icmp_ln689 & icmp_ln697)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.54ns)   --->   "%loop_16 = add i5 %loop_3, 1" [picnic_impl.c:702]   --->   Operation 79 'add' 'loop_16' <Predicate = (!icmp_ln689 & icmp_ln697)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln702, label %.loopexit6.loopexit19, label %5" [picnic_impl.c:702]   --->   Operation 80 'br' <Predicate = (!icmp_ln689 & icmp_ln697)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i5 %loop_3 to i15" [picnic_impl.c:703]   --->   Operation 81 'zext' 'zext_ln703' <Predicate = (!icmp_ln689 & icmp_ln697 & !icmp_ln702)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln703_2 = add i15 %tmp_27_cast, %zext_ln703" [picnic_impl.c:703]   --->   Operation 82 'add' 'add_ln703_2' <Predicate = (!icmp_ln689 & icmp_ln697 & !icmp_ln702)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i15 %add_ln703_2 to i64" [picnic_impl.c:703]   --->   Operation 83 'zext' 'zext_ln703_3' <Predicate = (!icmp_ln689 & icmp_ln697 & !icmp_ln702)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%seeds_seed_addr_4 = getelementptr [10512 x i8]* %seeds_seed, i64 0, i64 %zext_ln703_3" [picnic_impl.c:703]   --->   Operation 84 'getelementptr' 'seeds_seed_addr_4' <Predicate = (!icmp_ln689 & icmp_ln697 & !icmp_ln702)> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (2.77ns)   --->   "%seeds_seed_load_4 = load i8* %seeds_seed_addr_4, align 1" [picnic_impl.c:703]   --->   Operation 85 'load' 'seeds_seed_load_4' <Predicate = (!icmp_ln689 & icmp_ln697 & !icmp_ln702)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br label %.loopexit6"   --->   Operation 86 'br' <Predicate = (!icmp_ln689 & icmp_ln697 & icmp_ln702)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 87 'br' <Predicate = (!icmp_ln689 & icmp_ln697 & icmp_ln702) | (!icmp_ln689 & !icmp_ln697 & icmp_ln710)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%loop_1 = phi i5 [ %loop_15, %2 ], [ 0, %.preheader8.preheader ]"   --->   Operation 88 'phi' 'loop_1' <Predicate = (icmp_ln689)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.21ns)   --->   "%icmp_ln694 = icmp eq i5 %loop_1, -16" [picnic_impl.c:694]   --->   Operation 89 'icmp' 'icmp_ln694' <Predicate = (icmp_ln689)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 90 'speclooptripcount' 'empty_47' <Predicate = (icmp_ln689)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.54ns)   --->   "%loop_15 = add i5 %loop_1, 1" [picnic_impl.c:694]   --->   Operation 91 'add' 'loop_15' <Predicate = (icmp_ln689)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln694, label %.loopexit9.loopexit, label %2" [picnic_impl.c:694]   --->   Operation 92 'br' <Predicate = (icmp_ln689)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln695 = zext i5 %loop_1 to i15" [picnic_impl.c:695]   --->   Operation 93 'zext' 'zext_ln695' <Predicate = (icmp_ln689 & !icmp_ln694)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.82ns)   --->   "%add_ln695_2 = add i15 %add_ln695, %zext_ln695" [picnic_impl.c:695]   --->   Operation 94 'add' 'add_ln695_2' <Predicate = (icmp_ln689 & !icmp_ln694)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln695 = sext i15 %add_ln695_2 to i64" [picnic_impl.c:695]   --->   Operation 95 'sext' 'sext_ln695' <Predicate = (icmp_ln689 & !icmp_ln694)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%seeds_seed_addr_1 = getelementptr [10512 x i8]* %seeds_seed, i64 0, i64 %sext_ln695" [picnic_impl.c:695]   --->   Operation 96 'getelementptr' 'seeds_seed_addr_1' <Predicate = (icmp_ln689 & !icmp_ln694)> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (2.77ns)   --->   "%seeds_seed_load_2 = load i8* %seeds_seed_addr_1, align 1" [picnic_impl.c:695]   --->   Operation 97 'load' 'seeds_seed_load_2' <Predicate = (icmp_ln689 & !icmp_ln694)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 98 'br' <Predicate = (icmp_ln689 & icmp_ln694)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i2 %challenge_read to i3" [picnic_impl.c:717]   --->   Operation 99 'zext' 'zext_ln717' <Predicate = (icmp_ln689 & icmp_ln694) | (!icmp_ln689 & icmp_ln697 & icmp_ln702) | (!icmp_ln689 & !icmp_ln697 & icmp_ln710)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.20ns)   --->   "%add_ln717 = add i3 %zext_ln717, -1" [picnic_impl.c:717]   --->   Operation 100 'add' 'add_ln717' <Predicate = (icmp_ln689 & icmp_ln694) | (!icmp_ln689 & icmp_ln697 & icmp_ln702) | (!icmp_ln689 & !icmp_ln697 & icmp_ln710)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_18 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %add_ln717, i32 1, i32 2)" [picnic_impl.c:717]   --->   Operation 101 'partselect' 'tmp_18' <Predicate = (icmp_ln689 & icmp_ln694) | (!icmp_ln689 & icmp_ln697 & icmp_ln702) | (!icmp_ln689 & !icmp_ln697 & icmp_ln710)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.79ns)   --->   "%icmp_ln717 = icmp eq i2 %tmp_18, 0" [picnic_impl.c:717]   --->   Operation 102 'icmp' 'icmp_ln717' <Predicate = (icmp_ln689 & icmp_ln694) | (!icmp_ln689 & icmp_ln697 & icmp_ln702) | (!icmp_ln689 & !icmp_ln697 & icmp_ln710)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln717, label %.preheader1.preheader, label %.loopexit" [picnic_impl.c:717]   --->   Operation 103 'br' <Predicate = (icmp_ln689 & icmp_ln694) | (!icmp_ln689 & icmp_ln697 & icmp_ln702) | (!icmp_ln689 & !icmp_ln697 & icmp_ln710)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.35ns)   --->   "br label %.preheader1"   --->   Operation 104 'br' <Predicate = (icmp_ln689 & icmp_ln694 & icmp_ln717) | (!icmp_ln689 & icmp_ln697 & icmp_ln702 & icmp_ln717) | (!icmp_ln689 & !icmp_ln697 & icmp_ln710 & icmp_ln717)> <Delay = 1.35>

State 5 <SV = 3> <Delay = 5.54>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln711_1 = zext i5 %loop_5 to i13" [picnic_impl.c:711]   --->   Operation 105 'zext' 'zext_ln711_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.77ns)   --->   "%add_ln711 = add i13 %zext_ln720, %zext_ln711_1" [picnic_impl.c:711]   --->   Operation 106 'add' 'add_ln711' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln711_2 = zext i13 %add_ln711 to i64" [picnic_impl.c:711]   --->   Operation 107 'zext' 'zext_ln711_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%proof_0_seed2_addr_2 = getelementptr [3504 x i8]* %proof_0_seed2, i64 0, i64 %zext_ln711_2" [picnic_impl.c:711]   --->   Operation 108 'getelementptr' 'proof_0_seed2_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/2] (2.77ns)   --->   "%seeds_seed_load_5 = load i8* %seeds_seed_addr_5, align 1" [picnic_impl.c:711]   --->   Operation 109 'load' 'seeds_seed_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_5 : Operation 110 [1/1] (2.77ns)   --->   "store i8 %seeds_seed_load_5, i8* %proof_0_seed2_addr_2, align 1" [picnic_impl.c:711]   --->   Operation 110 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader2" [picnic_impl.c:710]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 4.59>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%loop_2 = phi i5 [ %loop_13, %4 ], [ 0, %.preheader7.preheader ]"   --->   Operation 112 'phi' 'loop_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.21ns)   --->   "%icmp_ln699 = icmp eq i5 %loop_2, -16" [picnic_impl.c:699]   --->   Operation 113 'icmp' 'icmp_ln699' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 114 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.54ns)   --->   "%loop_13 = add i5 %loop_2, 1" [picnic_impl.c:699]   --->   Operation 115 'add' 'loop_13' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln699, label %.preheader5.preheader, label %4" [picnic_impl.c:699]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i5 %loop_2 to i15" [picnic_impl.c:700]   --->   Operation 117 'zext' 'zext_ln700' <Predicate = (!icmp_ln699)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.82ns)   --->   "%add_ln700_1 = add i15 %add_ln695, %zext_ln700" [picnic_impl.c:700]   --->   Operation 118 'add' 'add_ln700_1' <Predicate = (!icmp_ln699)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i15 %add_ln700_1 to i64" [picnic_impl.c:700]   --->   Operation 119 'sext' 'sext_ln700' <Predicate = (!icmp_ln699)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%seeds_seed_addr_2 = getelementptr [10512 x i8]* %seeds_seed, i64 0, i64 %sext_ln700" [picnic_impl.c:700]   --->   Operation 120 'getelementptr' 'seeds_seed_addr_2' <Predicate = (!icmp_ln699)> <Delay = 0.00>
ST_6 : Operation 121 [2/2] (2.77ns)   --->   "%seeds_seed_load_1 = load i8* %seeds_seed_addr_2, align 1" [picnic_impl.c:700]   --->   Operation 121 'load' 'seeds_seed_load_1' <Predicate = (!icmp_ln699)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_6 : Operation 122 [1/1] (1.35ns)   --->   "br label %.preheader5" [picnic_impl.c:702]   --->   Operation 122 'br' <Predicate = (icmp_ln699)> <Delay = 1.35>

State 7 <SV = 2> <Delay = 5.54>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i5 %loop_2 to i13" [picnic_impl.c:700]   --->   Operation 123 'zext' 'zext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.77ns)   --->   "%add_ln700 = add i13 %zext_ln720, %zext_ln700_1" [picnic_impl.c:700]   --->   Operation 124 'add' 'add_ln700' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i13 %add_ln700 to i64" [picnic_impl.c:700]   --->   Operation 125 'zext' 'zext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%proof_0_seed1_addr_1 = getelementptr [3504 x i8]* %proof_0_seed1, i64 0, i64 %zext_ln700_2" [picnic_impl.c:700]   --->   Operation 126 'getelementptr' 'proof_0_seed1_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/2] (2.77ns)   --->   "%seeds_seed_load_1 = load i8* %seeds_seed_addr_2, align 1" [picnic_impl.c:700]   --->   Operation 127 'load' 'seeds_seed_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_7 : Operation 128 [1/1] (2.77ns)   --->   "store i8 %seeds_seed_load_1, i8* %proof_0_seed1_addr_1, align 1" [picnic_impl.c:700]   --->   Operation 128 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader7" [picnic_impl.c:699]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 5.54>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i5 %loop_3 to i13" [picnic_impl.c:703]   --->   Operation 130 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (1.77ns)   --->   "%add_ln703_1 = add i13 %zext_ln720, %zext_ln703_1" [picnic_impl.c:703]   --->   Operation 131 'add' 'add_ln703_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i13 %add_ln703_1 to i64" [picnic_impl.c:703]   --->   Operation 132 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%proof_0_seed2_addr_1 = getelementptr [3504 x i8]* %proof_0_seed2, i64 0, i64 %zext_ln703_2" [picnic_impl.c:703]   --->   Operation 133 'getelementptr' 'proof_0_seed2_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/2] (2.77ns)   --->   "%seeds_seed_load_4 = load i8* %seeds_seed_addr_4, align 1" [picnic_impl.c:703]   --->   Operation 134 'load' 'seeds_seed_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_8 : Operation 135 [1/1] (2.77ns)   --->   "store i8 %seeds_seed_load_4, i8* %proof_0_seed2_addr_1, align 1" [picnic_impl.c:703]   --->   Operation 135 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "br label %.preheader5" [picnic_impl.c:702]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 1> <Delay = 4.59>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%loop_0 = phi i5 [ %loop, %1 ], [ 0, %.preheader10.preheader ]"   --->   Operation 137 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (1.21ns)   --->   "%icmp_ln691 = icmp eq i5 %loop_0, -16" [picnic_impl.c:691]   --->   Operation 138 'icmp' 'icmp_ln691' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 139 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (1.54ns)   --->   "%loop = add i5 %loop_0, 1" [picnic_impl.c:691]   --->   Operation 140 'add' 'loop' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln691, label %.preheader8.preheader, label %1" [picnic_impl.c:691]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln692_3 = zext i5 %loop_0 to i15" [picnic_impl.c:692]   --->   Operation 142 'zext' 'zext_ln692_3' <Predicate = (!icmp_ln691)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.82ns)   --->   "%add_ln692_1 = add i15 %sub_ln692_1, %zext_ln692_3" [picnic_impl.c:692]   --->   Operation 143 'add' 'add_ln692_1' <Predicate = (!icmp_ln691)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln692_1 = sext i15 %add_ln692_1 to i64" [picnic_impl.c:692]   --->   Operation 144 'sext' 'sext_ln692_1' <Predicate = (!icmp_ln691)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%seeds_seed_addr = getelementptr [10512 x i8]* %seeds_seed, i64 0, i64 %sext_ln692_1" [picnic_impl.c:692]   --->   Operation 145 'getelementptr' 'seeds_seed_addr' <Predicate = (!icmp_ln691)> <Delay = 0.00>
ST_9 : Operation 146 [2/2] (2.77ns)   --->   "%seeds_seed_load = load i8* %seeds_seed_addr, align 1" [picnic_impl.c:692]   --->   Operation 146 'load' 'seeds_seed_load' <Predicate = (!icmp_ln691)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_9 : Operation 147 [1/1] (1.35ns)   --->   "br label %.preheader8" [picnic_impl.c:694]   --->   Operation 147 'br' <Predicate = (icmp_ln691)> <Delay = 1.35>

State 10 <SV = 2> <Delay = 5.54>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln692_4 = zext i5 %loop_0 to i13" [picnic_impl.c:692]   --->   Operation 148 'zext' 'zext_ln692_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (1.77ns)   --->   "%add_ln692 = add i13 %zext_ln720, %zext_ln692_4" [picnic_impl.c:692]   --->   Operation 149 'add' 'add_ln692' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln692_5 = zext i13 %add_ln692 to i64" [picnic_impl.c:692]   --->   Operation 150 'zext' 'zext_ln692_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%proof_0_seed1_addr = getelementptr [3504 x i8]* %proof_0_seed1, i64 0, i64 %zext_ln692_5" [picnic_impl.c:692]   --->   Operation 151 'getelementptr' 'proof_0_seed1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/2] (2.77ns)   --->   "%seeds_seed_load = load i8* %seeds_seed_addr, align 1" [picnic_impl.c:692]   --->   Operation 152 'load' 'seeds_seed_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_10 : Operation 153 [1/1] (2.77ns)   --->   "store i8 %seeds_seed_load, i8* %proof_0_seed1_addr, align 1" [picnic_impl.c:692]   --->   Operation 153 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader10" [picnic_impl.c:691]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 5.54>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln695_1 = zext i5 %loop_1 to i13" [picnic_impl.c:695]   --->   Operation 155 'zext' 'zext_ln695_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (1.77ns)   --->   "%add_ln695_1 = add i13 %zext_ln720, %zext_ln695_1" [picnic_impl.c:695]   --->   Operation 156 'add' 'add_ln695_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln695_2 = zext i13 %add_ln695_1 to i64" [picnic_impl.c:695]   --->   Operation 157 'zext' 'zext_ln695_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%proof_0_seed2_addr = getelementptr [3504 x i8]* %proof_0_seed2, i64 0, i64 %zext_ln695_2" [picnic_impl.c:695]   --->   Operation 158 'getelementptr' 'proof_0_seed2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/2] (2.77ns)   --->   "%seeds_seed_load_2 = load i8* %seeds_seed_addr_1, align 1" [picnic_impl.c:695]   --->   Operation 159 'load' 'seeds_seed_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_11 : Operation 160 [1/1] (2.77ns)   --->   "store i8 %seeds_seed_load_2, i8* %proof_0_seed2_addr, align 1" [picnic_impl.c:695]   --->   Operation 160 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader8" [picnic_impl.c:694]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 4.56>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%loop_6 = phi i3 [ %loop_18, %8 ], [ 0, %.preheader1.preheader ]"   --->   Operation 162 'phi' 'loop_6' <Predicate = (icmp_ln717)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 163 'speclooptripcount' 'empty_52' <Predicate = (icmp_ln717)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (1.00ns)   --->   "%icmp_ln719 = icmp eq i3 %loop_6, -4" [picnic_impl.c:719]   --->   Operation 164 'icmp' 'icmp_ln719' <Predicate = (icmp_ln717)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (1.34ns)   --->   "%loop_18 = add i3 %loop_6, 1" [picnic_impl.c:719]   --->   Operation 165 'add' 'loop_18' <Predicate = (icmp_ln717)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %icmp_ln719, label %.loopexit.loopexit, label %8" [picnic_impl.c:719]   --->   Operation 166 'br' <Predicate = (icmp_ln717)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln720_2 = zext i3 %loop_6 to i13" [picnic_impl.c:720]   --->   Operation 167 'zext' 'zext_ln720_2' <Predicate = (icmp_ln717 & !icmp_ln719)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln720_3 = zext i3 %loop_6 to i11" [picnic_impl.c:720]   --->   Operation 168 'zext' 'zext_ln720_3' <Predicate = (icmp_ln717 & !icmp_ln719)> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (1.74ns)   --->   "%add_ln720 = add i11 %zext_ln724_1, %zext_ln720_3" [picnic_impl.c:720]   --->   Operation 169 'add' 'add_ln720' <Predicate = (icmp_ln717 & !icmp_ln719)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (1.79ns)   --->   "%add_ln720_1 = add i13 %tmp_29_cast, %zext_ln720_2" [picnic_impl.c:720]   --->   Operation 170 'add' 'add_ln720_1' <Predicate = (icmp_ln717 & !icmp_ln719)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln720_5 = zext i13 %add_ln720_1 to i64" [picnic_impl.c:720]   --->   Operation 171 'zext' 'zext_ln720_5' <Predicate = (icmp_ln717 & !icmp_ln719)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%views_inputShare_add = getelementptr [2628 x i32]* %views_inputShare, i64 0, i64 %zext_ln720_5" [picnic_impl.c:720]   --->   Operation 172 'getelementptr' 'views_inputShare_add' <Predicate = (icmp_ln717 & !icmp_ln719)> <Delay = 0.00>
ST_12 : Operation 173 [2/2] (2.77ns)   --->   "%views_inputShare_loa = load i32* %views_inputShare_add, align 4" [picnic_impl.c:720]   --->   Operation 173 'load' 'views_inputShare_loa' <Predicate = (icmp_ln717 & !icmp_ln719)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 174 'br' <Predicate = (icmp_ln717 & icmp_ln719)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (1.20ns)   --->   "%add_ln724 = add i3 %zext_ln717, 1" [picnic_impl.c:724]   --->   Operation 175 'add' 'add_ln724' <Predicate = (icmp_ln719) | (!icmp_ln717)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (1.00ns)   --->   "%icmp_ln724 = icmp ult i3 %add_ln724, 3" [picnic_impl.c:724]   --->   Operation 176 'icmp' 'icmp_ln724' <Predicate = (icmp_ln719) | (!icmp_ln717)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln724_1)   --->   "%xor_ln724 = xor i2 %challenge_read, -2" [picnic_impl.c:724]   --->   Operation 177 'xor' 'xor_ln724' <Predicate = (icmp_ln719) | (!icmp_ln717)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln724_1)   --->   "%sext_ln724 = sext i2 %xor_ln724 to i3" [picnic_impl.c:724]   --->   Operation 178 'sext' 'sext_ln724' <Predicate = (icmp_ln719) | (!icmp_ln717)> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln724_1)   --->   "%select_ln724 = select i1 %icmp_ln724, i3 %add_ln724, i3 %sext_ln724" [picnic_impl.c:724]   --->   Operation 179 'select' 'select_ln724' <Predicate = (icmp_ln719) | (!icmp_ln717)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln724_1)   --->   "%zext_ln724_2 = zext i3 %select_ln724 to i12" [picnic_impl.c:724]   --->   Operation 180 'zext' 'zext_ln724_2' <Predicate = (icmp_ln719) | (!icmp_ln717)> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln724_1 = add i12 %zext_ln724_2, %sext_ln692" [picnic_impl.c:724]   --->   Operation 181 'add' 'add_ln724_1' <Predicate = (icmp_ln719) | (!icmp_ln717)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 4> <Delay = 5.54>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln720_4 = zext i11 %add_ln720 to i64" [picnic_impl.c:720]   --->   Operation 182 'zext' 'zext_ln720_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%proof_0_inputShare_s = getelementptr [876 x i32]* %proof_0_inputShare, i64 0, i64 %zext_ln720_4" [picnic_impl.c:720]   --->   Operation 183 'getelementptr' 'proof_0_inputShare_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [1/2] (2.77ns)   --->   "%views_inputShare_loa = load i32* %views_inputShare_add, align 4" [picnic_impl.c:720]   --->   Operation 184 'load' 'views_inputShare_loa' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_13 : Operation 185 [1/1] (2.77ns)   --->   "store i32 %views_inputShare_loa, i32* %proof_0_inputShare_s, align 4" [picnic_impl.c:720]   --->   Operation 185 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "br label %.preheader1" [picnic_impl.c:719]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 6.35>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln724_1 = sext i12 %add_ln724_1 to i17" [picnic_impl.c:724]   --->   Operation 187 'sext' 'sext_ln724_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (6.35ns) (root node of the DSP)   --->   "%mul_ln724_1 = mul i17 %sext_ln724_1, 75" [picnic_impl.c:724]   --->   Operation 188 'mul' 'mul_ln724_1' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 189 [1/1] (1.35ns)   --->   "br label %9" [picnic_impl.c:723]   --->   Operation 189 'br' <Predicate = true> <Delay = 1.35>

State 15 <SV = 5> <Delay = 4.63>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%loop_7 = phi i7 [ 0, %.loopexit ], [ %loop_19, %10 ]"   --->   Operation 190 'phi' 'loop_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (1.23ns)   --->   "%icmp_ln723 = icmp eq i7 %loop_7, -53" [picnic_impl.c:723]   --->   Operation 191 'icmp' 'icmp_ln723' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 0)"   --->   Operation 192 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (1.66ns)   --->   "%loop_19 = add i7 %loop_7, 1" [picnic_impl.c:723]   --->   Operation 193 'add' 'loop_19' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %icmp_ln723, label %.preheader.preheader, label %10" [picnic_impl.c:723]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln724_3 = zext i7 %loop_7 to i17" [picnic_impl.c:724]   --->   Operation 195 'zext' 'zext_ln724_3' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln724_4 = zext i7 %loop_7 to i15" [picnic_impl.c:724]   --->   Operation 196 'zext' 'zext_ln724_4' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (1.82ns)   --->   "%add_ln724_2 = add i15 %mul_ln724, %zext_ln724_4" [picnic_impl.c:724]   --->   Operation 197 'add' 'add_ln724_2' <Predicate = (!icmp_ln723)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (1.86ns)   --->   "%add_ln724_3 = add i17 %mul_ln724_1, %zext_ln724_3" [picnic_impl.c:724]   --->   Operation 198 'add' 'add_ln724_3' <Predicate = (!icmp_ln723)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln724_2 = sext i17 %add_ln724_3 to i64" [picnic_impl.c:724]   --->   Operation 199 'sext' 'sext_ln724_2' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%views_communicatedBi = getelementptr [49275 x i8]* %views_communicatedBits, i64 0, i64 %sext_ln724_2" [picnic_impl.c:724]   --->   Operation 200 'getelementptr' 'views_communicatedBi' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_15 : Operation 201 [2/2] (2.77ns)   --->   "%views_communicatedBi_1 = load i8* %views_communicatedBi, align 1" [picnic_impl.c:724]   --->   Operation 201 'load' 'views_communicatedBi_1' <Predicate = (!icmp_ln723)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_15 : Operation 202 [1/1] (1.34ns)   --->   "%add_ln728 = add i3 %zext_ln717, 2" [picnic_impl.c:728]   --->   Operation 202 'add' 'add_ln728' <Predicate = (icmp_ln723)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [1/1] (1.00ns)   --->   "%icmp_ln728 = icmp ult i3 %add_ln728, 3" [picnic_impl.c:728]   --->   Operation 203 'icmp' 'icmp_ln728' <Predicate = (icmp_ln723)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln728_1)   --->   "%select_ln728 = select i1 %icmp_ln728, i3 %add_ln728, i3 %add_ln717" [picnic_impl.c:728]   --->   Operation 204 'select' 'select_ln728' <Predicate = (icmp_ln723)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln728_1)   --->   "%zext_ln728 = zext i3 %select_ln728 to i11" [picnic_impl.c:728]   --->   Operation 205 'zext' 'zext_ln728' <Predicate = (icmp_ln723)> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (1.76ns) (out node of the LUT)   --->   "%add_ln728_1 = add i11 %zext_ln728, %sub_ln692" [picnic_impl.c:728]   --->   Operation 206 'add' 'add_ln728_1' <Predicate = (icmp_ln723)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_31_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %add_ln728_1, i5 0)" [picnic_impl.c:727]   --->   Operation 207 'bitconcatenate' 'tmp_31_cast' <Predicate = (icmp_ln723)> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:727]   --->   Operation 208 'br' <Predicate = (icmp_ln723)> <Delay = 1.35>

State 16 <SV = 6> <Delay = 5.54>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln724_5 = zext i15 %add_ln724_2 to i64" [picnic_impl.c:724]   --->   Operation 209 'zext' 'zext_ln724_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%proof_0_communicate = getelementptr [16425 x i8]* %proof_0_communicatedBits, i64 0, i64 %zext_ln724_5" [picnic_impl.c:724]   --->   Operation 210 'getelementptr' 'proof_0_communicate' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/2] (2.77ns)   --->   "%views_communicatedBi_1 = load i8* %views_communicatedBi, align 1" [picnic_impl.c:724]   --->   Operation 211 'load' 'views_communicatedBi_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_16 : Operation 212 [1/1] (2.77ns)   --->   "store i8 %views_communicatedBi_1, i8* %proof_0_communicate, align 1" [picnic_impl.c:724]   --->   Operation 212 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "br label %9" [picnic_impl.c:723]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 4.61>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%loop_8 = phi i6 [ %loop_20, %11 ], [ 0, %.preheader.preheader ]"   --->   Operation 214 'phi' 'loop_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (1.22ns)   --->   "%icmp_ln727 = icmp eq i6 %loop_8, -32" [picnic_impl.c:727]   --->   Operation 215 'icmp' 'icmp_ln727' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 216 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (1.60ns)   --->   "%loop_20 = add i6 %loop_8, 1" [picnic_impl.c:727]   --->   Operation 217 'add' 'loop_20' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %icmp_ln727, label %12, label %11" [picnic_impl.c:727]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i6 %loop_8 to i16" [picnic_impl.c:728]   --->   Operation 219 'zext' 'zext_ln728_1' <Predicate = (!icmp_ln727)> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln728_2 = zext i6 %loop_8 to i14" [picnic_impl.c:728]   --->   Operation 220 'zext' 'zext_ln728_2' <Predicate = (!icmp_ln727)> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (1.79ns)   --->   "%add_ln728_2 = add i14 %zext_ln692_1, %zext_ln728_2" [picnic_impl.c:728]   --->   Operation 221 'add' 'add_ln728_2' <Predicate = (!icmp_ln727)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (1.84ns)   --->   "%add_ln728_3 = add i16 %tmp_31_cast, %zext_ln728_1" [picnic_impl.c:728]   --->   Operation 222 'add' 'add_ln728_3' <Predicate = (!icmp_ln727)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln728_4 = zext i16 %add_ln728_3 to i64" [picnic_impl.c:728]   --->   Operation 223 'zext' 'zext_ln728_4' <Predicate = (!icmp_ln727)> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%commitments_hashes_a = getelementptr [21024 x i8]* %commitments_hashes, i64 0, i64 %zext_ln728_4" [picnic_impl.c:728]   --->   Operation 224 'getelementptr' 'commitments_hashes_a' <Predicate = (!icmp_ln727)> <Delay = 0.00>
ST_17 : Operation 225 [2/2] (2.77ns)   --->   "%commitments_hashes_l = load i8* %commitments_hashes_a, align 1" [picnic_impl.c:728]   --->   Operation 225 'load' 'commitments_hashes_l' <Predicate = (!icmp_ln727)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "ret void" [picnic_impl.c:733]   --->   Operation 226 'ret' <Predicate = (icmp_ln727)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 5.54>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln728_3 = zext i14 %add_ln728_2 to i64" [picnic_impl.c:728]   --->   Operation 227 'zext' 'zext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%proof_0_view3Commit = getelementptr [7008 x i8]* %proof_0_view3Commitment, i64 0, i64 %zext_ln728_3" [picnic_impl.c:728]   --->   Operation 228 'getelementptr' 'proof_0_view3Commit' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 229 [1/2] (2.77ns)   --->   "%commitments_hashes_l = load i8* %commitments_hashes_a, align 1" [picnic_impl.c:728]   --->   Operation 229 'load' 'commitments_hashes_l' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_18 : Operation 230 [1/1] (2.77ns)   --->   "store i8 %commitments_hashes_l, i8* %proof_0_view3Commit, align 1" [picnic_impl.c:728]   --->   Operation 230 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7008> <RAM>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:727]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	wire read on port 'proof_seed1_offset1' [13]  (0 ns)
	'sub' operation ('sub_ln692_1', picnic_impl.c:692) [28]  (1.81 ns)
	'add' operation ('add_ln695', picnic_impl.c:695) [29]  (1.82 ns)

 <State 2>: 4.6ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:707) [41]  (0 ns)
	'add' operation ('add_ln708_1', picnic_impl.c:708) [52]  (1.82 ns)
	'getelementptr' operation ('seeds_seed_addr_3', picnic_impl.c:708) [54]  (0 ns)
	'load' operation ('seeds_seed_load_3', picnic_impl.c:708) on array 'seeds_seed' [55]  (2.77 ns)

 <State 3>: 5.54ns
The critical path consists of the following:
	'load' operation ('seeds_seed_load_3', picnic_impl.c:708) on array 'seeds_seed' [55]  (2.77 ns)
	'store' operation ('store_ln708', picnic_impl.c:708) of variable 'seeds_seed_load_3', picnic_impl.c:708 on array 'proof_0_seed1' [56]  (2.77 ns)

 <State 4>: 4.6ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:710) [61]  (0 ns)
	'add' operation ('add_ln711_1', picnic_impl.c:711) [72]  (1.82 ns)
	'getelementptr' operation ('seeds_seed_addr_5', picnic_impl.c:711) [74]  (0 ns)
	'load' operation ('seeds_seed_load_5', picnic_impl.c:711) on array 'seeds_seed' [75]  (2.77 ns)

 <State 5>: 5.54ns
The critical path consists of the following:
	'load' operation ('seeds_seed_load_5', picnic_impl.c:711) on array 'seeds_seed' [75]  (2.77 ns)
	'store' operation ('store_ln711', picnic_impl.c:711) of variable 'seeds_seed_load_5', picnic_impl.c:711 on array 'proof_0_seed2' [76]  (2.77 ns)

 <State 6>: 4.6ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:699) [83]  (0 ns)
	'add' operation ('add_ln700_1', picnic_impl.c:700) [94]  (1.82 ns)
	'getelementptr' operation ('seeds_seed_addr_2', picnic_impl.c:700) [96]  (0 ns)
	'load' operation ('seeds_seed_load_1', picnic_impl.c:700) on array 'seeds_seed' [97]  (2.77 ns)

 <State 7>: 5.54ns
The critical path consists of the following:
	'load' operation ('seeds_seed_load_1', picnic_impl.c:700) on array 'seeds_seed' [97]  (2.77 ns)
	'store' operation ('store_ln700', picnic_impl.c:700) of variable 'seeds_seed_load_1', picnic_impl.c:700 on array 'proof_0_seed1' [98]  (2.77 ns)

 <State 8>: 5.54ns
The critical path consists of the following:
	'load' operation ('seeds_seed_load_4', picnic_impl.c:703) on array 'seeds_seed' [117]  (2.77 ns)
	'store' operation ('store_ln703', picnic_impl.c:703) of variable 'seeds_seed_load_4', picnic_impl.c:703 on array 'proof_0_seed2' [118]  (2.77 ns)

 <State 9>: 4.6ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:691) [127]  (0 ns)
	'add' operation ('add_ln692_1', picnic_impl.c:692) [138]  (1.82 ns)
	'getelementptr' operation ('seeds_seed_addr', picnic_impl.c:692) [140]  (0 ns)
	'load' operation ('seeds_seed_load', picnic_impl.c:692) on array 'seeds_seed' [141]  (2.77 ns)

 <State 10>: 5.54ns
The critical path consists of the following:
	'load' operation ('seeds_seed_load', picnic_impl.c:692) on array 'seeds_seed' [141]  (2.77 ns)
	'store' operation ('store_ln692', picnic_impl.c:692) of variable 'seeds_seed_load', picnic_impl.c:692 on array 'proof_0_seed1' [142]  (2.77 ns)

 <State 11>: 5.54ns
The critical path consists of the following:
	'load' operation ('seeds_seed_load_2', picnic_impl.c:695) on array 'seeds_seed' [161]  (2.77 ns)
	'store' operation ('store_ln695', picnic_impl.c:695) of variable 'seeds_seed_load_2', picnic_impl.c:695 on array 'proof_0_seed2' [162]  (2.77 ns)

 <State 12>: 4.57ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:719) [175]  (0 ns)
	'add' operation ('add_ln720_1', picnic_impl.c:720) [186]  (1.79 ns)
	'getelementptr' operation ('views_inputShare_add', picnic_impl.c:720) [188]  (0 ns)
	'load' operation ('views_inputShare_loa', picnic_impl.c:720) on array 'views_inputShare' [189]  (2.77 ns)

 <State 13>: 5.54ns
The critical path consists of the following:
	'load' operation ('views_inputShare_loa', picnic_impl.c:720) on array 'views_inputShare' [189]  (2.77 ns)
	'store' operation ('store_ln720', picnic_impl.c:720) of variable 'views_inputShare_loa', picnic_impl.c:720 on array 'proof_0_inputShare' [190]  (2.77 ns)

 <State 14>: 6.35ns
The critical path consists of the following:
	'mul' operation of DSP[203] ('mul_ln724_1', picnic_impl.c:724) [203]  (6.35 ns)

 <State 15>: 4.63ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:723) [206]  (0 ns)
	'add' operation ('add_ln724_3', picnic_impl.c:724) [217]  (1.86 ns)
	'getelementptr' operation ('views_communicatedBi', picnic_impl.c:724) [219]  (0 ns)
	'load' operation ('views_communicatedBi_1', picnic_impl.c:724) on array 'views_communicatedBits' [220]  (2.77 ns)

 <State 16>: 5.54ns
The critical path consists of the following:
	'load' operation ('views_communicatedBi_1', picnic_impl.c:724) on array 'views_communicatedBits' [220]  (2.77 ns)
	'store' operation ('store_ln724', picnic_impl.c:724) of variable 'views_communicatedBi_1', picnic_impl.c:724 on array 'proof_0_communicatedBits' [221]  (2.77 ns)

 <State 17>: 4.61ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:727) [232]  (0 ns)
	'add' operation ('add_ln728_3', picnic_impl.c:728) [243]  (1.84 ns)
	'getelementptr' operation ('commitments_hashes_a', picnic_impl.c:728) [245]  (0 ns)
	'load' operation ('commitments_hashes_l', picnic_impl.c:728) on array 'commitments_hashes' [246]  (2.77 ns)

 <State 18>: 5.54ns
The critical path consists of the following:
	'load' operation ('commitments_hashes_l', picnic_impl.c:728) on array 'commitments_hashes' [246]  (2.77 ns)
	'store' operation ('store_ln728', picnic_impl.c:728) of variable 'commitments_hashes_l', picnic_impl.c:728 on array 'proof_0_view3Commitment' [247]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
