module module_0 (
    output logic [1 : 1] id_1,
    output id_2,
    output [id_1 : 1] id_3,
    output logic [id_2 : id_3  &  1] id_4,
    input logic signed id_5,
    input id_6,
    output id_7,
    output logic id_8
);
  id_9 id_10 (
      .id_2(id_4),
      .id_2(id_8),
      .id_6((1'b0)),
      .id_3(1)
  );
endmodule
