
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={37,rS,rT,offset}                      Premise(F2)
	S3= ICache[addr]={37,rS,rT,offset}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={37,rS,rT,offset}                           ICache-Search(S17,S3)
	S20= ICache.Out=>ICacheReg.In                               Premise(F9)
	S21= ICacheReg.In={37,rS,rT,offset}                         Path(S19,S20)
	S22= ICache.Out=>IR_IMMU.In                                 Premise(F10)
	S23= IR_IMMU.In={37,rS,rT,offset}                           Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={37,rS,rT,offset}                             Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={37,rS,rT,offset}                         ICache-Hold(S3,S47)
	S49= CtrlICacheReg=0                                        Premise(F29)
	S50= CtrlIR_IMMU=0                                          Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={37,rS,rT,offset}                              IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={37,rS,rT,offset}                     IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlA_EX=0                                             Premise(F35)
	S58= CtrlB_EX=0                                             Premise(F36)
	S59= CtrlIR_EX=0                                            Premise(F37)
	S60= CtrlALUOut_MEM=0                                       Premise(F38)
	S61= CtrlIR_MEM=0                                           Premise(F39)
	S62= CtrlDMMU=0                                             Premise(F40)
	S63= CtrlDAddrReg_DMMU1=0                                   Premise(F41)
	S64= CtrlDCache=0                                           Premise(F42)
	S65= CtrlDR_DMMU1=0                                         Premise(F43)
	S66= CtrlDCacheReg=0                                        Premise(F44)
	S67= CtrlIR_DMMU1=0                                         Premise(F45)
	S68= CtrlIR_WB=0                                            Premise(F46)
	S69= CtrlA_MEM=0                                            Premise(F47)
	S70= CtrlA_WB=0                                             Premise(F48)
	S71= CtrlB_MEM=0                                            Premise(F49)
	S72= CtrlB_WB=0                                             Premise(F50)
	S73= CtrlALUOut_DMMU1=0                                     Premise(F51)
	S74= CtrlALUOut_WB=0                                        Premise(F52)
	S75= CtrlDR_WB=0                                            Premise(F53)
	S76= CtrlDAddrReg_MEM=0                                     Premise(F54)
	S77= CtrlDAddrReg_WB=0                                      Premise(F55)
	S78= CtrlDR_DMMU2=0                                         Premise(F56)
	S79= CtrlDMem=0                                             Premise(F57)
	S80= CtrlDMem8Word=0                                        Premise(F58)
	S81= CtrlIR_DMMU2=0                                         Premise(F59)
	S82= CtrlALUOut_DMMU2=0                                     Premise(F60)
	S83= CtrlDAddrReg_DMMU2=0                                   Premise(F61)
	S84= GPR[rS]=base                                           Premise(F62)

ID	S85= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S86= PC.Out=addr+4                                          PC-Out(S44)
	S87= PC.CIA=addr                                            PC-Out(S45)
	S88= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S89= IR_ID.Out={37,rS,rT,offset}                            IR-Out(S52)
	S90= IR_ID.Out31_26=37                                      IR-Out(S52)
	S91= IR_ID.Out25_21=rS                                      IR-Out(S52)
	S92= IR_ID.Out20_16=rT                                      IR-Out(S52)
	S93= IR_ID.Out15_0=offset                                   IR-Out(S52)
	S94= IR_ID.Out=>FU.IR_ID                                    Premise(F105)
	S95= FU.IR_ID={37,rS,rT,offset}                             Path(S89,S94)
	S96= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F106)
	S97= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F107)
	S98= IR_ID.Out31_26=>CU_ID.Op                               Premise(F108)
	S99= CU_ID.Op=37                                            Path(S90,S98)
	S100= CU_ID.Func=alu_add                                    CU_ID(S99)
	S101= CU_ID.MemDataSelFunc=mds_stw                          CU_ID(S99)
	S102= IR_ID.Out25_21=>GPR.RReg1                             Premise(F109)
	S103= GPR.RReg1=rS                                          Path(S91,S102)
	S104= GPR.Rdata1=base                                       GPR-Read(S103,S84)
	S105= IR_ID.Out15_0=>IMMEXT.In                              Premise(F110)
	S106= IMMEXT.In=offset                                      Path(S93,S105)
	S107= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S106)
	S108= GPR.Rdata1=>FU.InID1                                  Premise(F111)
	S109= FU.InID1=base                                         Path(S104,S108)
	S110= FU.OutID1=FU(base)                                    FU-Forward(S109)
	S111= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F112)
	S112= FU.InID1_RReg=rS                                      Path(S91,S111)
	S113= FU.OutID1=>A_EX.In                                    Premise(F113)
	S114= A_EX.In=FU(base)                                      Path(S110,S113)
	S115= IMMEXT.Out=>B_EX.In                                   Premise(F114)
	S116= B_EX.In={16{offset[15]},offset}                       Path(S107,S115)
	S117= IR_ID.Out=>IR_EX.In                                   Premise(F115)
	S118= IR_EX.In={37,rS,rT,offset}                            Path(S89,S117)
	S119= FU.Halt_ID=>CU_ID.Halt                                Premise(F116)
	S120= FU.Bub_ID=>CU_ID.Bub                                  Premise(F117)
	S121= FU.InID2_RReg=5'b00000                                Premise(F118)
	S122= CtrlASIDIn=0                                          Premise(F119)
	S123= CtrlCP0=0                                             Premise(F120)
	S124= CP0[ASID]=pid                                         CP0-Hold(S38,S123)
	S125= CtrlEPCIn=0                                           Premise(F121)
	S126= CtrlExCodeIn=0                                        Premise(F122)
	S127= CtrlIMMU=0                                            Premise(F123)
	S128= CtrlPC=0                                              Premise(F124)
	S129= CtrlPCInc=0                                           Premise(F125)
	S130= PC[CIA]=addr                                          PC-Hold(S45,S129)
	S131= PC[Out]=addr+4                                        PC-Hold(S44,S128,S129)
	S132= CtrlIAddrReg=0                                        Premise(F126)
	S133= CtrlICache=0                                          Premise(F127)
	S134= ICache[addr]={37,rS,rT,offset}                        ICache-Hold(S48,S133)
	S135= CtrlICacheReg=0                                       Premise(F128)
	S136= CtrlIR_IMMU=0                                         Premise(F129)
	S137= CtrlIR_ID=0                                           Premise(F130)
	S138= [IR_ID]={37,rS,rT,offset}                             IR_ID-Hold(S52,S137)
	S139= CtrlIMem=0                                            Premise(F131)
	S140= IMem[{pid,addr}]={37,rS,rT,offset}                    IMem-Hold(S54,S139)
	S141= CtrlIRMux=0                                           Premise(F132)
	S142= CtrlGPR=0                                             Premise(F133)
	S143= GPR[rS]=base                                          GPR-Hold(S84,S142)
	S144= CtrlA_EX=1                                            Premise(F134)
	S145= [A_EX]=FU(base)                                       A_EX-Write(S114,S144)
	S146= CtrlB_EX=1                                            Premise(F135)
	S147= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S116,S146)
	S148= CtrlIR_EX=1                                           Premise(F136)
	S149= [IR_EX]={37,rS,rT,offset}                             IR_EX-Write(S118,S148)
	S150= CtrlALUOut_MEM=0                                      Premise(F137)
	S151= CtrlIR_MEM=0                                          Premise(F138)
	S152= CtrlDMMU=0                                            Premise(F139)
	S153= CtrlDAddrReg_DMMU1=0                                  Premise(F140)
	S154= CtrlDCache=0                                          Premise(F141)
	S155= CtrlDR_DMMU1=0                                        Premise(F142)
	S156= CtrlDCacheReg=0                                       Premise(F143)
	S157= CtrlIR_DMMU1=0                                        Premise(F144)
	S158= CtrlIR_WB=0                                           Premise(F145)
	S159= CtrlA_MEM=0                                           Premise(F146)
	S160= CtrlA_WB=0                                            Premise(F147)
	S161= CtrlB_MEM=0                                           Premise(F148)
	S162= CtrlB_WB=0                                            Premise(F149)
	S163= CtrlALUOut_DMMU1=0                                    Premise(F150)
	S164= CtrlALUOut_WB=0                                       Premise(F151)
	S165= CtrlDR_WB=0                                           Premise(F152)
	S166= CtrlDAddrReg_MEM=0                                    Premise(F153)
	S167= CtrlDAddrReg_WB=0                                     Premise(F154)
	S168= CtrlDR_DMMU2=0                                        Premise(F155)
	S169= CtrlDMem=0                                            Premise(F156)
	S170= CtrlDMem8Word=0                                       Premise(F157)
	S171= CtrlIR_DMMU2=0                                        Premise(F158)
	S172= CtrlALUOut_DMMU2=0                                    Premise(F159)
	S173= CtrlDAddrReg_DMMU2=0                                  Premise(F160)

EX	S174= CP0.ASID=pid                                          CP0-Read-ASID(S124)
	S175= PC.CIA=addr                                           PC-Out(S130)
	S176= PC.CIA31_28=addr[31:28]                               PC-Out(S130)
	S177= PC.Out=addr+4                                         PC-Out(S131)
	S178= IR_ID.Out={37,rS,rT,offset}                           IR-Out(S138)
	S179= IR_ID.Out31_26=37                                     IR-Out(S138)
	S180= IR_ID.Out25_21=rS                                     IR-Out(S138)
	S181= IR_ID.Out20_16=rT                                     IR-Out(S138)
	S182= IR_ID.Out15_0=offset                                  IR-Out(S138)
	S183= A_EX.Out=FU(base)                                     A_EX-Out(S145)
	S184= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S145)
	S185= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S145)
	S186= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S147)
	S187= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S147)
	S188= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S147)
	S189= IR_EX.Out={37,rS,rT,offset}                           IR_EX-Out(S149)
	S190= IR_EX.Out31_26=37                                     IR_EX-Out(S149)
	S191= IR_EX.Out25_21=rS                                     IR_EX-Out(S149)
	S192= IR_EX.Out20_16=rT                                     IR_EX-Out(S149)
	S193= IR_EX.Out15_0=offset                                  IR_EX-Out(S149)
	S194= IR_EX.Out=>FU.IR_EX                                   Premise(F161)
	S195= FU.IR_EX={37,rS,rT,offset}                            Path(S189,S194)
	S196= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F162)
	S197= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F163)
	S198= IR_EX.Out31_26=>CU_EX.Op                              Premise(F164)
	S199= CU_EX.Op=37                                           Path(S190,S198)
	S200= CU_EX.Func=alu_add                                    CU_EX(S199)
	S201= CU_EX.MemDataSelFunc=mds_stw                          CU_EX(S199)
	S202= A_EX.Out=>ALU.A                                       Premise(F165)
	S203= ALU.A=FU(base)                                        Path(S183,S202)
	S204= B_EX.Out=>ALU.B                                       Premise(F166)
	S205= ALU.B={16{offset[15]},offset}                         Path(S186,S204)
	S206= ALU.Func=6'b010010                                    Premise(F167)
	S207= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S203,S205)
	S208= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S203,S205)
	S209= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S203,S205)
	S210= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S203,S205)
	S211= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S203,S205)
	S212= ALU.Out=>ALUOut_MEM.In                                Premise(F168)
	S213= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S207,S212)
	S214= IR_EX.Out=>IR_MEM.In                                  Premise(F169)
	S215= IR_MEM.In={37,rS,rT,offset}                           Path(S189,S214)
	S216= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F170)
	S217= FU.InEX_WReg=rT                                       Path(S192,S216)
	S218= CtrlASIDIn=0                                          Premise(F171)
	S219= CtrlCP0=0                                             Premise(F172)
	S220= CP0[ASID]=pid                                         CP0-Hold(S124,S219)
	S221= CtrlEPCIn=0                                           Premise(F173)
	S222= CtrlExCodeIn=0                                        Premise(F174)
	S223= CtrlIMMU=0                                            Premise(F175)
	S224= CtrlPC=0                                              Premise(F176)
	S225= CtrlPCInc=0                                           Premise(F177)
	S226= PC[CIA]=addr                                          PC-Hold(S130,S225)
	S227= PC[Out]=addr+4                                        PC-Hold(S131,S224,S225)
	S228= CtrlIAddrReg=0                                        Premise(F178)
	S229= CtrlICache=0                                          Premise(F179)
	S230= ICache[addr]={37,rS,rT,offset}                        ICache-Hold(S134,S229)
	S231= CtrlICacheReg=0                                       Premise(F180)
	S232= CtrlIR_IMMU=0                                         Premise(F181)
	S233= CtrlIR_ID=0                                           Premise(F182)
	S234= [IR_ID]={37,rS,rT,offset}                             IR_ID-Hold(S138,S233)
	S235= CtrlIMem=0                                            Premise(F183)
	S236= IMem[{pid,addr}]={37,rS,rT,offset}                    IMem-Hold(S140,S235)
	S237= CtrlIRMux=0                                           Premise(F184)
	S238= CtrlGPR=0                                             Premise(F185)
	S239= GPR[rS]=base                                          GPR-Hold(S143,S238)
	S240= CtrlA_EX=0                                            Premise(F186)
	S241= [A_EX]=FU(base)                                       A_EX-Hold(S145,S240)
	S242= CtrlB_EX=0                                            Premise(F187)
	S243= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S147,S242)
	S244= CtrlIR_EX=0                                           Premise(F188)
	S245= [IR_EX]={37,rS,rT,offset}                             IR_EX-Hold(S149,S244)
	S246= CtrlALUOut_MEM=1                                      Premise(F189)
	S247= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S213,S246)
	S248= CtrlIR_MEM=1                                          Premise(F190)
	S249= [IR_MEM]={37,rS,rT,offset}                            IR_MEM-Write(S215,S248)
	S250= CtrlDMMU=0                                            Premise(F191)
	S251= CtrlDAddrReg_DMMU1=0                                  Premise(F192)
	S252= CtrlDCache=0                                          Premise(F193)
	S253= CtrlDR_DMMU1=0                                        Premise(F194)
	S254= CtrlDCacheReg=0                                       Premise(F195)
	S255= CtrlIR_DMMU1=0                                        Premise(F196)
	S256= CtrlIR_WB=0                                           Premise(F197)
	S257= CtrlA_MEM=0                                           Premise(F198)
	S258= CtrlA_WB=0                                            Premise(F199)
	S259= CtrlB_MEM=0                                           Premise(F200)
	S260= CtrlB_WB=0                                            Premise(F201)
	S261= CtrlALUOut_DMMU1=0                                    Premise(F202)
	S262= CtrlALUOut_WB=0                                       Premise(F203)
	S263= CtrlDR_WB=0                                           Premise(F204)
	S264= CtrlDAddrReg_MEM=0                                    Premise(F205)
	S265= CtrlDAddrReg_WB=0                                     Premise(F206)
	S266= CtrlDR_DMMU2=0                                        Premise(F207)
	S267= CtrlDMem=0                                            Premise(F208)
	S268= CtrlDMem8Word=0                                       Premise(F209)
	S269= CtrlIR_DMMU2=0                                        Premise(F210)
	S270= CtrlALUOut_DMMU2=0                                    Premise(F211)
	S271= CtrlDAddrReg_DMMU2=0                                  Premise(F212)
	S272= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        Premise(F213)
	S273= DCache[FU(base)+{16{offset[15]},offset}]=a            Premise(F214)
	S274= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F215)

MEM	S275= CP0.ASID=pid                                          CP0-Read-ASID(S220)
	S276= PC.CIA=addr                                           PC-Out(S226)
	S277= PC.CIA31_28=addr[31:28]                               PC-Out(S226)
	S278= PC.Out=addr+4                                         PC-Out(S227)
	S279= IR_ID.Out={37,rS,rT,offset}                           IR-Out(S234)
	S280= IR_ID.Out31_26=37                                     IR-Out(S234)
	S281= IR_ID.Out25_21=rS                                     IR-Out(S234)
	S282= IR_ID.Out20_16=rT                                     IR-Out(S234)
	S283= IR_ID.Out15_0=offset                                  IR-Out(S234)
	S284= A_EX.Out=FU(base)                                     A_EX-Out(S241)
	S285= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S241)
	S286= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S241)
	S287= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S243)
	S288= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S243)
	S289= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S243)
	S290= IR_EX.Out={37,rS,rT,offset}                           IR_EX-Out(S245)
	S291= IR_EX.Out31_26=37                                     IR_EX-Out(S245)
	S292= IR_EX.Out25_21=rS                                     IR_EX-Out(S245)
	S293= IR_EX.Out20_16=rT                                     IR_EX-Out(S245)
	S294= IR_EX.Out15_0=offset                                  IR_EX-Out(S245)
	S295= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S247)
	S296= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S247)
	S297= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S247)
	S298= IR_MEM.Out={37,rS,rT,offset}                          IR_MEM-Out(S249)
	S299= IR_MEM.Out31_26=37                                    IR_MEM-Out(S249)
	S300= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S249)
	S301= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S249)
	S302= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S249)
	S303= IR_MEM.Out=>FU.IR_MEM                                 Premise(F216)
	S304= FU.IR_MEM={37,rS,rT,offset}                           Path(S298,S303)
	S305= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F217)
	S306= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F218)
	S307= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F219)
	S308= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F220)
	S309= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F221)
	S310= CU_MEM.Op=37                                          Path(S299,S309)
	S311= CU_MEM.Func=alu_add                                   CU_MEM(S310)
	S312= CU_MEM.MemDataSelFunc=mds_stw                         CU_MEM(S310)
	S313= CP0.ASID=>DMMU.PID                                    Premise(F222)
	S314= DMMU.PID=pid                                          Path(S275,S313)
	S315= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F223)
	S316= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S295,S315)
	S317= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S314,S316)
	S318= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S314,S316)
	S319= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F224)
	S320= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S317,S319)
	S321= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F225)
	S322= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S318,S321)
	S323= ALUOut_MEM.Out=>DCache.IEA                            Premise(F226)
	S324= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S295,S323)
	S325= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S324)
	S326= DCache.Out=a                                          DCache-Search(S324,S273)
	S327= DCache.Out=>DR_DMMU1.In                               Premise(F227)
	S328= DR_DMMU1.In=a                                         Path(S326,S327)
	S329= DCache.Out=>DCacheReg.In                              Premise(F228)
	S330= DCacheReg.In=a                                        Path(S326,S329)
	S331= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F229)
	S332= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S325,S331)
	S333= IR_MEM.Out=>IR_DMMU1.In                               Premise(F230)
	S334= IR_DMMU1.In={37,rS,rT,offset}                         Path(S298,S333)
	S335= IR_MEM.Out=>IR_WB.In                                  Premise(F231)
	S336= IR_WB.In={37,rS,rT,offset}                            Path(S298,S335)
	S337= A_MEM.Out=>A_WB.In                                    Premise(F232)
	S338= B_MEM.Out=>B_WB.In                                    Premise(F233)
	S339= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F234)
	S340= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S295,S339)
	S341= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F235)
	S342= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S295,S341)
	S343= DCache.Out=>DR_WB.In                                  Premise(F236)
	S344= DR_WB.In=a                                            Path(S326,S343)
	S345= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F237)
	S346= DCache.Out=>DR_DMMU1.In                               Premise(F238)
	S347= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F239)
	S348= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F240)
	S349= DCache.Hit=>FU.DCacheHit                              Premise(F241)
	S350= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S325,S349)
	S351= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F242)
	S352= FU.InMEM_WReg=rT                                      Path(S301,S351)
	S353= CtrlASIDIn=0                                          Premise(F243)
	S354= CtrlCP0=0                                             Premise(F244)
	S355= CP0[ASID]=pid                                         CP0-Hold(S220,S354)
	S356= CtrlEPCIn=0                                           Premise(F245)
	S357= CtrlExCodeIn=0                                        Premise(F246)
	S358= CtrlIMMU=0                                            Premise(F247)
	S359= CtrlPC=0                                              Premise(F248)
	S360= CtrlPCInc=0                                           Premise(F249)
	S361= PC[CIA]=addr                                          PC-Hold(S226,S360)
	S362= PC[Out]=addr+4                                        PC-Hold(S227,S359,S360)
	S363= CtrlIAddrReg=0                                        Premise(F250)
	S364= CtrlICache=0                                          Premise(F251)
	S365= ICache[addr]={37,rS,rT,offset}                        ICache-Hold(S230,S364)
	S366= CtrlICacheReg=0                                       Premise(F252)
	S367= CtrlIR_IMMU=0                                         Premise(F253)
	S368= CtrlIR_ID=0                                           Premise(F254)
	S369= [IR_ID]={37,rS,rT,offset}                             IR_ID-Hold(S234,S368)
	S370= CtrlIMem=0                                            Premise(F255)
	S371= IMem[{pid,addr}]={37,rS,rT,offset}                    IMem-Hold(S236,S370)
	S372= CtrlIRMux=0                                           Premise(F256)
	S373= CtrlGPR=0                                             Premise(F257)
	S374= GPR[rS]=base                                          GPR-Hold(S239,S373)
	S375= CtrlA_EX=0                                            Premise(F258)
	S376= [A_EX]=FU(base)                                       A_EX-Hold(S241,S375)
	S377= CtrlB_EX=0                                            Premise(F259)
	S378= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S243,S377)
	S379= CtrlIR_EX=0                                           Premise(F260)
	S380= [IR_EX]={37,rS,rT,offset}                             IR_EX-Hold(S245,S379)
	S381= CtrlALUOut_MEM=0                                      Premise(F261)
	S382= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S247,S381)
	S383= CtrlIR_MEM=0                                          Premise(F262)
	S384= [IR_MEM]={37,rS,rT,offset}                            IR_MEM-Hold(S249,S383)
	S385= CtrlDMMU=0                                            Premise(F263)
	S386= CtrlDAddrReg_DMMU1=0                                  Premise(F264)
	S387= CtrlDCache=0                                          Premise(F265)
	S388= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S273,S387)
	S389= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S274,S387)
	S390= CtrlDR_DMMU1=0                                        Premise(F266)
	S391= CtrlDCacheReg=0                                       Premise(F267)
	S392= CtrlIR_DMMU1=1                                        Premise(F268)
	S393= [IR_DMMU1]={37,rS,rT,offset}                          IR_DMMU1-Write(S334,S392)
	S394= CtrlIR_WB=1                                           Premise(F269)
	S395= [IR_WB]={37,rS,rT,offset}                             IR_WB-Write(S336,S394)
	S396= CtrlA_MEM=0                                           Premise(F270)
	S397= CtrlA_WB=1                                            Premise(F271)
	S398= CtrlB_MEM=0                                           Premise(F272)
	S399= CtrlB_WB=1                                            Premise(F273)
	S400= CtrlALUOut_DMMU1=1                                    Premise(F274)
	S401= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S340,S400)
	S402= CtrlALUOut_WB=1                                       Premise(F275)
	S403= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S342,S402)
	S404= CtrlDR_WB=1                                           Premise(F276)
	S405= [DR_WB]=a                                             DR_WB-Write(S344,S404)
	S406= CtrlDAddrReg_MEM=0                                    Premise(F277)
	S407= CtrlDAddrReg_WB=1                                     Premise(F278)
	S408= CtrlDR_DMMU2=0                                        Premise(F279)
	S409= CtrlDMem=0                                            Premise(F280)
	S410= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S272,S409)
	S411= CtrlDMem8Word=0                                       Premise(F281)
	S412= CtrlIR_DMMU2=0                                        Premise(F282)
	S413= CtrlALUOut_DMMU2=0                                    Premise(F283)
	S414= CtrlDAddrReg_DMMU2=0                                  Premise(F284)

WB	S415= CP0.ASID=pid                                          CP0-Read-ASID(S355)
	S416= PC.CIA=addr                                           PC-Out(S361)
	S417= PC.CIA31_28=addr[31:28]                               PC-Out(S361)
	S418= PC.Out=addr+4                                         PC-Out(S362)
	S419= IR_ID.Out={37,rS,rT,offset}                           IR-Out(S369)
	S420= IR_ID.Out31_26=37                                     IR-Out(S369)
	S421= IR_ID.Out25_21=rS                                     IR-Out(S369)
	S422= IR_ID.Out20_16=rT                                     IR-Out(S369)
	S423= IR_ID.Out15_0=offset                                  IR-Out(S369)
	S424= A_EX.Out=FU(base)                                     A_EX-Out(S376)
	S425= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S376)
	S426= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S376)
	S427= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S378)
	S428= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S378)
	S429= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S378)
	S430= IR_EX.Out={37,rS,rT,offset}                           IR_EX-Out(S380)
	S431= IR_EX.Out31_26=37                                     IR_EX-Out(S380)
	S432= IR_EX.Out25_21=rS                                     IR_EX-Out(S380)
	S433= IR_EX.Out20_16=rT                                     IR_EX-Out(S380)
	S434= IR_EX.Out15_0=offset                                  IR_EX-Out(S380)
	S435= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S382)
	S436= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S382)
	S437= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S382)
	S438= IR_MEM.Out={37,rS,rT,offset}                          IR_MEM-Out(S384)
	S439= IR_MEM.Out31_26=37                                    IR_MEM-Out(S384)
	S440= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S384)
	S441= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S384)
	S442= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S384)
	S443= IR_DMMU1.Out={37,rS,rT,offset}                        IR_DMMU1-Out(S393)
	S444= IR_DMMU1.Out31_26=37                                  IR_DMMU1-Out(S393)
	S445= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S393)
	S446= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S393)
	S447= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S393)
	S448= IR_WB.Out={37,rS,rT,offset}                           IR-Out(S395)
	S449= IR_WB.Out31_26=37                                     IR-Out(S395)
	S450= IR_WB.Out25_21=rS                                     IR-Out(S395)
	S451= IR_WB.Out20_16=rT                                     IR-Out(S395)
	S452= IR_WB.Out15_0=offset                                  IR-Out(S395)
	S453= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S401)
	S454= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S401)
	S455= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S401)
	S456= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S403)
	S457= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S403)
	S458= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S403)
	S459= DR_WB.Out=a                                           DR_WB-Out(S405)
	S460= DR_WB.Out1_0={a}[1:0]                                 DR_WB-Out(S405)
	S461= DR_WB.Out4_0={a}[4:0]                                 DR_WB-Out(S405)
	S462= IR_WB.Out=>FU.IR_WB                                   Premise(F369)
	S463= FU.IR_WB={37,rS,rT,offset}                            Path(S448,S462)
	S464= IR_WB.Out31_26=>CU_WB.Op                              Premise(F370)
	S465= CU_WB.Op=37                                           Path(S449,S464)
	S466= CU_WB.Func=alu_add                                    CU_WB(S465)
	S467= CU_WB.MemDataSelFunc=mds_stw                          CU_WB(S465)
	S468= IR_WB.Out20_16=>GPR.WReg                              Premise(F371)
	S469= GPR.WReg=rT                                           Path(S451,S468)
	S470= DR_WB.Out=>MemDataSelL.In                             Premise(F372)
	S471= MemDataSelL.In=a                                      Path(S459,S470)
	S472= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F373)
	S473= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S457,S472)
	S474= MemDataSelL.Func=6'b000010                            Premise(F374)
	S475= MemDataSelL.Out={16{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}MemDataSelL(S471,S473)
	S476= MemDataSelL.Out=>GPR.WData                            Premise(F375)
	S477= GPR.WData={16{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S475,S476)
	S478= MemDataSelL.Out=>FU.InWB                              Premise(F376)
	S479= FU.InWB={16{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S475,S478)
	S480= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F377)
	S481= FU.InWB_WReg=rT                                       Path(S451,S480)
	S482= CtrlASIDIn=0                                          Premise(F378)
	S483= CtrlCP0=0                                             Premise(F379)
	S484= CP0[ASID]=pid                                         CP0-Hold(S355,S483)
	S485= CtrlEPCIn=0                                           Premise(F380)
	S486= CtrlExCodeIn=0                                        Premise(F381)
	S487= CtrlIMMU=0                                            Premise(F382)
	S488= CtrlPC=0                                              Premise(F383)
	S489= CtrlPCInc=0                                           Premise(F384)
	S490= PC[CIA]=addr                                          PC-Hold(S361,S489)
	S491= PC[Out]=addr+4                                        PC-Hold(S362,S488,S489)
	S492= CtrlIAddrReg=0                                        Premise(F385)
	S493= CtrlICache=0                                          Premise(F386)
	S494= ICache[addr]={37,rS,rT,offset}                        ICache-Hold(S365,S493)
	S495= CtrlICacheReg=0                                       Premise(F387)
	S496= CtrlIR_IMMU=0                                         Premise(F388)
	S497= CtrlIR_ID=0                                           Premise(F389)
	S498= [IR_ID]={37,rS,rT,offset}                             IR_ID-Hold(S369,S497)
	S499= CtrlIMem=0                                            Premise(F390)
	S500= IMem[{pid,addr}]={37,rS,rT,offset}                    IMem-Hold(S371,S499)
	S501= CtrlIRMux=0                                           Premise(F391)
	S502= CtrlGPR=1                                             Premise(F392)
	S503= GPR[rT]={16{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S469,S477,S502)
	S504= CtrlA_EX=0                                            Premise(F393)
	S505= [A_EX]=FU(base)                                       A_EX-Hold(S376,S504)
	S506= CtrlB_EX=0                                            Premise(F394)
	S507= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S378,S506)
	S508= CtrlIR_EX=0                                           Premise(F395)
	S509= [IR_EX]={37,rS,rT,offset}                             IR_EX-Hold(S380,S508)
	S510= CtrlALUOut_MEM=0                                      Premise(F396)
	S511= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S382,S510)
	S512= CtrlIR_MEM=0                                          Premise(F397)
	S513= [IR_MEM]={37,rS,rT,offset}                            IR_MEM-Hold(S384,S512)
	S514= CtrlDMMU=0                                            Premise(F398)
	S515= CtrlDAddrReg_DMMU1=0                                  Premise(F399)
	S516= CtrlDCache=0                                          Premise(F400)
	S517= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S388,S516)
	S518= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S389,S516)
	S519= CtrlDR_DMMU1=0                                        Premise(F401)
	S520= CtrlDCacheReg=0                                       Premise(F402)
	S521= CtrlIR_DMMU1=0                                        Premise(F403)
	S522= [IR_DMMU1]={37,rS,rT,offset}                          IR_DMMU1-Hold(S393,S521)
	S523= CtrlIR_WB=0                                           Premise(F404)
	S524= [IR_WB]={37,rS,rT,offset}                             IR_WB-Hold(S395,S523)
	S525= CtrlA_MEM=0                                           Premise(F405)
	S526= CtrlA_WB=0                                            Premise(F406)
	S527= CtrlB_MEM=0                                           Premise(F407)
	S528= CtrlB_WB=0                                            Premise(F408)
	S529= CtrlALUOut_DMMU1=0                                    Premise(F409)
	S530= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S401,S529)
	S531= CtrlALUOut_WB=0                                       Premise(F410)
	S532= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S403,S531)
	S533= CtrlDR_WB=0                                           Premise(F411)
	S534= [DR_WB]=a                                             DR_WB-Hold(S405,S533)
	S535= CtrlDAddrReg_MEM=0                                    Premise(F412)
	S536= CtrlDAddrReg_WB=0                                     Premise(F413)
	S537= CtrlDR_DMMU2=0                                        Premise(F414)
	S538= CtrlDMem=0                                            Premise(F415)
	S539= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S410,S538)
	S540= CtrlDMem8Word=0                                       Premise(F416)
	S541= CtrlIR_DMMU2=0                                        Premise(F417)
	S542= CtrlALUOut_DMMU2=0                                    Premise(F418)
	S543= CtrlDAddrReg_DMMU2=0                                  Premise(F419)

POST	S484= CP0[ASID]=pid                                         CP0-Hold(S355,S483)
	S490= PC[CIA]=addr                                          PC-Hold(S361,S489)
	S491= PC[Out]=addr+4                                        PC-Hold(S362,S488,S489)
	S494= ICache[addr]={37,rS,rT,offset}                        ICache-Hold(S365,S493)
	S498= [IR_ID]={37,rS,rT,offset}                             IR_ID-Hold(S369,S497)
	S500= IMem[{pid,addr}]={37,rS,rT,offset}                    IMem-Hold(S371,S499)
	S503= GPR[rT]={16{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S469,S477,S502)
	S505= [A_EX]=FU(base)                                       A_EX-Hold(S376,S504)
	S507= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S378,S506)
	S509= [IR_EX]={37,rS,rT,offset}                             IR_EX-Hold(S380,S508)
	S511= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S382,S510)
	S513= [IR_MEM]={37,rS,rT,offset}                            IR_MEM-Hold(S384,S512)
	S517= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S388,S516)
	S518= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S389,S516)
	S522= [IR_DMMU1]={37,rS,rT,offset}                          IR_DMMU1-Hold(S393,S521)
	S524= [IR_WB]={37,rS,rT,offset}                             IR_WB-Hold(S395,S523)
	S530= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S401,S529)
	S532= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S403,S531)
	S534= [DR_WB]=a                                             DR_WB-Hold(S405,S533)
	S539= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S410,S538)

