
*** Running vivado
    with args -log LAB3_SYS_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LAB3_SYS_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source LAB3_SYS_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/MUX3_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/BIN_GRAY'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/MUX_INDEX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/CRYPTO'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/DIV_4_REST'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/ATAD_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top LAB3_SYS_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13640
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LAB3_SYS_wrapper' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/hdl/LAB3_SYS_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'LAB3_SYS' declared at 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/synth/LAB3_SYS.vhd:14' bound to instance 'LAB3_SYS_i' of component 'LAB3_SYS' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/hdl/LAB3_SYS_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'LAB3_SYS' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/synth/LAB3_SYS.vhd:28]
INFO: [Synth 8-3491] module 'LAB3_SYS_BIN_GRAY_0_1' declared at 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-9488-SCC5877/realtime/LAB3_SYS_BIN_GRAY_0_1_stub.vhdl:5' bound to instance 'BIN_GRAY_0' of component 'LAB3_SYS_BIN_GRAY_0_1' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/synth/LAB3_SYS.vhd:70]
INFO: [Synth 8-638] synthesizing module 'LAB3_SYS_BIN_GRAY_0_1' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-9488-SCC5877/realtime/LAB3_SYS_BIN_GRAY_0_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'LAB3_SYS_CRYPTO_0_1' declared at 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-9488-SCC5877/realtime/LAB3_SYS_CRYPTO_0_1_stub.vhdl:5' bound to instance 'CRYPTO_0' of component 'LAB3_SYS_CRYPTO_0_1' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/synth/LAB3_SYS.vhd:75]
INFO: [Synth 8-638] synthesizing module 'LAB3_SYS_CRYPTO_0_1' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-9488-SCC5877/realtime/LAB3_SYS_CRYPTO_0_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'LAB3_SYS_DIV_4_REST_0_1' declared at 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-9488-SCC5877/realtime/LAB3_SYS_DIV_4_REST_0_1_stub.vhdl:5' bound to instance 'DIV_4_REST_0' of component 'LAB3_SYS_DIV_4_REST_0_1' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/synth/LAB3_SYS.vhd:80]
INFO: [Synth 8-638] synthesizing module 'LAB3_SYS_DIV_4_REST_0_1' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-9488-SCC5877/realtime/LAB3_SYS_DIV_4_REST_0_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'LAB3_SYS_MUX3_1_0_1' declared at 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-9488-SCC5877/realtime/LAB3_SYS_MUX3_1_0_1_stub.vhdl:5' bound to instance 'MUX3_1_0' of component 'LAB3_SYS_MUX3_1_0_1' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/synth/LAB3_SYS.vhd:85]
INFO: [Synth 8-638] synthesizing module 'LAB3_SYS_MUX3_1_0_1' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.runs/synth_1/.Xil/Vivado-9488-SCC5877/realtime/LAB3_SYS_MUX3_1_0_1_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'LAB3_SYS' (1#1) [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/synth/LAB3_SYS.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'LAB3_SYS_wrapper' (2#1) [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/hdl/LAB3_SYS_wrapper.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1033.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/ip/LAB3_SYS_BIN_GRAY_0_1/LAB3_SYS_BIN_GRAY_0_1/LAB3_SYS_BIN_GRAY_0_1_in_context.xdc] for cell 'LAB3_SYS_i/BIN_GRAY_0'
Finished Parsing XDC File [c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/ip/LAB3_SYS_BIN_GRAY_0_1/LAB3_SYS_BIN_GRAY_0_1/LAB3_SYS_BIN_GRAY_0_1_in_context.xdc] for cell 'LAB3_SYS_i/BIN_GRAY_0'
Parsing XDC File [c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/ip/LAB3_SYS_DIV_4_REST_0_1/LAB3_SYS_DIV_4_REST_0_1/LAB3_SYS_DIV_4_REST_0_1_in_context.xdc] for cell 'LAB3_SYS_i/DIV_4_REST_0'
Finished Parsing XDC File [c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/ip/LAB3_SYS_DIV_4_REST_0_1/LAB3_SYS_DIV_4_REST_0_1/LAB3_SYS_DIV_4_REST_0_1_in_context.xdc] for cell 'LAB3_SYS_i/DIV_4_REST_0'
Parsing XDC File [c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/ip/LAB3_SYS_CRYPTO_0_1/LAB3_SYS_CRYPTO_0_1/LAB3_SYS_CRYPTO_0_1_in_context.xdc] for cell 'LAB3_SYS_i/CRYPTO_0'
Finished Parsing XDC File [c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/ip/LAB3_SYS_CRYPTO_0_1/LAB3_SYS_CRYPTO_0_1/LAB3_SYS_CRYPTO_0_1_in_context.xdc] for cell 'LAB3_SYS_i/CRYPTO_0'
Parsing XDC File [c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/ip/LAB3_SYS_MUX3_1_0_1/LAB3_SYS_MUX3_1_0_1/LAB3_SYS_MUX3_1_0_1_in_context.xdc] for cell 'LAB3_SYS_i/MUX3_1_0'
Finished Parsing XDC File [c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.srcs/sources_1/bd/LAB3_SYS/ip/LAB3_SYS_MUX3_1_0_1/LAB3_SYS_MUX3_1_0_1/LAB3_SYS_MUX3_1_0_1_in_context.xdc] for cell 'LAB3_SYS_i/MUX3_1_0'
Parsing XDC File [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/labo3.xdc]
Finished Parsing XDC File [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/labo3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/labo3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LAB3_SYS_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LAB3_SYS_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1033.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for LAB3_SYS_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for LAB3_SYS_i/BIN_GRAY_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for LAB3_SYS_i/DIV_4_REST_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for LAB3_SYS_i/CRYPTO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for LAB3_SYS_i/MUX3_1_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |LAB3_SYS_BIN_GRAY_0_1   |         1|
|2     |LAB3_SYS_CRYPTO_0_1     |         1|
|3     |LAB3_SYS_DIV_4_REST_0_1 |         1|
|4     |LAB3_SYS_MUX3_1_0_1     |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |LAB3_SYS_BIN_GRAY_0_1_bbox   |     1|
|2     |LAB3_SYS_CRYPTO_0_1_bbox     |     1|
|3     |LAB3_SYS_DIV_4_REST_0_1_bbox |     1|
|4     |LAB3_SYS_MUX3_1_0_1_bbox     |     1|
|5     |IBUF                         |    14|
|6     |OBUF                         |     4|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1033.113 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1033.113 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1033.113 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1033.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1033.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1033.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab3/lab3/lab3.runs/synth_1/LAB3_SYS_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LAB3_SYS_wrapper_utilization_synth.rpt -pb LAB3_SYS_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  4 18:47:13 2020...
