/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2022 Samsung Electronics Co., Ltd.
 */

#ifndef __CMUCAL_VCLK_H__
#define __CMUCAL_VCLK_H__

#include "../cmucal.h"

enum vclk_id {

/* DVFS VCLK*/
	VCLK_VDD_INT = DFS_VCLK_TYPE,
	VCLK_VDD_MIF,
	VCLK_VDD_G3D,
	VCLK_VDD_CAM,
	VCLK_VDD_CPUCL0,
	VCLK_VDD_CPUCL1,
	VCLK_VDD_TPU,
	VCLK_VDD_CPUCL2,
	end_of_dfs_vclk,
	num_of_dfs_vclk = end_of_dfs_vclk - DFS_VCLK_TYPE,


/* SPECIAL VCLK*/
	VCLK_MUX_CMU_CMUREF = (MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE,
	VCLK_MUX_CPUCL0_CMUREF,
	VCLK_MUX_CPUCL1_CMUREF,
	VCLK_MUX_CPUCL2_CMUREF,
	VCLK_MUX_CLK_HSI0_USB20_REF,
	VCLK_CLKCMU_HSI0_USB32DRD,
	VCLK_MUX_MIF_CMUREF,
	VCLK_MUX_NOCL0_CMUREF,
	VCLK_MUX_NOCL1B_CMUREF,
	VCLK_MUX_NOCL2AA_CMUREF,
	VCLK_MUX_NOCL2AB_CMUREF,
	VCLK_CLKCMU_DPUB_DSIM,
	VCLK_CLKCMU_HSI0_DPGTC,
	VCLK_DIV_CLK_APM_USI0_USI,
	VCLK_DIV_CLK_APM_USI0_UART,
	VCLK_DIV_CLK_APM_USI1_UART,
	VCLK_DIV_CLK_APM_I3C_PMIC,
	VCLK_CLK_AUR_ADD_CH_CLK,
	VCLK_MUX_CLKCMU_CIS_CLK0,
	VCLK_MUX_CLKCMU_CIS_CLK1,
	VCLK_MUX_CLKCMU_CIS_CLK2,
	VCLK_MUX_CLKCMU_CIS_CLK3,
	VCLK_MUX_CLKCMU_CIS_CLK4,
	VCLK_MUX_CLKCMU_CIS_CLK5,
	VCLK_MUX_CLKCMU_CIS_CLK6,
	VCLK_MUX_CLKCMU_CIS_CLK7,
	VCLK_DIV_CLK_CPUCL0_CMUREF,
	VCLK_DIV_CLK_CPUCL0_ADD_CH_CLK,
	VCLK_DIV_CLK_CPUCL1_CMUREF,
	VCLK_DIV_CLK_CPUCL2_CMUREF,
	VCLK_CLK_G3D_ADD_CH_CLK,
	VCLK_DIV_CLK_GSACORE_SPI_FPS,
	VCLK_DIV_CLK_GSACORE_SPI_GSC,
	VCLK_DIV_CLK_GSACORE_UART,
	VCLK_DIV_CLK_HSI0_USI2,
	VCLK_CLKCMU_HSI0_PERI,
	VCLK_DIV_CLK_HSI0_USI0,
	VCLK_DIV_CLK_HSI0_USI1,
	VCLK_DIV_CLK_HSI0_USI3,
	VCLK_DIV_CLK_HSI0_USI4,
	VCLK_DIV_CLK_SLC_DCLK,
	VCLK_DIV_CLK_SLC1_DCLK,
	VCLK_DIV_CLK_SLC2_DCLK,
	VCLK_DIV_CLK_SLC3_DCLK,
	VCLK_DIV_CLK_PERIC0_USI6_USI,
	VCLK_MUX_CLKCMU_PERIC0_IP,
	VCLK_DIV_CLK_PERIC0_USI3_USI,
	VCLK_DIV_CLK_PERIC0_USI4_USI,
	VCLK_DIV_CLK_PERIC0_USI5_USI,
	VCLK_DIV_CLK_PERIC0_USI14_USI,
	VCLK_DIV_CLK_PERIC0_USI1_USI,
	VCLK_DIV_CLK_PERIC0_USI0_UART,
	VCLK_DIV_CLK_PERIC0_USI2_USI,
	VCLK_DIV_CLK_PERIC1_USI11_USI,
	VCLK_MUX_CLKCMU_PERIC1_IP,
	VCLK_DIV_CLK_PERIC1_I3C,
	VCLK_DIV_CLK_PERIC1_USI12_USI,
	VCLK_DIV_CLK_PERIC1_USI0_USI,
	VCLK_DIV_CLK_PERIC1_USI9_USI,
	VCLK_DIV_CLK_PERIC1_USI10_USI,
	VCLK_DIV_CLK_PERIC1_USI13_USI,
	VCLK_DIV_CLK_PERIC1_USI15_USI,
	VCLK_CLK_TPU_ADD_CH_CLK,
	end_of_vclk,
	num_of_vclk = end_of_vclk - ((MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE),


/* COMMON VCLK*/
	VCLK_BLK_CMU = (MASK_OF_ID & end_of_vclk) | COMMON_VCLK_TYPE,
	VCLK_BLK_GSACTRL,
	VCLK_BLK_S2D,
	VCLK_BLK_APM,
	VCLK_BLK_CPUCL0,
	VCLK_BLK_CPUCL1,
	VCLK_BLK_CPUCL2,
	VCLK_BLK_GSACORE,
	VCLK_BLK_HSI0,
	VCLK_BLK_HSI1,
	VCLK_BLK_NOCL0,
	VCLK_BLK_NOCL1B,
	VCLK_BLK_AOC,
	VCLK_BLK_AUR,
	VCLK_BLK_BW,
	VCLK_BLK_DPUB,
	VCLK_BLK_DPUF0,
	VCLK_BLK_DPUF1,
	VCLK_BLK_EH,
	VCLK_BLK_G2D,
	VCLK_BLK_G3D,
	VCLK_BLK_GDC,
	VCLK_BLK_GSE,
	VCLK_BLK_HSI2,
	VCLK_BLK_ISPFE,
	VCLK_BLK_MCSC,
	VCLK_BLK_MIF,
	VCLK_BLK_MISC,
	VCLK_BLK_NOCL1A,
	VCLK_BLK_NOCL2AA,
	VCLK_BLK_NOCL2AB,
	VCLK_BLK_PERIC0,
	VCLK_BLK_PERIC1,
	VCLK_BLK_RGBP,
	VCLK_BLK_TNR,
	VCLK_BLK_TPU,
	VCLK_BLK_YUVP,
	end_of_common_vclk,
	num_of_common_vclk = end_of_common_vclk - ((MASK_OF_ID & end_of_vclk) | COMMON_VCLK_TYPE),


/* GATE VCLK*/
	VCLK_IP_AOC_CMU_AOC = (MASK_OF_ID & end_of_common_vclk) | GATE_VCLK_TYPE,
	VCLK_IP_BAAW_AOC,
	VCLK_IP_D_TZPC_AOC,
	VCLK_IP_GPC_AOC,
	VCLK_IP_LH_AXI_MI_LD_HSI0_AOC,
	VCLK_IP_LH_AXI_SI_D_AOC,
	VCLK_IP_PPMU_AOC,
	VCLK_IP_PPMU_USB,
	VCLK_IP_SSMT_AOC,
	VCLK_IP_SYSMMU_S0_PMMU_AOC,
	VCLK_IP_SYSREG_AOC,
	VCLK_IP_UASC_AOC,
	VCLK_IP_XIU_DP_AOC,
	VCLK_IP_XIU_P_AOC,
	VCLK_IP_AOC_SYSCTRL_APB,
	VCLK_IP_LH_AXI_SI_LP_AOC_ALIVE_CD,
	VCLK_IP_LH_AXI_MI_LP_AOC_ALIVE_CD,
	VCLK_IP_LH_AXI_SI_LP_AOC_HSI0_CD,
	VCLK_IP_LH_AXI_MI_LP_AOC_HSI0_CD,
	VCLK_IP_SLH_AXI_SI_LP_AOC_ALIVE,
	VCLK_IP_SLH_AXI_SI_LP_AOC_HSI0,
	VCLK_IP_LH_ATB_SI_LT_AOC,
	VCLK_IP_LH_ATB_MI_LT_AOC_CD,
	VCLK_IP_SLH_AXI_MI_P_AOC,
	VCLK_IP_LH_AXI_SI_P_AOC_CU,
	VCLK_IP_LH_AXI_MI_P_AOC_CU,
	VCLK_IP_SLH_AXI_MI_LG_ALIVE_AOC,
	VCLK_IP_LH_ATB_SI_LT_AOC_CD,
	VCLK_IP_LH_AXI_MI_LD_HSI1_AOC,
	VCLK_IP_PPMU_PCIE,
	VCLK_IP_SYSMMU_S0_AOC,
	VCLK_IP_LH_AXI_SI_LP_AOC_HSI1_CD,
	VCLK_IP_LH_AXI_MI_LP_AOC_HSI1_CD,
	VCLK_IP_SLH_AXI_SI_LP_AOC_HSI1,
	VCLK_IP_LH_AXI_SI_D_ALIVE,
	VCLK_IP_WDT_APM,
	VCLK_IP_SYSREG_APM,
	VCLK_IP_MAILBOX_APM_AP,
	VCLK_IP_APBIF_PMU_ALIVE,
	VCLK_IP_INTMEM,
	VCLK_IP_PMU_INTR_GEN,
	VCLK_IP_XIU_DP_ALIVE,
	VCLK_IP_APM_CMU_APM,
	VCLK_IP_GREBEINTEGRATION,
	VCLK_IP_APBIF_GPIO_ALIVE,
	VCLK_IP_TRTC,
	VCLK_IP_D_TZPC_APM,
	VCLK_IP_MAILBOX_APM_AOC,
	VCLK_IP_MAILBOX_AP_DBGCORE,
	VCLK_IP_RTC,
	VCLK_IP_MAILBOX_APM_GSA,
	VCLK_IP_SSMT_D_ALIVE,
	VCLK_IP_SSMT_LP_ALIVE_CPUCL0,
	VCLK_IP_SYSMMU_S0_PMMU0_ALIVE,
	VCLK_IP_GPC_APM,
	VCLK_IP_APBIF_GPIO_FAR_ALIVE,
	VCLK_IP_ROM_CRC32_HOST,
	VCLK_IP_SS_DBGCORE,
	VCLK_IP_MAILBOX_APM_SWD,
	VCLK_IP_MAILBOX_APM_TPU,
	VCLK_IP_LH_AXI_MI_IG_SWD,
	VCLK_IP_APM_USI0_UART,
	VCLK_IP_APM_USI1_UART_INT,
	VCLK_IP_APM_USI0_USI,
	VCLK_IP_MAILBOX_AP_AOCA32,
	VCLK_IP_MAILBOX_AP_AOCF1,
	VCLK_IP_MAILBOX_AP_AOCP6,
	VCLK_IP_MAILBOX_AP_AURMCUTZ,
	VCLK_IP_MAILBOX_AP_AURCORE0,
	VCLK_IP_MAILBOX_AP_AURCORE1,
	VCLK_IP_MAILBOX_AP_AURCORE2,
	VCLK_IP_APM_I3C_PMIC,
	VCLK_IP_APBIF_INTCOMB_VGPIO2PMU,
	VCLK_IP_APBIF_INTCOMB_VGPIO2AP,
	VCLK_IP_APBIF_INTCOMB_VGPIO2APM,
	VCLK_IP_MAILBOX_APM_AUR,
	VCLK_IP_SLH_AXI_SI_LP_ALIVE_CPUCL0,
	VCLK_IP_SLH_AXI_SI_LG_SCAN2DRAM,
	VCLK_IP_SLH_AXI_MI_P_ALIVE,
	VCLK_IP_SLH_AXI_MI_LP_AOC_ALIVE,
	VCLK_IP_LH_AXI_SI_LP_ALIVE_CPUCL0_CD,
	VCLK_IP_LH_AXI_MI_LP_ALIVE_CPUCL0_CD,
	VCLK_IP_LH_AXI_SI_LG_SCAN2DRAM_CD,
	VCLK_IP_LH_AXI_MI_LG_SCAN2DRAM_CD,
	VCLK_IP_LH_AXI_SI_LP_AOC_ALIVE_CU,
	VCLK_IP_LH_AXI_MI_LP_AOC_ALIVE_CU,
	VCLK_IP_LH_AXI_SI_P_ALIVE_CU,
	VCLK_IP_LH_AXI_MI_P_ALIVE_CU,
	VCLK_IP_D_TZPC_APM_CUSTOM,
	VCLK_IP_GPC_APM_CUSTOM,
	VCLK_IP_APM_DMA,
	VCLK_IP_MAILBOX_AP_AURMCUNS0,
	VCLK_IP_MAILBOX_AOC_AURCORE0,
	VCLK_IP_MAILBOX_AOC_AURCORE1,
	VCLK_IP_MAILBOX_AOC_AURCORE2,
	VCLK_IP_SYSMMU_S0_ALIVE,
	VCLK_IP_SYSREG_APM_CUSTOM,
	VCLK_IP_XIU_D_ALIVE,
	VCLK_IP_PMU,
	VCLK_IP_APBIF_GPIO_CUSTOM_ALIVE,
	VCLK_IP_MAILBOX_AP_AURMCUNS1,
	VCLK_IP_MAILBOX_AP_AURMCUNS2,
	VCLK_IP_MAILBOX_AP_AURMCUNS3,
	VCLK_IP_MAILBOX_AP_AURMCUNS4,
	VCLK_IP_MAILBOX_AOC_AURMCU,
	VCLK_IP_MAILBOX_APM_AURMCU,
	VCLK_IP_MAILBOX_TPU_AURMCU,
	VCLK_IP_AUR_CMU_AUR,
	VCLK_IP_AUR,
	VCLK_IP_AS_APB_SYSMMU_S1_NS_AUR,
	VCLK_IP_D_TZPC_AUR,
	VCLK_IP_GPC_AUR,
	VCLK_IP_LH_ACEL_SI_D0_AUR,
	VCLK_IP_SSMT_D0_AUR,
	VCLK_IP_SSMT_D1_AUR,
	VCLK_IP_PPMU_D0_AUR,
	VCLK_IP_PPMU_D1_AUR,
	VCLK_IP_SYSMMU_S0_PMMU0_AUR,
	VCLK_IP_SYSMMU_S0_PMMU1_AUR,
	VCLK_IP_SYSREG_AUR,
	VCLK_IP_UASC_P0_AUR,
	VCLK_IP_LH_ACEL_SI_D1_AUR,
	VCLK_IP_ADM_DAP_G_AUR,
	VCLK_IP_ADD_APBIF_AUR,
	VCLK_IP_BAAW_AUR,
	VCLK_IP_LH_ATB_SI_LT_AUR_CPUCL0,
	VCLK_IP_LH_ATB_SI_LT_AUR_CPUCL0_CD,
	VCLK_IP_LH_ATB_MI_LT_AUR_CPUCL0_CD,
	VCLK_IP_LH_AXI_SI_P_AUR_CU,
	VCLK_IP_SLH_AXI_MI_P_AUR,
	VCLK_IP_LH_AXI_MI_P_AUR_CU,
	VCLK_IP_SSMT_P_AUR,
	VCLK_IP_UASC_P1_AUR,
	VCLK_IP_SYSMMU_S0_AUR,
	VCLK_IP_XIU_D_AUR,
	VCLK_IP_DAPAPBAP_AUR,
	VCLK_IP_BLK_AUR_FRC_OTP_DESERIAL,
	VCLK_IP_ADD_AUR,
	VCLK_IP_BW_CMU_BW,
	VCLK_IP_LH_AXI_SI_D_BW,
	VCLK_IP_SLH_AXI_MI_P_BW,
	VCLK_IP_PPMU_BW,
	VCLK_IP_SYSMMU_S0_PMMU0_BW,
	VCLK_IP_AS_APB_SYSMMU_S0_BW_S2,
	VCLK_IP_SYSREG_BW,
	VCLK_IP_SSMT_BW,
	VCLK_IP_D_TZPC_BW,
	VCLK_IP_GPC_BW,
	VCLK_IP_UASC_BW,
	VCLK_IP_BW,
	VCLK_IP_LH_AXI_SI_IP_BW,
	VCLK_IP_LH_AXI_MI_IP_BW,
	VCLK_IP_XIU_D_BW,
	VCLK_IP_SYSMMU_S0_BW,
	VCLK_IP_TREX_D_BW,
	VCLK_IP_BLK_BW_FRC_OTP_DESERIAL,
	VCLK_IP_SYSREG_CPUCL0,
	VCLK_IP_CSSYS,
	VCLK_IP_LH_ATB_MI_IT1_BOOKER,
	VCLK_IP_CPUCL0_CMU_CPUCL0,
	VCLK_IP_D_TZPC_CPUCL0,
	VCLK_IP_LH_AXI_SI_IG_CSSYS,
	VCLK_IP_APB_ASYNC_P_CSSYS_0,
	VCLK_IP_GPC_CPUCL0,
	VCLK_IP_XIU_DP_CSSYS,
	VCLK_IP_SSMT_CPUCL0,
	VCLK_IP_S2MPU_S0_CPUCL0,
	VCLK_IP_LH_AXI_SI_IG_HSI0,
	VCLK_IP_LH_AXI_SI_IG_STM,
	VCLK_IP_LH_AXI_MI_IG_STM,
	VCLK_IP_LH_AXI_SI_G_CSSYS_CD,
	VCLK_IP_LH_AXI_MI_G_CSSYS_CD,
	VCLK_IP_LH_AST_SI_L_ICC_CLUSTER0_GIC,
	VCLK_IP_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD,
	VCLK_IP_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD,
	VCLK_IP_SLH_AXI_SI_LG_ETR_HSI0,
	VCLK_IP_LH_AXI_SI_LG_ETR_HSI0_CD,
	VCLK_IP_LH_AXI_MI_LG_ETR_HSI0_CD,
	VCLK_IP_LH_AST_MI_L_IRI_GIC_CLUSTER0,
	VCLK_IP_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU,
	VCLK_IP_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU,
	VCLK_IP_LH_ATB_MI_LT_AOC,
	VCLK_IP_LH_ATB_SI_LT_AOC_CU,
	VCLK_IP_LH_ATB_MI_LT_AOC_CU,
	VCLK_IP_LH_ATB_MI_LT_AUR_CPUCL0,
	VCLK_IP_LH_ATB_SI_LT_AUR_CPUCL0_CU,
	VCLK_IP_LH_ATB_MI_LT_AUR_CPUCL0_CU,
	VCLK_IP_LH_ATB_MI_LT_GSA_CPUCL0,
	VCLK_IP_LH_ATB_SI_LT_GSA_CPUCL0_CU,
	VCLK_IP_LH_ATB_MI_LT_GSA_CPUCL0_CU,
	VCLK_IP_SLH_AXI_MI_P_CPUCL0,
	VCLK_IP_LH_AXI_SI_P_CPUCL0_CU,
	VCLK_IP_LH_AXI_MI_P_CPUCL0_CU,
	VCLK_IP_LH_ATB_MI_LT0_TPU_CPUCL0,
	VCLK_IP_LH_ATB_MI_LT1_TPU_CPUCL0,
	VCLK_IP_LH_ATB_SI_LT0_TPU_CPUCL0_CU,
	VCLK_IP_LH_ATB_MI_LT0_TPU_CPUCL0_CU,
	VCLK_IP_LH_ATB_SI_LT1_TPU_CPUCL0_CU,
	VCLK_IP_LH_ATB_MI_LT1_TPU_CPUCL0_CU,
	VCLK_IP_LH_ATB_MI_T_BDU,
	VCLK_IP_LH_ATB_MI_T_SLC,
	VCLK_IP_LH_ATB_SI_T_BDU_CU,
	VCLK_IP_LH_ATB_MI_T_BDU_CU,
	VCLK_IP_LH_ATB_SI_T_SLC_CU,
	VCLK_IP_LH_ATB_MI_T_SLC_CU,
	VCLK_IP_CPUCL0_CON,
	VCLK_IP_APB_ASYNC_P_CSSYS_1,
	VCLK_IP_LH_AXI_SI_ID_PPU,
	VCLK_IP_LH_AXI_MI_IP_BOOKER,
	VCLK_IP_LH_AXI_MI_ID_PPU,
	VCLK_IP_CLUSTER0,
	VCLK_IP_SLH_AXI_MI_LP_ALIVE_CPUCL0,
	VCLK_IP_LH_AXI_SI_LP_ALIVE_CPUCL0_CU,
	VCLK_IP_LH_AXI_MI_LP_ALIVE_CPUCL0_CU,
	VCLK_IP_PPMU_CPUCL0_D0,
	VCLK_IP_PPMU_CPUCL0_D1,
	VCLK_IP_PPMU_CPUCL0_D2,
	VCLK_IP_PPMU_CPUCL0_D3,
	VCLK_IP_SLH_AXI_SI_G_CSSYS,
	VCLK_IP_LH_AXI_SI_LP_CPUCL0_HSI1,
	VCLK_IP_LH_AXI_SI_LP_CPUCL0_HSI2,
	VCLK_IP_LH_AXI_MI_LP_CPUCL0_HSI2_CD,
	VCLK_IP_LH_AXI_MI_LP_CPUCL0_HSI1_CD,
	VCLK_IP_ADD0_CPUCL0,
	VCLK_IP_ADD0_APBIF_CPUCL0,
	VCLK_IP_LH_AXI_SI_IP_CPUCL1,
	VCLK_IP_LH_AXI_SI_IP_CPUCL2,
	VCLK_IP_LH_AXI_MI_IG_CSSYS,
	VCLK_IP_PPC_INSTRRUN_CLUSTER0_0,
	VCLK_IP_PPC_INSTRRUN_CLUSTER0_1,
	VCLK_IP_PPC_INSTRRET_CLUSTER0_0,
	VCLK_IP_PPC_INSTRRET_CLUSTER0_1,
	VCLK_IP_LH_ATB_MI_LT_G3D_CPUCL0,
	VCLK_IP_S2MPU_S0_PMMU0_CPUCL0,
	VCLK_IP_LH_AXI_MI_IG_HSI0,
	VCLK_IP_CPUCL0_QOS,
	VCLK_IP_AXI_DS_128TO32_P_PCIE_CLUSTER0,
	VCLK_IP_LH_AXI_SI_P_CPUCL0_NOCL0,
	VCLK_IP_LH_ACEL_SI_D0_CPUCL0,
	VCLK_IP_LH_ACEL_SI_D1_CPUCL0,
	VCLK_IP_LH_ACEL_SI_D2_CPUCL0,
	VCLK_IP_LH_ACEL_SI_D3_CPUCL0,
	VCLK_IP_LH_AXI_SI_IP_BOOKER,
	VCLK_IP_LH_AXI_SI_LP_CPUCL0_HSI2_CD,
	VCLK_IP_LH_AXI_SI_LP_CPUCL0_HSI1_CD,
	VCLK_IP_LH_AXI_SI_IG_BOOKER,
	VCLK_IP_LH_AXI_MI_IG_BOOKER,
	VCLK_IP_APB_ASYNC_P_SYSMMU,
	VCLK_IP_GRAY2BIN_CNTVALUEB,
	VCLK_IP_GRAY2BIN_TSVALUEB,
	VCLK_IP_APB_ASYNC_P_BOOKER_0,
	VCLK_IP_APB_ASYNC_P_PCSM,
	VCLK_IP_ADM_APB_G_CLUSTER0,
	VCLK_IP_BPS_CPUCL0,
	VCLK_IP_XIU_P0_CPUCL0,
	VCLK_IP_XIU_P2_CPUCL0,
	VCLK_IP_LH_ATB_SI_IT1_BOOKER,
	VCLK_IP_LH_ACEL_MI_D0_NOCL0_CPUCL0,
	VCLK_IP_LH_ACEL_MI_D1_NOCL0_CPUCL0,
	VCLK_IP_LH_ACEL_MI_LD_EH_CPUCL0,
	VCLK_IP_CPUCL1_CMU_CPUCL1,
	VCLK_IP_LH_AXI_MI_IP_CPUCL1,
	VCLK_IP_ADD1_APBIF_CPUCL1,
	VCLK_IP_CPUCL2_CMU_CPUCL2,
	VCLK_IP_ADD2_APBIF_CPUCL2,
	VCLK_IP_LH_AXI_MI_IP_CPUCL2,
	VCLK_IP_DPUB_CMU_DPUB,
	VCLK_IP_AD_APB_DECON_MAIN,
	VCLK_IP_DPUB,
	VCLK_IP_SLH_AXI_MI_P_DPUB,
	VCLK_IP_D_TZPC_DPUB,
	VCLK_IP_GPC_DPUB,
	VCLK_IP_SYSREG_DPUB,
	VCLK_IP_BLK_DPUB_FRC_OTP_DESERIAL,
	VCLK_IP_DPUF0_CMU_DPUF0,
	VCLK_IP_SYSREG_DPUF0,
	VCLK_IP_SYSMMU_S0_DPUF0,
	VCLK_IP_SLH_AXI_MI_P_DPUF0,
	VCLK_IP_LH_AXI_SI_D1_DPUF0,
	VCLK_IP_SYSMMU_S0_PMMU0_DPUF0,
	VCLK_IP_PPMU_D0_DPUF0,
	VCLK_IP_PPMU_D1_DPUF0,
	VCLK_IP_LH_AXI_SI_D0_DPUF0,
	VCLK_IP_DPUF0,
	VCLK_IP_D_TZPC_DPUF0,
	VCLK_IP_AD_APB_DPUF0_DMA,
	VCLK_IP_GPC_DPUF0,
	VCLK_IP_XIU_D0_DPUF0,
	VCLK_IP_XIU_D1_DPUF0,
	VCLK_IP_LH_AXI_MI_LD0_DPUF1_DPUF0,
	VCLK_IP_LH_AXI_MI_LD1_DPUF1_DPUF0,
	VCLK_IP_SYSMMU_S0_PMMU1_DPUF0,
	VCLK_IP_SSMT_D0_DPUF0,
	VCLK_IP_SSMT_D1_DPUF0,
	VCLK_IP_BLK_DPUF0_FRC_OTP_DESERIAL,
	VCLK_IP_AD_APB_DPUF1_DMA,
	VCLK_IP_SYSREG_DPUF1,
	VCLK_IP_DPUF1_CMU_DPUF1,
	VCLK_IP_PPMU_D0_DPUF1,
	VCLK_IP_D_TZPC_DPUF1,
	VCLK_IP_GPC_DPUF1,
	VCLK_IP_DPUF1,
	VCLK_IP_SYSMMU_S0_PMMU0_DPUF1,
	VCLK_IP_LH_AXI_SI_LD0_DPUF1_DPUF0,
	VCLK_IP_LH_AXI_SI_LD1_DPUF1_DPUF0,
	VCLK_IP_SLH_AXI_MI_P_DPUF1,
	VCLK_IP_PPMU_D1_DPUF1,
	VCLK_IP_SYSMMU_S0_PMMU1_DPUF1,
	VCLK_IP_SYSMMU_S0_DPUF1,
	VCLK_IP_XIU_D_DPUF1,
	VCLK_IP_SSMT_D0_DPUF1,
	VCLK_IP_SSMT_D1_DPUF1,
	VCLK_IP_BLK_DPUF1_FRC_OTP_DESERIAL,
	VCLK_IP_EH_CMU_EH,
	VCLK_IP_AS_P_SYSMMU_S1_NS_EH,
	VCLK_IP_D_TZPC_EH,
	VCLK_IP_GPC_EH,
	VCLK_IP_LH_AXI_MI_P_EH_CU,
	VCLK_IP_LH_ACEL_SI_LD_EH_CPUCL0,
	VCLK_IP_EH,
	VCLK_IP_SSMT_EH,
	VCLK_IP_PPMU_EH,
	VCLK_IP_SYSMMU_S0_EH,
	VCLK_IP_SYSREG_EH,
	VCLK_IP_UASC_EH,
	VCLK_IP_QE_EH,
	VCLK_IP_SLH_AXI_MI_P_EH,
	VCLK_IP_LH_AXI_SI_P_EH_CU,
	VCLK_IP_LH_AXI_SI_IP_EH,
	VCLK_IP_LH_AXI_MI_IP_EH,
	VCLK_IP_SYSMMU_S0_PMMU0_EH,
	VCLK_IP_XIU_D_EH,
	VCLK_IP_BLK_EH_FRC_OTP_DESERIAL,
	VCLK_IP_PPC_EH_EVENT,
	VCLK_IP_PPC_EH_CYCLE,
	VCLK_IP_G2D_CMU_G2D,
	VCLK_IP_PPMU_D0_G2D,
	VCLK_IP_PPMU_D1_G2D,
	VCLK_IP_SYSMMU_S0_PMMU0_G2D,
	VCLK_IP_SYSREG_G2D,
	VCLK_IP_LH_AXI_SI_D0_G2D,
	VCLK_IP_LH_AXI_SI_D1_G2D,
	VCLK_IP_SYSMMU_S0_PMMU2_G2D,
	VCLK_IP_PPMU_D2_G2D,
	VCLK_IP_LH_ACEL_SI_D2_G2D,
	VCLK_IP_SSMT_D0_G2D,
	VCLK_IP_G2D,
	VCLK_IP_SYSMMU_S0_PMMU1_G2D,
	VCLK_IP_JPEG,
	VCLK_IP_D_TZPC_G2D,
	VCLK_IP_SSMT_D1_G2D,
	VCLK_IP_SSMT_D2_G2D,
	VCLK_IP_GPC_G2D,
	VCLK_IP_SLH_AXI_MI_P_G2D,
	VCLK_IP_AS_APB_G2D,
	VCLK_IP_AS_APB_JPEG,
	VCLK_IP_SYSMMU_S0_G2D,
	VCLK_IP_XIU_D_G2D,
	VCLK_IP_LH_AST_SI_ID_G2D0_JPEG,
	VCLK_IP_LH_AST_MI_ID_G2D0_JPEG,
	VCLK_IP_LH_AST_SI_ID_G2D1_JPEG,
	VCLK_IP_LH_AST_MI_ID_G2D1_JPEG,
	VCLK_IP_LH_AST_SI_ID_JPEG_G2D0,
	VCLK_IP_LH_AST_MI_ID_JPEG_G2D0,
	VCLK_IP_LH_AST_SI_ID_JPEG_G2D1,
	VCLK_IP_LH_AST_MI_ID_JPEG_G2D1,
	VCLK_IP_BLK_G2D_FRC_OTP_DESERIAL,
	VCLK_IP_LH_AXI_MI_P_G3D_CU,
	VCLK_IP_SYSREG_G3D,
	VCLK_IP_G3D_CMU_G3D,
	VCLK_IP_LH_AXI_SI_IP_G3D,
	VCLK_IP_GPU,
	VCLK_IP_GRAY2BIN_G3D,
	VCLK_IP_D_TZPC_G3D,
	VCLK_IP_GPC_G3D,
	VCLK_IP_UASC_G3D,
	VCLK_IP_ADD_APBIF_G3D,
	VCLK_IP_ADD_G3D,
	VCLK_IP_SLH_AXI_MI_P_G3D,
	VCLK_IP_LH_AXI_SI_P_G3D_CU,
	VCLK_IP_LH_ATB_SI_LT_G3D_CPUCL0,
	VCLK_IP_PPCFW_G3D0,
	VCLK_IP_BLK_G3D_FRC_OTP_DESERIAL,
	VCLK_IP_SSMT_G3D0,
	VCLK_IP_ADM_DAP_G_GPU,
	VCLK_IP_DAPAHBAP_GPU,
	VCLK_IP_AD_APB_SYSMMU_G3D,
	VCLK_IP_PPCFW_G3D1,
	VCLK_IP_PPMU_G3D_D0,
	VCLK_IP_LH_ACEL_SI_D0_G3D,
	VCLK_IP_LH_ACEL_SI_D1_G3D,
	VCLK_IP_LH_ACEL_SI_D2_G3D,
	VCLK_IP_LH_ACEL_SI_D3_G3D,
	VCLK_IP_LH_AXI_MI_IP_G3D,
	VCLK_IP_PPMU_G3D_D1,
	VCLK_IP_PPMU_G3D_D2,
	VCLK_IP_PPMU_G3D_D3,
	VCLK_IP_SLH_AXI_SI_D_G3DMMU,
	VCLK_IP_SSMT_G3D1,
	VCLK_IP_SSMT_G3D2,
	VCLK_IP_SSMT_G3D3,
	VCLK_IP_SYSMMU_S0_G3D,
	VCLK_IP_SYSMMU_S0_PMMU0_G3D,
	VCLK_IP_SYSMMU_S0_PMMU1_G3D,
	VCLK_IP_SYSMMU_S0_PMMU2_G3D,
	VCLK_IP_SYSMMU_S0_PMMU3_G3D,
	VCLK_IP_GDC_CMU_GDC,
	VCLK_IP_AD_APB_GDC1,
	VCLK_IP_D_TZPC_GDC,
	VCLK_IP_GDC1,
	VCLK_IP_GPC_GDC,
	VCLK_IP_PPMU_D0_GDC0,
	VCLK_IP_PPMU_D0_GDC1,
	VCLK_IP_SSMT_D_LME,
	VCLK_IP_SSMT_D0_GDC1,
	VCLK_IP_SSMT_D0_GDC0,
	VCLK_IP_SYSMMU_S0_PMMU0_GDC,
	VCLK_IP_SYSREG_GDC,
	VCLK_IP_LH_AST_MI_ID_GDC0_GDC1,
	VCLK_IP_LH_AST_MI_ID_GDC1_GDC0,
	VCLK_IP_LH_AST_MI_ID_GDC1_LME,
	VCLK_IP_LH_AST_SI_ID_LME_GDC1,
	VCLK_IP_LH_AST_SI_ID_GDC1_LME,
	VCLK_IP_SYSMMU_S0_PMMU2_GDC,
	VCLK_IP_SYSMMU_S0_GDC,
	VCLK_IP_QE_D2_GDC0,
	VCLK_IP_QE_D0_GDC0,
	VCLK_IP_SLH_AXI_MI_P_GDC,
	VCLK_IP_LH_AXI_SI_D1_GDC,
	VCLK_IP_PPMU_D_LME,
	VCLK_IP_XIU_D1_GDC,
	VCLK_IP_PPMU_D4_GDC1,
	VCLK_IP_PPMU_D2_GDC1,
	VCLK_IP_PPMU_D2_GDC0,
	VCLK_IP_PPMU_D4_GDC0,
	VCLK_IP_SSMT_D4_GDC1,
	VCLK_IP_SSMT_D2_GDC1,
	VCLK_IP_SSMT_D2_GDC0,
	VCLK_IP_SSMT_D4_GDC0,
	VCLK_IP_QE_D0_GDC1,
	VCLK_IP_QE_D2_GDC1,
	VCLK_IP_QE_D4_GDC0,
	VCLK_IP_QE_D4_GDC1,
	VCLK_IP_LH_AST_MI_ID_LME_GDC1,
	VCLK_IP_LH_AST_SI_ID_GDC0_GDC1,
	VCLK_IP_AD_APB_GDC0,
	VCLK_IP_AD_APB_LME,
	VCLK_IP_SYSMMU_S0_PMMU1_GDC,
	VCLK_IP_LH_AXI_SI_D0_GDC,
	VCLK_IP_LH_AXI_SI_D2_GDC,
	VCLK_IP_GDC0,
	VCLK_IP_XIU_D0_GDC,
	VCLK_IP_XIU_D2_GDC,
	VCLK_IP_LH_AST_SI_ID_GDC1_GDC0,
	VCLK_IP_LH_AXI_MI_LD_RGBP_GDC,
	VCLK_IP_BLK_GDC_FRC_OTP_DESERIAL,
	VCLK_IP_LME,
	VCLK_IP_GSACORE_CMU_GSACORE,
	VCLK_IP_CA32_GSACORE,
	VCLK_IP_GPIO_GSACORE0,
	VCLK_IP_KDN_GSACORE,
	VCLK_IP_OTP_CON_GSACORE,
	VCLK_IP_PPMU_GSACORE0,
	VCLK_IP_QE_CA32_GSACORE,
	VCLK_IP_QE_DMA_GSACORE,
	VCLK_IP_QE_SC_GSACORE,
	VCLK_IP_RESETMON_GSACORE,
	VCLK_IP_SPI_FPS_GSACORE,
	VCLK_IP_SPI_GSC_GSACORE,
	VCLK_IP_SC_GSACORE,
	VCLK_IP_SYSREG_GSACORE,
	VCLK_IP_UART_GSACORE,
	VCLK_IP_WDT_GSACORE,
	VCLK_IP_BAAW_GSACORE,
	VCLK_IP_INTMEM_GSACORE,
	VCLK_IP_LH_AXI_SI_IP_GSA,
	VCLK_IP_DMA_GSACORE,
	VCLK_IP_AD_APB_DMA_GSACORE_NS,
	VCLK_IP_PUF_GSACORE,
	VCLK_IP_XIU_DP0_GSA_ZM,
	VCLK_IP_LH_AXI_MI_I_DAP_GSA,
	VCLK_IP_LH_AST_MI_I_CA32_GIC,
	VCLK_IP_LH_AST_MI_I_GIC_CA32,
	VCLK_IP_GIC_GSACORE,
	VCLK_IP_LH_AST_SI_I_GIC_CA32,
	VCLK_IP_LH_AST_SI_I_CA32_GIC,
	VCLK_IP_LH_ATB_SI_LT_GSA_CPUCL0_CD,
	VCLK_IP_LH_ATB_SI_LT_GSA_CPUCL0,
	VCLK_IP_LH_ATB_MI_LT_GSA_CPUCL0_CD,
	VCLK_IP_LH_AXI_SI_IP_AXI2APB1_GSACORE,
	VCLK_IP_LH_AXI_MI_IP_AXI2APB1_GSACORE,
	VCLK_IP_LH_AXI_SI_IP_AXI2APB2_GSACORE,
	VCLK_IP_LH_AXI_MI_IP_AXI2APB2_GSACORE,
	VCLK_IP_AD_APB_INTMEM_GSACORE,
	VCLK_IP_GPIO_GSACORE1,
	VCLK_IP_GPIO_GSACORE2,
	VCLK_IP_GPIO_GSACORE3,
	VCLK_IP_LH_AXI_SI_ID_GME_GSA,
	VCLK_IP_UGME,
	VCLK_IP_LH_AXI_SI_ID_SC_GSACORE,
	VCLK_IP_LH_AXI_MI_ID_SC_GSACORE,
	VCLK_IP_PPMU_GSACORE1,
	VCLK_IP_XIU_D0_GSA_ZM,
	VCLK_IP_GSACTRL_CMU_GSACTRL,
	VCLK_IP_GPC_GSACTRL,
	VCLK_IP_MAILBOX_GSA2AOC,
	VCLK_IP_MAILBOX_GSA2NONTZ,
	VCLK_IP_MAILBOX_GSA2TPU,
	VCLK_IP_MAILBOX_GSA2AUR,
	VCLK_IP_SYSREG_GSACTRL,
	VCLK_IP_TZPC_GSACTRL,
	VCLK_IP_INTMEM_GSACTRL,
	VCLK_IP_LH_AXI_MI_IP_GSA,
	VCLK_IP_MAILBOX_GSA2TZ,
	VCLK_IP_PMU_GSA,
	VCLK_IP_APBIF_GPIO_GSACTRL,
	VCLK_IP_TIMER_GSACTRL,
	VCLK_IP_DAP_GSACTRL,
	VCLK_IP_LH_AXI_MI_P_GSA_CU,
	VCLK_IP_SYSREG_GSACTRLEXT,
	VCLK_IP_SECJTAG_GSACTRL,
	VCLK_IP_LH_AXI_SI_I_DAP_GSA,
	VCLK_IP_AD_APB_INTMEM_GSACTRL,
	VCLK_IP_SLH_AXI_MI_P_GSA,
	VCLK_IP_LH_AXI_SI_P_GSA_CU,
	VCLK_IP_LH_AXI_SI_IP_AXI2APB0_GSACTRL,
	VCLK_IP_LH_AXI_MI_IP_AXI2APB0_GSACTRL,
	VCLK_IP_XIU_DP1_GSA_ZM,
	VCLK_IP_XIU_D1_GSA_ZM,
	VCLK_IP_LH_AXI_MI_ID_GME_GSA,
	VCLK_IP_LH_AXI_SI_D_GSA,
	VCLK_IP_AD_APB_SYSMMU_GSA_S1_NS,
	VCLK_IP_SSMT_GSACTRL,
	VCLK_IP_SYSMMU_S0_GSA_ZM,
	VCLK_IP_SYSMMU_S0_PMMU0_GSA_ZM,
	VCLK_IP_GSE_CMU_GSE,
	VCLK_IP_D_TZPC_GSE,
	VCLK_IP_SLH_AXI_MI_P_GSE,
	VCLK_IP_SYSREG_GSE,
	VCLK_IP_AD_APB_GSE,
	VCLK_IP_LH_AXI_SI_D_GSE,
	VCLK_IP_PPMU_D0_GSE,
	VCLK_IP_GSE,
	VCLK_IP_SYSMMU_S0_PMMU0_GSE,
	VCLK_IP_GPC_GSE,
	VCLK_IP_SYSMMU_S0_GSE,
	VCLK_IP_PPMU_D1_GSE,
	VCLK_IP_QE_D0_GSE,
	VCLK_IP_QE_D1_GSE,
	VCLK_IP_SSMT_D0_GSE,
	VCLK_IP_SSMT_D1_GSE,
	VCLK_IP_XIU_D1_GSE,
	VCLK_IP_LH_AST_MI_L_OTF_YUVP_GSE,
	VCLK_IP_LH_AST_MI_L_OTF_TNR_GSE,
	VCLK_IP_XIU_D0_GSE,
	VCLK_IP_SSMT_D2_GSE,
	VCLK_IP_QE_D2_GSE,
	VCLK_IP_PPMU_D2_GSE,
	VCLK_IP_BLK_GSE_FRC_OTP_DESERIAL,
	VCLK_IP_AXI_US_128TO256_QE_D2_GSE,
	VCLK_IP_HSI0_CMU_HSI0,
	VCLK_IP_USB32DRD,
	VCLK_IP_DP_LINK,
	VCLK_IP_XIU_D0_HSI0,
	VCLK_IP_ETR_MIU,
	VCLK_IP_PPMU_HSI0,
	VCLK_IP_LH_AXI_SI_LD_HSI0_AOC,
	VCLK_IP_LH_ACEL_SI_D_HSI0,
	VCLK_IP_GPC_HSI0,
	VCLK_IP_D_TZPC_HSI0,
	VCLK_IP_SSMT_HSI0,
	VCLK_IP_SYSREG_HSI0,
	VCLK_IP_XIU_P_HSI0,
	VCLK_IP_XIU_D2_HSI0,
	VCLK_IP_UASC_HSI0_LINK,
	VCLK_IP_SYSMMU_S0_HSI0,
	VCLK_IP_SLH_AXI_MI_LG_ETR_HSI0,
	VCLK_IP_SLH_AXI_MI_LP_AOC_HSI0,
	VCLK_IP_SLH_AXI_MI_P_HSI0,
	VCLK_IP_LH_AXI_SI_LG_ETR_HSI0_CU,
	VCLK_IP_LH_AXI_MI_LG_ETR_HSI0_CU,
	VCLK_IP_LH_AXI_SI_LP_AOC_HSI0_CU,
	VCLK_IP_LH_AXI_MI_LP_AOC_HSI0_CU,
	VCLK_IP_LH_AXI_SI_P_HSI0_CU,
	VCLK_IP_LH_AXI_MI_P_HSI0_CU,
	VCLK_IP_SYSMMU_S0_PMMU0_HSI0,
	VCLK_IP_USI0_HSI0,
	VCLK_IP_USI1_HSI0,
	VCLK_IP_USI2_HSI0,
	VCLK_IP_USI3_HSI0,
	VCLK_IP_AD_APB_EUSBPHY_HSI0,
	VCLK_IP_BLK_HSI0_FRC_OTP_DESERIAL,
	VCLK_IP_USI4_HSI0,
	VCLK_IP_I3C2_HSI0,
	VCLK_IP_I3C3_HSI0,
	VCLK_IP_HSI1_CMU_HSI1,
	VCLK_IP_LH_ACEL_SI_D_HSI1,
	VCLK_IP_LH_AXI_MI_P_HSI1_CU,
	VCLK_IP_SYSREG_HSI1,
	VCLK_IP_PPMU_HSI1,
	VCLK_IP_XIU_P_HSI1,
	VCLK_IP_PCIE_GEN3_0,
	VCLK_IP_PCIE_IA_GEN3A_0,
	VCLK_IP_D_TZPC_HSI1,
	VCLK_IP_GPC_HSI1,
	VCLK_IP_SSMT_HSI1,
	VCLK_IP_GPIO_HSI1,
	VCLK_IP_UASC_PCIE_GEN3A_DBI_0,
	VCLK_IP_UASC_PCIE_GEN3A_SLV_0,
	VCLK_IP_SSMT_PCIE_IA_GEN3A_0,
	VCLK_IP_AS_APB_PCIEPHY_HSI1,
	VCLK_IP_SYSMMU_S0_HSI1,
	VCLK_IP_SLH_AXI_MI_P_HSI1,
	VCLK_IP_LH_AXI_SI_P_HSI1_CU,
	VCLK_IP_LH_AXI_MI_LP_CPUCL0_HSI1,
	VCLK_IP_SLH_AXI_MI_LP_AOC_HSI1,
	VCLK_IP_LH_AXI_SI_LP_CPUCL0_HSI1_CU,
	VCLK_IP_LH_AXI_SI_LP_AOC_HSI1_CU,
	VCLK_IP_LH_AXI_MI_LP_CPUCL0_HSI1_CU,
	VCLK_IP_LH_AXI_MI_LP_AOC_HSI1_CU,
	VCLK_IP_LH_AXI_SI_LD_HSI1_AOC,
	VCLK_IP_SYSMMU_S0_PMMU0_HSI1,
	VCLK_IP_XIU_D1_HSI1,
	VCLK_IP_BLK_HSI1_FRC_OTP_DESERIAL,
	VCLK_IP_HSI2_CMU_HSI2,
	VCLK_IP_SYSREG_HSI2,
	VCLK_IP_GPIO_HSI2,
	VCLK_IP_LH_ACEL_SI_D_HSI2,
	VCLK_IP_LH_AXI_MI_P_HSI2_CU,
	VCLK_IP_XIU_D0_HSI2,
	VCLK_IP_XIU_P_HSI2,
	VCLK_IP_PPMU_HSI2,
	VCLK_IP_PCIE_GEN3A_1,
	VCLK_IP_SSMT_HSI2,
	VCLK_IP_PCIE_IA_GEN3A_1,
	VCLK_IP_D_TZPC_HSI2,
	VCLK_IP_UFS_EMBD,
	VCLK_IP_PCIE_IA_GEN3B_1,
	VCLK_IP_GPC_HSI2,
	VCLK_IP_MMC_CARD,
	VCLK_IP_QE_PCIE_GEN3A_HSI2,
	VCLK_IP_QE_PCIE_GEN3B_HSI2,
	VCLK_IP_QE_UFS_EMBD_HSI2,
	VCLK_IP_UASC_PCIE_GEN3A_DBI_1,
	VCLK_IP_UASC_PCIE_GEN3A_SLV_1,
	VCLK_IP_UASC_PCIE_GEN3B_DBI_1,
	VCLK_IP_UASC_PCIE_GEN3B_SLV_1,
	VCLK_IP_QE_MMC_CARD_HSI2,
	VCLK_IP_SSMT_PCIE_IA_GEN3A_1,
	VCLK_IP_SSMT_PCIE_IA_GEN3B_1,
	VCLK_IP_GPIO_HSI2UFS,
	VCLK_IP_SYSMMU_S0_HSI2,
	VCLK_IP_SLH_AXI_MI_P_HSI2,
	VCLK_IP_LH_AXI_SI_P_HSI2_CU,
	VCLK_IP_XIU_D1_HSI2,
	VCLK_IP_LH_AXI_MI_LP_CPUCL0_HSI2,
	VCLK_IP_LH_AXI_SI_LP_CPUCL0_HSI2_CU,
	VCLK_IP_SYSMMU_S0_PMMU0_HSI2,
	VCLK_IP_PCIE_GEN3B_1,
	VCLK_IP_LH_AXI_MI_LP_CPUCL0_HSI2_CU,
	VCLK_IP_AS_APB_PCIEPHY_0_HSI2,
	VCLK_IP_BLK_HSI2_FRC_OTP_DESERIAL,
	VCLK_IP_LH_AXI_SI_D0_ISPFE,
	VCLK_IP_SLH_AXI_MI_P_ISPFE,
	VCLK_IP_SYSREG_ISPFE,
	VCLK_IP_ISPFE_CMU_ISPFE,
	VCLK_IP_MIPI_PHY_LINK_WRAP,
	VCLK_IP_D_TZPC_ISPFE,
	VCLK_IP_PPMU_D0_ISPFE,
	VCLK_IP_LH_AXI_SI_D3_ISPFE,
	VCLK_IP_GPC_ISPFE,
	VCLK_IP_AD_APB_SYSMMU_S0_ISPFE_S1_NS,
	VCLK_IP_PPMU_D1_ISPFE,
	VCLK_IP_SYSMMU_S1_PMMU0_ISPFE,
	VCLK_IP_SSMT_D1_ISPFE,
	VCLK_IP_SSMT_D0_ISPFE,
	VCLK_IP_SYSMMU_S0_PMMU1_ISPFE,
	VCLK_IP_SYSMMU_S0_ISPFE,
	VCLK_IP_SYSMMU_S2_PMMU0_ISPFE,
	VCLK_IP_XIU_D0_ISPFE,
	VCLK_IP_LH_AXI_SI_D1_ISPFE,
	VCLK_IP_SYSMMU_S0_PMMU0_ISPFE,
	VCLK_IP_LH_AXI_SI_D2_ISPFE,
	VCLK_IP_ISPFE,
	VCLK_IP_QE_D0_ISPFE,
	VCLK_IP_QE_D1_ISPFE,
	VCLK_IP_QE_D3_ISPFE,
	VCLK_IP_QE_D2_ISPFE,
	VCLK_IP_SSMT_D2_ISPFE,
	VCLK_IP_SSMT_D3_ISPFE,
	VCLK_IP_PPMU_D2_ISPFE,
	VCLK_IP_PPMU_D3_ISPFE,
	VCLK_IP_UASC_ISPFE,
	VCLK_IP_XIU_D1_ISPFE,
	VCLK_IP_XIU_D2_ISPFE,
	VCLK_IP_SYSMMU_S1_ISPFE,
	VCLK_IP_SYSMMU_S2_ISPFE,
	VCLK_IP_LH_AXI_SI_IP_ISPFE,
	VCLK_IP_LH_AXI_MI_IP_ISPFE,
	VCLK_IP_AD_APB_MIPI_PHY,
	VCLK_IP_BAAW_ISPFE,
	VCLK_IP_BLK_ISPFE_FRC_OTP_DESERIAL,
	VCLK_IP_SLH_AXI_MI_P_MCSC,
	VCLK_IP_LH_AXI_SI_D0_MCSC,
	VCLK_IP_SYSREG_MCSC,
	VCLK_IP_MCSC_CMU_MCSC,
	VCLK_IP_LH_AST_MI_L_OTF_YUVP_MCSC,
	VCLK_IP_D_TZPC_MCSC,
	VCLK_IP_GPC_MCSC,
	VCLK_IP_SSMT_D0_MCSC,
	VCLK_IP_SYSMMU_S0_MCSC,
	VCLK_IP_PPMU_D3_MCSC,
	VCLK_IP_SSMT_D2_MCSC,
	VCLK_IP_PPMU_D2_MCSC,
	VCLK_IP_PPMU_D0_MCSC,
	VCLK_IP_LH_AST_MI_L_OTF_TNR_MCSC,
	VCLK_IP_SSMT_D3_MCSC,
	VCLK_IP_PPMU_D1_MCSC,
	VCLK_IP_SSMT_D1_MCSC,
	VCLK_IP_QE_D6_MCSC,
	VCLK_IP_QE_D0_MCSC,
	VCLK_IP_QE_D1_MCSC,
	VCLK_IP_QE_D2_MCSC,
	VCLK_IP_QE_D4_MCSC,
	VCLK_IP_QE_D3_MCSC,
	VCLK_IP_QE_D5_MCSC,
	VCLK_IP_AD_APB_MCSC,
	VCLK_IP_PPMU_D4_MCSC,
	VCLK_IP_PPMU_D5_MCSC,
	VCLK_IP_PPMU_D6_MCSC,
	VCLK_IP_SYSMMU_S0_PMMU0_MCSC,
	VCLK_IP_SSMT_D4_MCSC,
	VCLK_IP_SSMT_D5_MCSC,
	VCLK_IP_SSMT_D6_MCSC,
	VCLK_IP_MCSC,
	VCLK_IP_LH_AXI_SI_D1_MCSC,
	VCLK_IP_SYSMMU_S0_PMMU1_MCSC,
	VCLK_IP_XIU_D1_MCSC,
	VCLK_IP_XIU_D2_MCSC,
	VCLK_IP_BLK_MCSC_FRC_OTP_DESERIAL,
	VCLK_IP_XIU_D0_MCSC,
	VCLK_IP_MFC_CMU_MFC,
	VCLK_IP_AS_APB_MFC,
	VCLK_IP_SYSREG_MFC,
	VCLK_IP_LH_AXI_SI_D0_MFC,
	VCLK_IP_LH_AXI_SI_D1_MFC,
	VCLK_IP_SLH_AXI_MI_P_MFC,
	VCLK_IP_SYSMMU_S0_PMMU0_MFC,
	VCLK_IP_SYSMMU_S0_PMMU1_MFC,
	VCLK_IP_PPMU_D0_MFC,
	VCLK_IP_PPMU_D1_MFC,
	VCLK_IP_SSMT_D0_MFC,
	VCLK_IP_MFC,
	VCLK_IP_D_TZPC_MFC,
	VCLK_IP_SSMT_D1_MFC,
	VCLK_IP_GPC_MFC,
	VCLK_IP_SYSMMU_S0_MFC,
	VCLK_IP_XIU_D_MFC,
	VCLK_IP_BLK_MFC_FRC_OTP_DESERIAL,
	VCLK_IP_MIF_CMU_MIF,
	VCLK_IP_SYSREG_MIF,
	VCLK_IP_LH_AXI_MI_P_MIF_CU,
	VCLK_IP_AXI2APB_P_MIF,
	VCLK_IP_QCH_ADAPTER_PPC_DEBUG,
	VCLK_IP_GPC_MIF,
	VCLK_IP_D_TZPC_MIF,
	VCLK_IP_PPC_DEBUG,
	VCLK_IP_GEN_WREN_SECURE,
	VCLK_IP_SLH_AXI_MI_P_MIF,
	VCLK_IP_LH_AXI_SI_P_MIF_CU,
	VCLK_IP_QCH_ADAPTER_DDRPHY,
	VCLK_IP_QCH_ADAPTER_SMC,
	VCLK_IP_BLK_MIF_FRC_OTP_DESERIAL,
	VCLK_IP_SYSREG_MISC,
	VCLK_IP_WDT_CLUSTER1,
	VCLK_IP_WDT_CLUSTER0,
	VCLK_IP_OTP_CON_BIRA,
	VCLK_IP_GIC,
	VCLK_IP_MCT,
	VCLK_IP_OTP_CON_TOP,
	VCLK_IP_D_TZPC_MISC,
	VCLK_IP_TMU_SUB,
	VCLK_IP_TMU_TOP,
	VCLK_IP_DIT,
	VCLK_IP_LH_AXI_MI_P_MISC_CU,
	VCLK_IP_LH_ACEL_SI_D_MISC,
	VCLK_IP_PDMA0,
	VCLK_IP_PPMU_MISC,
	VCLK_IP_QE_DIT,
	VCLK_IP_QE_PDMA0,
	VCLK_IP_MISC_CMU_MISC,
	VCLK_IP_QE_RTIC,
	VCLK_IP_QE_SPDMA0,
	VCLK_IP_QE_SC,
	VCLK_IP_RTIC,
	VCLK_IP_SPDMA0,
	VCLK_IP_SC,
	VCLK_IP_SSMT_SC,
	VCLK_IP_GPC_MISC,
	VCLK_IP_AD_APB_DIT,
	VCLK_IP_AD_APB_PUF,
	VCLK_IP_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU,
	VCLK_IP_LH_AXI_MI_ID_SC,
	VCLK_IP_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD,
	VCLK_IP_LH_AXI_SI_ID_SC,
	VCLK_IP_PUF,
	VCLK_IP_XIU_D0_MISC,
	VCLK_IP_SYSMMU_S0_PMMU0_MISC,
	VCLK_IP_LH_AXI_MI_P_MISC_GIC_CU,
	VCLK_IP_SSMT_RTIC,
	VCLK_IP_SSMT_SPDMA0,
	VCLK_IP_SSMT_PDMA0,
	VCLK_IP_SSMT_DIT,
	VCLK_IP_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD,
	VCLK_IP_LH_AST_SI_L_IRI_GIC_CLUSTER0,
	VCLK_IP_LH_AST_MI_L_ICC_CLUSTER0_GIC,
	VCLK_IP_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU,
	VCLK_IP_SLH_AXI_MI_P_MISC,
	VCLK_IP_LH_AXI_SI_P_MISC_CU,
	VCLK_IP_SPDMA1,
	VCLK_IP_QE_PDMA1,
	VCLK_IP_QE_SPDMA1,
	VCLK_IP_SSMT_PDMA1,
	VCLK_IP_SSMT_SPDMA1,
	VCLK_IP_PDMA1,
	VCLK_IP_SLH_AXI_MI_P_MISC_GIC,
	VCLK_IP_LH_AXI_SI_P_MISC_GIC_CU,
	VCLK_IP_XIU_D1_MISC,
	VCLK_IP_SYSMMU_S0_MISC,
	VCLK_IP_OTP_CON_BISR,
	VCLK_IP_BLK_MISC_FRC_OTP_DESERIAL,
	VCLK_IP_MCT_SUB,
	VCLK_IP_MCT_V41,
	VCLK_IP_SYSREG_NOCL0,
	VCLK_IP_TREX_P_NOCL0,
	VCLK_IP_LH_ACEL_MI_D1_CPUCL0,
	VCLK_IP_TREX_D_NOCL0,
	VCLK_IP_D_TZPC_NOCL0,
	VCLK_IP_BDU,
	VCLK_IP_GPC_NOCL0,
	VCLK_IP_PPMU_NOCL0_ALIVE_P,
	VCLK_IP_PPMU_NOCL0_CPUCL0_P,
	VCLK_IP_SFR_APBIF_CMU_TOPC,
	VCLK_IP_PPC_NOCL1A_M0_EVENT,
	VCLK_IP_PPC_NOCL1A_M1_EVENT,
	VCLK_IP_PPC_NOCL1A_M2_EVENT,
	VCLK_IP_PPC_NOCL1A_M3_EVENT,
	VCLK_IP_PPC_NOCL1B_M0_EVENT,
	VCLK_IP_PPC_CPUCL0_D0_CYCLE,
	VCLK_IP_SLC_CB_TOP,
	VCLK_IP_PPC_CPUCL0_D0_EVENT,
	VCLK_IP_PPC_CPUCL0_D2_EVENT,
	VCLK_IP_PPC_CPUCL0_D3_EVENT,
	VCLK_IP_PPC_NOCL1A_M0_CYCLE,
	VCLK_IP_PPC_DBG_CC,
	VCLK_IP_MPACE_ASB_D0_MIF,
	VCLK_IP_MPACE_ASB_D1_MIF,
	VCLK_IP_MPACE_ASB_D2_MIF,
	VCLK_IP_MPACE_ASB_D3_MIF,
	VCLK_IP_PPC_CPUCL0_D1_EVENT,
	VCLK_IP_SLC_CH_TOP,
	VCLK_IP_GRAY2BIN_ATB_TSVALUE,
	VCLK_IP_SLH_AXI_MI_G_NOCL0,
	VCLK_IP_LH_AST_MI_G_NOCL1A_CU,
	VCLK_IP_LH_AST_MI_G_NOCL1B_CU,
	VCLK_IP_LH_AST_MI_G_NOCL2AA_CU,
	VCLK_IP_SLH_AXI_SI_P_ALIVE,
	VCLK_IP_SLH_AXI_SI_P_CPUCL0,
	VCLK_IP_SLH_AXI_SI_P_EH,
	VCLK_IP_SLH_AXI_SI_P_MISC_GIC,
	VCLK_IP_SLH_AXI_SI_P_MIF0,
	VCLK_IP_SLH_AXI_SI_P_MIF1,
	VCLK_IP_SLH_AXI_SI_P_MIF2,
	VCLK_IP_SLH_AXI_SI_P_MIF3,
	VCLK_IP_SLH_AXI_SI_P_MISC,
	VCLK_IP_SLH_AXI_SI_P_PERIC0,
	VCLK_IP_SLH_AXI_SI_P_PERIC1,
	VCLK_IP_LH_ATB_SI_T_BDU,
	VCLK_IP_LH_ATB_SI_T_SLC,
	VCLK_IP_LH_AXI_SI_P_ALIVE_CD,
	VCLK_IP_LH_AXI_SI_P_CPUCL0_CD,
	VCLK_IP_LH_AXI_SI_P_MISC_GIC_CD,
	VCLK_IP_LH_AXI_SI_P_MIF0_CD,
	VCLK_IP_LH_AXI_SI_P_MIF1_CD,
	VCLK_IP_LH_AXI_SI_P_MIF2_CD,
	VCLK_IP_LH_AXI_SI_P_MIF3_CD,
	VCLK_IP_LH_AXI_SI_P_MISC_CD,
	VCLK_IP_LH_AXI_SI_P_PERIC0_CD,
	VCLK_IP_LH_AXI_SI_P_PERIC1_CD,
	VCLK_IP_LH_ATB_SI_T_BDU_CD,
	VCLK_IP_LH_ATB_SI_T_SLC_CD,
	VCLK_IP_LH_AXI_MI_P_ALIVE_CD,
	VCLK_IP_LH_AXI_MI_P_CPUCL0_CD,
	VCLK_IP_LH_AXI_MI_P_MISC_GIC_CD,
	VCLK_IP_LH_AXI_MI_P_MIF0_CD,
	VCLK_IP_LH_AXI_MI_P_MIF1_CD,
	VCLK_IP_LH_AXI_MI_P_MIF2_CD,
	VCLK_IP_LH_AXI_MI_P_MIF3_CD,
	VCLK_IP_LH_AXI_MI_P_MISC_CD,
	VCLK_IP_LH_AXI_MI_P_PERIC0_CD,
	VCLK_IP_LH_AXI_MI_P_PERIC1_CD,
	VCLK_IP_LH_ATB_MI_T_BDU_CD,
	VCLK_IP_LH_ATB_MI_T_SLC_CD,
	VCLK_IP_LH_AST_MI_G_NOCL1A,
	VCLK_IP_LH_AST_MI_G_NOCL1B,
	VCLK_IP_LH_AST_MI_G_NOCL2AA,
	VCLK_IP_LH_AST_SI_G_NOCL1A_CU,
	VCLK_IP_LH_AST_SI_G_NOCL1B_CU,
	VCLK_IP_LH_AST_SI_G_NOCL2AA_CU,
	VCLK_IP_LH_ACEL_MI_D2_CPUCL0,
	VCLK_IP_LH_ACEL_MI_D3_CPUCL0,
	VCLK_IP_PPMU_NOCL0_IOC0,
	VCLK_IP_PPMU_NOCL0_IOC1,
	VCLK_IP_PPMU_NOCL0_S0,
	VCLK_IP_PPMU_NOCL0_S1,
	VCLK_IP_PPMU_NOCL0_S2,
	VCLK_IP_PPMU_NOCL0_S3,
	VCLK_IP_LH_AST_MI_G_NOCL2AB,
	VCLK_IP_NOCL0_CMU_NOCL0,
	VCLK_IP_LH_AST_SI_G_NOCL2AB_CU,
	VCLK_IP_LH_AST_MI_G_NOCL2AB_CU,
	VCLK_IP_LH_ACEL_SI_D0_NOCL0_CPUCL0,
	VCLK_IP_LH_ACEL_SI_D1_NOCL0_CPUCL0,
	VCLK_IP_LH_TAXI_MI_D0_NOCL1A_NOCL0,
	VCLK_IP_LH_TAXI_SI_P_NOCL0_NOCL1A,
	VCLK_IP_LH_TAXI_MI_D_NOCL1B_NOCL0,
	VCLK_IP_LH_TAXI_MI_D1_NOCL1A_NOCL0,
	VCLK_IP_LH_TAXI_MI_D2_NOCL1A_NOCL0,
	VCLK_IP_LH_TAXI_MI_D3_NOCL1A_NOCL0,
	VCLK_IP_LH_TAXI_SI_P_NOCL0_NOCL1B,
	VCLK_IP_LH_TAXI_SI_P_NOCL0_NOCL2AA,
	VCLK_IP_LH_TAXI_SI_P_NOCL0_NOCL2AB,
	VCLK_IP_PPC_NOCL1B_M0_CYCLE,
	VCLK_IP_PPMU_NOCL0_DP,
	VCLK_IP_LH_AXI_SI_P_EH_CD,
	VCLK_IP_LH_AXI_MI_P_EH_CD,
	VCLK_IP_LH_AXI_MI_P_CPUCL0_NOCL0,
	VCLK_IP_SLC_CH1,
	VCLK_IP_SLC_CH2,
	VCLK_IP_SLC_CH3,
	VCLK_IP_BLK_NOCL0_FRC_OTP_DESERIAL,
	VCLK_IP_LD_SLC_FRC_OTP_DESERIAL,
	VCLK_IP_LD_SLC1_FRC_OTP_DESERIAL,
	VCLK_IP_LD_SLC2_FRC_OTP_DESERIAL,
	VCLK_IP_LD_SLC3_FRC_OTP_DESERIAL,
	VCLK_IP_PPC_NOCL0_IO0_CYCLE,
	VCLK_IP_PPC_NOCL0_IO0_EVENT,
	VCLK_IP_PPC_NOCL0_IO1_EVENT,
	VCLK_IP_LH_ACEL_MI_D0_CPUCL0,
	VCLK_IP_TREX_D_NOCL1A,
	VCLK_IP_SYSREG_NOCL1A,
	VCLK_IP_LH_ACEL_MI_D0_G3D,
	VCLK_IP_D_TZPC_NOCL1A,
	VCLK_IP_LH_ACEL_MI_D1_G3D,
	VCLK_IP_LH_ACEL_MI_D2_G3D,
	VCLK_IP_LH_ACEL_MI_D3_G3D,
	VCLK_IP_LH_AXI_SI_P_G3D_CD,
	VCLK_IP_GPC_NOCL1A,
	VCLK_IP_TREX_P_NOCL1A,
	VCLK_IP_LH_AST_SI_G_NOCL1A_CD,
	VCLK_IP_PPC_NOCL2AA_S0_EVENT,
	VCLK_IP_PPC_NOCL2AA_S1_EVENT,
	VCLK_IP_PPC_NOCL2AB_S0_EVENT,
	VCLK_IP_PPC_NOCL2AB_S1_EVENT,
	VCLK_IP_PPC_G3D_D0_EVENT,
	VCLK_IP_PPC_G3D_D1_EVENT,
	VCLK_IP_PPC_G3D_D2_EVENT,
	VCLK_IP_PPC_G3D_D3_EVENT,
	VCLK_IP_PPC_TPU_D0_EVENT,
	VCLK_IP_PPC_NOCL2AA_S0_CYCLE,
	VCLK_IP_PPC_G3D_D0_CYCLE,
	VCLK_IP_PPC_TPU_D0_CYCLE,
	VCLK_IP_LH_AXI_SI_P_AUR_CD,
	VCLK_IP_PPC_AUR_D0_EVENT,
	VCLK_IP_PPC_AUR_D1_EVENT,
	VCLK_IP_PPC_AUR_D0_CYCLE,
	VCLK_IP_LH_AST_MI_G_NOCL1A_CD,
	VCLK_IP_LH_AST_SI_G_NOCL1A,
	VCLK_IP_LH_AXI_MI_P_AUR_CD,
	VCLK_IP_SLH_AXI_SI_P_AUR,
	VCLK_IP_LH_AXI_MI_P_G3D_CD,
	VCLK_IP_SLH_AXI_SI_P_G3D,
	VCLK_IP_LH_AXI_SI_P_TPU_CD,
	VCLK_IP_LH_AXI_MI_P_TPU_CD,
	VCLK_IP_SLH_AXI_SI_P_TPU,
	VCLK_IP_LH_ACEL_MI_D0_AUR,
	VCLK_IP_LH_ACEL_MI_D0_TPU,
	VCLK_IP_LH_ACEL_MI_D1_AUR,
	VCLK_IP_LH_ACEL_MI_D1_TPU,
	VCLK_IP_SLH_AXI_MI_D_G3DMMU,
	VCLK_IP_LH_TAXI_MI_D0_NOCL2AA_NOCL1A,
	VCLK_IP_LH_TAXI_MI_D0_NOCL2AB_NOCL1A,
	VCLK_IP_LH_TAXI_MI_D1_NOCL2AA_NOCL1A,
	VCLK_IP_LH_TAXI_MI_D1_NOCL2AB_NOCL1A,
	VCLK_IP_LH_TAXI_SI_D0_NOCL1A_NOCL0,
	VCLK_IP_LH_TAXI_SI_D1_NOCL1A_NOCL0,
	VCLK_IP_LH_TAXI_SI_D2_NOCL1A_NOCL0,
	VCLK_IP_LH_TAXI_SI_D3_NOCL1A_NOCL0,
	VCLK_IP_PPC_NOCL2AB_S0_CYCLE,
	VCLK_IP_PPC_TPU_D1_EVENT,
	VCLK_IP_PPMU_NOCL1A_M0,
	VCLK_IP_PPMU_NOCL1A_M1,
	VCLK_IP_PPMU_NOCL1A_M2,
	VCLK_IP_PPMU_NOCL1A_M3,
	VCLK_IP_NOCL1A_CMU_NOCL1A,
	VCLK_IP_PPC_G3DMMU_D_EVENT,
	VCLK_IP_PPC_BW_D_EVENT,
	VCLK_IP_PPC_BW_D_CYCLE,
	VCLK_IP_LH_TAXI_MI_P_NOCL0_NOCL1A,
	VCLK_IP_LH_AXI_MI_D_BW,
	VCLK_IP_SLH_AXI_SI_P_BW,
	VCLK_IP_NOCL1B_CMU_NOCL1B,
	VCLK_IP_TREX_D_NOCL1B,
	VCLK_IP_D_TZPC_NOCL1B,
	VCLK_IP_LH_ACEL_MI_D_HSI0,
	VCLK_IP_LH_ACEL_MI_D_HSI1,
	VCLK_IP_LH_AXI_MI_D_AOC,
	VCLK_IP_LH_AXI_MI_D_ALIVE,
	VCLK_IP_LH_AXI_MI_D_GSA,
	VCLK_IP_LH_AXI_SI_P_AOC_CD,
	VCLK_IP_LH_AXI_SI_P_GSA_CD,
	VCLK_IP_LH_AXI_SI_P_HSI0_CD,
	VCLK_IP_LH_AXI_SI_P_HSI1_CD,
	VCLK_IP_SYSREG_NOCL1B,
	VCLK_IP_TREX_P_NOCL1B,
	VCLK_IP_GPC_NOCL1B,
	VCLK_IP_LH_AXI_MI_G_CSSYS_CU,
	VCLK_IP_LH_AST_SI_G_NOCL1B_CD,
	VCLK_IP_PPC_AOC_EVENT,
	VCLK_IP_PPC_AOC_CYCLE,
	VCLK_IP_LH_AST_MI_G_NOCL1B_CD,
	VCLK_IP_LH_AST_SI_G_NOCL1B,
	VCLK_IP_LH_AXI_MI_P_AOC_CD,
	VCLK_IP_SLH_AXI_SI_P_AOC,
	VCLK_IP_LH_AXI_MI_P_GSA_CD,
	VCLK_IP_SLH_AXI_SI_P_GSA,
	VCLK_IP_LH_AXI_MI_P_HSI0_CD,
	VCLK_IP_SLH_AXI_SI_P_HSI0,
	VCLK_IP_LH_AXI_MI_P_HSI1_CD,
	VCLK_IP_SLH_AXI_SI_P_HSI1,
	VCLK_IP_SLH_AXI_MI_G_CSSYS,
	VCLK_IP_LH_AXI_SI_G_CSSYS_CU,
	VCLK_IP_PPMU_NOCL1B_M0,
	VCLK_IP_LH_TAXI_SI_D_NOCL1B_NOCL0,
	VCLK_IP_LH_TAXI_MI_P_NOCL0_NOCL1B,
	VCLK_IP_BLK_NOCL1B_FRC_OTP_DESERIAL,
	VCLK_IP_NOCL2AA_CMU_NOCL2AA,
	VCLK_IP_SYSREG_NOCL2AA,
	VCLK_IP_LH_ACEL_MI_D_HSI2,
	VCLK_IP_LH_AXI_MI_D1_ISPFE,
	VCLK_IP_LH_AXI_MI_D1_DPUF0,
	VCLK_IP_LH_AXI_MI_D0_DPUF0,
	VCLK_IP_LH_AXI_MI_D0_MFC,
	VCLK_IP_LH_AXI_MI_D1_MFC,
	VCLK_IP_LH_AXI_SI_P_HSI2_CD,
	VCLK_IP_LH_AXI_MI_D0_ISPFE,
	VCLK_IP_LH_AXI_MI_D3_ISPFE,
	VCLK_IP_D_TZPC_NOCL2AA,
	VCLK_IP_TREX_D_NOCL2AA,
	VCLK_IP_GPC_NOCL2AA,
	VCLK_IP_LH_AXI_MI_D6_RGBP,
	VCLK_IP_LH_AXI_MI_D5_RGBP,
	VCLK_IP_LH_AXI_MI_D0_RGBP,
	VCLK_IP_LH_AXI_MI_D1_RGBP,
	VCLK_IP_TREX_P_NOCL2AA,
	VCLK_IP_LH_AXI_MI_D2_ISPFE,
	VCLK_IP_LH_AXI_MI_D2_RGBP,
	VCLK_IP_LH_AXI_MI_D3_RGBP,
	VCLK_IP_LH_AST_SI_G_NOCL2AA_CD,
	VCLK_IP_LH_AXI_MI_D4_RGBP,
	VCLK_IP_LH_AST_MI_G_NOCL2AA_CD,
	VCLK_IP_LH_AST_SI_G_NOCL2AA,
	VCLK_IP_LH_AXI_MI_P_HSI2_CD,
	VCLK_IP_SLH_AXI_SI_P_HSI2,
	VCLK_IP_SLH_AXI_SI_P_DPUF0,
	VCLK_IP_SLH_AXI_SI_P_ISPFE,
	VCLK_IP_SLH_AXI_SI_P_RGBP,
	VCLK_IP_SLH_AXI_SI_P_MFC,
	VCLK_IP_SLH_AXI_SI_P_DPUF1,
	VCLK_IP_SLH_AXI_SI_P_DPUB,
	VCLK_IP_PPMU_NOCL2AA_M0,
	VCLK_IP_PPMU_NOCL2AA_M1,
	VCLK_IP_LH_TAXI_MI_P_NOCL0_NOCL2AA,
	VCLK_IP_LH_TAXI_SI_D0_NOCL2AA_NOCL1A,
	VCLK_IP_LH_TAXI_SI_D1_NOCL2AA_NOCL1A,
	VCLK_IP_BLK_NOCL2AA_FRC_OTP_DESERIAL,
	VCLK_IP_NOCL2AB_CMU_NOCL2AB,
	VCLK_IP_D_TZPC_NOCL2AB,
	VCLK_IP_GPC_NOCL2AB,
	VCLK_IP_SYSREG_NOCL2AB,
	VCLK_IP_TREX_D_NOCL2AB,
	VCLK_IP_TREX_P_NOCL2AB,
	VCLK_IP_PPMU_NOCL2AB_M0,
	VCLK_IP_PPMU_NOCL2AB_M1,
	VCLK_IP_LH_AXI_MI_D0_GDC,
	VCLK_IP_LH_AXI_MI_D1_GDC,
	VCLK_IP_LH_AXI_MI_D_GSE,
	VCLK_IP_LH_AXI_MI_D0_G2D,
	VCLK_IP_LH_AXI_MI_D1_G2D,
	VCLK_IP_LH_AXI_MI_D0_MCSC,
	VCLK_IP_LH_AXI_MI_D1_MCSC,
	VCLK_IP_LH_AXI_MI_D0_TNR,
	VCLK_IP_LH_AXI_MI_D1_TNR,
	VCLK_IP_LH_AXI_MI_D2_TNR,
	VCLK_IP_LH_AXI_MI_D3_TNR,
	VCLK_IP_LH_AXI_MI_D_YUVP,
	VCLK_IP_LH_TAXI_MI_P_NOCL0_NOCL2AB,
	VCLK_IP_LH_TAXI_SI_D0_NOCL2AB_NOCL1A,
	VCLK_IP_LH_TAXI_SI_D1_NOCL2AB_NOCL1A,
	VCLK_IP_LH_AST_SI_G_NOCL2AB_CD,
	VCLK_IP_LH_AST_MI_G_NOCL2AB_CD,
	VCLK_IP_LH_AST_SI_G_NOCL2AB,
	VCLK_IP_SLH_AXI_SI_P_GDC,
	VCLK_IP_SLH_AXI_SI_P_GSE,
	VCLK_IP_SLH_AXI_SI_P_MCSC,
	VCLK_IP_SLH_AXI_SI_P_G2D,
	VCLK_IP_SLH_AXI_SI_P_TNR,
	VCLK_IP_SLH_AXI_SI_P_YUVP,
	VCLK_IP_LH_ACEL_MI_D_MISC,
	VCLK_IP_LH_AXI_MI_D5_TNR,
	VCLK_IP_LH_AXI_MI_D4_TNR,
	VCLK_IP_LH_ACEL_MI_D2_G2D,
	VCLK_IP_LH_AXI_MI_D2_GDC,
	VCLK_IP_BLK_NOCL2AB_FRC_OTP_DESERIAL,
	VCLK_IP_GPIO_PERIC0,
	VCLK_IP_SYSREG_PERIC0,
	VCLK_IP_PERIC0_CMU_PERIC0,
	VCLK_IP_LH_AXI_MI_P_PERIC0_CU,
	VCLK_IP_D_TZPC_PERIC0,
	VCLK_IP_GPC_PERIC0,
	VCLK_IP_USI1_USI,
	VCLK_IP_USI2_USI,
	VCLK_IP_USI3_USI,
	VCLK_IP_USI4_USI,
	VCLK_IP_USI5_USI,
	VCLK_IP_USI6_USI,
	VCLK_IP_I3C1,
	VCLK_IP_I3C2,
	VCLK_IP_I3C3,
	VCLK_IP_I3C4,
	VCLK_IP_I3C5,
	VCLK_IP_I3C6,
	VCLK_IP_USI0_UART,
	VCLK_IP_USI14_USI,
	VCLK_IP_SLH_AXI_MI_P_PERIC0,
	VCLK_IP_LH_AXI_SI_P_PERIC0_CU,
	VCLK_IP_GPIO_PERIC1,
	VCLK_IP_SYSREG_PERIC1,
	VCLK_IP_PERIC1_CMU_PERIC1,
	VCLK_IP_LH_AXI_MI_P_PERIC1_CU,
	VCLK_IP_D_TZPC_PERIC1,
	VCLK_IP_GPC_PERIC1,
	VCLK_IP_USI0_USI,
	VCLK_IP_USI9_USI,
	VCLK_IP_USI10_USI,
	VCLK_IP_USI11_USI,
	VCLK_IP_USI12_USI,
	VCLK_IP_USI13_USI,
	VCLK_IP_I3C0,
	VCLK_IP_PWM,
	VCLK_IP_SLH_AXI_MI_P_PERIC1,
	VCLK_IP_LH_AXI_SI_P_PERIC1_CU,
	VCLK_IP_USI15_USI,
	VCLK_IP_RGBP_CMU_RGBP,
	VCLK_IP_AD_APB_RGBP,
	VCLK_IP_D_TZPC_RGBP,
	VCLK_IP_GPC_RGBP,
	VCLK_IP_RGBP,
	VCLK_IP_SLH_AXI_MI_P_RGBP,
	VCLK_IP_SYSREG_RGBP,
	VCLK_IP_LH_AXI_SI_D0_RGBP,
	VCLK_IP_LH_AXI_SI_D1_RGBP,
	VCLK_IP_SSMT_D0_RGBP,
	VCLK_IP_QE_D0_RGBP,
	VCLK_IP_PPMU_D0_RGBP,
	VCLK_IP_AD_APB_MCFP,
	VCLK_IP_PPMU_D1_RGBP,
	VCLK_IP_PPMU_D2_RGBP,
	VCLK_IP_PPMU_D0_MCFP,
	VCLK_IP_PPMU_D2_MCFP,
	VCLK_IP_PPMU_D3_MCFP,
	VCLK_IP_PPMU_D4_MCFP,
	VCLK_IP_PPMU_D5_MCFP,
	VCLK_IP_SYSMMU_S0_RGBP,
	VCLK_IP_SYSMMU_S0_PMMU0_RGBP,
	VCLK_IP_SYSMMU_S0_PMMU1_RGBP,
	VCLK_IP_SYSMMU_S1_RGBP,
	VCLK_IP_SYSMMU_S1_PMMU0_RGBP,
	VCLK_IP_SYSMMU_S1_PMMU1_RGBP,
	VCLK_IP_SYSMMU_S1_PMMU2_RGBP,
	VCLK_IP_SYSMMU_S1_PMMU3_RGBP,
	VCLK_IP_SYSMMU_S1_PMMU4_RGBP,
	VCLK_IP_LH_AXI_SI_D2_RGBP,
	VCLK_IP_LH_AXI_SI_D3_RGBP,
	VCLK_IP_LH_AXI_SI_D4_RGBP,
	VCLK_IP_LH_AXI_SI_D5_RGBP,
	VCLK_IP_LH_AXI_SI_D6_RGBP,
	VCLK_IP_LH_AXI_SI_LD_RGBP_GDC,
	VCLK_IP_MCFP,
	VCLK_IP_SSMT_D1_RGBP,
	VCLK_IP_SSMT_D2_RGBP,
	VCLK_IP_SSMT_D0_MCFP,
	VCLK_IP_SSMT_D2_MCFP,
	VCLK_IP_SSMT_D3_MCFP,
	VCLK_IP_SSMT_D4_MCFP,
	VCLK_IP_SSMT_D5_MCFP,
	VCLK_IP_QE_D1_RGBP,
	VCLK_IP_QE_D2_RGBP,
	VCLK_IP_QE_D3_RGBP,
	VCLK_IP_QE_D4_RGBP,
	VCLK_IP_QE_D5_RGBP,
	VCLK_IP_QE_D6_RGBP,
	VCLK_IP_QE_D4_MCFP,
	VCLK_IP_QE_D5_MCFP,
	VCLK_IP_QE_D6_MCFP,
	VCLK_IP_QE_D7_MCFP,
	VCLK_IP_QE_D8_MCFP,
	VCLK_IP_QE_D9_MCFP,
	VCLK_IP_QE_D11_MCFP,
	VCLK_IP_LH_AST_SI_I_RGBP_MCFP,
	VCLK_IP_LH_AST_MI_I_RGBP_MCFP,
	VCLK_IP_LH_AST_SI_L_OTF_RGBP_YUVP,
	VCLK_IP_QE_D10_MCFP,
	VCLK_IP_BLK_RGBP_FRC_OTP_DESERIAL,
	VCLK_IP_XIU_D1_RGBP,
	VCLK_IP_XIU_D4_RGBP,
	VCLK_IP_XIU_D5_RGBP,
	VCLK_IP_S2D_CMU_S2D,
	VCLK_IP_BIS_S2D,
	VCLK_IP_LH_AXI_MI_LG_SCAN2DRAM_CU,
	VCLK_IP_SLH_AXI_MI_LG_SCAN2DRAM,
	VCLK_IP_LH_AXI_SI_LG_SCAN2DRAM_CU,
	VCLK_IP_AD_APB_GTNR_MERGE,
	VCLK_IP_D_TZPC_TNR,
	VCLK_IP_SLH_AXI_MI_P_TNR,
	VCLK_IP_LH_AST_SI_L_OTF_TNR_MCSC,
	VCLK_IP_LH_AXI_SI_D0_TNR,
	VCLK_IP_LH_AXI_SI_D1_TNR,
	VCLK_IP_PPMU_D0_TNR,
	VCLK_IP_PPMU_D1_TNR,
	VCLK_IP_SYSMMU_S0_PMMU0_TNR,
	VCLK_IP_SYSREG_TNR,
	VCLK_IP_LH_AST_MI_L_OTF_YUVP_TNR,
	VCLK_IP_LH_AXI_SI_D2_TNR,
	VCLK_IP_LH_AXI_SI_D3_TNR,
	VCLK_IP_PPMU_D2_TNR,
	VCLK_IP_PPMU_D3_TNR,
	VCLK_IP_SYSMMU_S1_PMMU2_TNR,
	VCLK_IP_SYSMMU_S1_PMMU1_TNR,
	VCLK_IP_QE_D10_TNRA,
	VCLK_IP_XIU_D0_TNR,
	VCLK_IP_XIU_D1_TNR,
	VCLK_IP_QE_D0_TNR,
	VCLK_IP_QE_D1_TNR,
	VCLK_IP_QE_D5_TNR,
	VCLK_IP_QE_D6_TNR,
	VCLK_IP_QE_D7_TNR,
	VCLK_IP_SSMT_D0_TNR,
	VCLK_IP_SSMT_D1_TNR,
	VCLK_IP_SSMT_D2_TNR,
	VCLK_IP_SSMT_D3_TNR,
	VCLK_IP_SYSMMU_S1_PMMU0_TNR,
	VCLK_IP_GPC_TNR,
	VCLK_IP_LH_AST_SI_L_OTF_TNR_GSE,
	VCLK_IP_QE_D8_TNR,
	VCLK_IP_QE_D9_TNR,
	VCLK_IP_SYSMMU_S0_PMMU1_TNR,
	VCLK_IP_XIU_D4_TNR,
	VCLK_IP_QE_D11_TNRA,
	VCLK_IP_XIU_D2_TNR,
	VCLK_IP_XIU_D3_TNR,
	VCLK_IP_GTNR_MERGE,
	VCLK_IP_LH_AXI_SI_D4_TNR,
	VCLK_IP_PPMU_D10_TNRA,
	VCLK_IP_PPMU_D4_TNR,
	VCLK_IP_PPMU_D5_TNR,
	VCLK_IP_PPMU_D6_TNR,
	VCLK_IP_PPMU_D7_TNR,
	VCLK_IP_PPMU_D8_TNR,
	VCLK_IP_PPMU_D9_TNR,
	VCLK_IP_SSMT_D10_TNRA,
	VCLK_IP_SSMT_D4_TNR,
	VCLK_IP_SSMT_D5_TNR,
	VCLK_IP_SSMT_D6_TNR,
	VCLK_IP_SSMT_D7_TNR,
	VCLK_IP_SSMT_D8_TNR,
	VCLK_IP_SSMT_D9_TNR,
	VCLK_IP_SYSMMU_S0_TNR,
	VCLK_IP_SYSMMU_S1_TNR,
	VCLK_IP_XIU_D6_TNR,
	VCLK_IP_TNR_CMU_TNR,
	VCLK_IP_SSMT_D11_TNRA,
	VCLK_IP_PPMU_D11_TNRA,
	VCLK_IP_AD_APB_GTNR_ALIGN,
	VCLK_IP_GTNR_ALIGN,
	VCLK_IP_XIU_D10_TNR,
	VCLK_IP_QE_D2_TNR,
	VCLK_IP_QE_D3_TNR,
	VCLK_IP_QE_D4_TNR,
	VCLK_IP_SYSMMU_S2_PMMU0_TNR,
	VCLK_IP_SYSMMU_S2_TNR,
	VCLK_IP_XIU_D7_TNR,
	VCLK_IP_XIU_D11_TNR,
	VCLK_IP_LH_AXI_SI_D5_TNR,
	VCLK_IP_BLK_TNR_FRC_OTP_DESERIAL,
	VCLK_IP_TPU_CMU_TPU,
	VCLK_IP_LH_AXI_MI_P_TPU_CU,
	VCLK_IP_D_TZPC_TPU,
	VCLK_IP_LH_ACEL_SI_D0_TPU,
	VCLK_IP_SYSREG_TPU,
	VCLK_IP_SYSMMU_S0_PMMU0_TPU,
	VCLK_IP_PPMU_D0_TPU,
	VCLK_IP_SSMT_D0_TPU,
	VCLK_IP_GPC_TPU,
	VCLK_IP_AS_APB_SYSMMU_S1_NS_TPU,
	VCLK_IP_TPU,
	VCLK_IP_LH_ATB_SI_LT0_TPU_CPUCL0,
	VCLK_IP_LH_ATB_SI_LT1_TPU_CPUCL0,
	VCLK_IP_ADM_DAP_G_TPU,
	VCLK_IP_ASYNC_APB_INT_TPU,
	VCLK_IP_LH_ATB_MI_LT0_TPU_CPUCL0_CD,
	VCLK_IP_LH_ATB_MI_LT1_TPU_CPUCL0_CD,
	VCLK_IP_LH_ATB_SI_LT0_TPU_CPUCL0_CD,
	VCLK_IP_LH_ATB_SI_LT1_TPU_CPUCL0_CD,
	VCLK_IP_SLH_AXI_MI_P_TPU,
	VCLK_IP_LH_AXI_SI_P_TPU_CU,
	VCLK_IP_XIU_D_TPU,
	VCLK_IP_SSMT_D1_TPU,
	VCLK_IP_PPMU_D1_TPU,
	VCLK_IP_SYSMMU_S0_PMMU1_TPU,
	VCLK_IP_SYSMMU_S0_TPU,
	VCLK_IP_LH_ACEL_SI_D1_TPU,
	VCLK_IP_ADD_APBIF_TPU,
	VCLK_IP_ADD_TPU,
	VCLK_IP_DAPAPBAP_TPU,
	VCLK_IP_BLK_TPU_FRC_OTP_DESERIAL,
	VCLK_IP_AD_APB_YUVP,
	VCLK_IP_D_TZPC_YUVP,
	VCLK_IP_YUVP,
	VCLK_IP_GPC_YUVP,
	VCLK_IP_SLH_AXI_MI_P_YUVP,
	VCLK_IP_LH_AXI_SI_D_YUVP,
	VCLK_IP_PPMU_D0_YUVP,
	VCLK_IP_SSMT_D0_YUVP,
	VCLK_IP_SYSMMU_S0_PMMU0_YUVP,
	VCLK_IP_SYSREG_YUVP,
	VCLK_IP_LH_AST_SI_L_OTF_YUVP_MCSC,
	VCLK_IP_LH_AST_MI_L_OTF_RGBP_YUVP,
	VCLK_IP_LH_AST_SI_L_OTF_YUVP_GSE,
	VCLK_IP_LH_AST_SI_L_OTF_YUVP_TNR,
	VCLK_IP_QE_D0_YUVP,
	VCLK_IP_YUVP_CMU_YUVP,
	VCLK_IP_SSMT_D1_YUVP,
	VCLK_IP_PPMU_D1_YUVP,
	VCLK_IP_QE_D1_YUVP,
	VCLK_IP_PPMU_D4_YUVP,
	VCLK_IP_SSMT_D4_YUVP,
	VCLK_IP_QE_D4_YUVP,
	VCLK_IP_SYSMMU_S0_YUVP,
	VCLK_IP_XIU_D1_YUVP,
	VCLK_IP_XIU_D0_YUVP,
	VCLK_IP_BLK_YUVP_FRC_OTP_DESERIAL,
	end_of_gate_vclk,
	num_of_gate_vclk = end_of_gate_vclk - ((MASK_OF_ID & end_of_common_vclk) | GATE_VCLK_TYPE),

};
#endif
