{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 03 09:47:37 2021 " "Info: Processing started: Thu Jun 03 09:47:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off M6 -c M6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off M6 -c M6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "M7.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电实验6/M7.bdf" { { 240 -16 152 256 "CLK" "" } } } } { "d:/softwares/programfiles/quartus222/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/softwares/programfiles/quartus222/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74161:inst\|f74161:sub\|9 74161:inst\|f74161:sub\|99 360.1 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 360.1 MHz between source register \"74161:inst\|f74161:sub\|9\" and destination register \"74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.183 ns + Longest register register " "Info: + Longest register to register delay is 1.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst\|f74161:sub\|9 1 REG LCFF_X2_Y17_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y17_N1; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.624 ns) 1.075 ns 74161:inst\|f74161:sub\|98 2 COMB LCCOMB_X2_Y17_N28 1 " "Info: 2: + IC(0.451 ns) + CELL(0.624 ns) = 1.075 ns; Loc. = LCCOMB_X2_Y17_N28; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|98'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|98 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 568 432 496 608 "98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.183 ns 74161:inst\|f74161:sub\|99 3 REG LCFF_X2_Y17_N29 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.183 ns; Loc. = LCFF_X2_Y17_N29; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst|f74161:sub|98 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 61.88 % ) " "Info: Total cell delay = 0.732 ns ( 61.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.451 ns ( 38.12 % ) " "Info: Total interconnect delay = 0.451 ns ( 38.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|98 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "1.183 ns" { 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|98 {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.451ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.932 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.009 ns) 1.009 ns CLK 1 CLK PIN_5 3 " "Info: 1: + IC(0.000 ns) + CELL(1.009 ns) = 1.009 ns; Loc. = PIN_5; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "M7.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电实验6/M7.bdf" { { 240 -16 152 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.666 ns) 2.932 ns 74161:inst\|f74161:sub\|99 2 REG LCFF_X2_Y17_N29 4 " "Info: 2: + IC(1.257 ns) + CELL(0.666 ns) = 2.932 ns; Loc. = LCFF_X2_Y17_N29; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.675 ns ( 57.13 % ) " "Info: Total cell delay = 1.675 ns ( 57.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.257 ns ( 42.87 % ) " "Info: Total interconnect delay = 1.257 ns ( 42.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { CLK {} CLK~combout {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.257ns } { 0.000ns 1.009ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.932 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.009 ns) 1.009 ns CLK 1 CLK PIN_5 3 " "Info: 1: + IC(0.000 ns) + CELL(1.009 ns) = 1.009 ns; Loc. = PIN_5; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "M7.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电实验6/M7.bdf" { { 240 -16 152 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.666 ns) 2.932 ns 74161:inst\|f74161:sub\|9 2 REG LCFF_X2_Y17_N1 4 " "Info: 2: + IC(1.257 ns) + CELL(0.666 ns) = 2.932 ns; Loc. = LCFF_X2_Y17_N1; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { CLK 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.675 ns ( 57.13 % ) " "Info: Total cell delay = 1.675 ns ( 57.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.257 ns ( 42.87 % ) " "Info: Total interconnect delay = 1.257 ns ( 42.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { CLK 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { CLK {} CLK~combout {} 74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.257ns } { 0.000ns 1.009ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { CLK {} CLK~combout {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.257ns } { 0.000ns 1.009ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { CLK 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { CLK {} CLK~combout {} 74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.257ns } { 0.000ns 1.009ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { 74161:inst|f74161:sub|9 74161:inst|f74161:sub|98 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "1.183 ns" { 74161:inst|f74161:sub|9 {} 74161:inst|f74161:sub|98 {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.451ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { CLK {} CLK~combout {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.257ns } { 0.000ns 1.009ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { CLK 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { CLK {} CLK~combout {} 74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.257ns } { 0.000ns 1.009ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74161:inst\|f74161:sub\|87 EN CLK 4.551 ns register " "Info: tsu for register \"74161:inst\|f74161:sub\|87\" (data pin = \"EN\", clock pin = \"CLK\") is 4.551 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.523 ns + Longest pin register " "Info: + Longest pin to register delay is 7.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns EN 1 PIN PIN_199 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_199; Fanout = 3; PIN Node = 'EN'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "M7.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电实验6/M7.bdf" { { 200 -16 152 216 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.769 ns) + CELL(0.651 ns) 7.415 ns 74161:inst\|f74161:sub\|86 2 COMB LCCOMB_X2_Y17_N10 1 " "Info: 2: + IC(5.769 ns) + CELL(0.651 ns) = 7.415 ns; Loc. = LCCOMB_X2_Y17_N10; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|86'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { EN 74161:inst|f74161:sub|86 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 360 432 496 400 "86" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.523 ns 74161:inst\|f74161:sub\|87 3 REG LCFF_X2_Y17_N11 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.523 ns; Loc. = LCFF_X2_Y17_N11; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst|f74161:sub|86 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.754 ns ( 23.32 % ) " "Info: Total cell delay = 1.754 ns ( 23.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.769 ns ( 76.68 % ) " "Info: Total interconnect delay = 5.769 ns ( 76.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "7.523 ns" { EN 74161:inst|f74161:sub|86 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "7.523 ns" { EN {} EN~combout {} 74161:inst|f74161:sub|86 {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 5.769ns 0.000ns } { 0.000ns 0.995ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.932 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.009 ns) 1.009 ns CLK 1 CLK PIN_5 3 " "Info: 1: + IC(0.000 ns) + CELL(1.009 ns) = 1.009 ns; Loc. = PIN_5; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "M7.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电实验6/M7.bdf" { { 240 -16 152 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.666 ns) 2.932 ns 74161:inst\|f74161:sub\|87 2 REG LCFF_X2_Y17_N11 4 " "Info: 2: + IC(1.257 ns) + CELL(0.666 ns) = 2.932 ns; Loc. = LCFF_X2_Y17_N11; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { CLK 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.675 ns ( 57.13 % ) " "Info: Total cell delay = 1.675 ns ( 57.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.257 ns ( 42.87 % ) " "Info: Total interconnect delay = 1.257 ns ( 42.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { CLK 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { CLK {} CLK~combout {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.257ns } { 0.000ns 1.009ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "7.523 ns" { EN 74161:inst|f74161:sub|86 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "7.523 ns" { EN {} EN~combout {} 74161:inst|f74161:sub|86 {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 5.769ns 0.000ns } { 0.000ns 0.995ns 0.651ns 0.108ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { CLK 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { CLK {} CLK~combout {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.257ns } { 0.000ns 1.009ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q2 74161:inst\|f74161:sub\|99 7.373 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q2\" through register \"74161:inst\|f74161:sub\|99\" is 7.373 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.932 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.009 ns) 1.009 ns CLK 1 CLK PIN_5 3 " "Info: 1: + IC(0.000 ns) + CELL(1.009 ns) = 1.009 ns; Loc. = PIN_5; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "M7.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电实验6/M7.bdf" { { 240 -16 152 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.666 ns) 2.932 ns 74161:inst\|f74161:sub\|99 2 REG LCFF_X2_Y17_N29 4 " "Info: 2: + IC(1.257 ns) + CELL(0.666 ns) = 2.932 ns; Loc. = LCFF_X2_Y17_N29; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.675 ns ( 57.13 % ) " "Info: Total cell delay = 1.675 ns ( 57.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.257 ns ( 42.87 % ) " "Info: Total interconnect delay = 1.257 ns ( 42.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { CLK {} CLK~combout {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.257ns } { 0.000ns 1.009ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.137 ns + Longest register pin " "Info: + Longest register to pin delay is 4.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst\|f74161:sub\|99 1 REG LCFF_X2_Y17_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y17_N29; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(2.846 ns) 4.137 ns Q2 2 PIN PIN_200 0 " "Info: 2: + IC(1.291 ns) + CELL(2.846 ns) = 4.137 ns; Loc. = PIN_200; Fanout = 0; PIN Node = 'Q2'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "4.137 ns" { 74161:inst|f74161:sub|99 Q2 } "NODE_NAME" } } { "M7.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电实验6/M7.bdf" { { 192 848 1024 208 "Q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.846 ns ( 68.79 % ) " "Info: Total cell delay = 2.846 ns ( 68.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.291 ns ( 31.21 % ) " "Info: Total interconnect delay = 1.291 ns ( 31.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "4.137 ns" { 74161:inst|f74161:sub|99 Q2 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "4.137 ns" { 74161:inst|f74161:sub|99 {} Q2 {} } { 0.000ns 1.291ns } { 0.000ns 2.846ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { CLK {} CLK~combout {} 74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.257ns } { 0.000ns 1.009ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "4.137 ns" { 74161:inst|f74161:sub|99 Q2 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "4.137 ns" { 74161:inst|f74161:sub|99 {} Q2 {} } { 0.000ns 1.291ns } { 0.000ns 2.846ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74161:inst\|f74161:sub\|9 EN CLK -4.281 ns register " "Info: th for register \"74161:inst\|f74161:sub\|9\" (data pin = \"EN\", clock pin = \"CLK\") is -4.281 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.932 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.009 ns) 1.009 ns CLK 1 CLK PIN_5 3 " "Info: 1: + IC(0.000 ns) + CELL(1.009 ns) = 1.009 ns; Loc. = PIN_5; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "M7.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电实验6/M7.bdf" { { 240 -16 152 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.666 ns) 2.932 ns 74161:inst\|f74161:sub\|9 2 REG LCFF_X2_Y17_N1 4 " "Info: 2: + IC(1.257 ns) + CELL(0.666 ns) = 2.932 ns; Loc. = LCFF_X2_Y17_N1; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { CLK 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.675 ns ( 57.13 % ) " "Info: Total cell delay = 1.675 ns ( 57.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.257 ns ( 42.87 % ) " "Info: Total interconnect delay = 1.257 ns ( 42.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { CLK 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { CLK {} CLK~combout {} 74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.257ns } { 0.000ns 1.009ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.519 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns EN 1 PIN PIN_199 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_199; Fanout = 3; PIN Node = 'EN'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "M7.bdf" "" { Schematic "D:/DA_ER_xia/数电/数电实验/数电实验6/M7.bdf" { { 200 -16 152 216 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.769 ns) + CELL(0.647 ns) 7.411 ns 74161:inst\|f74161:sub\|77 2 COMB LCCOMB_X2_Y17_N0 1 " "Info: 2: + IC(5.769 ns) + CELL(0.647 ns) = 7.411 ns; Loc. = LCCOMB_X2_Y17_N0; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|77'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "6.416 ns" { EN 74161:inst|f74161:sub|77 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 152 432 496 192 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.519 ns 74161:inst\|f74161:sub\|9 3 REG LCFF_X2_Y17_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.519 ns; Loc. = LCFF_X2_Y17_N1; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|9'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst|f74161:sub|77 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.750 ns ( 23.27 % ) " "Info: Total cell delay = 1.750 ns ( 23.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.769 ns ( 76.73 % ) " "Info: Total interconnect delay = 5.769 ns ( 76.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "7.519 ns" { EN 74161:inst|f74161:sub|77 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "7.519 ns" { EN {} EN~combout {} 74161:inst|f74161:sub|77 {} 74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 5.769ns 0.000ns } { 0.000ns 0.995ns 0.647ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { CLK 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { CLK {} CLK~combout {} 74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.257ns } { 0.000ns 1.009ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "7.519 ns" { EN 74161:inst|f74161:sub|77 74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "7.519 ns" { EN {} EN~combout {} 74161:inst|f74161:sub|77 {} 74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 5.769ns 0.000ns } { 0.000ns 0.995ns 0.647ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 03 09:47:37 2021 " "Info: Processing ended: Thu Jun 03 09:47:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1}
