
RPM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009704  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  08009898  08009898  00019898  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b98  08009b98  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009b98  08009b98  00019b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ba0  08009ba0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ba0  08009ba0  00019ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ba4  08009ba4  00019ba4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009ba8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  200001e0  08009d88  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  08009d88  000203d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ae9  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000283f  00000000  00000000  00033cf9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001178  00000000  00000000  00036538  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001020  00000000  00000000  000376b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003aea  00000000  00000000  000386d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dd81  00000000  00000000  0003c1ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ad040  00000000  00000000  00049f3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f6f7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000553c  00000000  00000000  000f6ff8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800987c 	.word	0x0800987c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800987c 	.word	0x0800987c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <app_NumeroA7Segmentos>:
uint8_t Bandera[]={0,0,0};


/* Conversion del valor numerico para 7 segmentos */
void app_NumeroA7Segmentos(uint32_t Numero,uint8_t TipoDisplay)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	460b      	mov	r3, r1
 8000f92:	70fb      	strb	r3, [r7, #3]
	switch(TipoDisplay)
 8000f94:	78fb      	ldrb	r3, [r7, #3]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d003      	beq.n	8000fa2 <app_NumeroA7Segmentos+0x1a>
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	f000 81a3 	beq.w	80012e6 <app_NumeroA7Segmentos+0x35e>
				}
			}
		}break;
		default:{}
	}
}
 8000fa0:	e348      	b.n	8001634 <app_NumeroA7Segmentos+0x6ac>
			switch(Numero)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2b09      	cmp	r3, #9
 8000fa6:	f200 8342 	bhi.w	800162e <app_NumeroA7Segmentos+0x6a6>
 8000faa:	a201      	add	r2, pc, #4	; (adr r2, 8000fb0 <app_NumeroA7Segmentos+0x28>)
 8000fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fb0:	08000fd9 	.word	0x08000fd9
 8000fb4:	08001027 	.word	0x08001027
 8000fb8:	08001075 	.word	0x08001075
 8000fbc:	080010c3 	.word	0x080010c3
 8000fc0:	08001111 	.word	0x08001111
 8000fc4:	0800115f 	.word	0x0800115f
 8000fc8:	080011ad 	.word	0x080011ad
 8000fcc:	080011fb 	.word	0x080011fb
 8000fd0:	08001249 	.word	0x08001249
 8000fd4:	08001297 	.word	0x08001297
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8000fd8:	2201      	movs	r2, #1
 8000fda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fe2:	f002 f8e3 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	2102      	movs	r1, #2
 8000fea:	48cc      	ldr	r0, [pc, #816]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8000fec:	f002 f8de 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	2104      	movs	r1, #4
 8000ff4:	48c9      	ldr	r0, [pc, #804]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8000ff6:	f002 f8d9 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001002:	f002 f8d3 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8001006:	2201      	movs	r2, #1
 8001008:	2110      	movs	r1, #16
 800100a:	48c4      	ldr	r0, [pc, #784]	; (800131c <app_NumeroA7Segmentos+0x394>)
 800100c:	f002 f8ce 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8001010:	2201      	movs	r2, #1
 8001012:	2140      	movs	r1, #64	; 0x40
 8001014:	48c1      	ldr	r0, [pc, #772]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001016:	f002 f8c9 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 800101a:	2200      	movs	r2, #0
 800101c:	2180      	movs	r1, #128	; 0x80
 800101e:	48bf      	ldr	r0, [pc, #764]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001020:	f002 f8c4 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 8001024:	e15e      	b.n	80012e4 <app_NumeroA7Segmentos+0x35c>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8001026:	2200      	movs	r2, #0
 8001028:	f44f 7180 	mov.w	r1, #256	; 0x100
 800102c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001030:	f002 f8bc 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8001034:	2201      	movs	r2, #1
 8001036:	2102      	movs	r1, #2
 8001038:	48b8      	ldr	r0, [pc, #736]	; (800131c <app_NumeroA7Segmentos+0x394>)
 800103a:	f002 f8b7 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 800103e:	2201      	movs	r2, #1
 8001040:	2104      	movs	r1, #4
 8001042:	48b6      	ldr	r0, [pc, #728]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001044:	f002 f8b2 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 8001048:	2200      	movs	r2, #0
 800104a:	2101      	movs	r1, #1
 800104c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001050:	f002 f8ac 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 8001054:	2200      	movs	r2, #0
 8001056:	2110      	movs	r1, #16
 8001058:	48b0      	ldr	r0, [pc, #704]	; (800131c <app_NumeroA7Segmentos+0x394>)
 800105a:	f002 f8a7 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 800105e:	2200      	movs	r2, #0
 8001060:	2140      	movs	r1, #64	; 0x40
 8001062:	48ae      	ldr	r0, [pc, #696]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001064:	f002 f8a2 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 8001068:	2200      	movs	r2, #0
 800106a:	2180      	movs	r1, #128	; 0x80
 800106c:	48ab      	ldr	r0, [pc, #684]	; (800131c <app_NumeroA7Segmentos+0x394>)
 800106e:	f002 f89d 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 8001072:	e137      	b.n	80012e4 <app_NumeroA7Segmentos+0x35c>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8001074:	2201      	movs	r2, #1
 8001076:	f44f 7180 	mov.w	r1, #256	; 0x100
 800107a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800107e:	f002 f895 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8001082:	2201      	movs	r2, #1
 8001084:	2102      	movs	r1, #2
 8001086:	48a5      	ldr	r0, [pc, #660]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001088:	f002 f890 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 800108c:	2200      	movs	r2, #0
 800108e:	2104      	movs	r1, #4
 8001090:	48a2      	ldr	r0, [pc, #648]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001092:	f002 f88b 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8001096:	2201      	movs	r2, #1
 8001098:	2101      	movs	r1, #1
 800109a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800109e:	f002 f885 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 80010a2:	2201      	movs	r2, #1
 80010a4:	2110      	movs	r1, #16
 80010a6:	489d      	ldr	r0, [pc, #628]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80010a8:	f002 f880 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 80010ac:	2200      	movs	r2, #0
 80010ae:	2140      	movs	r1, #64	; 0x40
 80010b0:	489a      	ldr	r0, [pc, #616]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80010b2:	f002 f87b 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 80010b6:	2201      	movs	r2, #1
 80010b8:	2180      	movs	r1, #128	; 0x80
 80010ba:	4898      	ldr	r0, [pc, #608]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80010bc:	f002 f876 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 80010c0:	e110      	b.n	80012e4 <app_NumeroA7Segmentos+0x35c>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 80010c2:	2201      	movs	r2, #1
 80010c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010cc:	f002 f86e 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 80010d0:	2201      	movs	r2, #1
 80010d2:	2102      	movs	r1, #2
 80010d4:	4891      	ldr	r0, [pc, #580]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80010d6:	f002 f869 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 80010da:	2201      	movs	r2, #1
 80010dc:	2104      	movs	r1, #4
 80010de:	488f      	ldr	r0, [pc, #572]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80010e0:	f002 f864 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 80010e4:	2201      	movs	r2, #1
 80010e6:	2101      	movs	r1, #1
 80010e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ec:	f002 f85e 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 80010f0:	2200      	movs	r2, #0
 80010f2:	2110      	movs	r1, #16
 80010f4:	4889      	ldr	r0, [pc, #548]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80010f6:	f002 f859 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 80010fa:	2200      	movs	r2, #0
 80010fc:	2140      	movs	r1, #64	; 0x40
 80010fe:	4887      	ldr	r0, [pc, #540]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001100:	f002 f854 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8001104:	2201      	movs	r2, #1
 8001106:	2180      	movs	r1, #128	; 0x80
 8001108:	4884      	ldr	r0, [pc, #528]	; (800131c <app_NumeroA7Segmentos+0x394>)
 800110a:	f002 f84f 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 800110e:	e0e9      	b.n	80012e4 <app_NumeroA7Segmentos+0x35c>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8001110:	2200      	movs	r2, #0
 8001112:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001116:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111a:	f002 f847 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 800111e:	2201      	movs	r2, #1
 8001120:	2102      	movs	r1, #2
 8001122:	487e      	ldr	r0, [pc, #504]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001124:	f002 f842 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8001128:	2201      	movs	r2, #1
 800112a:	2104      	movs	r1, #4
 800112c:	487b      	ldr	r0, [pc, #492]	; (800131c <app_NumeroA7Segmentos+0x394>)
 800112e:	f002 f83d 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 8001132:	2200      	movs	r2, #0
 8001134:	2101      	movs	r1, #1
 8001136:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800113a:	f002 f837 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 800113e:	2200      	movs	r2, #0
 8001140:	2110      	movs	r1, #16
 8001142:	4876      	ldr	r0, [pc, #472]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001144:	f002 f832 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8001148:	2201      	movs	r2, #1
 800114a:	2140      	movs	r1, #64	; 0x40
 800114c:	4873      	ldr	r0, [pc, #460]	; (800131c <app_NumeroA7Segmentos+0x394>)
 800114e:	f002 f82d 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8001152:	2201      	movs	r2, #1
 8001154:	2180      	movs	r1, #128	; 0x80
 8001156:	4871      	ldr	r0, [pc, #452]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001158:	f002 f828 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 800115c:	e0c2      	b.n	80012e4 <app_NumeroA7Segmentos+0x35c>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 800115e:	2201      	movs	r2, #1
 8001160:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001164:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001168:	f002 f820 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 800116c:	2200      	movs	r2, #0
 800116e:	2102      	movs	r1, #2
 8001170:	486a      	ldr	r0, [pc, #424]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001172:	f002 f81b 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8001176:	2201      	movs	r2, #1
 8001178:	2104      	movs	r1, #4
 800117a:	4868      	ldr	r0, [pc, #416]	; (800131c <app_NumeroA7Segmentos+0x394>)
 800117c:	f002 f816 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8001180:	2201      	movs	r2, #1
 8001182:	2101      	movs	r1, #1
 8001184:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001188:	f002 f810 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 800118c:	2200      	movs	r2, #0
 800118e:	2110      	movs	r1, #16
 8001190:	4862      	ldr	r0, [pc, #392]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001192:	f002 f80b 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8001196:	2201      	movs	r2, #1
 8001198:	2140      	movs	r1, #64	; 0x40
 800119a:	4860      	ldr	r0, [pc, #384]	; (800131c <app_NumeroA7Segmentos+0x394>)
 800119c:	f002 f806 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 80011a0:	2201      	movs	r2, #1
 80011a2:	2180      	movs	r1, #128	; 0x80
 80011a4:	485d      	ldr	r0, [pc, #372]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80011a6:	f002 f801 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 80011aa:	e09b      	b.n	80012e4 <app_NumeroA7Segmentos+0x35c>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 80011ac:	2201      	movs	r2, #1
 80011ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011b6:	f001 fff9 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2102      	movs	r1, #2
 80011be:	4857      	ldr	r0, [pc, #348]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80011c0:	f001 fff4 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 80011c4:	2201      	movs	r2, #1
 80011c6:	2104      	movs	r1, #4
 80011c8:	4854      	ldr	r0, [pc, #336]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80011ca:	f001 ffef 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 80011ce:	2201      	movs	r2, #1
 80011d0:	2101      	movs	r1, #1
 80011d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011d6:	f001 ffe9 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 80011da:	2201      	movs	r2, #1
 80011dc:	2110      	movs	r1, #16
 80011de:	484f      	ldr	r0, [pc, #316]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80011e0:	f001 ffe4 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 80011e4:	2201      	movs	r2, #1
 80011e6:	2140      	movs	r1, #64	; 0x40
 80011e8:	484c      	ldr	r0, [pc, #304]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80011ea:	f001 ffdf 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 80011ee:	2201      	movs	r2, #1
 80011f0:	2180      	movs	r1, #128	; 0x80
 80011f2:	484a      	ldr	r0, [pc, #296]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80011f4:	f001 ffda 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 80011f8:	e074      	b.n	80012e4 <app_NumeroA7Segmentos+0x35c>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 80011fa:	2201      	movs	r2, #1
 80011fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001200:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001204:	f001 ffd2 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8001208:	2201      	movs	r2, #1
 800120a:	2102      	movs	r1, #2
 800120c:	4843      	ldr	r0, [pc, #268]	; (800131c <app_NumeroA7Segmentos+0x394>)
 800120e:	f001 ffcd 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8001212:	2201      	movs	r2, #1
 8001214:	2104      	movs	r1, #4
 8001216:	4841      	ldr	r0, [pc, #260]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001218:	f001 ffc8 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 800121c:	2200      	movs	r2, #0
 800121e:	2101      	movs	r1, #1
 8001220:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001224:	f001 ffc2 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 8001228:	2200      	movs	r2, #0
 800122a:	2110      	movs	r1, #16
 800122c:	483b      	ldr	r0, [pc, #236]	; (800131c <app_NumeroA7Segmentos+0x394>)
 800122e:	f001 ffbd 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	2140      	movs	r1, #64	; 0x40
 8001236:	4839      	ldr	r0, [pc, #228]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001238:	f001 ffb8 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 800123c:	2201      	movs	r2, #1
 800123e:	2180      	movs	r1, #128	; 0x80
 8001240:	4836      	ldr	r0, [pc, #216]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001242:	f001 ffb3 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 8001246:	e04d      	b.n	80012e4 <app_NumeroA7Segmentos+0x35c>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8001248:	2201      	movs	r2, #1
 800124a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800124e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001252:	f001 ffab 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8001256:	2201      	movs	r2, #1
 8001258:	2102      	movs	r1, #2
 800125a:	4830      	ldr	r0, [pc, #192]	; (800131c <app_NumeroA7Segmentos+0x394>)
 800125c:	f001 ffa6 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 8001260:	2201      	movs	r2, #1
 8001262:	2104      	movs	r1, #4
 8001264:	482d      	ldr	r0, [pc, #180]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001266:	f001 ffa1 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 800126a:	2201      	movs	r2, #1
 800126c:	2101      	movs	r1, #1
 800126e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001272:	f001 ff9b 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8001276:	2201      	movs	r2, #1
 8001278:	2110      	movs	r1, #16
 800127a:	4828      	ldr	r0, [pc, #160]	; (800131c <app_NumeroA7Segmentos+0x394>)
 800127c:	f001 ff96 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8001280:	2201      	movs	r2, #1
 8001282:	2140      	movs	r1, #64	; 0x40
 8001284:	4825      	ldr	r0, [pc, #148]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001286:	f001 ff91 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 800128a:	2201      	movs	r2, #1
 800128c:	2180      	movs	r1, #128	; 0x80
 800128e:	4823      	ldr	r0, [pc, #140]	; (800131c <app_NumeroA7Segmentos+0x394>)
 8001290:	f001 ff8c 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 8001294:	e026      	b.n	80012e4 <app_NumeroA7Segmentos+0x35c>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8001296:	2201      	movs	r2, #1
 8001298:	f44f 7180 	mov.w	r1, #256	; 0x100
 800129c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012a0:	f001 ff84 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 80012a4:	2201      	movs	r2, #1
 80012a6:	2102      	movs	r1, #2
 80012a8:	481c      	ldr	r0, [pc, #112]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80012aa:	f001 ff7f 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 80012ae:	2201      	movs	r2, #1
 80012b0:	2104      	movs	r1, #4
 80012b2:	481a      	ldr	r0, [pc, #104]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80012b4:	f001 ff7a 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 80012b8:	2201      	movs	r2, #1
 80012ba:	2101      	movs	r1, #1
 80012bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012c0:	f001 ff74 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 80012c4:	2200      	movs	r2, #0
 80012c6:	2110      	movs	r1, #16
 80012c8:	4814      	ldr	r0, [pc, #80]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80012ca:	f001 ff6f 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 80012ce:	2201      	movs	r2, #1
 80012d0:	2140      	movs	r1, #64	; 0x40
 80012d2:	4812      	ldr	r0, [pc, #72]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80012d4:	f001 ff6a 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 80012d8:	2201      	movs	r2, #1
 80012da:	2180      	movs	r1, #128	; 0x80
 80012dc:	480f      	ldr	r0, [pc, #60]	; (800131c <app_NumeroA7Segmentos+0x394>)
 80012de:	f001 ff65 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 80012e2:	bf00      	nop
		}break;
 80012e4:	e1a3      	b.n	800162e <app_NumeroA7Segmentos+0x6a6>
			switch(Numero)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2b09      	cmp	r3, #9
 80012ea:	f200 81a2 	bhi.w	8001632 <app_NumeroA7Segmentos+0x6aa>
 80012ee:	a201      	add	r2, pc, #4	; (adr r2, 80012f4 <app_NumeroA7Segmentos+0x36c>)
 80012f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012f4:	08001321 	.word	0x08001321
 80012f8:	0800136f 	.word	0x0800136f
 80012fc:	080013bd 	.word	0x080013bd
 8001300:	0800140b 	.word	0x0800140b
 8001304:	08001459 	.word	0x08001459
 8001308:	080014a7 	.word	0x080014a7
 800130c:	080014f5 	.word	0x080014f5
 8001310:	08001543 	.word	0x08001543
 8001314:	08001591 	.word	0x08001591
 8001318:	080015df 	.word	0x080015df
 800131c:	48000800 	.word	0x48000800
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8001320:	2200      	movs	r2, #0
 8001322:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001326:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800132a:	f001 ff3f 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 800132e:	2200      	movs	r2, #0
 8001330:	2102      	movs	r1, #2
 8001332:	48c2      	ldr	r0, [pc, #776]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001334:	f001 ff3a 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 8001338:	2200      	movs	r2, #0
 800133a:	2104      	movs	r1, #4
 800133c:	48bf      	ldr	r0, [pc, #764]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 800133e:	f001 ff35 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 8001342:	2200      	movs	r2, #0
 8001344:	2101      	movs	r1, #1
 8001346:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800134a:	f001 ff2f 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 800134e:	2200      	movs	r2, #0
 8001350:	2110      	movs	r1, #16
 8001352:	48ba      	ldr	r0, [pc, #744]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001354:	f001 ff2a 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 8001358:	2200      	movs	r2, #0
 800135a:	2140      	movs	r1, #64	; 0x40
 800135c:	48b7      	ldr	r0, [pc, #732]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 800135e:	f001 ff25 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 8001362:	2201      	movs	r2, #1
 8001364:	2180      	movs	r1, #128	; 0x80
 8001366:	48b5      	ldr	r0, [pc, #724]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001368:	f001 ff20 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 800136c:	e15e      	b.n	800162c <app_NumeroA7Segmentos+0x6a4>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 800136e:	2201      	movs	r2, #1
 8001370:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001374:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001378:	f001 ff18 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 800137c:	2200      	movs	r2, #0
 800137e:	2102      	movs	r1, #2
 8001380:	48ae      	ldr	r0, [pc, #696]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001382:	f001 ff13 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	2104      	movs	r1, #4
 800138a:	48ac      	ldr	r0, [pc, #688]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 800138c:	f001 ff0e 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8001390:	2201      	movs	r2, #1
 8001392:	2101      	movs	r1, #1
 8001394:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001398:	f001 ff08 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 800139c:	2201      	movs	r2, #1
 800139e:	2110      	movs	r1, #16
 80013a0:	48a6      	ldr	r0, [pc, #664]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80013a2:	f001 ff03 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 80013a6:	2201      	movs	r2, #1
 80013a8:	2140      	movs	r1, #64	; 0x40
 80013aa:	48a4      	ldr	r0, [pc, #656]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80013ac:	f001 fefe 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 1);
 80013b0:	2201      	movs	r2, #1
 80013b2:	2180      	movs	r1, #128	; 0x80
 80013b4:	48a1      	ldr	r0, [pc, #644]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80013b6:	f001 fef9 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 80013ba:	e137      	b.n	800162c <app_NumeroA7Segmentos+0x6a4>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 80013bc:	2200      	movs	r2, #0
 80013be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013c6:	f001 fef1 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2102      	movs	r1, #2
 80013ce:	489b      	ldr	r0, [pc, #620]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80013d0:	f001 feec 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 1);
 80013d4:	2201      	movs	r2, #1
 80013d6:	2104      	movs	r1, #4
 80013d8:	4898      	ldr	r0, [pc, #608]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80013da:	f001 fee7 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 80013de:	2200      	movs	r2, #0
 80013e0:	2101      	movs	r1, #1
 80013e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013e6:	f001 fee1 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2110      	movs	r1, #16
 80013ee:	4893      	ldr	r0, [pc, #588]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80013f0:	f001 fedc 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 80013f4:	2201      	movs	r2, #1
 80013f6:	2140      	movs	r1, #64	; 0x40
 80013f8:	4890      	ldr	r0, [pc, #576]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80013fa:	f001 fed7 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 80013fe:	2200      	movs	r2, #0
 8001400:	2180      	movs	r1, #128	; 0x80
 8001402:	488e      	ldr	r0, [pc, #568]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001404:	f001 fed2 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 8001408:	e110      	b.n	800162c <app_NumeroA7Segmentos+0x6a4>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 800140a:	2200      	movs	r2, #0
 800140c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001410:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001414:	f001 feca 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8001418:	2200      	movs	r2, #0
 800141a:	2102      	movs	r1, #2
 800141c:	4887      	ldr	r0, [pc, #540]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 800141e:	f001 fec5 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 8001422:	2200      	movs	r2, #0
 8001424:	2104      	movs	r1, #4
 8001426:	4885      	ldr	r0, [pc, #532]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001428:	f001 fec0 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 800142c:	2200      	movs	r2, #0
 800142e:	2101      	movs	r1, #1
 8001430:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001434:	f001 feba 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8001438:	2201      	movs	r2, #1
 800143a:	2110      	movs	r1, #16
 800143c:	487f      	ldr	r0, [pc, #508]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 800143e:	f001 feb5 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 8001442:	2201      	movs	r2, #1
 8001444:	2140      	movs	r1, #64	; 0x40
 8001446:	487d      	ldr	r0, [pc, #500]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001448:	f001 feb0 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 800144c:	2200      	movs	r2, #0
 800144e:	2180      	movs	r1, #128	; 0x80
 8001450:	487a      	ldr	r0, [pc, #488]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001452:	f001 feab 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 8001456:	e0e9      	b.n	800162c <app_NumeroA7Segmentos+0x6a4>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 1);
 8001458:	2201      	movs	r2, #1
 800145a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800145e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001462:	f001 fea3 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8001466:	2200      	movs	r2, #0
 8001468:	2102      	movs	r1, #2
 800146a:	4874      	ldr	r0, [pc, #464]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 800146c:	f001 fe9e 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 8001470:	2200      	movs	r2, #0
 8001472:	2104      	movs	r1, #4
 8001474:	4871      	ldr	r0, [pc, #452]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001476:	f001 fe99 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 800147a:	2201      	movs	r2, #1
 800147c:	2101      	movs	r1, #1
 800147e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001482:	f001 fe93 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8001486:	2201      	movs	r2, #1
 8001488:	2110      	movs	r1, #16
 800148a:	486c      	ldr	r0, [pc, #432]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 800148c:	f001 fe8e 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 8001490:	2200      	movs	r2, #0
 8001492:	2140      	movs	r1, #64	; 0x40
 8001494:	4869      	ldr	r0, [pc, #420]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001496:	f001 fe89 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 800149a:	2200      	movs	r2, #0
 800149c:	2180      	movs	r1, #128	; 0x80
 800149e:	4867      	ldr	r0, [pc, #412]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80014a0:	f001 fe84 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 80014a4:	e0c2      	b.n	800162c <app_NumeroA7Segmentos+0x6a4>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 80014a6:	2200      	movs	r2, #0
 80014a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014b0:	f001 fe7c 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 80014b4:	2201      	movs	r2, #1
 80014b6:	2102      	movs	r1, #2
 80014b8:	4860      	ldr	r0, [pc, #384]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80014ba:	f001 fe77 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 80014be:	2200      	movs	r2, #0
 80014c0:	2104      	movs	r1, #4
 80014c2:	485e      	ldr	r0, [pc, #376]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80014c4:	f001 fe72 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 80014c8:	2200      	movs	r2, #0
 80014ca:	2101      	movs	r1, #1
 80014cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d0:	f001 fe6c 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 80014d4:	2201      	movs	r2, #1
 80014d6:	2110      	movs	r1, #16
 80014d8:	4858      	ldr	r0, [pc, #352]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80014da:	f001 fe67 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 80014de:	2200      	movs	r2, #0
 80014e0:	2140      	movs	r1, #64	; 0x40
 80014e2:	4856      	ldr	r0, [pc, #344]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80014e4:	f001 fe62 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 80014e8:	2200      	movs	r2, #0
 80014ea:	2180      	movs	r1, #128	; 0x80
 80014ec:	4853      	ldr	r0, [pc, #332]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80014ee:	f001 fe5d 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 80014f2:	e09b      	b.n	800162c <app_NumeroA7Segmentos+0x6a4>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 80014f4:	2200      	movs	r2, #0
 80014f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014fe:	f001 fe55 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 1);
 8001502:	2201      	movs	r2, #1
 8001504:	2102      	movs	r1, #2
 8001506:	484d      	ldr	r0, [pc, #308]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001508:	f001 fe50 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 800150c:	2200      	movs	r2, #0
 800150e:	2104      	movs	r1, #4
 8001510:	484a      	ldr	r0, [pc, #296]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001512:	f001 fe4b 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 8001516:	2200      	movs	r2, #0
 8001518:	2101      	movs	r1, #1
 800151a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800151e:	f001 fe45 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 8001522:	2200      	movs	r2, #0
 8001524:	2110      	movs	r1, #16
 8001526:	4845      	ldr	r0, [pc, #276]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001528:	f001 fe40 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 800152c:	2200      	movs	r2, #0
 800152e:	2140      	movs	r1, #64	; 0x40
 8001530:	4842      	ldr	r0, [pc, #264]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001532:	f001 fe3b 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 8001536:	2200      	movs	r2, #0
 8001538:	2180      	movs	r1, #128	; 0x80
 800153a:	4840      	ldr	r0, [pc, #256]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 800153c:	f001 fe36 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 8001540:	e074      	b.n	800162c <app_NumeroA7Segmentos+0x6a4>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8001542:	2200      	movs	r2, #0
 8001544:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001548:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800154c:	f001 fe2e 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 8001550:	2200      	movs	r2, #0
 8001552:	2102      	movs	r1, #2
 8001554:	4839      	ldr	r0, [pc, #228]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001556:	f001 fe29 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 800155a:	2200      	movs	r2, #0
 800155c:	2104      	movs	r1, #4
 800155e:	4837      	ldr	r0, [pc, #220]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001560:	f001 fe24 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 1);
 8001564:	2201      	movs	r2, #1
 8001566:	2101      	movs	r1, #1
 8001568:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800156c:	f001 fe1e 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 8001570:	2201      	movs	r2, #1
 8001572:	2110      	movs	r1, #16
 8001574:	4831      	ldr	r0, [pc, #196]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001576:	f001 fe19 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 1);
 800157a:	2201      	movs	r2, #1
 800157c:	2140      	movs	r1, #64	; 0x40
 800157e:	482f      	ldr	r0, [pc, #188]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001580:	f001 fe14 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 8001584:	2200      	movs	r2, #0
 8001586:	2180      	movs	r1, #128	; 0x80
 8001588:	482c      	ldr	r0, [pc, #176]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 800158a:	f001 fe0f 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 800158e:	e04d      	b.n	800162c <app_NumeroA7Segmentos+0x6a4>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 8001590:	2200      	movs	r2, #0
 8001592:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001596:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800159a:	f001 fe07 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 800159e:	2200      	movs	r2, #0
 80015a0:	2102      	movs	r1, #2
 80015a2:	4826      	ldr	r0, [pc, #152]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80015a4:	f001 fe02 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 80015a8:	2200      	movs	r2, #0
 80015aa:	2104      	movs	r1, #4
 80015ac:	4823      	ldr	r0, [pc, #140]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80015ae:	f001 fdfd 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2101      	movs	r1, #1
 80015b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ba:	f001 fdf7 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 0);
 80015be:	2200      	movs	r2, #0
 80015c0:	2110      	movs	r1, #16
 80015c2:	481e      	ldr	r0, [pc, #120]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80015c4:	f001 fdf2 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 80015c8:	2200      	movs	r2, #0
 80015ca:	2140      	movs	r1, #64	; 0x40
 80015cc:	481b      	ldr	r0, [pc, #108]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80015ce:	f001 fded 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 80015d2:	2200      	movs	r2, #0
 80015d4:	2180      	movs	r1, #128	; 0x80
 80015d6:	4819      	ldr	r0, [pc, #100]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80015d8:	f001 fde8 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 80015dc:	e026      	b.n	800162c <app_NumeroA7Segmentos+0x6a4>
					HAL_GPIO_WritePin(Segmento_A_GPIO_Port, Segmento_A_Pin, 0);
 80015de:	2200      	movs	r2, #0
 80015e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015e8:	f001 fde0 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_B_GPIO_Port, Segmento_B_Pin, 0);
 80015ec:	2200      	movs	r2, #0
 80015ee:	2102      	movs	r1, #2
 80015f0:	4812      	ldr	r0, [pc, #72]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80015f2:	f001 fddb 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_C_GPIO_Port, Segmento_C_Pin, 0);
 80015f6:	2200      	movs	r2, #0
 80015f8:	2104      	movs	r1, #4
 80015fa:	4810      	ldr	r0, [pc, #64]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 80015fc:	f001 fdd6 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_D_GPIO_Port, Segmento_D_Pin, 0);
 8001600:	2200      	movs	r2, #0
 8001602:	2101      	movs	r1, #1
 8001604:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001608:	f001 fdd0 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_E_GPIO_Port, Segmento_E_Pin, 1);
 800160c:	2201      	movs	r2, #1
 800160e:	2110      	movs	r1, #16
 8001610:	480a      	ldr	r0, [pc, #40]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001612:	f001 fdcb 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_F_GPIO_Port, Segmento_F_Pin, 0);
 8001616:	2200      	movs	r2, #0
 8001618:	2140      	movs	r1, #64	; 0x40
 800161a:	4808      	ldr	r0, [pc, #32]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 800161c:	f001 fdc6 	bl	80031ac <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Segmento_G_GPIO_Port, Segmento_G_Pin, 0);
 8001620:	2200      	movs	r2, #0
 8001622:	2180      	movs	r1, #128	; 0x80
 8001624:	4805      	ldr	r0, [pc, #20]	; (800163c <app_NumeroA7Segmentos+0x6b4>)
 8001626:	f001 fdc1 	bl	80031ac <HAL_GPIO_WritePin>
				}break;
 800162a:	bf00      	nop
		}break;
 800162c:	e001      	b.n	8001632 <app_NumeroA7Segmentos+0x6aa>
		}break;
 800162e:	bf00      	nop
 8001630:	e000      	b.n	8001634 <app_NumeroA7Segmentos+0x6ac>
		}break;
 8001632:	bf00      	nop
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	48000800 	.word	0x48000800

08001640 <app_SeleccionDisplay>:

/* Seleccion del display, su uso es para 4 displays de 7 segmentos */
/* Es necesario el usado de transistores */
void app_SeleccionDisplay(uint8_t Display, uint8_t TipoDisplay)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	460a      	mov	r2, r1
 800164a:	71fb      	strb	r3, [r7, #7]
 800164c:	4613      	mov	r3, r2
 800164e:	71bb      	strb	r3, [r7, #6]
	switch(TipoDisplay)
 8001650:	79bb      	ldrb	r3, [r7, #6]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d003      	beq.n	800165e <app_SeleccionDisplay+0x1e>
 8001656:	2b01      	cmp	r3, #1
 8001658:	f000 80b3 	beq.w	80017c2 <app_SeleccionDisplay+0x182>
		default:
		{

		}
	}
}
 800165c:	e166      	b.n	800192c <app_SeleccionDisplay+0x2ec>
			switch(Display)
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	2b04      	cmp	r3, #4
 8001662:	f200 8160 	bhi.w	8001926 <app_SeleccionDisplay+0x2e6>
 8001666:	a201      	add	r2, pc, #4	; (adr r2, 800166c <app_SeleccionDisplay+0x2c>)
 8001668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800166c:	08001681 	.word	0x08001681
 8001670:	080016c1 	.word	0x080016c1
 8001674:	08001701 	.word	0x08001701
 8001678:	08001741 	.word	0x08001741
 800167c:	08001781 	.word	0x08001781
						HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 1);
 8001680:	2201      	movs	r2, #1
 8001682:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001686:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800168a:	f001 fd8f 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 0);
 800168e:	2200      	movs	r2, #0
 8001690:	2120      	movs	r1, #32
 8001692:	48a8      	ldr	r0, [pc, #672]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 8001694:	f001 fd8a 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 0);
 8001698:	2200      	movs	r2, #0
 800169a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800169e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016a2:	f001 fd83 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 0);
 80016a6:	2200      	movs	r2, #0
 80016a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016ac:	48a1      	ldr	r0, [pc, #644]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 80016ae:	f001 fd7d 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_4_GPIO_Port, Display_4_Pin, 0);
 80016b2:	2200      	movs	r2, #0
 80016b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016b8:	489e      	ldr	r0, [pc, #632]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 80016ba:	f001 fd77 	bl	80031ac <HAL_GPIO_WritePin>
					}break;
 80016be:	e07f      	b.n	80017c0 <app_SeleccionDisplay+0x180>
						HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 0);
 80016c0:	2200      	movs	r2, #0
 80016c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ca:	f001 fd6f 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 1);
 80016ce:	2201      	movs	r2, #1
 80016d0:	2120      	movs	r1, #32
 80016d2:	4898      	ldr	r0, [pc, #608]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 80016d4:	f001 fd6a 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 0);
 80016d8:	2200      	movs	r2, #0
 80016da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016e2:	f001 fd63 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 0);
 80016e6:	2200      	movs	r2, #0
 80016e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016ec:	4891      	ldr	r0, [pc, #580]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 80016ee:	f001 fd5d 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_4_GPIO_Port, Display_4_Pin, 0);
 80016f2:	2200      	movs	r2, #0
 80016f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016f8:	488e      	ldr	r0, [pc, #568]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 80016fa:	f001 fd57 	bl	80031ac <HAL_GPIO_WritePin>
					}break;
 80016fe:	e05f      	b.n	80017c0 <app_SeleccionDisplay+0x180>
						HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 0);
 8001700:	2200      	movs	r2, #0
 8001702:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001706:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800170a:	f001 fd4f 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 0);
 800170e:	2200      	movs	r2, #0
 8001710:	2120      	movs	r1, #32
 8001712:	4888      	ldr	r0, [pc, #544]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 8001714:	f001 fd4a 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 1);
 8001718:	2201      	movs	r2, #1
 800171a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800171e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001722:	f001 fd43 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 0);
 8001726:	2200      	movs	r2, #0
 8001728:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800172c:	4881      	ldr	r0, [pc, #516]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 800172e:	f001 fd3d 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_4_GPIO_Port, Display_4_Pin, 0);
 8001732:	2200      	movs	r2, #0
 8001734:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001738:	487e      	ldr	r0, [pc, #504]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 800173a:	f001 fd37 	bl	80031ac <HAL_GPIO_WritePin>
					}break;
 800173e:	e03f      	b.n	80017c0 <app_SeleccionDisplay+0x180>
						HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 0);
 8001740:	2200      	movs	r2, #0
 8001742:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001746:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800174a:	f001 fd2f 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 0);
 800174e:	2200      	movs	r2, #0
 8001750:	2120      	movs	r1, #32
 8001752:	4878      	ldr	r0, [pc, #480]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 8001754:	f001 fd2a 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 0);
 8001758:	2200      	movs	r2, #0
 800175a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800175e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001762:	f001 fd23 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 1);
 8001766:	2201      	movs	r2, #1
 8001768:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800176c:	4871      	ldr	r0, [pc, #452]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 800176e:	f001 fd1d 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_4_GPIO_Port, Display_4_Pin, 0);
 8001772:	2200      	movs	r2, #0
 8001774:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001778:	486e      	ldr	r0, [pc, #440]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 800177a:	f001 fd17 	bl	80031ac <HAL_GPIO_WritePin>
					}break;
 800177e:	e01f      	b.n	80017c0 <app_SeleccionDisplay+0x180>
						HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 0);
 8001780:	2200      	movs	r2, #0
 8001782:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001786:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800178a:	f001 fd0f 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 0);
 800178e:	2200      	movs	r2, #0
 8001790:	2120      	movs	r1, #32
 8001792:	4868      	ldr	r0, [pc, #416]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 8001794:	f001 fd0a 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 0);
 8001798:	2200      	movs	r2, #0
 800179a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800179e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017a2:	f001 fd03 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 0);
 80017a6:	2200      	movs	r2, #0
 80017a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017ac:	4861      	ldr	r0, [pc, #388]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 80017ae:	f001 fcfd 	bl	80031ac <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Display_4_GPIO_Port, Display_4_Pin, 1);
 80017b2:	2201      	movs	r2, #1
 80017b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017b8:	485e      	ldr	r0, [pc, #376]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 80017ba:	f001 fcf7 	bl	80031ac <HAL_GPIO_WritePin>
		}break;
 80017be:	e0b2      	b.n	8001926 <app_SeleccionDisplay+0x2e6>
 80017c0:	e0b1      	b.n	8001926 <app_SeleccionDisplay+0x2e6>
			switch(Display)
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	2b04      	cmp	r3, #4
 80017c6:	f200 80b0 	bhi.w	800192a <app_SeleccionDisplay+0x2ea>
 80017ca:	a201      	add	r2, pc, #4	; (adr r2, 80017d0 <app_SeleccionDisplay+0x190>)
 80017cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017d0:	080017e5 	.word	0x080017e5
 80017d4:	08001825 	.word	0x08001825
 80017d8:	08001865 	.word	0x08001865
 80017dc:	080018a5 	.word	0x080018a5
 80017e0:	080018e5 	.word	0x080018e5
							HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 0);
 80017e4:	2200      	movs	r2, #0
 80017e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ee:	f001 fcdd 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 1);
 80017f2:	2201      	movs	r2, #1
 80017f4:	2120      	movs	r1, #32
 80017f6:	484f      	ldr	r0, [pc, #316]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 80017f8:	f001 fcd8 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 1);
 80017fc:	2201      	movs	r2, #1
 80017fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001802:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001806:	f001 fcd1 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 1);
 800180a:	2201      	movs	r2, #1
 800180c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001810:	4848      	ldr	r0, [pc, #288]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 8001812:	f001 fccb 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_4_GPIO_Port, Display_4_Pin, 1);
 8001816:	2201      	movs	r2, #1
 8001818:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800181c:	4845      	ldr	r0, [pc, #276]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 800181e:	f001 fcc5 	bl	80031ac <HAL_GPIO_WritePin>
						}break;
 8001822:	e07f      	b.n	8001924 <app_SeleccionDisplay+0x2e4>
							HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 1);
 8001824:	2201      	movs	r2, #1
 8001826:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800182a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800182e:	f001 fcbd 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 0);
 8001832:	2200      	movs	r2, #0
 8001834:	2120      	movs	r1, #32
 8001836:	483f      	ldr	r0, [pc, #252]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 8001838:	f001 fcb8 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 1);
 800183c:	2201      	movs	r2, #1
 800183e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001842:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001846:	f001 fcb1 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 1);
 800184a:	2201      	movs	r2, #1
 800184c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001850:	4838      	ldr	r0, [pc, #224]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 8001852:	f001 fcab 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_4_GPIO_Port, Display_4_Pin, 1);
 8001856:	2201      	movs	r2, #1
 8001858:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800185c:	4835      	ldr	r0, [pc, #212]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 800185e:	f001 fca5 	bl	80031ac <HAL_GPIO_WritePin>
						}break;
 8001862:	e05f      	b.n	8001924 <app_SeleccionDisplay+0x2e4>
							HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 1);
 8001864:	2201      	movs	r2, #1
 8001866:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800186a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800186e:	f001 fc9d 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 1);
 8001872:	2201      	movs	r2, #1
 8001874:	2120      	movs	r1, #32
 8001876:	482f      	ldr	r0, [pc, #188]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 8001878:	f001 fc98 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 0);
 800187c:	2200      	movs	r2, #0
 800187e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001882:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001886:	f001 fc91 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 1);
 800188a:	2201      	movs	r2, #1
 800188c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001890:	4828      	ldr	r0, [pc, #160]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 8001892:	f001 fc8b 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_4_GPIO_Port, Display_4_Pin, 1);
 8001896:	2201      	movs	r2, #1
 8001898:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800189c:	4825      	ldr	r0, [pc, #148]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 800189e:	f001 fc85 	bl	80031ac <HAL_GPIO_WritePin>
						}break;
 80018a2:	e03f      	b.n	8001924 <app_SeleccionDisplay+0x2e4>
							HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 1);
 80018a4:	2201      	movs	r2, #1
 80018a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ae:	f001 fc7d 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 1);
 80018b2:	2201      	movs	r2, #1
 80018b4:	2120      	movs	r1, #32
 80018b6:	481f      	ldr	r0, [pc, #124]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 80018b8:	f001 fc78 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 1);
 80018bc:	2201      	movs	r2, #1
 80018be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018c6:	f001 fc71 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 0);
 80018ca:	2200      	movs	r2, #0
 80018cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018d0:	4818      	ldr	r0, [pc, #96]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 80018d2:	f001 fc6b 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_4_GPIO_Port, Display_4_Pin, 1);
 80018d6:	2201      	movs	r2, #1
 80018d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018dc:	4815      	ldr	r0, [pc, #84]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 80018de:	f001 fc65 	bl	80031ac <HAL_GPIO_WritePin>
						}break;
 80018e2:	e01f      	b.n	8001924 <app_SeleccionDisplay+0x2e4>
							HAL_GPIO_WritePin(Display_0_GPIO_Port, Display_0_Pin, 1);
 80018e4:	2201      	movs	r2, #1
 80018e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ee:	f001 fc5d 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_1_GPIO_Port, Display_1_Pin, 1);
 80018f2:	2201      	movs	r2, #1
 80018f4:	2120      	movs	r1, #32
 80018f6:	480f      	ldr	r0, [pc, #60]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 80018f8:	f001 fc58 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_2_GPIO_Port, Display_2_Pin, 1);
 80018fc:	2201      	movs	r2, #1
 80018fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001902:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001906:	f001 fc51 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_3_GPIO_Port, Display_3_Pin, 1);
 800190a:	2201      	movs	r2, #1
 800190c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001910:	4808      	ldr	r0, [pc, #32]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 8001912:	f001 fc4b 	bl	80031ac <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(Display_4_GPIO_Port, Display_4_Pin, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800191c:	4805      	ldr	r0, [pc, #20]	; (8001934 <app_SeleccionDisplay+0x2f4>)
 800191e:	f001 fc45 	bl	80031ac <HAL_GPIO_WritePin>
						}break;
 8001922:	bf00      	nop
		}break;
 8001924:	e001      	b.n	800192a <app_SeleccionDisplay+0x2ea>
		}break;
 8001926:	bf00      	nop
 8001928:	e000      	b.n	800192c <app_SeleccionDisplay+0x2ec>
		}break;
 800192a:	bf00      	nop
}
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	48000400 	.word	0x48000400

08001938 <app_Despliegue>:

/* Separacion de numero en unidades, decenas, centenas ... */
void app_Despliegue(uint32_t Numero,uint8_t TipoDisplay)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b088      	sub	sp, #32
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	460b      	mov	r3, r1
 8001942:	70fb      	strb	r3, [r7, #3]
	uint32_t Primero  =  Numero % 10;
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	4ba5      	ldr	r3, [pc, #660]	; (8001bdc <app_Despliegue+0x2a4>)
 8001948:	fba3 1302 	umull	r1, r3, r3, r2
 800194c:	08d9      	lsrs	r1, r3, #3
 800194e:	460b      	mov	r3, r1
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	440b      	add	r3, r1
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	61fb      	str	r3, [r7, #28]
	uint32_t Segundo =  ( Numero - Primero ) % 100 / 10;
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	1ad2      	subs	r2, r2, r3
 8001960:	4b9f      	ldr	r3, [pc, #636]	; (8001be0 <app_Despliegue+0x2a8>)
 8001962:	fba3 1302 	umull	r1, r3, r3, r2
 8001966:	095b      	lsrs	r3, r3, #5
 8001968:	2164      	movs	r1, #100	; 0x64
 800196a:	fb01 f303 	mul.w	r3, r1, r3
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	4a9a      	ldr	r2, [pc, #616]	; (8001bdc <app_Despliegue+0x2a4>)
 8001972:	fba2 2303 	umull	r2, r3, r2, r3
 8001976:	08db      	lsrs	r3, r3, #3
 8001978:	61bb      	str	r3, [r7, #24]
	uint32_t Tercero  =  ( Numero - Primero - Segundo ) % 1000 / 100;
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	1ad2      	subs	r2, r2, r3
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	1ad2      	subs	r2, r2, r3
 8001984:	4b97      	ldr	r3, [pc, #604]	; (8001be4 <app_Despliegue+0x2ac>)
 8001986:	fba3 1302 	umull	r1, r3, r3, r2
 800198a:	099b      	lsrs	r3, r3, #6
 800198c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001990:	fb01 f303 	mul.w	r3, r1, r3
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	4a92      	ldr	r2, [pc, #584]	; (8001be0 <app_Despliegue+0x2a8>)
 8001998:	fba2 2303 	umull	r2, r3, r2, r3
 800199c:	095b      	lsrs	r3, r3, #5
 800199e:	617b      	str	r3, [r7, #20]
	uint32_t Cuarto =  ( Numero - Primero - Segundo - Tercero ) % 10000 / 1000;
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	1ad2      	subs	r2, r2, r3
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	1ad2      	subs	r2, r2, r3
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	1ad2      	subs	r2, r2, r3
 80019ae:	4b8e      	ldr	r3, [pc, #568]	; (8001be8 <app_Despliegue+0x2b0>)
 80019b0:	fba3 1302 	umull	r1, r3, r3, r2
 80019b4:	0b5b      	lsrs	r3, r3, #13
 80019b6:	f242 7110 	movw	r1, #10000	; 0x2710
 80019ba:	fb01 f303 	mul.w	r3, r1, r3
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	4a88      	ldr	r2, [pc, #544]	; (8001be4 <app_Despliegue+0x2ac>)
 80019c2:	fba2 2303 	umull	r2, r3, r2, r3
 80019c6:	099b      	lsrs	r3, r3, #6
 80019c8:	613b      	str	r3, [r7, #16]
	uint32_t Quinto = (Numero - Primero - Segundo - Tercero - Cuarto) % 100000 / 10000;
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	1ad2      	subs	r2, r2, r3
 80019d0:	69bb      	ldr	r3, [r7, #24]
 80019d2:	1ad2      	subs	r2, r2, r3
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	1ad2      	subs	r2, r2, r3
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	1ad2      	subs	r2, r2, r3
 80019dc:	0953      	lsrs	r3, r2, #5
 80019de:	4983      	ldr	r1, [pc, #524]	; (8001bec <app_Despliegue+0x2b4>)
 80019e0:	fba1 1303 	umull	r1, r3, r1, r3
 80019e4:	09db      	lsrs	r3, r3, #7
 80019e6:	4982      	ldr	r1, [pc, #520]	; (8001bf0 <app_Despliegue+0x2b8>)
 80019e8:	fb01 f303 	mul.w	r3, r1, r3
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	4a7e      	ldr	r2, [pc, #504]	; (8001be8 <app_Despliegue+0x2b0>)
 80019f0:	fba2 2303 	umull	r2, r3, r2, r3
 80019f4:	0b5b      	lsrs	r3, r3, #13
 80019f6:	60fb      	str	r3, [r7, #12]
	if(TipoDisplay == Anodo)
 80019f8:	78fb      	ldrb	r3, [r7, #3]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d106      	bne.n	8001a0c <app_Despliegue+0xd4>
	{
		HAL_GPIO_WritePin(Segmento_H_GPIO_Port, Segmento_H_Pin, 0);
 80019fe:	2200      	movs	r2, #0
 8001a00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a04:	487b      	ldr	r0, [pc, #492]	; (8001bf4 <app_Despliegue+0x2bc>)
 8001a06:	f001 fbd1 	bl	80031ac <HAL_GPIO_WritePin>
 8001a0a:	e008      	b.n	8001a1e <app_Despliegue+0xe6>
	}
	else if(TipoDisplay == Catodo)
 8001a0c:	78fb      	ldrb	r3, [r7, #3]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d105      	bne.n	8001a1e <app_Despliegue+0xe6>
	{
		HAL_GPIO_WritePin(Segmento_H_GPIO_Port, Segmento_H_Pin, 1);
 8001a12:	2201      	movs	r2, #1
 8001a14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a18:	4876      	ldr	r0, [pc, #472]	; (8001bf4 <app_Despliegue+0x2bc>)
 8001a1a:	f001 fbc7 	bl	80031ac <HAL_GPIO_WritePin>
	}
//	delay_us(65);
	app_SeleccionDisplay(0, TipoDisplay);
 8001a1e:	78fb      	ldrb	r3, [r7, #3]
 8001a20:	4619      	mov	r1, r3
 8001a22:	2000      	movs	r0, #0
 8001a24:	f7ff fe0c 	bl	8001640 <app_SeleccionDisplay>
	app_NumeroA7Segmentos(Quinto,TipoDisplay);
 8001a28:	78fb      	ldrb	r3, [r7, #3]
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	68f8      	ldr	r0, [r7, #12]
 8001a2e:	f7ff faab 	bl	8000f88 <app_NumeroA7Segmentos>
	delay_us(800);
 8001a32:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001a36:	f000 f983 	bl	8001d40 <delay_us>
	app_SeleccionDisplay(1, TipoDisplay);
 8001a3a:	78fb      	ldrb	r3, [r7, #3]
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	2001      	movs	r0, #1
 8001a40:	f7ff fdfe 	bl	8001640 <app_SeleccionDisplay>
	app_NumeroA7Segmentos(Cuarto,TipoDisplay);
 8001a44:	78fb      	ldrb	r3, [r7, #3]
 8001a46:	4619      	mov	r1, r3
 8001a48:	6938      	ldr	r0, [r7, #16]
 8001a4a:	f7ff fa9d 	bl	8000f88 <app_NumeroA7Segmentos>
	delay_us(800);
 8001a4e:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001a52:	f000 f975 	bl	8001d40 <delay_us>
	app_SeleccionDisplay(2, TipoDisplay);
 8001a56:	78fb      	ldrb	r3, [r7, #3]
 8001a58:	4619      	mov	r1, r3
 8001a5a:	2002      	movs	r0, #2
 8001a5c:	f7ff fdf0 	bl	8001640 <app_SeleccionDisplay>
	app_NumeroA7Segmentos(Tercero,TipoDisplay);
 8001a60:	78fb      	ldrb	r3, [r7, #3]
 8001a62:	4619      	mov	r1, r3
 8001a64:	6978      	ldr	r0, [r7, #20]
 8001a66:	f7ff fa8f 	bl	8000f88 <app_NumeroA7Segmentos>
	delay_us(800);
 8001a6a:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001a6e:	f000 f967 	bl	8001d40 <delay_us>
	app_SeleccionDisplay(3, TipoDisplay);
 8001a72:	78fb      	ldrb	r3, [r7, #3]
 8001a74:	4619      	mov	r1, r3
 8001a76:	2003      	movs	r0, #3
 8001a78:	f7ff fde2 	bl	8001640 <app_SeleccionDisplay>
	app_NumeroA7Segmentos(Segundo,TipoDisplay);
 8001a7c:	78fb      	ldrb	r3, [r7, #3]
 8001a7e:	4619      	mov	r1, r3
 8001a80:	69b8      	ldr	r0, [r7, #24]
 8001a82:	f7ff fa81 	bl	8000f88 <app_NumeroA7Segmentos>
	delay_us(800);
 8001a86:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001a8a:	f000 f959 	bl	8001d40 <delay_us>
	app_SeleccionDisplay(4, TipoDisplay);
 8001a8e:	78fb      	ldrb	r3, [r7, #3]
 8001a90:	4619      	mov	r1, r3
 8001a92:	2004      	movs	r0, #4
 8001a94:	f7ff fdd4 	bl	8001640 <app_SeleccionDisplay>
	app_NumeroA7Segmentos(Primero,TipoDisplay);
 8001a98:	78fb      	ldrb	r3, [r7, #3]
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	69f8      	ldr	r0, [r7, #28]
 8001a9e:	f7ff fa73 	bl	8000f88 <app_NumeroA7Segmentos>
	delay_us(800);
 8001aa2:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001aa6:	f000 f94b 	bl	8001d40 <delay_us>
	if(Bandera[0] == 1)
 8001aaa:	4b53      	ldr	r3, [pc, #332]	; (8001bf8 <app_Despliegue+0x2c0>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d120      	bne.n	8001af4 <app_Despliegue+0x1bc>
	{
		app_SeleccionDisplay(0, TipoDisplay);
 8001ab2:	78fb      	ldrb	r3, [r7, #3]
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	f7ff fdc2 	bl	8001640 <app_SeleccionDisplay>
		app_NumeroA7Segmentos(Quinto,TipoDisplay);
 8001abc:	78fb      	ldrb	r3, [r7, #3]
 8001abe:	4619      	mov	r1, r3
 8001ac0:	68f8      	ldr	r0, [r7, #12]
 8001ac2:	f7ff fa61 	bl	8000f88 <app_NumeroA7Segmentos>
		if(TipoDisplay == Anodo)
 8001ac6:	78fb      	ldrb	r3, [r7, #3]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d106      	bne.n	8001ada <app_Despliegue+0x1a2>
		{
			HAL_GPIO_WritePin(Segmento_H_GPIO_Port, Segmento_H_Pin, 1);
 8001acc:	2201      	movs	r2, #1
 8001ace:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ad2:	4848      	ldr	r0, [pc, #288]	; (8001bf4 <app_Despliegue+0x2bc>)
 8001ad4:	f001 fb6a 	bl	80031ac <HAL_GPIO_WritePin>
 8001ad8:	e008      	b.n	8001aec <app_Despliegue+0x1b4>
		}
		else if(TipoDisplay == Catodo)
 8001ada:	78fb      	ldrb	r3, [r7, #3]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d105      	bne.n	8001aec <app_Despliegue+0x1b4>
		{
			HAL_GPIO_WritePin(Segmento_H_GPIO_Port, Segmento_H_Pin, 0);
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ae6:	4843      	ldr	r0, [pc, #268]	; (8001bf4 <app_Despliegue+0x2bc>)
 8001ae8:	f001 fb60 	bl	80031ac <HAL_GPIO_WritePin>
		}

		delay_us(800);
 8001aec:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001af0:	f000 f926 	bl	8001d40 <delay_us>
	}
	if(Bandera[1] == 1)
 8001af4:	4b40      	ldr	r3, [pc, #256]	; (8001bf8 <app_Despliegue+0x2c0>)
 8001af6:	785b      	ldrb	r3, [r3, #1]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d120      	bne.n	8001b3e <app_Despliegue+0x206>
	{
		app_SeleccionDisplay(1, TipoDisplay);
 8001afc:	78fb      	ldrb	r3, [r7, #3]
 8001afe:	4619      	mov	r1, r3
 8001b00:	2001      	movs	r0, #1
 8001b02:	f7ff fd9d 	bl	8001640 <app_SeleccionDisplay>
		if(TipoDisplay == Anodo)
 8001b06:	78fb      	ldrb	r3, [r7, #3]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d106      	bne.n	8001b1a <app_Despliegue+0x1e2>
		{
			HAL_GPIO_WritePin(Segmento_H_GPIO_Port, Segmento_H_Pin, 1);
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b12:	4838      	ldr	r0, [pc, #224]	; (8001bf4 <app_Despliegue+0x2bc>)
 8001b14:	f001 fb4a 	bl	80031ac <HAL_GPIO_WritePin>
 8001b18:	e008      	b.n	8001b2c <app_Despliegue+0x1f4>
		}
		else if(TipoDisplay == Catodo)
 8001b1a:	78fb      	ldrb	r3, [r7, #3]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d105      	bne.n	8001b2c <app_Despliegue+0x1f4>
		{
			HAL_GPIO_WritePin(Segmento_H_GPIO_Port, Segmento_H_Pin, 0);
 8001b20:	2200      	movs	r2, #0
 8001b22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b26:	4833      	ldr	r0, [pc, #204]	; (8001bf4 <app_Despliegue+0x2bc>)
 8001b28:	f001 fb40 	bl	80031ac <HAL_GPIO_WritePin>
		}
		app_NumeroA7Segmentos(Cuarto,TipoDisplay);
 8001b2c:	78fb      	ldrb	r3, [r7, #3]
 8001b2e:	4619      	mov	r1, r3
 8001b30:	6938      	ldr	r0, [r7, #16]
 8001b32:	f7ff fa29 	bl	8000f88 <app_NumeroA7Segmentos>
		delay_us(800);
 8001b36:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001b3a:	f000 f901 	bl	8001d40 <delay_us>
	}
	if(Bandera[2] == 1)
 8001b3e:	4b2e      	ldr	r3, [pc, #184]	; (8001bf8 <app_Despliegue+0x2c0>)
 8001b40:	789b      	ldrb	r3, [r3, #2]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d120      	bne.n	8001b88 <app_Despliegue+0x250>
	{
		app_SeleccionDisplay(2, TipoDisplay);
 8001b46:	78fb      	ldrb	r3, [r7, #3]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	2002      	movs	r0, #2
 8001b4c:	f7ff fd78 	bl	8001640 <app_SeleccionDisplay>
		if(TipoDisplay == Anodo)
 8001b50:	78fb      	ldrb	r3, [r7, #3]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d106      	bne.n	8001b64 <app_Despliegue+0x22c>
		{
			HAL_GPIO_WritePin(Segmento_H_GPIO_Port, Segmento_H_Pin, 1);
 8001b56:	2201      	movs	r2, #1
 8001b58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b5c:	4825      	ldr	r0, [pc, #148]	; (8001bf4 <app_Despliegue+0x2bc>)
 8001b5e:	f001 fb25 	bl	80031ac <HAL_GPIO_WritePin>
 8001b62:	e008      	b.n	8001b76 <app_Despliegue+0x23e>
		}
		else if(TipoDisplay == Catodo)
 8001b64:	78fb      	ldrb	r3, [r7, #3]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d105      	bne.n	8001b76 <app_Despliegue+0x23e>
		{
			HAL_GPIO_WritePin(Segmento_H_GPIO_Port, Segmento_H_Pin, 0);
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b70:	4820      	ldr	r0, [pc, #128]	; (8001bf4 <app_Despliegue+0x2bc>)
 8001b72:	f001 fb1b 	bl	80031ac <HAL_GPIO_WritePin>
		}
		app_NumeroA7Segmentos(Tercero,TipoDisplay);
 8001b76:	78fb      	ldrb	r3, [r7, #3]
 8001b78:	4619      	mov	r1, r3
 8001b7a:	6978      	ldr	r0, [r7, #20]
 8001b7c:	f7ff fa04 	bl	8000f88 <app_NumeroA7Segmentos>
		delay_us(800);
 8001b80:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001b84:	f000 f8dc 	bl	8001d40 <delay_us>
	}
	if(Bandera[3] == 1)
 8001b88:	4b1b      	ldr	r3, [pc, #108]	; (8001bf8 <app_Despliegue+0x2c0>)
 8001b8a:	78db      	ldrb	r3, [r3, #3]
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d120      	bne.n	8001bd2 <app_Despliegue+0x29a>
	{
		app_SeleccionDisplay(3, TipoDisplay);
 8001b90:	78fb      	ldrb	r3, [r7, #3]
 8001b92:	4619      	mov	r1, r3
 8001b94:	2003      	movs	r0, #3
 8001b96:	f7ff fd53 	bl	8001640 <app_SeleccionDisplay>
		if(TipoDisplay == Anodo)
 8001b9a:	78fb      	ldrb	r3, [r7, #3]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d106      	bne.n	8001bae <app_Despliegue+0x276>
		{
			HAL_GPIO_WritePin(Segmento_H_GPIO_Port, Segmento_H_Pin, 1);
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ba6:	4813      	ldr	r0, [pc, #76]	; (8001bf4 <app_Despliegue+0x2bc>)
 8001ba8:	f001 fb00 	bl	80031ac <HAL_GPIO_WritePin>
 8001bac:	e008      	b.n	8001bc0 <app_Despliegue+0x288>
		}
		else if(TipoDisplay == Catodo)
 8001bae:	78fb      	ldrb	r3, [r7, #3]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d105      	bne.n	8001bc0 <app_Despliegue+0x288>
		{
			HAL_GPIO_WritePin(Segmento_H_GPIO_Port, Segmento_H_Pin, 0);
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bba:	480e      	ldr	r0, [pc, #56]	; (8001bf4 <app_Despliegue+0x2bc>)
 8001bbc:	f001 faf6 	bl	80031ac <HAL_GPIO_WritePin>
		}
		app_NumeroA7Segmentos(Segundo,TipoDisplay);
 8001bc0:	78fb      	ldrb	r3, [r7, #3]
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	69b8      	ldr	r0, [r7, #24]
 8001bc6:	f7ff f9df 	bl	8000f88 <app_NumeroA7Segmentos>
		delay_us(800);
 8001bca:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001bce:	f000 f8b7 	bl	8001d40 <delay_us>
	}



}
 8001bd2:	bf00      	nop
 8001bd4:	3720      	adds	r7, #32
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	cccccccd 	.word	0xcccccccd
 8001be0:	51eb851f 	.word	0x51eb851f
 8001be4:	10624dd3 	.word	0x10624dd3
 8001be8:	d1b71759 	.word	0xd1b71759
 8001bec:	0a7c5ac5 	.word	0x0a7c5ac5
 8001bf0:	000186a0 	.word	0x000186a0
 8001bf4:	48000800 	.word	0x48000800
 8001bf8:	200001fc 	.word	0x200001fc
 8001bfc:	00000000 	.word	0x00000000

08001c00 <app_Dimmer>:

float Tiempo_activacion = 0, Angulo = 0;
float RPM_cal = 0;

void app_Dimmer(uint16_t Frecuencia)
{
 8001c00:	b590      	push	{r4, r7, lr}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	80fb      	strh	r3, [r7, #6]
	 /* Variables locales en donde se guardara el tiempo */
	PIDInit(100, 400, 10, 1, 170, 20, DIRECT, AUTOMATIC);
 8001c0a:	2101      	movs	r1, #1
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	eef3 2a04 	vmov.f32	s5, #52	; 0x41a00000  20.0
 8001c12:	ed9f 2a41 	vldr	s4, [pc, #260]	; 8001d18 <app_Dimmer+0x118>
 8001c16:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 8001c1a:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 8001c1e:	eddf 0a3f 	vldr	s1, [pc, #252]	; 8001d1c <app_Dimmer+0x11c>
 8001c22:	ed9f 0a3f 	vldr	s0, [pc, #252]	; 8001d20 <app_Dimmer+0x120>
 8001c26:	f000 f8a3 	bl	8001d70 <PIDInit>
	 switch(opcion)
 8001c2a:	4b3e      	ldr	r3, [pc, #248]	; (8001d24 <app_Dimmer+0x124>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d02f      	beq.n	8001c92 <app_Dimmer+0x92>
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d041      	beq.n	8001cba <app_Dimmer+0xba>
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d15d      	bne.n	8001cf6 <app_Dimmer+0xf6>

			  case Ecuacion:
			  {


				  RPM_cal = Frecuencia*60;
 8001c3a:	88fa      	ldrh	r2, [r7, #6]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	011b      	lsls	r3, r3, #4
 8001c40:	1a9b      	subs	r3, r3, r2
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	ee07 3a90 	vmov	s15, r3
 8001c48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c4c:	4b36      	ldr	r3, [pc, #216]	; (8001d28 <app_Dimmer+0x128>)
 8001c4e:	edc3 7a00 	vstr	s15, [r3]

				  Tiempo_activacion = (4.62962962e-5*Angulo)*1000000;
 8001c52:	4b36      	ldr	r3, [pc, #216]	; (8001d2c <app_Dimmer+0x12c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7fe fc76 	bl	8000548 <__aeabi_f2d>
 8001c5c:	a32a      	add	r3, pc, #168	; (adr r3, 8001d08 <app_Dimmer+0x108>)
 8001c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c62:	f7fe fcc9 	bl	80005f8 <__aeabi_dmul>
 8001c66:	4603      	mov	r3, r0
 8001c68:	460c      	mov	r4, r1
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	4621      	mov	r1, r4
 8001c6e:	a328      	add	r3, pc, #160	; (adr r3, 8001d10 <app_Dimmer+0x110>)
 8001c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c74:	f7fe fcc0 	bl	80005f8 <__aeabi_dmul>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	460c      	mov	r4, r1
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	4621      	mov	r1, r4
 8001c80:	f7fe ffb2 	bl	8000be8 <__aeabi_d2f>
 8001c84:	4602      	mov	r2, r0
 8001c86:	4b2a      	ldr	r3, [pc, #168]	; (8001d30 <app_Dimmer+0x130>)
 8001c88:	601a      	str	r2, [r3, #0]

				  /* Pasa al siguiente estado */


				  opcion = Dimmer;
 8001c8a:	4b26      	ldr	r3, [pc, #152]	; (8001d24 <app_Dimmer+0x124>)
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8001c90:	e034      	b.n	8001cfc <app_Dimmer+0xfc>
			  case Dimmer:
			  {

				  /* Envia la variable Tiempo a la funcion cruce por cero */
				  app_CruceCero(Tiempo_activacion,RPM_cal);
 8001c92:	4b27      	ldr	r3, [pc, #156]	; (8001d30 <app_Dimmer+0x130>)
 8001c94:	edd3 7a00 	vldr	s15, [r3]
 8001c98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c9c:	ee17 3a90 	vmov	r3, s15
 8001ca0:	b29a      	uxth	r2, r3
 8001ca2:	4b21      	ldr	r3, [pc, #132]	; (8001d28 <app_Dimmer+0x128>)
 8001ca4:	edd3 7a00 	vldr	s15, [r3]
 8001ca8:	eeb0 0a67 	vmov.f32	s0, s15
 8001cac:	4610      	mov	r0, r2
 8001cae:	f000 fa33 	bl	8002118 <app_CruceCero>

				  /* Vuelve al estado inicial de la maquina de estados */

				  opcion = Lectura_RPM;
 8001cb2:	4b1c      	ldr	r3, [pc, #112]	; (8001d24 <app_Dimmer+0x124>)
 8001cb4:	2202      	movs	r2, #2
 8001cb6:	701a      	strb	r2, [r3, #0]
			  }break;
 8001cb8:	e020      	b.n	8001cfc <app_Dimmer+0xfc>
			  case Lectura_RPM:
			 {
				 PIDInputSet(3000);
 8001cba:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8001d34 <app_Dimmer+0x134>
 8001cbe:	f000 f9f9 	bl	80020b4 <PIDInputSet>
				 PIDSetpointSet(RPM_cal);
 8001cc2:	4b19      	ldr	r3, [pc, #100]	; (8001d28 <app_Dimmer+0x128>)
 8001cc4:	edd3 7a00 	vldr	s15, [r3]
 8001cc8:	eeb0 0a67 	vmov.f32	s0, s15
 8001ccc:	f000 f9e2 	bl	8002094 <PIDSetpointSet>
				 PIDOutputLimitsSet(0, 180);
 8001cd0:	eddf 0a19 	vldr	s1, [pc, #100]	; 8001d38 <app_Dimmer+0x138>
 8001cd4:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8001d3c <app_Dimmer+0x13c>
 8001cd8:	f000 f91c 	bl	8001f14 <PIDOutputLimitsSet>
				 PIDCompute();
 8001cdc:	f000 f888 	bl	8001df0 <PIDCompute>
				 Angulo = PIDOutputGet();
 8001ce0:	f000 f9f8 	bl	80020d4 <PIDOutputGet>
 8001ce4:	eef0 7a40 	vmov.f32	s15, s0
 8001ce8:	4b10      	ldr	r3, [pc, #64]	; (8001d2c <app_Dimmer+0x12c>)
 8001cea:	edc3 7a00 	vstr	s15, [r3]

				  /* Imprime la variable flotante Tiempo en el display de 7 segmentos */
				 //app_FloatADisplay(Tiempo_activacion, Catodo);

				 opcion = Ecuacion;
 8001cee:	4b0d      	ldr	r3, [pc, #52]	; (8001d24 <app_Dimmer+0x124>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	701a      	strb	r2, [r3, #0]
			 }break;
 8001cf4:	e002      	b.n	8001cfc <app_Dimmer+0xfc>
			  default:
			  {
				  /* Declaracion del primer estado del dimmer */
				  opcion = Ecuacion;
 8001cf6:	4b0b      	ldr	r3, [pc, #44]	; (8001d24 <app_Dimmer+0x124>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	701a      	strb	r2, [r3, #0]
			  }
		  }
}
 8001cfc:	bf00      	nop
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd90      	pop	{r4, r7, pc}
 8001d04:	f3af 8000 	nop.w
 8001d08:	9ff57a20 	.word	0x9ff57a20
 8001d0c:	3f0845c8 	.word	0x3f0845c8
 8001d10:	00000000 	.word	0x00000000
 8001d14:	412e8480 	.word	0x412e8480
 8001d18:	432a0000 	.word	0x432a0000
 8001d1c:	43c80000 	.word	0x43c80000
 8001d20:	42c80000 	.word	0x42c80000
 8001d24:	20000228 	.word	0x20000228
 8001d28:	20000208 	.word	0x20000208
 8001d2c:	20000204 	.word	0x20000204
 8001d30:	20000200 	.word	0x20000200
 8001d34:	453b8000 	.word	0x453b8000
 8001d38:	43340000 	.word	0x43340000
 8001d3c:	00000000 	.word	0x00000000

08001d40 <delay_us>:
	while(__HAL_TIM_GET_COUNTER(&htim2) < conversion)
	{}
}

void delay_us(uint16_t us)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	80fb      	strh	r3, [r7, #6]

	/* Selecciona el valor del Timer en 0, antes de iniciar */
	__HAL_TIM_SET_COUNTER(&htim2,0);
 8001d4a:	4b08      	ldr	r3, [pc, #32]	; (8001d6c <delay_us+0x2c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	625a      	str	r2, [r3, #36]	; 0x24


	while(__HAL_TIM_GET_COUNTER(&htim2) < us)
 8001d52:	bf00      	nop
 8001d54:	4b05      	ldr	r3, [pc, #20]	; (8001d6c <delay_us+0x2c>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d5a:	88fb      	ldrh	r3, [r7, #6]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d3f9      	bcc.n	8001d54 <delay_us+0x14>
	{}
	/* Saldra del ciclo hasta que se complete el tiempo de la funcion antes mandada */
}
 8001d60:	bf00      	nop
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr
 8001d6c:	2000022c 	.word	0x2000022c

08001d70 <PIDInit>:

PIDControl pid;
void PIDInit(float kp, float ki, float kd,
             float sampleTimeSeconds, float minOutput, float maxOutput, 
             PIDMode mode, PIDDirection controllerDirection)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b088      	sub	sp, #32
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	ed87 0a07 	vstr	s0, [r7, #28]
 8001d7a:	edc7 0a06 	vstr	s1, [r7, #24]
 8001d7e:	ed87 1a05 	vstr	s2, [r7, #20]
 8001d82:	edc7 1a04 	vstr	s3, [r7, #16]
 8001d86:	ed87 2a03 	vstr	s4, [r7, #12]
 8001d8a:	edc7 2a02 	vstr	s5, [r7, #8]
 8001d8e:	4603      	mov	r3, r0
 8001d90:	460a      	mov	r2, r1
 8001d92:	71fb      	strb	r3, [r7, #7]
 8001d94:	4613      	mov	r3, r2
 8001d96:	71bb      	strb	r3, [r7, #6]
    pid.controllerDirection = DIRECT;
 8001d98:	4b14      	ldr	r3, [pc, #80]	; (8001dec <PIDInit+0x7c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    pid.mode = AUTOMATIC;
 8001da0:	4b12      	ldr	r3, [pc, #72]	; (8001dec <PIDInit+0x7c>)
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    if(sampleTimeSeconds > 0.0f)
 8001da8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001dac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db4:	dd03      	ble.n	8001dbe <PIDInit+0x4e>
    {
        pid.sampleTime = sampleTimeSeconds;
 8001db6:	4a0d      	ldr	r2, [pc, #52]	; (8001dec <PIDInit+0x7c>)
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	6293      	str	r3, [r2, #40]	; 0x28
 8001dbc:	e003      	b.n	8001dc6 <PIDInit+0x56>
    }
    else
    {
        // If the passed parameter was incorrect, set to 1 second
        pid.sampleTime = 1.0f;
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <PIDInit+0x7c>)
 8001dc0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001dc4:	629a      	str	r2, [r3, #40]	; 0x28
    }
    
    PIDOutputLimitsSet(minOutput, maxOutput);
 8001dc6:	edd7 0a02 	vldr	s1, [r7, #8]
 8001dca:	ed97 0a03 	vldr	s0, [r7, #12]
 8001dce:	f000 f8a1 	bl	8001f14 <PIDOutputLimitsSet>
    PIDTuningsSet(kp, ki, kd);
 8001dd2:	ed97 1a05 	vldr	s2, [r7, #20]
 8001dd6:	edd7 0a06 	vldr	s1, [r7, #24]
 8001dda:	ed97 0a07 	vldr	s0, [r7, #28]
 8001dde:	f000 f8f5 	bl	8001fcc <PIDTuningsSet>
}
 8001de2:	bf00      	nop
 8001de4:	3720      	adds	r7, #32
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	200002a8 	.word	0x200002a8

08001df0 <PIDCompute>:
        
bool PIDCompute(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
    float error, dInput;

    if(pid.mode == MANUAL)
 8001df6:	4b46      	ldr	r3, [pc, #280]	; (8001f10 <PIDCompute+0x120>)
 8001df8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d101      	bne.n	8001e04 <PIDCompute+0x14>
    {
        return false;
 8001e00:	2300      	movs	r3, #0
 8001e02:	e07f      	b.n	8001f04 <PIDCompute+0x114>
    }
    
    /* Error clasico de PID */
    error = (pid.setpoint) - (pid.input);
 8001e04:	4b42      	ldr	r3, [pc, #264]	; (8001f10 <PIDCompute+0x120>)
 8001e06:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001e0a:	4b41      	ldr	r3, [pc, #260]	; (8001f10 <PIDCompute+0x120>)
 8001e0c:	edd3 7a00 	vldr	s15, [r3]
 8001e10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e14:	edc7 7a01 	vstr	s15, [r7, #4]
    
    /* Calculo de la parte integrativa */
    pid.iTerm += (pid.alteredKi) * error;
 8001e18:	4b3d      	ldr	r3, [pc, #244]	; (8001f10 <PIDCompute+0x120>)
 8001e1a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001e1e:	4b3c      	ldr	r3, [pc, #240]	; (8001f10 <PIDCompute+0x120>)
 8001e20:	edd3 6a07 	vldr	s13, [r3, #28]
 8001e24:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e30:	4b37      	ldr	r3, [pc, #220]	; (8001f10 <PIDCompute+0x120>)
 8001e32:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    
    // Constrain the integrator to make sure it does not exceed output bounds
    pid.iTerm = CONSTRAIN( (pid.iTerm), (pid.outMin), (pid.outMax) );
 8001e36:	4b36      	ldr	r3, [pc, #216]	; (8001f10 <PIDCompute+0x120>)
 8001e38:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001e3c:	4b34      	ldr	r3, [pc, #208]	; (8001f10 <PIDCompute+0x120>)
 8001e3e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001e42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e4a:	d502      	bpl.n	8001e52 <PIDCompute+0x62>
 8001e4c:	4b30      	ldr	r3, [pc, #192]	; (8001f10 <PIDCompute+0x120>)
 8001e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e50:	e00f      	b.n	8001e72 <PIDCompute+0x82>
 8001e52:	4b2f      	ldr	r3, [pc, #188]	; (8001f10 <PIDCompute+0x120>)
 8001e54:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001e58:	4b2d      	ldr	r3, [pc, #180]	; (8001f10 <PIDCompute+0x120>)
 8001e5a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001e5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e66:	dd02      	ble.n	8001e6e <PIDCompute+0x7e>
 8001e68:	4b29      	ldr	r3, [pc, #164]	; (8001f10 <PIDCompute+0x120>)
 8001e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6c:	e001      	b.n	8001e72 <PIDCompute+0x82>
 8001e6e:	4b28      	ldr	r3, [pc, #160]	; (8001f10 <PIDCompute+0x120>)
 8001e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e72:	4a27      	ldr	r2, [pc, #156]	; (8001f10 <PIDCompute+0x120>)
 8001e74:	6253      	str	r3, [r2, #36]	; 0x24
    
    /* Determinar la parte derivativa de la lectura y el error derivativo de la lectura */
    dInput = (pid.input) - (pid.lastInput);
 8001e76:	4b26      	ldr	r3, [pc, #152]	; (8001f10 <PIDCompute+0x120>)
 8001e78:	ed93 7a00 	vldr	s14, [r3]
 8001e7c:	4b24      	ldr	r3, [pc, #144]	; (8001f10 <PIDCompute+0x120>)
 8001e7e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001e82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e86:	edc7 7a00 	vstr	s15, [r7]
    
    /* Realiza el ultimo calculo y lo guarda en la variable salida */
    pid.output = (pid.alteredKp) * error + (pid.iTerm) - (pid.alteredKd) * dInput;
 8001e8a:	4b21      	ldr	r3, [pc, #132]	; (8001f10 <PIDCompute+0x120>)
 8001e8c:	ed93 7a06 	vldr	s14, [r3, #24]
 8001e90:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e98:	4b1d      	ldr	r3, [pc, #116]	; (8001f10 <PIDCompute+0x120>)
 8001e9a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001e9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ea2:	4b1b      	ldr	r3, [pc, #108]	; (8001f10 <PIDCompute+0x120>)
 8001ea4:	edd3 6a08 	vldr	s13, [r3, #32]
 8001ea8:	edd7 7a00 	vldr	s15, [r7]
 8001eac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eb4:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <PIDCompute+0x120>)
 8001eb6:	edc3 7a02 	vstr	s15, [r3, #8]
    
    // Bound the output
    pid.output = CONSTRAIN( (pid.output), (pid.outMin), (pid.outMax) );
 8001eba:	4b15      	ldr	r3, [pc, #84]	; (8001f10 <PIDCompute+0x120>)
 8001ebc:	ed93 7a02 	vldr	s14, [r3, #8]
 8001ec0:	4b13      	ldr	r3, [pc, #76]	; (8001f10 <PIDCompute+0x120>)
 8001ec2:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001ec6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ece:	d502      	bpl.n	8001ed6 <PIDCompute+0xe6>
 8001ed0:	4b0f      	ldr	r3, [pc, #60]	; (8001f10 <PIDCompute+0x120>)
 8001ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed4:	e00f      	b.n	8001ef6 <PIDCompute+0x106>
 8001ed6:	4b0e      	ldr	r3, [pc, #56]	; (8001f10 <PIDCompute+0x120>)
 8001ed8:	ed93 7a02 	vldr	s14, [r3, #8]
 8001edc:	4b0c      	ldr	r3, [pc, #48]	; (8001f10 <PIDCompute+0x120>)
 8001ede:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001ee2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eea:	dd02      	ble.n	8001ef2 <PIDCompute+0x102>
 8001eec:	4b08      	ldr	r3, [pc, #32]	; (8001f10 <PIDCompute+0x120>)
 8001eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef0:	e001      	b.n	8001ef6 <PIDCompute+0x106>
 8001ef2:	4b07      	ldr	r3, [pc, #28]	; (8001f10 <PIDCompute+0x120>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	4a06      	ldr	r2, [pc, #24]	; (8001f10 <PIDCompute+0x120>)
 8001ef8:	6093      	str	r3, [r2, #8]
    
    /* Manda el valor actual de la lectura del sensor a una lectura previa */
    pid.lastInput = pid.input;
 8001efa:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <PIDCompute+0x120>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a04      	ldr	r2, [pc, #16]	; (8001f10 <PIDCompute+0x120>)
 8001f00:	6053      	str	r3, [r2, #4]
    
    return true;
 8001f02:	2301      	movs	r3, #1
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	200002a8 	.word	0x200002a8

08001f14 <PIDOutputLimitsSet>:
    pid.mode = mode;
}

void 
PIDOutputLimitsSet(float min, float max)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001f1e:	edc7 0a00 	vstr	s1, [r7]
    // Check if the parameters are valid
    if(min >= max)
 8001f22:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f26:	edd7 7a00 	vldr	s15, [r7]
 8001f2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f32:	da43      	bge.n	8001fbc <PIDOutputLimitsSet+0xa8>
    {
        return;
    }
    
    // Save the parameters
    pid.outMin = min;
 8001f34:	4a24      	ldr	r2, [pc, #144]	; (8001fc8 <PIDOutputLimitsSet+0xb4>)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	62d3      	str	r3, [r2, #44]	; 0x2c
    pid.outMax = max;
 8001f3a:	4a23      	ldr	r2, [pc, #140]	; (8001fc8 <PIDOutputLimitsSet+0xb4>)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	6313      	str	r3, [r2, #48]	; 0x30
    
    // If in automatic, apply the new constraints
    if(pid.mode == AUTOMATIC)
 8001f40:	4b21      	ldr	r3, [pc, #132]	; (8001fc8 <PIDOutputLimitsSet+0xb4>)
 8001f42:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d139      	bne.n	8001fbe <PIDOutputLimitsSet+0xaa>
    {
        pid.output = CONSTRAIN(pid.output, min, max);
 8001f4a:	4b1f      	ldr	r3, [pc, #124]	; (8001fc8 <PIDOutputLimitsSet+0xb4>)
 8001f4c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f50:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f5c:	dd01      	ble.n	8001f62 <PIDOutputLimitsSet+0x4e>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	e00d      	b.n	8001f7e <PIDOutputLimitsSet+0x6a>
 8001f62:	4b19      	ldr	r3, [pc, #100]	; (8001fc8 <PIDOutputLimitsSet+0xb4>)
 8001f64:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f68:	ed97 7a00 	vldr	s14, [r7]
 8001f6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f74:	d501      	bpl.n	8001f7a <PIDOutputLimitsSet+0x66>
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	e001      	b.n	8001f7e <PIDOutputLimitsSet+0x6a>
 8001f7a:	4b13      	ldr	r3, [pc, #76]	; (8001fc8 <PIDOutputLimitsSet+0xb4>)
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	4a12      	ldr	r2, [pc, #72]	; (8001fc8 <PIDOutputLimitsSet+0xb4>)
 8001f80:	6093      	str	r3, [r2, #8]
        pid.iTerm  = CONSTRAIN(pid.iTerm,  min, max);
 8001f82:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <PIDOutputLimitsSet+0xb4>)
 8001f84:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001f88:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f94:	dd01      	ble.n	8001f9a <PIDOutputLimitsSet+0x86>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	e00d      	b.n	8001fb6 <PIDOutputLimitsSet+0xa2>
 8001f9a:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <PIDOutputLimitsSet+0xb4>)
 8001f9c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001fa0:	ed97 7a00 	vldr	s14, [r7]
 8001fa4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fac:	d501      	bpl.n	8001fb2 <PIDOutputLimitsSet+0x9e>
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	e001      	b.n	8001fb6 <PIDOutputLimitsSet+0xa2>
 8001fb2:	4b05      	ldr	r3, [pc, #20]	; (8001fc8 <PIDOutputLimitsSet+0xb4>)
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb6:	4a04      	ldr	r2, [pc, #16]	; (8001fc8 <PIDOutputLimitsSet+0xb4>)
 8001fb8:	6253      	str	r3, [r2, #36]	; 0x24
 8001fba:	e000      	b.n	8001fbe <PIDOutputLimitsSet+0xaa>
        return;
 8001fbc:	bf00      	nop
    }
}
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr
 8001fc8:	200002a8 	.word	0x200002a8

08001fcc <PIDTuningsSet>:

void 
PIDTuningsSet(float kp, float ki, float kd)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	ed87 0a03 	vstr	s0, [r7, #12]
 8001fd6:	edc7 0a02 	vstr	s1, [r7, #8]
 8001fda:	ed87 1a01 	vstr	s2, [r7, #4]
    // Check if the parameters are valid
    if(kp < 0.0f || ki < 0.0f || kd < 0.0f)
 8001fde:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fe2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fea:	d44b      	bmi.n	8002084 <PIDTuningsSet+0xb8>
 8001fec:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ff0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ff8:	d444      	bmi.n	8002084 <PIDTuningsSet+0xb8>
 8001ffa:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ffe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002006:	d43d      	bmi.n	8002084 <PIDTuningsSet+0xb8>
    {
        return;
    }
    
    // Save the parameters for displaying purposes
    pid.dispKp = kp;
 8002008:	4a21      	ldr	r2, [pc, #132]	; (8002090 <PIDTuningsSet+0xc4>)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	60d3      	str	r3, [r2, #12]
    pid.dispKi = ki;
 800200e:	4a20      	ldr	r2, [pc, #128]	; (8002090 <PIDTuningsSet+0xc4>)
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	6113      	str	r3, [r2, #16]
    pid.dispKd = kd;
 8002014:	4a1e      	ldr	r2, [pc, #120]	; (8002090 <PIDTuningsSet+0xc4>)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6153      	str	r3, [r2, #20]
    
    // Alter the parameters for PID
    pid.alteredKp = kp;
 800201a:	4a1d      	ldr	r2, [pc, #116]	; (8002090 <PIDTuningsSet+0xc4>)
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	6193      	str	r3, [r2, #24]
    pid.alteredKi = ki * pid.sampleTime;
 8002020:	4b1b      	ldr	r3, [pc, #108]	; (8002090 <PIDTuningsSet+0xc4>)
 8002022:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002026:	edd7 7a02 	vldr	s15, [r7, #8]
 800202a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800202e:	4b18      	ldr	r3, [pc, #96]	; (8002090 <PIDTuningsSet+0xc4>)
 8002030:	edc3 7a07 	vstr	s15, [r3, #28]
    pid.alteredKd = kd / pid.sampleTime;
 8002034:	4b16      	ldr	r3, [pc, #88]	; (8002090 <PIDTuningsSet+0xc4>)
 8002036:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800203a:	edd7 6a01 	vldr	s13, [r7, #4]
 800203e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002042:	4b13      	ldr	r3, [pc, #76]	; (8002090 <PIDTuningsSet+0xc4>)
 8002044:	edc3 7a08 	vstr	s15, [r3, #32]
    
    // Apply reverse direction to the altered values if necessary
    if(pid.controllerDirection == REVERSE)
 8002048:	4b11      	ldr	r3, [pc, #68]	; (8002090 <PIDTuningsSet+0xc4>)
 800204a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800204e:	2b01      	cmp	r3, #1
 8002050:	d119      	bne.n	8002086 <PIDTuningsSet+0xba>
    {
        pid.alteredKp = -(pid.alteredKp);
 8002052:	4b0f      	ldr	r3, [pc, #60]	; (8002090 <PIDTuningsSet+0xc4>)
 8002054:	edd3 7a06 	vldr	s15, [r3, #24]
 8002058:	eef1 7a67 	vneg.f32	s15, s15
 800205c:	4b0c      	ldr	r3, [pc, #48]	; (8002090 <PIDTuningsSet+0xc4>)
 800205e:	edc3 7a06 	vstr	s15, [r3, #24]
        pid.alteredKi = -(pid.alteredKi);
 8002062:	4b0b      	ldr	r3, [pc, #44]	; (8002090 <PIDTuningsSet+0xc4>)
 8002064:	edd3 7a07 	vldr	s15, [r3, #28]
 8002068:	eef1 7a67 	vneg.f32	s15, s15
 800206c:	4b08      	ldr	r3, [pc, #32]	; (8002090 <PIDTuningsSet+0xc4>)
 800206e:	edc3 7a07 	vstr	s15, [r3, #28]
        pid.alteredKd = -(pid.alteredKd);
 8002072:	4b07      	ldr	r3, [pc, #28]	; (8002090 <PIDTuningsSet+0xc4>)
 8002074:	edd3 7a08 	vldr	s15, [r3, #32]
 8002078:	eef1 7a67 	vneg.f32	s15, s15
 800207c:	4b04      	ldr	r3, [pc, #16]	; (8002090 <PIDTuningsSet+0xc4>)
 800207e:	edc3 7a08 	vstr	s15, [r3, #32]
 8002082:	e000      	b.n	8002086 <PIDTuningsSet+0xba>
        return;
 8002084:	bf00      	nop
    }
}
 8002086:	3714      	adds	r7, #20
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr
 8002090:	200002a8 	.word	0x200002a8

08002094 <PIDSetpointSet>:
        // Save the new sampling time
        pid.sampleTime = sampleTimeSeconds;
    }
}

void PIDSetpointSet(float setpoint) { pid.setpoint = setpoint; }
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	ed87 0a01 	vstr	s0, [r7, #4]
 800209e:	4a04      	ldr	r2, [pc, #16]	; (80020b0 <PIDSetpointSet+0x1c>)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6353      	str	r3, [r2, #52]	; 0x34
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	200002a8 	.word	0x200002a8

080020b4 <PIDInputSet>:
//      pid - The address of a PIDControl instantiation.
//      input - The value the controller will work with.
// Returns:
//      Nothing.
//
void PIDInputSet(float input) { pid.input = input; }
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	ed87 0a01 	vstr	s0, [r7, #4]
 80020be:	4a04      	ldr	r2, [pc, #16]	; (80020d0 <PIDInputSet+0x1c>)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6013      	str	r3, [r2, #0]
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr
 80020d0:	200002a8 	.word	0x200002a8

080020d4 <PIDOutputGet>:
 {
	 return pid.controllerDirection;
 }

float PIDOutputGet(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
	return pid.output;
 80020d8:	4b04      	ldr	r3, [pc, #16]	; (80020ec <PIDOutputGet+0x18>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	ee07 3a90 	vmov	s15, r3
}
 80020e0:	eeb0 0a67 	vmov.f32	s0, s15
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	200002a8 	.word	0x200002a8

080020f0 <HAL_GPIO_EXTI_Callback>:
/* Variables globales */

uint8_t Bandera_DetectorCero = 1;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_pin)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_pin == DetectorCero_Pin)
 80020fa:	88fb      	ldrh	r3, [r7, #6]
 80020fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002100:	d102      	bne.n	8002108 <HAL_GPIO_EXTI_Callback+0x18>
	{
		Bandera_DetectorCero = 0;
 8002102:	4b04      	ldr	r3, [pc, #16]	; (8002114 <HAL_GPIO_EXTI_Callback+0x24>)
 8002104:	2200      	movs	r2, #0
 8002106:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		/* No realiza ninguna funcion */
	}
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	20000000 	.word	0x20000000

08002118 <app_CruceCero>:

void app_CruceCero(uint16_t Tiempo, float RPM_cal)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	ed87 0a00 	vstr	s0, [r7]
 8002124:	80fb      	strh	r3, [r7, #6]
	if(RPM_cal < 400)
 8002126:	edd7 7a00 	vldr	s15, [r7]
 800212a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002194 <app_CruceCero+0x7c>
 800212e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002136:	d505      	bpl.n	8002144 <app_CruceCero+0x2c>
	{
		HAL_GPIO_WritePin(Tiempo_GPIO_Port, Tiempo_Pin, 1);
 8002138:	2201      	movs	r2, #1
 800213a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800213e:	4816      	ldr	r0, [pc, #88]	; (8002198 <app_CruceCero+0x80>)
 8002140:	f001 f834 	bl	80031ac <HAL_GPIO_WritePin>
	}
	if((Bandera_DetectorCero == 0) && (RPM_cal > 400))
 8002144:	4b15      	ldr	r3, [pc, #84]	; (800219c <app_CruceCero+0x84>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d11f      	bne.n	800218c <app_CruceCero+0x74>
 800214c:	edd7 7a00 	vldr	s15, [r7]
 8002150:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002194 <app_CruceCero+0x7c>
 8002154:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800215c:	dc00      	bgt.n	8002160 <app_CruceCero+0x48>
				delay_us(3);
				HAL_GPIO_WritePin(Tiempo_GPIO_Port, Tiempo_Pin, 0);
				Bandera_DetectorCero = 1;
	}

}
 800215e:	e015      	b.n	800218c <app_CruceCero+0x74>
				delay_us(Tiempo);
 8002160:	88fb      	ldrh	r3, [r7, #6]
 8002162:	4618      	mov	r0, r3
 8002164:	f7ff fdec 	bl	8001d40 <delay_us>
				HAL_GPIO_WritePin(Tiempo_GPIO_Port, Tiempo_Pin, 1);
 8002168:	2201      	movs	r2, #1
 800216a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800216e:	480a      	ldr	r0, [pc, #40]	; (8002198 <app_CruceCero+0x80>)
 8002170:	f001 f81c 	bl	80031ac <HAL_GPIO_WritePin>
				delay_us(3);
 8002174:	2003      	movs	r0, #3
 8002176:	f7ff fde3 	bl	8001d40 <delay_us>
				HAL_GPIO_WritePin(Tiempo_GPIO_Port, Tiempo_Pin, 0);
 800217a:	2200      	movs	r2, #0
 800217c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002180:	4805      	ldr	r0, [pc, #20]	; (8002198 <app_CruceCero+0x80>)
 8002182:	f001 f813 	bl	80031ac <HAL_GPIO_WritePin>
				Bandera_DetectorCero = 1;
 8002186:	4b05      	ldr	r3, [pc, #20]	; (800219c <app_CruceCero+0x84>)
 8002188:	2201      	movs	r2, #1
 800218a:	701a      	strb	r2, [r3, #0]
}
 800218c:	bf00      	nop
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	43c80000 	.word	0x43c80000
 8002198:	48000800 	.word	0x48000800
 800219c:	20000000 	.word	0x20000000

080021a0 <HAL_TIM_IC_CaptureCallback>:
uint32_t Difference = 0;
uint32_t Frequency[10];
uint8_t Is_First_Captured = 0,i = 0;  // 0- not captured, 1- captured

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if interrput source is channel 1
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	7f1b      	ldrb	r3, [r3, #28]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d156      	bne.n	800225e <HAL_TIM_IC_CaptureCallback+0xbe>
	{
		if (Is_First_Captured==0)  // is the first value captured ?
 80021b0:	4b2d      	ldr	r3, [pc, #180]	; (8002268 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d10a      	bne.n	80021ce <HAL_TIM_IC_CaptureCallback+0x2e>
		{
			IC_Value1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // capture the first value
 80021b8:	2100      	movs	r1, #0
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f002 fe10 	bl	8004de0 <HAL_TIM_ReadCapturedValue>
 80021c0:	4602      	mov	r2, r0
 80021c2:	4b2a      	ldr	r3, [pc, #168]	; (800226c <HAL_TIM_IC_CaptureCallback+0xcc>)
 80021c4:	601a      	str	r2, [r3, #0]
			Is_First_Captured =1;  // set the first value captured as true
 80021c6:	4b28      	ldr	r3, [pc, #160]	; (8002268 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80021c8:	2201      	movs	r2, #1
 80021ca:	701a      	strb	r2, [r3, #0]
				i = 0;// calculate frequency
			}
			Is_First_Captured = 0;  // reset the first captured
		}
	}
}
 80021cc:	e047      	b.n	800225e <HAL_TIM_IC_CaptureCallback+0xbe>
		else if (Is_First_Captured)  // if the first is captured
 80021ce:	4b26      	ldr	r3, [pc, #152]	; (8002268 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d043      	beq.n	800225e <HAL_TIM_IC_CaptureCallback+0xbe>
			IC_Value2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // capture second value
 80021d6:	2100      	movs	r1, #0
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f002 fe01 	bl	8004de0 <HAL_TIM_ReadCapturedValue>
 80021de:	4602      	mov	r2, r0
 80021e0:	4b23      	ldr	r3, [pc, #140]	; (8002270 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80021e2:	601a      	str	r2, [r3, #0]
			if (IC_Value2 > IC_Value1)
 80021e4:	4b22      	ldr	r3, [pc, #136]	; (8002270 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	4b20      	ldr	r3, [pc, #128]	; (800226c <HAL_TIM_IC_CaptureCallback+0xcc>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d907      	bls.n	8002200 <HAL_TIM_IC_CaptureCallback+0x60>
				Difference = IC_Value2-IC_Value1;   // calculate the difference
 80021f0:	4b1f      	ldr	r3, [pc, #124]	; (8002270 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	4b1d      	ldr	r3, [pc, #116]	; (800226c <HAL_TIM_IC_CaptureCallback+0xcc>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	4a1e      	ldr	r2, [pc, #120]	; (8002274 <HAL_TIM_IC_CaptureCallback+0xd4>)
 80021fc:	6013      	str	r3, [r2, #0]
 80021fe:	e011      	b.n	8002224 <HAL_TIM_IC_CaptureCallback+0x84>
			else if (IC_Value2 < IC_Value1)
 8002200:	4b1b      	ldr	r3, [pc, #108]	; (8002270 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	4b19      	ldr	r3, [pc, #100]	; (800226c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	429a      	cmp	r2, r3
 800220a:	d209      	bcs.n	8002220 <HAL_TIM_IC_CaptureCallback+0x80>
				Difference = ((0xffff-IC_Value1)+IC_Value2) +1;
 800220c:	4b18      	ldr	r3, [pc, #96]	; (8002270 <HAL_TIM_IC_CaptureCallback+0xd0>)
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	4b16      	ldr	r3, [pc, #88]	; (800226c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800221a:	4a16      	ldr	r2, [pc, #88]	; (8002274 <HAL_TIM_IC_CaptureCallback+0xd4>)
 800221c:	6013      	str	r3, [r2, #0]
 800221e:	e001      	b.n	8002224 <HAL_TIM_IC_CaptureCallback+0x84>
				Error_Handler();
 8002220:	f000 faba 	bl	8002798 <Error_Handler>
			Frequency[i] = (2*HAL_RCC_GetPCLK2Freq())/Difference;
 8002224:	f002 f86c 	bl	8004300 <HAL_RCC_GetPCLK2Freq>
 8002228:	4603      	mov	r3, r0
 800222a:	005a      	lsls	r2, r3, #1
 800222c:	4b11      	ldr	r3, [pc, #68]	; (8002274 <HAL_TIM_IC_CaptureCallback+0xd4>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4911      	ldr	r1, [pc, #68]	; (8002278 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8002232:	7809      	ldrb	r1, [r1, #0]
 8002234:	fbb2 f3f3 	udiv	r3, r2, r3
 8002238:	4a10      	ldr	r2, [pc, #64]	; (800227c <HAL_TIM_IC_CaptureCallback+0xdc>)
 800223a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			i++;
 800223e:	4b0e      	ldr	r3, [pc, #56]	; (8002278 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	3301      	adds	r3, #1
 8002244:	b2da      	uxtb	r2, r3
 8002246:	4b0c      	ldr	r3, [pc, #48]	; (8002278 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8002248:	701a      	strb	r2, [r3, #0]
			if(i > 11)
 800224a:	4b0b      	ldr	r3, [pc, #44]	; (8002278 <HAL_TIM_IC_CaptureCallback+0xd8>)
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	2b0b      	cmp	r3, #11
 8002250:	d902      	bls.n	8002258 <HAL_TIM_IC_CaptureCallback+0xb8>
				i = 0;// calculate frequency
 8002252:	4b09      	ldr	r3, [pc, #36]	; (8002278 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8002254:	2200      	movs	r2, #0
 8002256:	701a      	strb	r2, [r3, #0]
			Is_First_Captured = 0;  // reset the first captured
 8002258:	4b03      	ldr	r3, [pc, #12]	; (8002268 <HAL_TIM_IC_CaptureCallback+0xc8>)
 800225a:	2200      	movs	r2, #0
 800225c:	701a      	strb	r2, [r3, #0]
}
 800225e:	bf00      	nop
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000218 	.word	0x20000218
 800226c:	2000020c 	.word	0x2000020c
 8002270:	20000210 	.word	0x20000210
 8002274:	20000214 	.word	0x20000214
 8002278:	20000219 	.word	0x20000219
 800227c:	20000324 	.word	0x20000324

08002280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002286:	f000 fc9c 	bl	8002bc2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800228a:	f000 f845 	bl	8002318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800228e:	f000 f9cd 	bl	800262c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002292:	f000 f99b 	bl	80025cc <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002296:	f000 f8f3 	bl	8002480 <MX_TIM2_Init>
  MX_LPTIM1_Init();
 800229a:	f000 f8bb 	bl	8002414 <MX_LPTIM1_Init>
  MX_TIM15_Init();
 800229e:	f000 f93d 	bl	800251c <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80022a2:	4819      	ldr	r0, [pc, #100]	; (8002308 <main+0x88>)
 80022a4:	f002 fa64 	bl	8004770 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim15, TIM_CHANNEL_1);
 80022a8:	2100      	movs	r1, #0
 80022aa:	4818      	ldr	r0, [pc, #96]	; (800230c <main+0x8c>)
 80022ac:	f002 fab6 	bl	800481c <HAL_TIM_IC_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint16_t avg, promedio = 0;
 80022b0:	2300      	movs	r3, #0
 80022b2:	80bb      	strh	r3, [r7, #4]
  uint8_t a = 0;
 80022b4:	2300      	movs	r3, #0
 80022b6:	70fb      	strb	r3, [r7, #3]
  while (1)
  {
//	  delay_ms(80);
	  avg = 0;
 80022b8:	2300      	movs	r3, #0
 80022ba:	80fb      	strh	r3, [r7, #6]
	 for (a=0;a<11;a++)
 80022bc:	2300      	movs	r3, #0
 80022be:	70fb      	strb	r3, [r7, #3]
 80022c0:	e015      	b.n	80022ee <main+0x6e>
	 {
			 avg = avg + Frequency[a] + 1;
 80022c2:	78fb      	ldrb	r3, [r7, #3]
 80022c4:	4a12      	ldr	r2, [pc, #72]	; (8002310 <main+0x90>)
 80022c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	88fb      	ldrh	r3, [r7, #6]
 80022ce:	4413      	add	r3, r2
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	3301      	adds	r3, #1
 80022d4:	80fb      	strh	r3, [r7, #6]
			 if(a == 10)
 80022d6:	78fb      	ldrb	r3, [r7, #3]
 80022d8:	2b0a      	cmp	r3, #10
 80022da:	d105      	bne.n	80022e8 <main+0x68>
			 {
				 promedio = avg / 10;//Divide by 8
 80022dc:	88fb      	ldrh	r3, [r7, #6]
 80022de:	4a0d      	ldr	r2, [pc, #52]	; (8002314 <main+0x94>)
 80022e0:	fba2 2303 	umull	r2, r3, r2, r3
 80022e4:	08db      	lsrs	r3, r3, #3
 80022e6:	80bb      	strh	r3, [r7, #4]
	 for (a=0;a<11;a++)
 80022e8:	78fb      	ldrb	r3, [r7, #3]
 80022ea:	3301      	adds	r3, #1
 80022ec:	70fb      	strb	r3, [r7, #3]
 80022ee:	78fb      	ldrb	r3, [r7, #3]
 80022f0:	2b0a      	cmp	r3, #10
 80022f2:	d9e6      	bls.n	80022c2 <main+0x42>
			 }
	 }
	  app_Despliegue(promedio, Catodo);
 80022f4:	88bb      	ldrh	r3, [r7, #4]
 80022f6:	2101      	movs	r1, #1
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff fb1d 	bl	8001938 <app_Despliegue>
	  app_Dimmer(promedio);
 80022fe:	88bb      	ldrh	r3, [r7, #4]
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff fc7d 	bl	8001c00 <app_Dimmer>
	  avg = 0;
 8002306:	e7d7      	b.n	80022b8 <main+0x38>
 8002308:	2000022c 	.word	0x2000022c
 800230c:	200002e4 	.word	0x200002e4
 8002310:	20000324 	.word	0x20000324
 8002314:	cccccccd 	.word	0xcccccccd

08002318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b0a4      	sub	sp, #144	; 0x90
 800231c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800231e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002322:	2244      	movs	r2, #68	; 0x44
 8002324:	2100      	movs	r1, #0
 8002326:	4618      	mov	r0, r3
 8002328:	f003 fd68 	bl	8005dfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800232c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	60da      	str	r2, [r3, #12]
 800233a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800233c:	1d3b      	adds	r3, r7, #4
 800233e:	2234      	movs	r2, #52	; 0x34
 8002340:	2100      	movs	r1, #0
 8002342:	4618      	mov	r0, r3
 8002344:	f003 fd5a 	bl	8005dfc <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8002348:	f001 f972 	bl	8003630 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800234c:	4b30      	ldr	r3, [pc, #192]	; (8002410 <SystemClock_Config+0xf8>)
 800234e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002352:	4a2f      	ldr	r2, [pc, #188]	; (8002410 <SystemClock_Config+0xf8>)
 8002354:	f023 0318 	bic.w	r3, r3, #24
 8002358:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800235c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002360:	f001 f984 	bl	800366c <HAL_PWREx_ControlVoltageScaling>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <SystemClock_Config+0x56>
  {
    Error_Handler();
 800236a:	f000 fa15 	bl	8002798 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800236e:	2314      	movs	r3, #20
 8002370:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002372:	2301      	movs	r3, #1
 8002374:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002376:	2301      	movs	r3, #1
 8002378:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800237a:	2300      	movs	r3, #0
 800237c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800237e:	2360      	movs	r3, #96	; 0x60
 8002380:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002382:	2302      	movs	r3, #2
 8002384:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002386:	2301      	movs	r3, #1
 8002388:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800238a:	2301      	movs	r3, #1
 800238c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLN = 16;
 8002390:	2310      	movs	r3, #16
 8002392:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002396:	2302      	movs	r3, #2
 8002398:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800239c:	2302      	movs	r3, #2
 800239e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023a2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80023a6:	4618      	mov	r0, r3
 80023a8:	f001 f9b6 	bl	8003718 <HAL_RCC_OscConfig>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80023b2:	f000 f9f1 	bl	8002798 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023b6:	230f      	movs	r3, #15
 80023b8:	63bb      	str	r3, [r7, #56]	; 0x38
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023ba:	2303      	movs	r3, #3
 80023bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 80023be:	2390      	movs	r3, #144	; 0x90
 80023c0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023c2:	2300      	movs	r3, #0
 80023c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 80023c6:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80023ca:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80023cc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80023d0:	2100      	movs	r1, #0
 80023d2:	4618      	mov	r0, r3
 80023d4:	f001 fe06 	bl	8003fe4 <HAL_RCC_ClockConfig>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80023de:	f000 f9db 	bl	8002798 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPTIM1;
 80023e2:	f240 2302 	movw	r3, #514	; 0x202
 80023e6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80023e8:	2300      	movs	r3, #0
 80023ea:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 80023ec:	2300      	movs	r3, #0
 80023ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023f0:	1d3b      	adds	r3, r7, #4
 80023f2:	4618      	mov	r0, r3
 80023f4:	f001 fffa 	bl	80043ec <HAL_RCCEx_PeriphCLKConfig>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <SystemClock_Config+0xea>
  {
    Error_Handler();
 80023fe:	f000 f9cb 	bl	8002798 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8002402:	f002 f979 	bl	80046f8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8002406:	bf00      	nop
 8002408:	3790      	adds	r7, #144	; 0x90
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	40021000 	.word	0x40021000

08002414 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8002418:	4b17      	ldr	r3, [pc, #92]	; (8002478 <MX_LPTIM1_Init+0x64>)
 800241a:	4a18      	ldr	r2, [pc, #96]	; (800247c <MX_LPTIM1_Init+0x68>)
 800241c:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800241e:	4b16      	ldr	r3, [pc, #88]	; (8002478 <MX_LPTIM1_Init+0x64>)
 8002420:	2200      	movs	r2, #0
 8002422:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8002424:	4b14      	ldr	r3, [pc, #80]	; (8002478 <MX_LPTIM1_Init+0x64>)
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING_FALLING;
 800242a:	4b13      	ldr	r3, [pc, #76]	; (8002478 <MX_LPTIM1_Init+0x64>)
 800242c:	2204      	movs	r2, #4
 800242e:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_2TRANSITIONS;
 8002430:	4b11      	ldr	r3, [pc, #68]	; (8002478 <MX_LPTIM1_Init+0x64>)
 8002432:	2208      	movs	r2, #8
 8002434:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002436:	4b10      	ldr	r3, [pc, #64]	; (8002478 <MX_LPTIM1_Init+0x64>)
 8002438:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800243c:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800243e:	4b0e      	ldr	r3, [pc, #56]	; (8002478 <MX_LPTIM1_Init+0x64>)
 8002440:	2200      	movs	r2, #0
 8002442:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002444:	4b0c      	ldr	r3, [pc, #48]	; (8002478 <MX_LPTIM1_Init+0x64>)
 8002446:	2200      	movs	r2, #0
 8002448:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 800244a:	4b0b      	ldr	r3, [pc, #44]	; (8002478 <MX_LPTIM1_Init+0x64>)
 800244c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002450:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8002452:	4b09      	ldr	r3, [pc, #36]	; (8002478 <MX_LPTIM1_Init+0x64>)
 8002454:	2200      	movs	r2, #0
 8002456:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8002458:	4b07      	ldr	r3, [pc, #28]	; (8002478 <MX_LPTIM1_Init+0x64>)
 800245a:	2200      	movs	r2, #0
 800245c:	631a      	str	r2, [r3, #48]	; 0x30
  hlptim1.Init.RepetitionCounter = 200;
 800245e:	4b06      	ldr	r3, [pc, #24]	; (8002478 <MX_LPTIM1_Init+0x64>)
 8002460:	22c8      	movs	r2, #200	; 0xc8
 8002462:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8002464:	4804      	ldr	r0, [pc, #16]	; (8002478 <MX_LPTIM1_Init+0x64>)
 8002466:	f000 fed1 	bl	800320c <HAL_LPTIM_Init>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <MX_LPTIM1_Init+0x60>
  {
    Error_Handler();
 8002470:	f000 f992 	bl	8002798 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8002474:	bf00      	nop
 8002476:	bd80      	pop	{r7, pc}
 8002478:	2000026c 	.word	0x2000026c
 800247c:	40007c00 	.word	0x40007c00

08002480 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b088      	sub	sp, #32
 8002484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002486:	f107 0310 	add.w	r3, r7, #16
 800248a:	2200      	movs	r2, #0
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	605a      	str	r2, [r3, #4]
 8002490:	609a      	str	r2, [r3, #8]
 8002492:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002494:	1d3b      	adds	r3, r7, #4
 8002496:	2200      	movs	r2, #0
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	605a      	str	r2, [r3, #4]
 800249c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800249e:	4b1e      	ldr	r3, [pc, #120]	; (8002518 <MX_TIM2_Init+0x98>)
 80024a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80024a4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8-1;
 80024a6:	4b1c      	ldr	r3, [pc, #112]	; (8002518 <MX_TIM2_Init+0x98>)
 80024a8:	2207      	movs	r2, #7
 80024aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ac:	4b1a      	ldr	r3, [pc, #104]	; (8002518 <MX_TIM2_Init+0x98>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffffffff;
 80024b2:	4b19      	ldr	r3, [pc, #100]	; (8002518 <MX_TIM2_Init+0x98>)
 80024b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80024b8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024ba:	4b17      	ldr	r3, [pc, #92]	; (8002518 <MX_TIM2_Init+0x98>)
 80024bc:	2200      	movs	r2, #0
 80024be:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024c0:	4b15      	ldr	r3, [pc, #84]	; (8002518 <MX_TIM2_Init+0x98>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80024c6:	4814      	ldr	r0, [pc, #80]	; (8002518 <MX_TIM2_Init+0x98>)
 80024c8:	f002 f926 	bl	8004718 <HAL_TIM_Base_Init>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80024d2:	f000 f961 	bl	8002798 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80024dc:	f107 0310 	add.w	r3, r7, #16
 80024e0:	4619      	mov	r1, r3
 80024e2:	480d      	ldr	r0, [pc, #52]	; (8002518 <MX_TIM2_Init+0x98>)
 80024e4:	f002 fbc3 	bl	8004c6e <HAL_TIM_ConfigClockSource>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80024ee:	f000 f953 	bl	8002798 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024f2:	2300      	movs	r3, #0
 80024f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024f6:	2300      	movs	r3, #0
 80024f8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024fa:	1d3b      	adds	r3, r7, #4
 80024fc:	4619      	mov	r1, r3
 80024fe:	4806      	ldr	r0, [pc, #24]	; (8002518 <MX_TIM2_Init+0x98>)
 8002500:	f002 ff0a 	bl	8005318 <HAL_TIMEx_MasterConfigSynchronization>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800250a:	f000 f945 	bl	8002798 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800250e:	bf00      	nop
 8002510:	3720      	adds	r7, #32
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	2000022c 	.word	0x2000022c

0800251c <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b088      	sub	sp, #32
 8002520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002522:	f107 0314 	add.w	r3, r7, #20
 8002526:	2200      	movs	r2, #0
 8002528:	601a      	str	r2, [r3, #0]
 800252a:	605a      	str	r2, [r3, #4]
 800252c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800252e:	1d3b      	adds	r3, r7, #4
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800253a:	4b22      	ldr	r3, [pc, #136]	; (80025c4 <MX_TIM15_Init+0xa8>)
 800253c:	4a22      	ldr	r2, [pc, #136]	; (80025c8 <MX_TIM15_Init+0xac>)
 800253e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8002540:	4b20      	ldr	r3, [pc, #128]	; (80025c4 <MX_TIM15_Init+0xa8>)
 8002542:	2200      	movs	r2, #0
 8002544:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002546:	4b1f      	ldr	r3, [pc, #124]	; (80025c4 <MX_TIM15_Init+0xa8>)
 8002548:	2200      	movs	r2, #0
 800254a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 0xffff;
 800254c:	4b1d      	ldr	r3, [pc, #116]	; (80025c4 <MX_TIM15_Init+0xa8>)
 800254e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002552:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002554:	4b1b      	ldr	r3, [pc, #108]	; (80025c4 <MX_TIM15_Init+0xa8>)
 8002556:	2200      	movs	r2, #0
 8002558:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800255a:	4b1a      	ldr	r3, [pc, #104]	; (80025c4 <MX_TIM15_Init+0xa8>)
 800255c:	2200      	movs	r2, #0
 800255e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002560:	4b18      	ldr	r3, [pc, #96]	; (80025c4 <MX_TIM15_Init+0xa8>)
 8002562:	2200      	movs	r2, #0
 8002564:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim15) != HAL_OK)
 8002566:	4817      	ldr	r0, [pc, #92]	; (80025c4 <MX_TIM15_Init+0xa8>)
 8002568:	f002 f92c 	bl	80047c4 <HAL_TIM_IC_Init>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8002572:	f000 f911 	bl	8002798 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002576:	2300      	movs	r3, #0
 8002578:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800257a:	2300      	movs	r3, #0
 800257c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800257e:	f107 0314 	add.w	r3, r7, #20
 8002582:	4619      	mov	r1, r3
 8002584:	480f      	ldr	r0, [pc, #60]	; (80025c4 <MX_TIM15_Init+0xa8>)
 8002586:	f002 fec7 	bl	8005318 <HAL_TIMEx_MasterConfigSynchronization>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8002590:	f000 f902 	bl	8002798 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002594:	2300      	movs	r3, #0
 8002596:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002598:	2301      	movs	r3, #1
 800259a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800259c:	2300      	movs	r3, #0
 800259e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80025a0:	2300      	movs	r3, #0
 80025a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80025a4:	1d3b      	adds	r3, r7, #4
 80025a6:	2200      	movs	r2, #0
 80025a8:	4619      	mov	r1, r3
 80025aa:	4806      	ldr	r0, [pc, #24]	; (80025c4 <MX_TIM15_Init+0xa8>)
 80025ac:	f002 fac3 	bl	8004b36 <HAL_TIM_IC_ConfigChannel>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <MX_TIM15_Init+0x9e>
  {
    Error_Handler();
 80025b6:	f000 f8ef 	bl	8002798 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80025ba:	bf00      	nop
 80025bc:	3720      	adds	r7, #32
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	200002e4 	.word	0x200002e4
 80025c8:	40014000 	.word	0x40014000

080025cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80025d0:	4b14      	ldr	r3, [pc, #80]	; (8002624 <MX_USART2_UART_Init+0x58>)
 80025d2:	4a15      	ldr	r2, [pc, #84]	; (8002628 <MX_USART2_UART_Init+0x5c>)
 80025d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80025d6:	4b13      	ldr	r3, [pc, #76]	; (8002624 <MX_USART2_UART_Init+0x58>)
 80025d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025de:	4b11      	ldr	r3, [pc, #68]	; (8002624 <MX_USART2_UART_Init+0x58>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025e4:	4b0f      	ldr	r3, [pc, #60]	; (8002624 <MX_USART2_UART_Init+0x58>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025ea:	4b0e      	ldr	r3, [pc, #56]	; (8002624 <MX_USART2_UART_Init+0x58>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025f0:	4b0c      	ldr	r3, [pc, #48]	; (8002624 <MX_USART2_UART_Init+0x58>)
 80025f2:	220c      	movs	r2, #12
 80025f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025f6:	4b0b      	ldr	r3, [pc, #44]	; (8002624 <MX_USART2_UART_Init+0x58>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025fc:	4b09      	ldr	r3, [pc, #36]	; (8002624 <MX_USART2_UART_Init+0x58>)
 80025fe:	2200      	movs	r2, #0
 8002600:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002602:	4b08      	ldr	r3, [pc, #32]	; (8002624 <MX_USART2_UART_Init+0x58>)
 8002604:	2200      	movs	r2, #0
 8002606:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002608:	4b06      	ldr	r3, [pc, #24]	; (8002624 <MX_USART2_UART_Init+0x58>)
 800260a:	2200      	movs	r2, #0
 800260c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800260e:	4805      	ldr	r0, [pc, #20]	; (8002624 <MX_USART2_UART_Init+0x58>)
 8002610:	f002 ff06 	bl	8005420 <HAL_UART_Init>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800261a:	f000 f8bd 	bl	8002798 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800261e:	bf00      	nop
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	2000034c 	.word	0x2000034c
 8002628:	40004400 	.word	0x40004400

0800262c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b08a      	sub	sp, #40	; 0x28
 8002630:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002632:	f107 0314 	add.w	r3, r7, #20
 8002636:	2200      	movs	r2, #0
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	605a      	str	r2, [r3, #4]
 800263c:	609a      	str	r2, [r3, #8]
 800263e:	60da      	str	r2, [r3, #12]
 8002640:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002642:	4b51      	ldr	r3, [pc, #324]	; (8002788 <MX_GPIO_Init+0x15c>)
 8002644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002646:	4a50      	ldr	r2, [pc, #320]	; (8002788 <MX_GPIO_Init+0x15c>)
 8002648:	f043 0304 	orr.w	r3, r3, #4
 800264c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800264e:	4b4e      	ldr	r3, [pc, #312]	; (8002788 <MX_GPIO_Init+0x15c>)
 8002650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002652:	f003 0304 	and.w	r3, r3, #4
 8002656:	613b      	str	r3, [r7, #16]
 8002658:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800265a:	4b4b      	ldr	r3, [pc, #300]	; (8002788 <MX_GPIO_Init+0x15c>)
 800265c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800265e:	4a4a      	ldr	r2, [pc, #296]	; (8002788 <MX_GPIO_Init+0x15c>)
 8002660:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002664:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002666:	4b48      	ldr	r3, [pc, #288]	; (8002788 <MX_GPIO_Init+0x15c>)
 8002668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800266a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002672:	4b45      	ldr	r3, [pc, #276]	; (8002788 <MX_GPIO_Init+0x15c>)
 8002674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002676:	4a44      	ldr	r2, [pc, #272]	; (8002788 <MX_GPIO_Init+0x15c>)
 8002678:	f043 0301 	orr.w	r3, r3, #1
 800267c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800267e:	4b42      	ldr	r3, [pc, #264]	; (8002788 <MX_GPIO_Init+0x15c>)
 8002680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002682:	f003 0301 	and.w	r3, r3, #1
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800268a:	4b3f      	ldr	r3, [pc, #252]	; (8002788 <MX_GPIO_Init+0x15c>)
 800268c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800268e:	4a3e      	ldr	r2, [pc, #248]	; (8002788 <MX_GPIO_Init+0x15c>)
 8002690:	f043 0302 	orr.w	r3, r3, #2
 8002694:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002696:	4b3c      	ldr	r3, [pc, #240]	; (8002788 <MX_GPIO_Init+0x15c>)
 8002698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	607b      	str	r3, [r7, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Segmento_B_Pin|Segmento_C_Pin|Segmento_E_Pin|Segmento_F_Pin 
 80026a2:	2200      	movs	r2, #0
 80026a4:	f640 11d6 	movw	r1, #2518	; 0x9d6
 80026a8:	4838      	ldr	r0, [pc, #224]	; (800278c <MX_GPIO_Init+0x160>)
 80026aa:	f000 fd7f 	bl	80031ac <HAL_GPIO_WritePin>
                          |Segmento_G_Pin|Segmento_H_Pin|Tiempo_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Segmento_D_Pin|SMPS_EN_Pin|SMPS_V1_Pin|Segmento_A_Pin 
 80026ae:	2200      	movs	r2, #0
 80026b0:	f249 1131 	movw	r1, #37169	; 0x9131
 80026b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026b8:	f000 fd78 	bl	80031ac <HAL_GPIO_WritePin>
                          |Display_0_Pin|Display_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Display_3_Pin|LD4_Pin|Display_4_Pin|Display_1_Pin, GPIO_PIN_RESET);
 80026bc:	2200      	movs	r2, #0
 80026be:	f24a 4120 	movw	r1, #42016	; 0xa420
 80026c2:	4833      	ldr	r0, [pc, #204]	; (8002790 <MX_GPIO_Init+0x164>)
 80026c4:	f000 fd72 	bl	80031ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Segmento_B_Pin Segmento_C_Pin Segmento_E_Pin Segmento_F_Pin 
                           Segmento_G_Pin Segmento_H_Pin Tiempo_Pin */
  GPIO_InitStruct.Pin = Segmento_B_Pin|Segmento_C_Pin|Segmento_E_Pin|Segmento_F_Pin 
 80026c8:	f640 13d6 	movw	r3, #2518	; 0x9d6
 80026cc:	617b      	str	r3, [r7, #20]
                          |Segmento_G_Pin|Segmento_H_Pin|Tiempo_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026ce:	2301      	movs	r3, #1
 80026d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d2:	2300      	movs	r3, #0
 80026d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d6:	2300      	movs	r3, #0
 80026d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026da:	f107 0314 	add.w	r3, r7, #20
 80026de:	4619      	mov	r1, r3
 80026e0:	482a      	ldr	r0, [pc, #168]	; (800278c <MX_GPIO_Init+0x160>)
 80026e2:	f000 fbf1 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Segmento_D_Pin SMPS_EN_Pin SMPS_V1_Pin Segmento_A_Pin 
                           Display_0_Pin Display_2_Pin */
  GPIO_InitStruct.Pin = Segmento_D_Pin|SMPS_EN_Pin|SMPS_V1_Pin|Segmento_A_Pin 
 80026e6:	f249 1331 	movw	r3, #37169	; 0x9131
 80026ea:	617b      	str	r3, [r7, #20]
                          |Display_0_Pin|Display_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026ec:	2301      	movs	r3, #1
 80026ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f0:	2300      	movs	r3, #0
 80026f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f4:	2300      	movs	r3, #0
 80026f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026f8:	f107 0314 	add.w	r3, r7, #20
 80026fc:	4619      	mov	r1, r3
 80026fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002702:	f000 fbe1 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Display_3_Pin LD4_Pin Display_4_Pin Display_1_Pin */
  GPIO_InitStruct.Pin = Display_3_Pin|LD4_Pin|Display_4_Pin|Display_1_Pin;
 8002706:	f24a 4320 	movw	r3, #42016	; 0xa420
 800270a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800270c:	2301      	movs	r3, #1
 800270e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002710:	2300      	movs	r3, #0
 8002712:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002714:	2300      	movs	r3, #0
 8002716:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002718:	f107 0314 	add.w	r3, r7, #20
 800271c:	4619      	mov	r1, r3
 800271e:	481c      	ldr	r0, [pc, #112]	; (8002790 <MX_GPIO_Init+0x164>)
 8002720:	f000 fbd2 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DetectorCero_Pin */
  GPIO_InitStruct.Pin = DetectorCero_Pin;
 8002724:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002728:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800272a:	4b1a      	ldr	r3, [pc, #104]	; (8002794 <MX_GPIO_Init+0x168>)
 800272c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272e:	2300      	movs	r3, #0
 8002730:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DetectorCero_GPIO_Port, &GPIO_InitStruct);
 8002732:	f107 0314 	add.w	r3, r7, #20
 8002736:	4619      	mov	r1, r3
 8002738:	4814      	ldr	r0, [pc, #80]	; (800278c <MX_GPIO_Init+0x160>)
 800273a:	f000 fbc5 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Detener_Pin */
  GPIO_InitStruct.Pin = Detener_Pin;
 800273e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002742:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002744:	2300      	movs	r3, #0
 8002746:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002748:	2301      	movs	r3, #1
 800274a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Detener_GPIO_Port, &GPIO_InitStruct);
 800274c:	f107 0314 	add.w	r3, r7, #20
 8002750:	4619      	mov	r1, r3
 8002752:	480e      	ldr	r0, [pc, #56]	; (800278c <MX_GPIO_Init+0x160>)
 8002754:	f000 fbb8 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Entrada_Pin */
  GPIO_InitStruct.Pin = Entrada_Pin;
 8002758:	2340      	movs	r3, #64	; 0x40
 800275a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800275c:	2300      	movs	r3, #0
 800275e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002760:	2300      	movs	r3, #0
 8002762:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Entrada_GPIO_Port, &GPIO_InitStruct);
 8002764:	f107 0314 	add.w	r3, r7, #20
 8002768:	4619      	mov	r1, r3
 800276a:	4809      	ldr	r0, [pc, #36]	; (8002790 <MX_GPIO_Init+0x164>)
 800276c:	f000 fbac 	bl	8002ec8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002770:	2200      	movs	r2, #0
 8002772:	2100      	movs	r1, #0
 8002774:	2017      	movs	r0, #23
 8002776:	f000 fb70 	bl	8002e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800277a:	2017      	movs	r0, #23
 800277c:	f000 fb89 	bl	8002e92 <HAL_NVIC_EnableIRQ>

}
 8002780:	bf00      	nop
 8002782:	3728      	adds	r7, #40	; 0x28
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	40021000 	.word	0x40021000
 800278c:	48000800 	.word	0x48000800
 8002790:	48000400 	.word	0x48000400
 8002794:	10210000 	.word	0x10210000

08002798 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800279c:	bf00      	nop
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
	...

080027a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ae:	4b0f      	ldr	r3, [pc, #60]	; (80027ec <HAL_MspInit+0x44>)
 80027b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027b2:	4a0e      	ldr	r2, [pc, #56]	; (80027ec <HAL_MspInit+0x44>)
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	6613      	str	r3, [r2, #96]	; 0x60
 80027ba:	4b0c      	ldr	r3, [pc, #48]	; (80027ec <HAL_MspInit+0x44>)
 80027bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	607b      	str	r3, [r7, #4]
 80027c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027c6:	4b09      	ldr	r3, [pc, #36]	; (80027ec <HAL_MspInit+0x44>)
 80027c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ca:	4a08      	ldr	r2, [pc, #32]	; (80027ec <HAL_MspInit+0x44>)
 80027cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027d0:	6593      	str	r3, [r2, #88]	; 0x58
 80027d2:	4b06      	ldr	r3, [pc, #24]	; (80027ec <HAL_MspInit+0x44>)
 80027d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027da:	603b      	str	r3, [r7, #0]
 80027dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	40021000 	.word	0x40021000

080027f0 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b08a      	sub	sp, #40	; 0x28
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f8:	f107 0314 	add.w	r3, r7, #20
 80027fc:	2200      	movs	r2, #0
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	605a      	str	r2, [r3, #4]
 8002802:	609a      	str	r2, [r3, #8]
 8002804:	60da      	str	r2, [r3, #12]
 8002806:	611a      	str	r2, [r3, #16]
  if(hlptim->Instance==LPTIM1)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a25      	ldr	r2, [pc, #148]	; (80028a4 <HAL_LPTIM_MspInit+0xb4>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d143      	bne.n	800289a <HAL_LPTIM_MspInit+0xaa>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8002812:	4b25      	ldr	r3, [pc, #148]	; (80028a8 <HAL_LPTIM_MspInit+0xb8>)
 8002814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002816:	4a24      	ldr	r2, [pc, #144]	; (80028a8 <HAL_LPTIM_MspInit+0xb8>)
 8002818:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800281c:	6593      	str	r3, [r2, #88]	; 0x58
 800281e:	4b22      	ldr	r3, [pc, #136]	; (80028a8 <HAL_LPTIM_MspInit+0xb8>)
 8002820:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002822:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002826:	613b      	str	r3, [r7, #16]
 8002828:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800282a:	4b1f      	ldr	r3, [pc, #124]	; (80028a8 <HAL_LPTIM_MspInit+0xb8>)
 800282c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800282e:	4a1e      	ldr	r2, [pc, #120]	; (80028a8 <HAL_LPTIM_MspInit+0xb8>)
 8002830:	f043 0304 	orr.w	r3, r3, #4
 8002834:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002836:	4b1c      	ldr	r3, [pc, #112]	; (80028a8 <HAL_LPTIM_MspInit+0xb8>)
 8002838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800283a:	f003 0304 	and.w	r3, r3, #4
 800283e:	60fb      	str	r3, [r7, #12]
 8002840:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002842:	4b19      	ldr	r3, [pc, #100]	; (80028a8 <HAL_LPTIM_MspInit+0xb8>)
 8002844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002846:	4a18      	ldr	r2, [pc, #96]	; (80028a8 <HAL_LPTIM_MspInit+0xb8>)
 8002848:	f043 0302 	orr.w	r3, r3, #2
 800284c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800284e:	4b16      	ldr	r3, [pc, #88]	; (80028a8 <HAL_LPTIM_MspInit+0xb8>)
 8002850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002852:	f003 0302 	and.w	r3, r3, #2
 8002856:	60bb      	str	r3, [r7, #8]
 8002858:	68bb      	ldr	r3, [r7, #8]
    /**LPTIM1 GPIO Configuration    
    PC0     ------> LPTIM1_IN1
    PB7     ------> LPTIM1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800285a:	2301      	movs	r3, #1
 800285c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800285e:	2302      	movs	r3, #2
 8002860:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002862:	2301      	movs	r3, #1
 8002864:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002866:	2300      	movs	r3, #0
 8002868:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 800286a:	2301      	movs	r3, #1
 800286c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800286e:	f107 0314 	add.w	r3, r7, #20
 8002872:	4619      	mov	r1, r3
 8002874:	480d      	ldr	r0, [pc, #52]	; (80028ac <HAL_LPTIM_MspInit+0xbc>)
 8002876:	f000 fb27 	bl	8002ec8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800287a:	2380      	movs	r3, #128	; 0x80
 800287c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800287e:	2302      	movs	r3, #2
 8002880:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002882:	2301      	movs	r3, #1
 8002884:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002886:	2300      	movs	r3, #0
 8002888:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 800288a:	2301      	movs	r3, #1
 800288c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800288e:	f107 0314 	add.w	r3, r7, #20
 8002892:	4619      	mov	r1, r3
 8002894:	4806      	ldr	r0, [pc, #24]	; (80028b0 <HAL_LPTIM_MspInit+0xc0>)
 8002896:	f000 fb17 	bl	8002ec8 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 800289a:	bf00      	nop
 800289c:	3728      	adds	r7, #40	; 0x28
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	40007c00 	.word	0x40007c00
 80028a8:	40021000 	.word	0x40021000
 80028ac:	48000800 	.word	0x48000800
 80028b0:	48000400 	.word	0x48000400

080028b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028c4:	d113      	bne.n	80028ee <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028c6:	4b0c      	ldr	r3, [pc, #48]	; (80028f8 <HAL_TIM_Base_MspInit+0x44>)
 80028c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028ca:	4a0b      	ldr	r2, [pc, #44]	; (80028f8 <HAL_TIM_Base_MspInit+0x44>)
 80028cc:	f043 0301 	orr.w	r3, r3, #1
 80028d0:	6593      	str	r3, [r2, #88]	; 0x58
 80028d2:	4b09      	ldr	r3, [pc, #36]	; (80028f8 <HAL_TIM_Base_MspInit+0x44>)
 80028d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028d6:	f003 0301 	and.w	r3, r3, #1
 80028da:	60fb      	str	r3, [r7, #12]
 80028dc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028de:	2200      	movs	r2, #0
 80028e0:	2100      	movs	r1, #0
 80028e2:	201c      	movs	r0, #28
 80028e4:	f000 fab9 	bl	8002e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028e8:	201c      	movs	r0, #28
 80028ea:	f000 fad2 	bl	8002e92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80028ee:	bf00      	nop
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40021000 	.word	0x40021000

080028fc <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b08a      	sub	sp, #40	; 0x28
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002904:	f107 0314 	add.w	r3, r7, #20
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	605a      	str	r2, [r3, #4]
 800290e:	609a      	str	r2, [r3, #8]
 8002910:	60da      	str	r2, [r3, #12]
 8002912:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM15)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a1b      	ldr	r2, [pc, #108]	; (8002988 <HAL_TIM_IC_MspInit+0x8c>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d130      	bne.n	8002980 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 800291e:	4b1b      	ldr	r3, [pc, #108]	; (800298c <HAL_TIM_IC_MspInit+0x90>)
 8002920:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002922:	4a1a      	ldr	r2, [pc, #104]	; (800298c <HAL_TIM_IC_MspInit+0x90>)
 8002924:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002928:	6613      	str	r3, [r2, #96]	; 0x60
 800292a:	4b18      	ldr	r3, [pc, #96]	; (800298c <HAL_TIM_IC_MspInit+0x90>)
 800292c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800292e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002932:	613b      	str	r3, [r7, #16]
 8002934:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002936:	4b15      	ldr	r3, [pc, #84]	; (800298c <HAL_TIM_IC_MspInit+0x90>)
 8002938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800293a:	4a14      	ldr	r2, [pc, #80]	; (800298c <HAL_TIM_IC_MspInit+0x90>)
 800293c:	f043 0302 	orr.w	r3, r3, #2
 8002940:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002942:	4b12      	ldr	r3, [pc, #72]	; (800298c <HAL_TIM_IC_MspInit+0x90>)
 8002944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	60fb      	str	r3, [r7, #12]
 800294c:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration    
    PB14     ------> TIM15_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800294e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002952:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002954:	2302      	movs	r3, #2
 8002956:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002958:	2300      	movs	r3, #0
 800295a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800295c:	2300      	movs	r3, #0
 800295e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002960:	230e      	movs	r3, #14
 8002962:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002964:	f107 0314 	add.w	r3, r7, #20
 8002968:	4619      	mov	r1, r3
 800296a:	4809      	ldr	r0, [pc, #36]	; (8002990 <HAL_TIM_IC_MspInit+0x94>)
 800296c:	f000 faac 	bl	8002ec8 <HAL_GPIO_Init>

    /* TIM15 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8002970:	2200      	movs	r2, #0
 8002972:	2100      	movs	r1, #0
 8002974:	2018      	movs	r0, #24
 8002976:	f000 fa70 	bl	8002e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800297a:	2018      	movs	r0, #24
 800297c:	f000 fa89 	bl	8002e92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8002980:	bf00      	nop
 8002982:	3728      	adds	r7, #40	; 0x28
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40014000 	.word	0x40014000
 800298c:	40021000 	.word	0x40021000
 8002990:	48000400 	.word	0x48000400

08002994 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b08a      	sub	sp, #40	; 0x28
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800299c:	f107 0314 	add.w	r3, r7, #20
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	605a      	str	r2, [r3, #4]
 80029a6:	609a      	str	r2, [r3, #8]
 80029a8:	60da      	str	r2, [r3, #12]
 80029aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a17      	ldr	r2, [pc, #92]	; (8002a10 <HAL_UART_MspInit+0x7c>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d128      	bne.n	8002a08 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029b6:	4b17      	ldr	r3, [pc, #92]	; (8002a14 <HAL_UART_MspInit+0x80>)
 80029b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ba:	4a16      	ldr	r2, [pc, #88]	; (8002a14 <HAL_UART_MspInit+0x80>)
 80029bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029c0:	6593      	str	r3, [r2, #88]	; 0x58
 80029c2:	4b14      	ldr	r3, [pc, #80]	; (8002a14 <HAL_UART_MspInit+0x80>)
 80029c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ca:	613b      	str	r3, [r7, #16]
 80029cc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ce:	4b11      	ldr	r3, [pc, #68]	; (8002a14 <HAL_UART_MspInit+0x80>)
 80029d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029d2:	4a10      	ldr	r2, [pc, #64]	; (8002a14 <HAL_UART_MspInit+0x80>)
 80029d4:	f043 0301 	orr.w	r3, r3, #1
 80029d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029da:	4b0e      	ldr	r3, [pc, #56]	; (8002a14 <HAL_UART_MspInit+0x80>)
 80029dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	60fb      	str	r3, [r7, #12]
 80029e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80029e6:	230c      	movs	r3, #12
 80029e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ea:	2302      	movs	r3, #2
 80029ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ee:	2300      	movs	r3, #0
 80029f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f2:	2303      	movs	r3, #3
 80029f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029f6:	2307      	movs	r3, #7
 80029f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029fa:	f107 0314 	add.w	r3, r7, #20
 80029fe:	4619      	mov	r1, r3
 8002a00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a04:	f000 fa60 	bl	8002ec8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002a08:	bf00      	nop
 8002a0a:	3728      	adds	r7, #40	; 0x28
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	40004400 	.word	0x40004400
 8002a14:	40021000 	.word	0x40021000

08002a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002a1c:	bf00      	nop
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr

08002a26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a26:	b480      	push	{r7}
 8002a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a2a:	e7fe      	b.n	8002a2a <HardFault_Handler+0x4>

08002a2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a30:	e7fe      	b.n	8002a30 <MemManage_Handler+0x4>

08002a32 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a32:	b480      	push	{r7}
 8002a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a36:	e7fe      	b.n	8002a36 <BusFault_Handler+0x4>

08002a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a3c:	e7fe      	b.n	8002a3c <UsageFault_Handler+0x4>

08002a3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a42:	bf00      	nop
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a50:	bf00      	nop
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a5e:	bf00      	nop
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a6c:	f000 f8fc 	bl	8002c68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a70:	bf00      	nop
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002a78:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002a7c:	f000 fbae 	bl	80031dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002a80:	bf00      	nop
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8002a88:	4802      	ldr	r0, [pc, #8]	; (8002a94 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8002a8a:	f001 ff35 	bl	80048f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	200002e4 	.word	0x200002e4

08002a98 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a9c:	4802      	ldr	r0, [pc, #8]	; (8002aa8 <TIM2_IRQHandler+0x10>)
 8002a9e:	f001 ff2b 	bl	80048f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002aa2:	bf00      	nop
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	2000022c 	.word	0x2000022c

08002aac <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002ab4:	4b11      	ldr	r3, [pc, #68]	; (8002afc <_sbrk+0x50>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d102      	bne.n	8002ac2 <_sbrk+0x16>
		heap_end = &end;
 8002abc:	4b0f      	ldr	r3, [pc, #60]	; (8002afc <_sbrk+0x50>)
 8002abe:	4a10      	ldr	r2, [pc, #64]	; (8002b00 <_sbrk+0x54>)
 8002ac0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002ac2:	4b0e      	ldr	r3, [pc, #56]	; (8002afc <_sbrk+0x50>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002ac8:	4b0c      	ldr	r3, [pc, #48]	; (8002afc <_sbrk+0x50>)
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4413      	add	r3, r2
 8002ad0:	466a      	mov	r2, sp
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d907      	bls.n	8002ae6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002ad6:	f003 f967 	bl	8005da8 <__errno>
 8002ada:	4602      	mov	r2, r0
 8002adc:	230c      	movs	r3, #12
 8002ade:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002ae0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ae4:	e006      	b.n	8002af4 <_sbrk+0x48>
	}

	heap_end += incr;
 8002ae6:	4b05      	ldr	r3, [pc, #20]	; (8002afc <_sbrk+0x50>)
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4413      	add	r3, r2
 8002aee:	4a03      	ldr	r2, [pc, #12]	; (8002afc <_sbrk+0x50>)
 8002af0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002af2:	68fb      	ldr	r3, [r7, #12]
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3710      	adds	r7, #16
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	2000021c 	.word	0x2000021c
 8002b00:	200003d8 	.word	0x200003d8

08002b04 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b08:	4b17      	ldr	r3, [pc, #92]	; (8002b68 <SystemInit+0x64>)
 8002b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b0e:	4a16      	ldr	r2, [pc, #88]	; (8002b68 <SystemInit+0x64>)
 8002b10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002b18:	4b14      	ldr	r3, [pc, #80]	; (8002b6c <SystemInit+0x68>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a13      	ldr	r2, [pc, #76]	; (8002b6c <SystemInit+0x68>)
 8002b1e:	f043 0301 	orr.w	r3, r3, #1
 8002b22:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002b24:	4b11      	ldr	r3, [pc, #68]	; (8002b6c <SystemInit+0x68>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002b2a:	4b10      	ldr	r3, [pc, #64]	; (8002b6c <SystemInit+0x68>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a0f      	ldr	r2, [pc, #60]	; (8002b6c <SystemInit+0x68>)
 8002b30:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002b34:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002b38:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002b3a:	4b0c      	ldr	r3, [pc, #48]	; (8002b6c <SystemInit+0x68>)
 8002b3c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b40:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002b42:	4b0a      	ldr	r3, [pc, #40]	; (8002b6c <SystemInit+0x68>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a09      	ldr	r2, [pc, #36]	; (8002b6c <SystemInit+0x68>)
 8002b48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b4c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002b4e:	4b07      	ldr	r3, [pc, #28]	; (8002b6c <SystemInit+0x68>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002b54:	4b04      	ldr	r3, [pc, #16]	; (8002b68 <SystemInit+0x64>)
 8002b56:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b5a:	609a      	str	r2, [r3, #8]
#endif
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	e000ed00 	.word	0xe000ed00
 8002b6c:	40021000 	.word	0x40021000

08002b70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002b70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ba8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002b74:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002b76:	e003      	b.n	8002b80 <LoopCopyDataInit>

08002b78 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002b78:	4b0c      	ldr	r3, [pc, #48]	; (8002bac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002b7a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002b7c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002b7e:	3104      	adds	r1, #4

08002b80 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002b80:	480b      	ldr	r0, [pc, #44]	; (8002bb0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002b82:	4b0c      	ldr	r3, [pc, #48]	; (8002bb4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002b84:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002b86:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002b88:	d3f6      	bcc.n	8002b78 <CopyDataInit>
	ldr	r2, =_sbss
 8002b8a:	4a0b      	ldr	r2, [pc, #44]	; (8002bb8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002b8c:	e002      	b.n	8002b94 <LoopFillZerobss>

08002b8e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002b8e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002b90:	f842 3b04 	str.w	r3, [r2], #4

08002b94 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002b94:	4b09      	ldr	r3, [pc, #36]	; (8002bbc <LoopForever+0x16>)
	cmp	r2, r3
 8002b96:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002b98:	d3f9      	bcc.n	8002b8e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002b9a:	f7ff ffb3 	bl	8002b04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b9e:	f003 f909 	bl	8005db4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ba2:	f7ff fb6d 	bl	8002280 <main>

08002ba6 <LoopForever>:

LoopForever:
    b LoopForever
 8002ba6:	e7fe      	b.n	8002ba6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002ba8:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8002bac:	08009ba8 	.word	0x08009ba8
	ldr	r0, =_sdata
 8002bb0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002bb4:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8002bb8:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8002bbc:	200003d4 	.word	0x200003d4

08002bc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002bc0:	e7fe      	b.n	8002bc0 <ADC1_2_IRQHandler>

08002bc2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b082      	sub	sp, #8
 8002bc6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bcc:	2003      	movs	r0, #3
 8002bce:	f000 f939 	bl	8002e44 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bd2:	2000      	movs	r0, #0
 8002bd4:	f000 f80e 	bl	8002bf4 <HAL_InitTick>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d002      	beq.n	8002be4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	71fb      	strb	r3, [r7, #7]
 8002be2:	e001      	b.n	8002be8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002be4:	f7ff fde0 	bl	80027a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002be8:	79fb      	ldrb	r3, [r7, #7]
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
	...

08002bf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002c00:	4b16      	ldr	r3, [pc, #88]	; (8002c5c <HAL_InitTick+0x68>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d022      	beq.n	8002c4e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002c08:	4b15      	ldr	r3, [pc, #84]	; (8002c60 <HAL_InitTick+0x6c>)
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	4b13      	ldr	r3, [pc, #76]	; (8002c5c <HAL_InitTick+0x68>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002c14:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f000 f946 	bl	8002eae <HAL_SYSTICK_Config>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d10f      	bne.n	8002c48 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2b0f      	cmp	r3, #15
 8002c2c:	d809      	bhi.n	8002c42 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c2e:	2200      	movs	r2, #0
 8002c30:	6879      	ldr	r1, [r7, #4]
 8002c32:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c36:	f000 f910 	bl	8002e5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c3a:	4a0a      	ldr	r2, [pc, #40]	; (8002c64 <HAL_InitTick+0x70>)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6013      	str	r3, [r2, #0]
 8002c40:	e007      	b.n	8002c52 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	73fb      	strb	r3, [r7, #15]
 8002c46:	e004      	b.n	8002c52 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	73fb      	strb	r3, [r7, #15]
 8002c4c:	e001      	b.n	8002c52 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3710      	adds	r7, #16
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	2000000c 	.word	0x2000000c
 8002c60:	20000004 	.word	0x20000004
 8002c64:	20000008 	.word	0x20000008

08002c68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c6c:	4b05      	ldr	r3, [pc, #20]	; (8002c84 <HAL_IncTick+0x1c>)
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	4b05      	ldr	r3, [pc, #20]	; (8002c88 <HAL_IncTick+0x20>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4413      	add	r3, r2
 8002c76:	4a03      	ldr	r2, [pc, #12]	; (8002c84 <HAL_IncTick+0x1c>)
 8002c78:	6013      	str	r3, [r2, #0]
}
 8002c7a:	bf00      	nop
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr
 8002c84:	200003cc 	.word	0x200003cc
 8002c88:	2000000c 	.word	0x2000000c

08002c8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c90:	4b03      	ldr	r3, [pc, #12]	; (8002ca0 <HAL_GetTick+0x14>)
 8002c92:	681b      	ldr	r3, [r3, #0]
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	200003cc 	.word	0x200003cc

08002ca4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f003 0307 	and.w	r3, r3, #7
 8002cb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cb4:	4b0c      	ldr	r3, [pc, #48]	; (8002ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cba:	68ba      	ldr	r2, [r7, #8]
 8002cbc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ccc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002cd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cd6:	4a04      	ldr	r2, [pc, #16]	; (8002ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	60d3      	str	r3, [r2, #12]
}
 8002cdc:	bf00      	nop
 8002cde:	3714      	adds	r7, #20
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr
 8002ce8:	e000ed00 	.word	0xe000ed00

08002cec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cf0:	4b04      	ldr	r3, [pc, #16]	; (8002d04 <__NVIC_GetPriorityGrouping+0x18>)
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	0a1b      	lsrs	r3, r3, #8
 8002cf6:	f003 0307 	and.w	r3, r3, #7
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr
 8002d04:	e000ed00 	.word	0xe000ed00

08002d08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	db0b      	blt.n	8002d32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d1a:	79fb      	ldrb	r3, [r7, #7]
 8002d1c:	f003 021f 	and.w	r2, r3, #31
 8002d20:	4907      	ldr	r1, [pc, #28]	; (8002d40 <__NVIC_EnableIRQ+0x38>)
 8002d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d26:	095b      	lsrs	r3, r3, #5
 8002d28:	2001      	movs	r0, #1
 8002d2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	e000e100 	.word	0xe000e100

08002d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	6039      	str	r1, [r7, #0]
 8002d4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	db0a      	blt.n	8002d6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	b2da      	uxtb	r2, r3
 8002d5c:	490c      	ldr	r1, [pc, #48]	; (8002d90 <__NVIC_SetPriority+0x4c>)
 8002d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d62:	0112      	lsls	r2, r2, #4
 8002d64:	b2d2      	uxtb	r2, r2
 8002d66:	440b      	add	r3, r1
 8002d68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d6c:	e00a      	b.n	8002d84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	4908      	ldr	r1, [pc, #32]	; (8002d94 <__NVIC_SetPriority+0x50>)
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	f003 030f 	and.w	r3, r3, #15
 8002d7a:	3b04      	subs	r3, #4
 8002d7c:	0112      	lsls	r2, r2, #4
 8002d7e:	b2d2      	uxtb	r2, r2
 8002d80:	440b      	add	r3, r1
 8002d82:	761a      	strb	r2, [r3, #24]
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr
 8002d90:	e000e100 	.word	0xe000e100
 8002d94:	e000ed00 	.word	0xe000ed00

08002d98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b089      	sub	sp, #36	; 0x24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	f003 0307 	and.w	r3, r3, #7
 8002daa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	f1c3 0307 	rsb	r3, r3, #7
 8002db2:	2b04      	cmp	r3, #4
 8002db4:	bf28      	it	cs
 8002db6:	2304      	movcs	r3, #4
 8002db8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	3304      	adds	r3, #4
 8002dbe:	2b06      	cmp	r3, #6
 8002dc0:	d902      	bls.n	8002dc8 <NVIC_EncodePriority+0x30>
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	3b03      	subs	r3, #3
 8002dc6:	e000      	b.n	8002dca <NVIC_EncodePriority+0x32>
 8002dc8:	2300      	movs	r3, #0
 8002dca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dcc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	43da      	mvns	r2, r3
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	401a      	ands	r2, r3
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002de0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dea:	43d9      	mvns	r1, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002df0:	4313      	orrs	r3, r2
         );
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3724      	adds	r7, #36	; 0x24
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
	...

08002e00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e10:	d301      	bcc.n	8002e16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e12:	2301      	movs	r3, #1
 8002e14:	e00f      	b.n	8002e36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e16:	4a0a      	ldr	r2, [pc, #40]	; (8002e40 <SysTick_Config+0x40>)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e1e:	210f      	movs	r1, #15
 8002e20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e24:	f7ff ff8e 	bl	8002d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e28:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <SysTick_Config+0x40>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e2e:	4b04      	ldr	r3, [pc, #16]	; (8002e40 <SysTick_Config+0x40>)
 8002e30:	2207      	movs	r2, #7
 8002e32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	e000e010 	.word	0xe000e010

08002e44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f7ff ff29 	bl	8002ca4 <__NVIC_SetPriorityGrouping>
}
 8002e52:	bf00      	nop
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b086      	sub	sp, #24
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	4603      	mov	r3, r0
 8002e62:	60b9      	str	r1, [r7, #8]
 8002e64:	607a      	str	r2, [r7, #4]
 8002e66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e6c:	f7ff ff3e 	bl	8002cec <__NVIC_GetPriorityGrouping>
 8002e70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	68b9      	ldr	r1, [r7, #8]
 8002e76:	6978      	ldr	r0, [r7, #20]
 8002e78:	f7ff ff8e 	bl	8002d98 <NVIC_EncodePriority>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e82:	4611      	mov	r1, r2
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7ff ff5d 	bl	8002d44 <__NVIC_SetPriority>
}
 8002e8a:	bf00      	nop
 8002e8c:	3718      	adds	r7, #24
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b082      	sub	sp, #8
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	4603      	mov	r3, r0
 8002e9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff ff31 	bl	8002d08 <__NVIC_EnableIRQ>
}
 8002ea6:	bf00      	nop
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}

08002eae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b082      	sub	sp, #8
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7ff ffa2 	bl	8002e00 <SysTick_Config>
 8002ebc:	4603      	mov	r3, r0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
	...

08002ec8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b087      	sub	sp, #28
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ed6:	e14e      	b.n	8003176 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	2101      	movs	r1, #1
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f000 8140 	beq.w	8003170 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d00b      	beq.n	8002f10 <HAL_GPIO_Init+0x48>
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d007      	beq.n	8002f10 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f04:	2b11      	cmp	r3, #17
 8002f06:	d003      	beq.n	8002f10 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	2b12      	cmp	r3, #18
 8002f0e:	d130      	bne.n	8002f72 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	2203      	movs	r2, #3
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	43db      	mvns	r3, r3
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	4013      	ands	r3, r2
 8002f26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	68da      	ldr	r2, [r3, #12]
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	fa02 f303 	lsl.w	r3, r2, r3
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	693a      	ldr	r2, [r7, #16]
 8002f3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f46:	2201      	movs	r2, #1
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4e:	43db      	mvns	r3, r3
 8002f50:	693a      	ldr	r2, [r7, #16]
 8002f52:	4013      	ands	r3, r2
 8002f54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	091b      	lsrs	r3, r3, #4
 8002f5c:	f003 0201 	and.w	r2, r3, #1
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	fa02 f303 	lsl.w	r3, r2, r3
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	68db      	ldr	r3, [r3, #12]
 8002f76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	2203      	movs	r2, #3
 8002f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f82:	43db      	mvns	r3, r3
 8002f84:	693a      	ldr	r2, [r7, #16]
 8002f86:	4013      	ands	r3, r2
 8002f88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	689a      	ldr	r2, [r3, #8]
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	005b      	lsls	r3, r3, #1
 8002f92:	fa02 f303 	lsl.w	r3, r2, r3
 8002f96:	693a      	ldr	r2, [r7, #16]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d003      	beq.n	8002fb2 <HAL_GPIO_Init+0xea>
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b12      	cmp	r3, #18
 8002fb0:	d123      	bne.n	8002ffa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	08da      	lsrs	r2, r3, #3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	3208      	adds	r2, #8
 8002fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fbe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	f003 0307 	and.w	r3, r3, #7
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	220f      	movs	r2, #15
 8002fca:	fa02 f303 	lsl.w	r3, r2, r3
 8002fce:	43db      	mvns	r3, r3
 8002fd0:	693a      	ldr	r2, [r7, #16]
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	691a      	ldr	r2, [r3, #16]
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	f003 0307 	and.w	r3, r3, #7
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	693a      	ldr	r2, [r7, #16]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	08da      	lsrs	r2, r3, #3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	3208      	adds	r2, #8
 8002ff4:	6939      	ldr	r1, [r7, #16]
 8002ff6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	2203      	movs	r2, #3
 8003006:	fa02 f303 	lsl.w	r3, r2, r3
 800300a:	43db      	mvns	r3, r3
 800300c:	693a      	ldr	r2, [r7, #16]
 800300e:	4013      	ands	r3, r2
 8003010:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f003 0203 	and.w	r2, r3, #3
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	693a      	ldr	r2, [r7, #16]
 8003024:	4313      	orrs	r3, r2
 8003026:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003036:	2b00      	cmp	r3, #0
 8003038:	f000 809a 	beq.w	8003170 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800303c:	4b55      	ldr	r3, [pc, #340]	; (8003194 <HAL_GPIO_Init+0x2cc>)
 800303e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003040:	4a54      	ldr	r2, [pc, #336]	; (8003194 <HAL_GPIO_Init+0x2cc>)
 8003042:	f043 0301 	orr.w	r3, r3, #1
 8003046:	6613      	str	r3, [r2, #96]	; 0x60
 8003048:	4b52      	ldr	r3, [pc, #328]	; (8003194 <HAL_GPIO_Init+0x2cc>)
 800304a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800304c:	f003 0301 	and.w	r3, r3, #1
 8003050:	60bb      	str	r3, [r7, #8]
 8003052:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003054:	4a50      	ldr	r2, [pc, #320]	; (8003198 <HAL_GPIO_Init+0x2d0>)
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	089b      	lsrs	r3, r3, #2
 800305a:	3302      	adds	r3, #2
 800305c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003060:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	f003 0303 	and.w	r3, r3, #3
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	220f      	movs	r2, #15
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	43db      	mvns	r3, r3
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	4013      	ands	r3, r2
 8003076:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800307e:	d013      	beq.n	80030a8 <HAL_GPIO_Init+0x1e0>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	4a46      	ldr	r2, [pc, #280]	; (800319c <HAL_GPIO_Init+0x2d4>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d00d      	beq.n	80030a4 <HAL_GPIO_Init+0x1dc>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	4a45      	ldr	r2, [pc, #276]	; (80031a0 <HAL_GPIO_Init+0x2d8>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d007      	beq.n	80030a0 <HAL_GPIO_Init+0x1d8>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	4a44      	ldr	r2, [pc, #272]	; (80031a4 <HAL_GPIO_Init+0x2dc>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d101      	bne.n	800309c <HAL_GPIO_Init+0x1d4>
 8003098:	2303      	movs	r3, #3
 800309a:	e006      	b.n	80030aa <HAL_GPIO_Init+0x1e2>
 800309c:	2307      	movs	r3, #7
 800309e:	e004      	b.n	80030aa <HAL_GPIO_Init+0x1e2>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e002      	b.n	80030aa <HAL_GPIO_Init+0x1e2>
 80030a4:	2301      	movs	r3, #1
 80030a6:	e000      	b.n	80030aa <HAL_GPIO_Init+0x1e2>
 80030a8:	2300      	movs	r3, #0
 80030aa:	697a      	ldr	r2, [r7, #20]
 80030ac:	f002 0203 	and.w	r2, r2, #3
 80030b0:	0092      	lsls	r2, r2, #2
 80030b2:	4093      	lsls	r3, r2
 80030b4:	693a      	ldr	r2, [r7, #16]
 80030b6:	4313      	orrs	r3, r2
 80030b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80030ba:	4937      	ldr	r1, [pc, #220]	; (8003198 <HAL_GPIO_Init+0x2d0>)
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	089b      	lsrs	r3, r3, #2
 80030c0:	3302      	adds	r3, #2
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80030c8:	4b37      	ldr	r3, [pc, #220]	; (80031a8 <HAL_GPIO_Init+0x2e0>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	43db      	mvns	r3, r3
 80030d2:	693a      	ldr	r2, [r7, #16]
 80030d4:	4013      	ands	r3, r2
 80030d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d003      	beq.n	80030ec <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80030e4:	693a      	ldr	r2, [r7, #16]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80030ec:	4a2e      	ldr	r2, [pc, #184]	; (80031a8 <HAL_GPIO_Init+0x2e0>)
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80030f2:	4b2d      	ldr	r3, [pc, #180]	; (80031a8 <HAL_GPIO_Init+0x2e0>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	43db      	mvns	r3, r3
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	4013      	ands	r3, r2
 8003100:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	4313      	orrs	r3, r2
 8003114:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003116:	4a24      	ldr	r2, [pc, #144]	; (80031a8 <HAL_GPIO_Init+0x2e0>)
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800311c:	4b22      	ldr	r3, [pc, #136]	; (80031a8 <HAL_GPIO_Init+0x2e0>)
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	43db      	mvns	r3, r3
 8003126:	693a      	ldr	r2, [r7, #16]
 8003128:	4013      	ands	r3, r2
 800312a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d003      	beq.n	8003140 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003138:	693a      	ldr	r2, [r7, #16]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	4313      	orrs	r3, r2
 800313e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003140:	4a19      	ldr	r2, [pc, #100]	; (80031a8 <HAL_GPIO_Init+0x2e0>)
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003146:	4b18      	ldr	r3, [pc, #96]	; (80031a8 <HAL_GPIO_Init+0x2e0>)
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	43db      	mvns	r3, r3
 8003150:	693a      	ldr	r2, [r7, #16]
 8003152:	4013      	ands	r3, r2
 8003154:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d003      	beq.n	800316a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	4313      	orrs	r3, r2
 8003168:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800316a:	4a0f      	ldr	r2, [pc, #60]	; (80031a8 <HAL_GPIO_Init+0x2e0>)
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	3301      	adds	r3, #1
 8003174:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	fa22 f303 	lsr.w	r3, r2, r3
 8003180:	2b00      	cmp	r3, #0
 8003182:	f47f aea9 	bne.w	8002ed8 <HAL_GPIO_Init+0x10>
  }
}
 8003186:	bf00      	nop
 8003188:	371c      	adds	r7, #28
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	40021000 	.word	0x40021000
 8003198:	40010000 	.word	0x40010000
 800319c:	48000400 	.word	0x48000400
 80031a0:	48000800 	.word	0x48000800
 80031a4:	48000c00 	.word	0x48000c00
 80031a8:	40010400 	.word	0x40010400

080031ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	460b      	mov	r3, r1
 80031b6:	807b      	strh	r3, [r7, #2]
 80031b8:	4613      	mov	r3, r2
 80031ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031bc:	787b      	ldrb	r3, [r7, #1]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d003      	beq.n	80031ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80031c2:	887a      	ldrh	r2, [r7, #2]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80031c8:	e002      	b.n	80031d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80031ca:	887a      	ldrh	r2, [r7, #2]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80031d0:	bf00      	nop
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	4603      	mov	r3, r0
 80031e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80031e6:	4b08      	ldr	r3, [pc, #32]	; (8003208 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031e8:	695a      	ldr	r2, [r3, #20]
 80031ea:	88fb      	ldrh	r3, [r7, #6]
 80031ec:	4013      	ands	r3, r2
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d006      	beq.n	8003200 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80031f2:	4a05      	ldr	r2, [pc, #20]	; (8003208 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031f4:	88fb      	ldrh	r3, [r7, #6]
 80031f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80031f8:	88fb      	ldrh	r3, [r7, #6]
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7fe ff78 	bl	80020f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003200:	bf00      	nop
 8003202:	3708      	adds	r7, #8
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	40010400 	.word	0x40010400

0800320c <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d101      	bne.n	800321e <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e0a7      	b.n	800336e <HAL_LPTIM_Init+0x162>
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d106      	bne.n	8003238 <HAL_LPTIM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f7ff fadc 	bl	80027f0 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2202      	movs	r2, #2
 800323c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if defined(LPTIM_RCR_REP)

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	691a      	ldr	r2, [r3, #16]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 0201 	orr.w	r2, r2, #1
 800324e:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003258:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003262:	629a      	str	r2, [r3, #40]	; 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8003264:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f000 f897 	bl	800339c <LPTIM_WaitForFlag>
 800326e:	4603      	mov	r3, r0
 8003270:	2b03      	cmp	r3, #3
 8003272:	d101      	bne.n	8003278 <HAL_LPTIM_Init+0x6c>
  {
    return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e07a      	b.n	800336e <HAL_LPTIM_Init+0x162>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f000 f8bf 	bl	80033fc <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f87e 	bl	8003380 <HAL_LPTIM_GetState>
 8003284:	4603      	mov	r3, r0
 8003286:	2b03      	cmp	r3, #3
 8003288:	d101      	bne.n	800328e <HAL_LPTIM_Init+0x82>
  {
    return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e06f      	b.n	800336e <HAL_LPTIM_Init+0x162>
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	60fb      	str	r3, [r7, #12]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	2b01      	cmp	r3, #1
 800329c:	d004      	beq.n	80032a8 <HAL_LPTIM_Init+0x9c>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032a2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80032a6:	d103      	bne.n	80032b0 <HAL_LPTIM_Init+0xa4>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f023 031e 	bic.w	r3, r3, #30
 80032ae:	60fb      	str	r3, [r7, #12]
  }
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	695b      	ldr	r3, [r3, #20]
 80032b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d005      	beq.n	80032c8 <HAL_LPTIM_Init+0xbc>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80032c2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80032c6:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, CKPOL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	4b2b      	ldr	r3, [pc, #172]	; (8003378 <HAL_LPTIM_Init+0x16c>)
 80032cc:	4013      	ands	r3, r2
 80032ce:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80032d8:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 80032de:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 80032e4:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 80032ea:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80032ec:	68fa      	ldr	r2, [r7, #12]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	60fb      	str	r3, [r7, #12]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d004      	beq.n	8003304 <HAL_LPTIM_Init+0xf8>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032fe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003302:	d107      	bne.n	8003314 <HAL_LPTIM_Init+0x108>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800330c:	4313      	orrs	r3, r2
 800330e:	68fa      	ldr	r2, [r7, #12]
 8003310:	4313      	orrs	r3, r2
 8003312:	60fb      	str	r3, [r7, #12]
  }

  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	695b      	ldr	r3, [r3, #20]
 8003318:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800331c:	4293      	cmp	r3, r2
 800331e:	d00a      	beq.n	8003336 <HAL_LPTIM_Init+0x12a>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003328:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 800332e:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003330:	68fa      	ldr	r2, [r7, #12]
 8003332:	4313      	orrs	r3, r2
 8003334:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a0e      	ldr	r2, [pc, #56]	; (800337c <HAL_LPTIM_Init+0x170>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d108      	bne.n	800335a <HAL_LPTIM_Init+0x14e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	430a      	orrs	r2, r1
 8003356:	621a      	str	r2, [r3, #32]
 8003358:	e004      	b.n	8003364 <HAL_LPTIM_Init+0x158>
  {
    /* Check LPTIM2 Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM2 Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003362:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 800336c:	2300      	movs	r3, #0
}
 800336e:	4618      	mov	r0, r3
 8003370:	3710      	adds	r7, #16
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	ff19f1f8 	.word	0xff19f1f8
 800337c:	40007c00 	.word	0x40007c00

08003380 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800338e:	b2db      	uxtb	r3, r3
}
 8003390:	4618      	mov	r0, r3
 8003392:	370c      	adds	r7, #12
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 80033a6:	2300      	movs	r3, #0
 80033a8:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 80033aa:	4b12      	ldr	r3, [pc, #72]	; (80033f4 <LPTIM_WaitForFlag+0x58>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a12      	ldr	r2, [pc, #72]	; (80033f8 <LPTIM_WaitForFlag+0x5c>)
 80033b0:	fba2 2303 	umull	r2, r3, r2, r3
 80033b4:	0b9b      	lsrs	r3, r3, #14
 80033b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033ba:	fb02 f303 	mul.w	r3, r2, r3
 80033be:	60bb      	str	r3, [r7, #8]
    do
    {
      count--;
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	3b01      	subs	r3, #1
 80033c4:	60bb      	str	r3, [r7, #8]
      if (count == 0UL)
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d101      	bne.n	80033d0 <LPTIM_WaitForFlag+0x34>
      {
        result = HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	73fb      	strb	r3, [r7, #15]
      }
    }
    while((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	4013      	ands	r3, r2
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d002      	beq.n	80033e6 <LPTIM_WaitForFlag+0x4a>
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1ec      	bne.n	80033c0 <LPTIM_WaitForFlag+0x24>

    return result;
 80033e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3714      	adds	r7, #20
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr
 80033f4:	20000004 	.word	0x20000004
 80033f8:	d1b71759 	.word	0xd1b71759

080033fc <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b08a      	sub	sp, #40	; 0x28
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8003404:	2300      	movs	r3, #0
 8003406:	627b      	str	r3, [r7, #36]	; 0x24
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003408:	b672      	cpsid	i

  __disable_irq();

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a85      	ldr	r2, [pc, #532]	; (8003624 <LPTIM_Disable+0x228>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d003      	beq.n	800341c <LPTIM_Disable+0x20>
 8003414:	4a84      	ldr	r2, [pc, #528]	; (8003628 <LPTIM_Disable+0x22c>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d007      	beq.n	800342a <LPTIM_Disable+0x2e>
     case LPTIM2_BASE:
       tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
       break;
#endif /* LPTIM2 */
     default:
       break;
 800341a:	e00d      	b.n	8003438 <LPTIM_Disable+0x3c>
       tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 800341c:	4b83      	ldr	r3, [pc, #524]	; (800362c <LPTIM_Disable+0x230>)
 800341e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003422:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003426:	627b      	str	r3, [r7, #36]	; 0x24
       break;
 8003428:	e006      	b.n	8003438 <LPTIM_Disable+0x3c>
       tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 800342a:	4b80      	ldr	r3, [pc, #512]	; (800362c <LPTIM_Disable+0x230>)
 800342c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003430:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003434:	627b      	str	r3, [r7, #36]	; 0x24
       break;
 8003436:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	623b      	str	r3, [r7, #32]
  tmpCFGR = hlptim->Instance->CFGR;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	61fb      	str	r3, [r7, #28]
  tmpCMP = hlptim->Instance->CMP;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	61bb      	str	r3, [r7, #24]
  tmpARR = hlptim->Instance->ARR;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	699b      	ldr	r3, [r3, #24]
 8003456:	617b      	str	r3, [r7, #20]
  tmpOR = hlptim->Instance->OR;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6a1b      	ldr	r3, [r3, #32]
 800345e:	613b      	str	r3, [r7, #16]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003466:	60fb      	str	r3, [r7, #12]
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a6d      	ldr	r2, [pc, #436]	; (8003624 <LPTIM_Disable+0x228>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d003      	beq.n	800347a <LPTIM_Disable+0x7e>
 8003472:	4a6d      	ldr	r2, [pc, #436]	; (8003628 <LPTIM_Disable+0x22c>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d00d      	beq.n	8003494 <LPTIM_Disable+0x98>
       __HAL_RCC_LPTIM2_FORCE_RESET();
       __HAL_RCC_LPTIM2_RELEASE_RESET();
       break;
#endif /* LPTIM2 */
     default:
       break;
 8003478:	e019      	b.n	80034ae <LPTIM_Disable+0xb2>
       __HAL_RCC_LPTIM1_FORCE_RESET();
 800347a:	4b6c      	ldr	r3, [pc, #432]	; (800362c <LPTIM_Disable+0x230>)
 800347c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800347e:	4a6b      	ldr	r2, [pc, #428]	; (800362c <LPTIM_Disable+0x230>)
 8003480:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003484:	6393      	str	r3, [r2, #56]	; 0x38
       __HAL_RCC_LPTIM1_RELEASE_RESET();
 8003486:	4b69      	ldr	r3, [pc, #420]	; (800362c <LPTIM_Disable+0x230>)
 8003488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800348a:	4a68      	ldr	r2, [pc, #416]	; (800362c <LPTIM_Disable+0x230>)
 800348c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003490:	6393      	str	r3, [r2, #56]	; 0x38
       break;
 8003492:	e00c      	b.n	80034ae <LPTIM_Disable+0xb2>
       __HAL_RCC_LPTIM2_FORCE_RESET();
 8003494:	4b65      	ldr	r3, [pc, #404]	; (800362c <LPTIM_Disable+0x230>)
 8003496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003498:	4a64      	ldr	r2, [pc, #400]	; (800362c <LPTIM_Disable+0x230>)
 800349a:	f043 0320 	orr.w	r3, r3, #32
 800349e:	63d3      	str	r3, [r2, #60]	; 0x3c
       __HAL_RCC_LPTIM2_RELEASE_RESET();
 80034a0:	4b62      	ldr	r3, [pc, #392]	; (800362c <LPTIM_Disable+0x230>)
 80034a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034a4:	4a61      	ldr	r2, [pc, #388]	; (800362c <LPTIM_Disable+0x230>)
 80034a6:	f023 0320 	bic.w	r3, r3, #32
 80034aa:	63d3      	str	r3, [r2, #60]	; 0x3c
       break;
 80034ac:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d106      	bne.n	80034c2 <LPTIM_Disable+0xc6>
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d103      	bne.n	80034c2 <LPTIM_Disable+0xc6>
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 8096 	beq.w	80035ee <LPTIM_Disable+0x1f2>
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a57      	ldr	r2, [pc, #348]	; (8003624 <LPTIM_Disable+0x228>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d003      	beq.n	80034d4 <LPTIM_Disable+0xd8>
 80034cc:	4a56      	ldr	r2, [pc, #344]	; (8003628 <LPTIM_Disable+0x22c>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d009      	beq.n	80034e6 <LPTIM_Disable+0xea>
       case LPTIM2_BASE:
         __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
         break;
#endif /* LPTIM2 */
       default:
         break;
 80034d2:	e011      	b.n	80034f8 <LPTIM_Disable+0xfc>
         __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 80034d4:	4b55      	ldr	r3, [pc, #340]	; (800362c <LPTIM_Disable+0x230>)
 80034d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034da:	4a54      	ldr	r2, [pc, #336]	; (800362c <LPTIM_Disable+0x230>)
 80034dc:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80034e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
         break;
 80034e4:	e008      	b.n	80034f8 <LPTIM_Disable+0xfc>
         __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 80034e6:	4b51      	ldr	r3, [pc, #324]	; (800362c <LPTIM_Disable+0x230>)
 80034e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ec:	4a4f      	ldr	r2, [pc, #316]	; (800362c <LPTIM_Disable+0x230>)
 80034ee:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80034f2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
         break;
 80034f6:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d01a      	beq.n	8003534 <LPTIM_Disable+0x138>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	691a      	ldr	r2, [r3, #16]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f042 0201 	orr.w	r2, r2, #1
 800350c:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	69ba      	ldr	r2, [r7, #24]
 8003514:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8003516:	2108      	movs	r1, #8
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f7ff ff3f 	bl	800339c <LPTIM_WaitForFlag>
 800351e:	4603      	mov	r3, r0
 8003520:	2b03      	cmp	r3, #3
 8003522:	d103      	bne.n	800352c <LPTIM_Disable+0x130>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2203      	movs	r2, #3
 8003528:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2208      	movs	r2, #8
 8003532:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d01a      	beq.n	8003570 <LPTIM_Disable+0x174>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	691a      	ldr	r2, [r3, #16]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f042 0201 	orr.w	r2, r2, #1
 8003548:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8003552:	2110      	movs	r1, #16
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f7ff ff21 	bl	800339c <LPTIM_WaitForFlag>
 800355a:	4603      	mov	r3, r0
 800355c:	2b03      	cmp	r3, #3
 800355e:	d103      	bne.n	8003568 <LPTIM_Disable+0x16c>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2203      	movs	r2, #3
 8003564:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2210      	movs	r2, #16
 800356e:	605a      	str	r2, [r3, #4]
    }
#if defined(LPTIM_RCR_REP)

    if (tmpRCR != 0UL)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d01c      	beq.n	80035b0 <LPTIM_Disable+0x1b4>
    {
      /* Restore RCR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	691a      	ldr	r2, [r3, #16]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f042 0201 	orr.w	r2, r2, #1
 8003584:	611a      	str	r2, [r3, #16]
      hlptim->Instance->RCR = tmpRCR;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Wait for the completion of the write operation to the LPTIM_RCR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 800358e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7ff ff02 	bl	800339c <LPTIM_WaitForFlag>
 8003598:	4603      	mov	r3, r0
 800359a:	2b03      	cmp	r3, #3
 800359c:	d103      	bne.n	80035a6 <LPTIM_Disable+0x1aa>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2203      	movs	r2, #3
 80035a2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80035ae:	605a      	str	r2, [r3, #4]
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a1b      	ldr	r2, [pc, #108]	; (8003624 <LPTIM_Disable+0x228>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d003      	beq.n	80035c2 <LPTIM_Disable+0x1c6>
 80035ba:	4a1b      	ldr	r2, [pc, #108]	; (8003628 <LPTIM_Disable+0x22c>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d00b      	beq.n	80035d8 <LPTIM_Disable+0x1dc>
       case LPTIM2_BASE:
         __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
         break;
#endif /* LPTIM2 */
       default:
         break;
 80035c0:	e016      	b.n	80035f0 <LPTIM_Disable+0x1f4>
         __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 80035c2:	4b1a      	ldr	r3, [pc, #104]	; (800362c <LPTIM_Disable+0x230>)
 80035c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80035cc:	4917      	ldr	r1, [pc, #92]	; (800362c <LPTIM_Disable+0x230>)
 80035ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d0:	4313      	orrs	r3, r2
 80035d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
         break;
 80035d6:	e00b      	b.n	80035f0 <LPTIM_Disable+0x1f4>
         __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 80035d8:	4b14      	ldr	r3, [pc, #80]	; (800362c <LPTIM_Disable+0x230>)
 80035da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035de:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80035e2:	4912      	ldr	r1, [pc, #72]	; (800362c <LPTIM_Disable+0x230>)
 80035e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e6:	4313      	orrs	r3, r2
 80035e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
         break;
 80035ec:	e000      	b.n	80035f0 <LPTIM_Disable+0x1f4>
    }
  }
 80035ee:	bf00      	nop

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	691a      	ldr	r2, [r3, #16]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f022 0201 	bic.w	r2, r2, #1
 80035fe:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	6a3a      	ldr	r2, [r7, #32]
 8003606:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	69fa      	ldr	r2, [r7, #28]
 800360e:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	621a      	str	r2, [r3, #32]
  __ASM volatile ("cpsie i" : : : "memory");
 8003618:	b662      	cpsie	i

  __enable_irq();
}
 800361a:	bf00      	nop
 800361c:	3728      	adds	r7, #40	; 0x28
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	40007c00 	.word	0x40007c00
 8003628:	40009400 	.word	0x40009400
 800362c:	40021000 	.word	0x40021000

08003630 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003630:	b480      	push	{r7}
 8003632:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003634:	4b05      	ldr	r3, [pc, #20]	; (800364c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a04      	ldr	r2, [pc, #16]	; (800364c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800363a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800363e:	6013      	str	r3, [r2, #0]
}
 8003640:	bf00      	nop
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	40007000 	.word	0x40007000

08003650 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003654:	4b04      	ldr	r3, [pc, #16]	; (8003668 <HAL_PWREx_GetVoltageRange+0x18>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800365c:	4618      	mov	r0, r3
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	40007000 	.word	0x40007000

0800366c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800367a:	d130      	bne.n	80036de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800367c:	4b23      	ldr	r3, [pc, #140]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003684:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003688:	d038      	beq.n	80036fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800368a:	4b20      	ldr	r3, [pc, #128]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003692:	4a1e      	ldr	r2, [pc, #120]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003694:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003698:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800369a:	4b1d      	ldr	r3, [pc, #116]	; (8003710 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2232      	movs	r2, #50	; 0x32
 80036a0:	fb02 f303 	mul.w	r3, r2, r3
 80036a4:	4a1b      	ldr	r2, [pc, #108]	; (8003714 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80036a6:	fba2 2303 	umull	r2, r3, r2, r3
 80036aa:	0c9b      	lsrs	r3, r3, #18
 80036ac:	3301      	adds	r3, #1
 80036ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036b0:	e002      	b.n	80036b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	3b01      	subs	r3, #1
 80036b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036b8:	4b14      	ldr	r3, [pc, #80]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036ba:	695b      	ldr	r3, [r3, #20]
 80036bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036c4:	d102      	bne.n	80036cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d1f2      	bne.n	80036b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036cc:	4b0f      	ldr	r3, [pc, #60]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036d8:	d110      	bne.n	80036fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e00f      	b.n	80036fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80036de:	4b0b      	ldr	r3, [pc, #44]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80036e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036ea:	d007      	beq.n	80036fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80036ec:	4b07      	ldr	r3, [pc, #28]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80036f4:	4a05      	ldr	r2, [pc, #20]	; (800370c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3714      	adds	r7, #20
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	40007000 	.word	0x40007000
 8003710:	20000004 	.word	0x20000004
 8003714:	431bde83 	.word	0x431bde83

08003718 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b08a      	sub	sp, #40	; 0x28
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d102      	bne.n	800372c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	f000 bc56 	b.w	8003fd8 <HAL_RCC_OscConfig+0x8c0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800372c:	4ba1      	ldr	r3, [pc, #644]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f003 030c 	and.w	r3, r3, #12
 8003734:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003736:	4b9f      	ldr	r3, [pc, #636]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	f003 0303 	and.w	r3, r3, #3
 800373e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0310 	and.w	r3, r3, #16
 8003748:	2b00      	cmp	r3, #0
 800374a:	f000 80e6 	beq.w	800391a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800374e:	6a3b      	ldr	r3, [r7, #32]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d007      	beq.n	8003764 <HAL_RCC_OscConfig+0x4c>
 8003754:	6a3b      	ldr	r3, [r7, #32]
 8003756:	2b0c      	cmp	r3, #12
 8003758:	f040 808d 	bne.w	8003876 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	2b01      	cmp	r3, #1
 8003760:	f040 8089 	bne.w	8003876 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003764:	4b93      	ldr	r3, [pc, #588]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0302 	and.w	r3, r3, #2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d006      	beq.n	800377e <HAL_RCC_OscConfig+0x66>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	69db      	ldr	r3, [r3, #28]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d102      	bne.n	800377e <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	f000 bc2d 	b.w	8003fd8 <HAL_RCC_OscConfig+0x8c0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003782:	4b8c      	ldr	r3, [pc, #560]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0308 	and.w	r3, r3, #8
 800378a:	2b00      	cmp	r3, #0
 800378c:	d004      	beq.n	8003798 <HAL_RCC_OscConfig+0x80>
 800378e:	4b89      	ldr	r3, [pc, #548]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003796:	e005      	b.n	80037a4 <HAL_RCC_OscConfig+0x8c>
 8003798:	4b86      	ldr	r3, [pc, #536]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 800379a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800379e:	091b      	lsrs	r3, r3, #4
 80037a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d224      	bcs.n	80037f2 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ac:	4618      	mov	r0, r3
 80037ae:	f000 fdbd 	bl	800432c <RCC_SetFlashLatencyFromMSIRange>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d002      	beq.n	80037be <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	f000 bc0d 	b.w	8003fd8 <HAL_RCC_OscConfig+0x8c0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037be:	4b7d      	ldr	r3, [pc, #500]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a7c      	ldr	r2, [pc, #496]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80037c4:	f043 0308 	orr.w	r3, r3, #8
 80037c8:	6013      	str	r3, [r2, #0]
 80037ca:	4b7a      	ldr	r3, [pc, #488]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d6:	4977      	ldr	r1, [pc, #476]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037dc:	4b75      	ldr	r3, [pc, #468]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a1b      	ldr	r3, [r3, #32]
 80037e8:	021b      	lsls	r3, r3, #8
 80037ea:	4972      	ldr	r1, [pc, #456]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	604b      	str	r3, [r1, #4]
 80037f0:	e025      	b.n	800383e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037f2:	4b70      	ldr	r3, [pc, #448]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a6f      	ldr	r2, [pc, #444]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80037f8:	f043 0308 	orr.w	r3, r3, #8
 80037fc:	6013      	str	r3, [r2, #0]
 80037fe:	4b6d      	ldr	r3, [pc, #436]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380a:	496a      	ldr	r1, [pc, #424]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 800380c:	4313      	orrs	r3, r2
 800380e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003810:	4b68      	ldr	r3, [pc, #416]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a1b      	ldr	r3, [r3, #32]
 800381c:	021b      	lsls	r3, r3, #8
 800381e:	4965      	ldr	r1, [pc, #404]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003820:	4313      	orrs	r3, r2
 8003822:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003824:	6a3b      	ldr	r3, [r7, #32]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d109      	bne.n	800383e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382e:	4618      	mov	r0, r3
 8003830:	f000 fd7c 	bl	800432c <RCC_SetFlashLatencyFromMSIRange>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e3cc      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800383e:	f000 fcb3 	bl	80041a8 <HAL_RCC_GetSysClockFreq>
 8003842:	4601      	mov	r1, r0
 8003844:	4b5b      	ldr	r3, [pc, #364]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	091b      	lsrs	r3, r3, #4
 800384a:	f003 030f 	and.w	r3, r3, #15
 800384e:	4a5a      	ldr	r2, [pc, #360]	; (80039b8 <HAL_RCC_OscConfig+0x2a0>)
 8003850:	5cd3      	ldrb	r3, [r2, r3]
 8003852:	f003 031f 	and.w	r3, r3, #31
 8003856:	fa21 f303 	lsr.w	r3, r1, r3
 800385a:	4a58      	ldr	r2, [pc, #352]	; (80039bc <HAL_RCC_OscConfig+0x2a4>)
 800385c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800385e:	4b58      	ldr	r3, [pc, #352]	; (80039c0 <HAL_RCC_OscConfig+0x2a8>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4618      	mov	r0, r3
 8003864:	f7ff f9c6 	bl	8002bf4 <HAL_InitTick>
 8003868:	4603      	mov	r3, r0
 800386a:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 800386c:	7dfb      	ldrb	r3, [r7, #23]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d052      	beq.n	8003918 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8003872:	7dfb      	ldrb	r3, [r7, #23]
 8003874:	e3b0      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	69db      	ldr	r3, [r3, #28]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d032      	beq.n	80038e4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800387e:	4b4d      	ldr	r3, [pc, #308]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a4c      	ldr	r2, [pc, #304]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003884:	f043 0301 	orr.w	r3, r3, #1
 8003888:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800388a:	f7ff f9ff 	bl	8002c8c <HAL_GetTick>
 800388e:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003890:	e008      	b.n	80038a4 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003892:	f7ff f9fb 	bl	8002c8c <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	2b02      	cmp	r3, #2
 800389e:	d901      	bls.n	80038a4 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e399      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038a4:	4b43      	ldr	r3, [pc, #268]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d0f0      	beq.n	8003892 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038b0:	4b40      	ldr	r3, [pc, #256]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a3f      	ldr	r2, [pc, #252]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80038b6:	f043 0308 	orr.w	r3, r3, #8
 80038ba:	6013      	str	r3, [r2, #0]
 80038bc:	4b3d      	ldr	r3, [pc, #244]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c8:	493a      	ldr	r1, [pc, #232]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038ce:	4b39      	ldr	r3, [pc, #228]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a1b      	ldr	r3, [r3, #32]
 80038da:	021b      	lsls	r3, r3, #8
 80038dc:	4935      	ldr	r1, [pc, #212]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	604b      	str	r3, [r1, #4]
 80038e2:	e01a      	b.n	800391a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80038e4:	4b33      	ldr	r3, [pc, #204]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a32      	ldr	r2, [pc, #200]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 80038ea:	f023 0301 	bic.w	r3, r3, #1
 80038ee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80038f0:	f7ff f9cc 	bl	8002c8c <HAL_GetTick>
 80038f4:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80038f6:	e008      	b.n	800390a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80038f8:	f7ff f9c8 	bl	8002c8c <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b02      	cmp	r3, #2
 8003904:	d901      	bls.n	800390a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e366      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800390a:	4b2a      	ldr	r3, [pc, #168]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b00      	cmp	r3, #0
 8003914:	d1f0      	bne.n	80038f8 <HAL_RCC_OscConfig+0x1e0>
 8003916:	e000      	b.n	800391a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003918:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	2b00      	cmp	r3, #0
 8003924:	d073      	beq.n	8003a0e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003926:	6a3b      	ldr	r3, [r7, #32]
 8003928:	2b08      	cmp	r3, #8
 800392a:	d005      	beq.n	8003938 <HAL_RCC_OscConfig+0x220>
 800392c:	6a3b      	ldr	r3, [r7, #32]
 800392e:	2b0c      	cmp	r3, #12
 8003930:	d10e      	bne.n	8003950 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	2b03      	cmp	r3, #3
 8003936:	d10b      	bne.n	8003950 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003938:	4b1e      	ldr	r3, [pc, #120]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d063      	beq.n	8003a0c <HAL_RCC_OscConfig+0x2f4>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d15f      	bne.n	8003a0c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e343      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003958:	d106      	bne.n	8003968 <HAL_RCC_OscConfig+0x250>
 800395a:	4b16      	ldr	r3, [pc, #88]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a15      	ldr	r2, [pc, #84]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003960:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003964:	6013      	str	r3, [r2, #0]
 8003966:	e01d      	b.n	80039a4 <HAL_RCC_OscConfig+0x28c>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003970:	d10c      	bne.n	800398c <HAL_RCC_OscConfig+0x274>
 8003972:	4b10      	ldr	r3, [pc, #64]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a0f      	ldr	r2, [pc, #60]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003978:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800397c:	6013      	str	r3, [r2, #0]
 800397e:	4b0d      	ldr	r3, [pc, #52]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a0c      	ldr	r2, [pc, #48]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003984:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003988:	6013      	str	r3, [r2, #0]
 800398a:	e00b      	b.n	80039a4 <HAL_RCC_OscConfig+0x28c>
 800398c:	4b09      	ldr	r3, [pc, #36]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a08      	ldr	r2, [pc, #32]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 8003992:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003996:	6013      	str	r3, [r2, #0]
 8003998:	4b06      	ldr	r3, [pc, #24]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a05      	ldr	r2, [pc, #20]	; (80039b4 <HAL_RCC_OscConfig+0x29c>)
 800399e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d01b      	beq.n	80039e4 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ac:	f7ff f96e 	bl	8002c8c <HAL_GetTick>
 80039b0:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039b2:	e010      	b.n	80039d6 <HAL_RCC_OscConfig+0x2be>
 80039b4:	40021000 	.word	0x40021000
 80039b8:	08009898 	.word	0x08009898
 80039bc:	20000004 	.word	0x20000004
 80039c0:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039c4:	f7ff f962 	bl	8002c8c <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b64      	cmp	r3, #100	; 0x64
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e300      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039d6:	4ba0      	ldr	r3, [pc, #640]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d0f0      	beq.n	80039c4 <HAL_RCC_OscConfig+0x2ac>
 80039e2:	e014      	b.n	8003a0e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e4:	f7ff f952 	bl	8002c8c <HAL_GetTick>
 80039e8:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039ec:	f7ff f94e 	bl	8002c8c <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b64      	cmp	r3, #100	; 0x64
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e2ec      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039fe:	4b96      	ldr	r3, [pc, #600]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f0      	bne.n	80039ec <HAL_RCC_OscConfig+0x2d4>
 8003a0a:	e000      	b.n	8003a0e <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d060      	beq.n	8003adc <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003a1a:	6a3b      	ldr	r3, [r7, #32]
 8003a1c:	2b04      	cmp	r3, #4
 8003a1e:	d005      	beq.n	8003a2c <HAL_RCC_OscConfig+0x314>
 8003a20:	6a3b      	ldr	r3, [r7, #32]
 8003a22:	2b0c      	cmp	r3, #12
 8003a24:	d119      	bne.n	8003a5a <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	2b02      	cmp	r3, #2
 8003a2a:	d116      	bne.n	8003a5a <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a2c:	4b8a      	ldr	r3, [pc, #552]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d005      	beq.n	8003a44 <HAL_RCC_OscConfig+0x32c>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d101      	bne.n	8003a44 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e2c9      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a44:	4b84      	ldr	r3, [pc, #528]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	061b      	lsls	r3, r3, #24
 8003a52:	4981      	ldr	r1, [pc, #516]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a58:	e040      	b.n	8003adc <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d023      	beq.n	8003aaa <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a62:	4b7d      	ldr	r3, [pc, #500]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a7c      	ldr	r2, [pc, #496]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003a68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a6e:	f7ff f90d 	bl	8002c8c <HAL_GetTick>
 8003a72:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a74:	e008      	b.n	8003a88 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a76:	f7ff f909 	bl	8002c8c <HAL_GetTick>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	2b02      	cmp	r3, #2
 8003a82:	d901      	bls.n	8003a88 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003a84:	2303      	movs	r3, #3
 8003a86:	e2a7      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a88:	4b73      	ldr	r3, [pc, #460]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d0f0      	beq.n	8003a76 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a94:	4b70      	ldr	r3, [pc, #448]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	691b      	ldr	r3, [r3, #16]
 8003aa0:	061b      	lsls	r3, r3, #24
 8003aa2:	496d      	ldr	r1, [pc, #436]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	604b      	str	r3, [r1, #4]
 8003aa8:	e018      	b.n	8003adc <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003aaa:	4b6b      	ldr	r3, [pc, #428]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a6a      	ldr	r2, [pc, #424]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003ab0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ab4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab6:	f7ff f8e9 	bl	8002c8c <HAL_GetTick>
 8003aba:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003abc:	e008      	b.n	8003ad0 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003abe:	f7ff f8e5 	bl	8002c8c <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e283      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ad0:	4b61      	ldr	r3, [pc, #388]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1f0      	bne.n	8003abe <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0308 	and.w	r3, r3, #8
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d07f      	beq.n	8003be8 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	695b      	ldr	r3, [r3, #20]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d05f      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8003af0:	4b59      	ldr	r3, [pc, #356]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003af2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003af6:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	699a      	ldr	r2, [r3, #24]
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	f003 0310 	and.w	r3, r3, #16
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d037      	beq.n	8003b76 <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d006      	beq.n	8003b1e <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e25c      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	f003 0301 	and.w	r3, r3, #1
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d01b      	beq.n	8003b60 <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 8003b28:	4b4b      	ldr	r3, [pc, #300]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b2e:	4a4a      	ldr	r2, [pc, #296]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003b30:	f023 0301 	bic.w	r3, r3, #1
 8003b34:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b38:	f7ff f8a8 	bl	8002c8c <HAL_GetTick>
 8003b3c:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b3e:	e008      	b.n	8003b52 <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b40:	f7ff f8a4 	bl	8002c8c <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b11      	cmp	r3, #17
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e242      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b52:	4b41      	ldr	r3, [pc, #260]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003b54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d1ef      	bne.n	8003b40 <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8003b60:	4b3d      	ldr	r3, [pc, #244]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003b62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b66:	f023 0210 	bic.w	r2, r3, #16
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	493a      	ldr	r1, [pc, #232]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b76:	4b38      	ldr	r3, [pc, #224]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003b78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b7c:	4a36      	ldr	r2, [pc, #216]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003b7e:	f043 0301 	orr.w	r3, r3, #1
 8003b82:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b86:	f7ff f881 	bl	8002c8c <HAL_GetTick>
 8003b8a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b8c:	e008      	b.n	8003ba0 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b8e:	f7ff f87d 	bl	8002c8c <HAL_GetTick>
 8003b92:	4602      	mov	r2, r0
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	2b11      	cmp	r3, #17
 8003b9a:	d901      	bls.n	8003ba0 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	e21b      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ba0:	4b2d      	ldr	r3, [pc, #180]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003ba2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d0ef      	beq.n	8003b8e <HAL_RCC_OscConfig+0x476>
 8003bae:	e01b      	b.n	8003be8 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bb0:	4b29      	ldr	r3, [pc, #164]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bb6:	4a28      	ldr	r2, [pc, #160]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003bb8:	f023 0301 	bic.w	r3, r3, #1
 8003bbc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc0:	f7ff f864 	bl	8002c8c <HAL_GetTick>
 8003bc4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bc8:	f7ff f860 	bl	8002c8c <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b11      	cmp	r3, #17
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e1fe      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bda:	4b1f      	ldr	r3, [pc, #124]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003bdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003be0:	f003 0302 	and.w	r3, r3, #2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d1ef      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0304 	and.w	r3, r3, #4
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	f000 80c1 	beq.w	8003d78 <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003bfc:	4b16      	ldr	r3, [pc, #88]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003bfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d10e      	bne.n	8003c26 <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c08:	4b13      	ldr	r3, [pc, #76]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c0c:	4a12      	ldr	r2, [pc, #72]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003c0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c12:	6593      	str	r3, [r2, #88]	; 0x58
 8003c14:	4b10      	ldr	r3, [pc, #64]	; (8003c58 <HAL_RCC_OscConfig+0x540>)
 8003c16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c1c:	60fb      	str	r3, [r7, #12]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003c20:	2301      	movs	r3, #1
 8003c22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c26:	4b0d      	ldr	r3, [pc, #52]	; (8003c5c <HAL_RCC_OscConfig+0x544>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d11c      	bne.n	8003c6c <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c32:	4b0a      	ldr	r3, [pc, #40]	; (8003c5c <HAL_RCC_OscConfig+0x544>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a09      	ldr	r2, [pc, #36]	; (8003c5c <HAL_RCC_OscConfig+0x544>)
 8003c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c3e:	f7ff f825 	bl	8002c8c <HAL_GetTick>
 8003c42:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c44:	e00c      	b.n	8003c60 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c46:	f7ff f821 	bl	8002c8c <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d905      	bls.n	8003c60 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e1bf      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
 8003c58:	40021000 	.word	0x40021000
 8003c5c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c60:	4bb1      	ldr	r3, [pc, #708]	; (8003f28 <HAL_RCC_OscConfig+0x810>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d0ec      	beq.n	8003c46 <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f003 0301 	and.w	r3, r3, #1
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d02c      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8003c78:	4bac      	ldr	r3, [pc, #688]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c8a:	49a8      	ldr	r1, [pc, #672]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f003 0304 	and.w	r3, r3, #4
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d010      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003c9e:	4ba3      	ldr	r3, [pc, #652]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ca4:	4aa1      	ldr	r2, [pc, #644]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003ca6:	f043 0304 	orr.w	r3, r3, #4
 8003caa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003cae:	4b9f      	ldr	r3, [pc, #636]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cb4:	4a9d      	ldr	r2, [pc, #628]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003cb6:	f043 0301 	orr.w	r3, r3, #1
 8003cba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003cbe:	e018      	b.n	8003cf2 <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003cc0:	4b9a      	ldr	r3, [pc, #616]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cc6:	4a99      	ldr	r2, [pc, #612]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003cc8:	f043 0301 	orr.w	r3, r3, #1
 8003ccc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003cd0:	e00f      	b.n	8003cf2 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003cd2:	4b96      	ldr	r3, [pc, #600]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cd8:	4a94      	ldr	r2, [pc, #592]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003cda:	f023 0301 	bic.w	r3, r3, #1
 8003cde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003ce2:	4b92      	ldr	r3, [pc, #584]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ce8:	4a90      	ldr	r2, [pc, #576]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003cea:	f023 0304 	bic.w	r3, r3, #4
 8003cee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d016      	beq.n	8003d28 <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cfa:	f7fe ffc7 	bl	8002c8c <HAL_GetTick>
 8003cfe:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d00:	e00a      	b.n	8003d18 <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d02:	f7fe ffc3 	bl	8002c8c <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d901      	bls.n	8003d18 <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e15f      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d18:	4b84      	ldr	r3, [pc, #528]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d0ed      	beq.n	8003d02 <HAL_RCC_OscConfig+0x5ea>
 8003d26:	e01d      	b.n	8003d64 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d28:	f7fe ffb0 	bl	8002c8c <HAL_GetTick>
 8003d2c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d2e:	e00a      	b.n	8003d46 <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d30:	f7fe ffac 	bl	8002c8c <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d901      	bls.n	8003d46 <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e148      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d46:	4b79      	ldr	r3, [pc, #484]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d4c:	f003 0302 	and.w	r3, r3, #2
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1ed      	bne.n	8003d30 <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8003d54:	4b75      	ldr	r3, [pc, #468]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d5a:	4a74      	ldr	r2, [pc, #464]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003d5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d105      	bne.n	8003d78 <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d6c:	4b6f      	ldr	r3, [pc, #444]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d70:	4a6e      	ldr	r2, [pc, #440]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003d72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d76:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0320 	and.w	r3, r3, #32
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d03c      	beq.n	8003dfe <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d01c      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d8c:	4b67      	ldr	r3, [pc, #412]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003d8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d92:	4a66      	ldr	r2, [pc, #408]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003d94:	f043 0301 	orr.w	r3, r3, #1
 8003d98:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d9c:	f7fe ff76 	bl	8002c8c <HAL_GetTick>
 8003da0:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003da2:	e008      	b.n	8003db6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003da4:	f7fe ff72 	bl	8002c8c <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d901      	bls.n	8003db6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e110      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003db6:	4b5d      	ldr	r3, [pc, #372]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003db8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003dbc:	f003 0302 	and.w	r3, r3, #2
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d0ef      	beq.n	8003da4 <HAL_RCC_OscConfig+0x68c>
 8003dc4:	e01b      	b.n	8003dfe <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003dc6:	4b59      	ldr	r3, [pc, #356]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003dc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003dcc:	4a57      	ldr	r2, [pc, #348]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003dce:	f023 0301 	bic.w	r3, r3, #1
 8003dd2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dd6:	f7fe ff59 	bl	8002c8c <HAL_GetTick>
 8003dda:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ddc:	e008      	b.n	8003df0 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003dde:	f7fe ff55 	bl	8002c8c <HAL_GetTick>
 8003de2:	4602      	mov	r2, r0
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d901      	bls.n	8003df0 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e0f3      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003df0:	4b4e      	ldr	r3, [pc, #312]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003df2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003df6:	f003 0302 	and.w	r3, r3, #2
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1ef      	bne.n	8003dde <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	f000 80e7 	beq.w	8003fd6 <HAL_RCC_OscConfig+0x8be>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	f040 80b7 	bne.w	8003f80 <HAL_RCC_OscConfig+0x868>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003e12:	4b46      	ldr	r3, [pc, #280]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	f003 0203 	and.w	r2, r3, #3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d124      	bne.n	8003e70 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e30:	3b01      	subs	r3, #1
 8003e32:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d11b      	bne.n	8003e70 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e42:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d113      	bne.n	8003e70 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e52:	085b      	lsrs	r3, r3, #1
 8003e54:	3b01      	subs	r3, #1
 8003e56:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d109      	bne.n	8003e70 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e66:	085b      	lsrs	r3, r3, #1
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d061      	beq.n	8003f34 <HAL_RCC_OscConfig+0x81c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e70:	6a3b      	ldr	r3, [r7, #32]
 8003e72:	2b0c      	cmp	r3, #12
 8003e74:	d056      	beq.n	8003f24 <HAL_RCC_OscConfig+0x80c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003e76:	4b2d      	ldr	r3, [pc, #180]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a2c      	ldr	r2, [pc, #176]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003e7c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e80:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e82:	f7fe ff03 	bl	8002c8c <HAL_GetTick>
 8003e86:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e88:	e008      	b.n	8003e9c <HAL_RCC_OscConfig+0x784>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e8a:	f7fe feff 	bl	8002c8c <HAL_GetTick>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	69bb      	ldr	r3, [r7, #24]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d901      	bls.n	8003e9c <HAL_RCC_OscConfig+0x784>
              {
                return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e09d      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e9c:	4b23      	ldr	r3, [pc, #140]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d1f0      	bne.n	8003e8a <HAL_RCC_OscConfig+0x772>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ea8:	4b20      	ldr	r3, [pc, #128]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003eaa:	68da      	ldr	r2, [r3, #12]
 8003eac:	4b20      	ldr	r3, [pc, #128]	; (8003f30 <HAL_RCC_OscConfig+0x818>)
 8003eae:	4013      	ands	r3, r2
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003eb8:	3a01      	subs	r2, #1
 8003eba:	0112      	lsls	r2, r2, #4
 8003ebc:	4311      	orrs	r1, r2
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003ec2:	0212      	lsls	r2, r2, #8
 8003ec4:	4311      	orrs	r1, r2
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003eca:	0852      	lsrs	r2, r2, #1
 8003ecc:	3a01      	subs	r2, #1
 8003ece:	0552      	lsls	r2, r2, #21
 8003ed0:	4311      	orrs	r1, r2
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003ed6:	0852      	lsrs	r2, r2, #1
 8003ed8:	3a01      	subs	r2, #1
 8003eda:	0652      	lsls	r2, r2, #25
 8003edc:	430a      	orrs	r2, r1
 8003ede:	4913      	ldr	r1, [pc, #76]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003ee4:	4b11      	ldr	r3, [pc, #68]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a10      	ldr	r2, [pc, #64]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003eea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003eee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ef0:	4b0e      	ldr	r3, [pc, #56]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	4a0d      	ldr	r2, [pc, #52]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003ef6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003efa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003efc:	f7fe fec6 	bl	8002c8c <HAL_GetTick>
 8003f00:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f02:	e008      	b.n	8003f16 <HAL_RCC_OscConfig+0x7fe>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f04:	f7fe fec2 	bl	8002c8c <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	69bb      	ldr	r3, [r7, #24]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_OscConfig+0x7fe>
              {
                return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e060      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f16:	4b05      	ldr	r3, [pc, #20]	; (8003f2c <HAL_RCC_OscConfig+0x814>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d0f0      	beq.n	8003f04 <HAL_RCC_OscConfig+0x7ec>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f22:	e058      	b.n	8003fd6 <HAL_RCC_OscConfig+0x8be>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e057      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
 8003f28:	40007000 	.word	0x40007000
 8003f2c:	40021000 	.word	0x40021000
 8003f30:	f99f808c 	.word	0xf99f808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f34:	4b2a      	ldr	r3, [pc, #168]	; (8003fe0 <HAL_RCC_OscConfig+0x8c8>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d14a      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x8be>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003f40:	4b27      	ldr	r3, [pc, #156]	; (8003fe0 <HAL_RCC_OscConfig+0x8c8>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a26      	ldr	r2, [pc, #152]	; (8003fe0 <HAL_RCC_OscConfig+0x8c8>)
 8003f46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f4a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f4c:	4b24      	ldr	r3, [pc, #144]	; (8003fe0 <HAL_RCC_OscConfig+0x8c8>)
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	4a23      	ldr	r2, [pc, #140]	; (8003fe0 <HAL_RCC_OscConfig+0x8c8>)
 8003f52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f56:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003f58:	f7fe fe98 	bl	8002c8c <HAL_GetTick>
 8003f5c:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f5e:	e008      	b.n	8003f72 <HAL_RCC_OscConfig+0x85a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f60:	f7fe fe94 	bl	8002c8c <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_OscConfig+0x85a>
            {
              return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e032      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f72:	4b1b      	ldr	r3, [pc, #108]	; (8003fe0 <HAL_RCC_OscConfig+0x8c8>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d0f0      	beq.n	8003f60 <HAL_RCC_OscConfig+0x848>
 8003f7e:	e02a      	b.n	8003fd6 <HAL_RCC_OscConfig+0x8be>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f80:	6a3b      	ldr	r3, [r7, #32]
 8003f82:	2b0c      	cmp	r3, #12
 8003f84:	d025      	beq.n	8003fd2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f86:	4b16      	ldr	r3, [pc, #88]	; (8003fe0 <HAL_RCC_OscConfig+0x8c8>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a15      	ldr	r2, [pc, #84]	; (8003fe0 <HAL_RCC_OscConfig+0x8c8>)
 8003f8c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f90:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003f92:	4b13      	ldr	r3, [pc, #76]	; (8003fe0 <HAL_RCC_OscConfig+0x8c8>)
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	4a12      	ldr	r2, [pc, #72]	; (8003fe0 <HAL_RCC_OscConfig+0x8c8>)
 8003f98:	f023 0303 	bic.w	r3, r3, #3
 8003f9c:	60d3      	str	r3, [r2, #12]
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8003f9e:	4b10      	ldr	r3, [pc, #64]	; (8003fe0 <HAL_RCC_OscConfig+0x8c8>)
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	4a0f      	ldr	r2, [pc, #60]	; (8003fe0 <HAL_RCC_OscConfig+0x8c8>)
 8003fa4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003fa8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003faa:	f7fe fe6f 	bl	8002c8c <HAL_GetTick>
 8003fae:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fb0:	e008      	b.n	8003fc4 <HAL_RCC_OscConfig+0x8ac>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fb2:	f7fe fe6b 	bl	8002c8c <HAL_GetTick>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d901      	bls.n	8003fc4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	e009      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fc4:	4b06      	ldr	r3, [pc, #24]	; (8003fe0 <HAL_RCC_OscConfig+0x8c8>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d1f0      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x89a>
 8003fd0:	e001      	b.n	8003fd6 <HAL_RCC_OscConfig+0x8be>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e000      	b.n	8003fd8 <HAL_RCC_OscConfig+0x8c0>
      }
    }
  }
  return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3728      	adds	r7, #40	; 0x28
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	40021000 	.word	0x40021000

08003fe4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d101      	bne.n	8003ff8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e0c8      	b.n	800418a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ff8:	4b66      	ldr	r3, [pc, #408]	; (8004194 <HAL_RCC_ClockConfig+0x1b0>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0307 	and.w	r3, r3, #7
 8004000:	683a      	ldr	r2, [r7, #0]
 8004002:	429a      	cmp	r2, r3
 8004004:	d910      	bls.n	8004028 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004006:	4b63      	ldr	r3, [pc, #396]	; (8004194 <HAL_RCC_ClockConfig+0x1b0>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f023 0207 	bic.w	r2, r3, #7
 800400e:	4961      	ldr	r1, [pc, #388]	; (8004194 <HAL_RCC_ClockConfig+0x1b0>)
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	4313      	orrs	r3, r2
 8004014:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004016:	4b5f      	ldr	r3, [pc, #380]	; (8004194 <HAL_RCC_ClockConfig+0x1b0>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0307 	and.w	r3, r3, #7
 800401e:	683a      	ldr	r2, [r7, #0]
 8004020:	429a      	cmp	r2, r3
 8004022:	d001      	beq.n	8004028 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e0b0      	b.n	800418a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	2b00      	cmp	r3, #0
 8004032:	d04c      	beq.n	80040ce <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	2b03      	cmp	r3, #3
 800403a:	d107      	bne.n	800404c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800403c:	4b56      	ldr	r3, [pc, #344]	; (8004198 <HAL_RCC_ClockConfig+0x1b4>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d121      	bne.n	800408c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e09e      	b.n	800418a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	2b02      	cmp	r3, #2
 8004052:	d107      	bne.n	8004064 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004054:	4b50      	ldr	r3, [pc, #320]	; (8004198 <HAL_RCC_ClockConfig+0x1b4>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800405c:	2b00      	cmp	r3, #0
 800405e:	d115      	bne.n	800408c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e092      	b.n	800418a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d107      	bne.n	800407c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800406c:	4b4a      	ldr	r3, [pc, #296]	; (8004198 <HAL_RCC_ClockConfig+0x1b4>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0302 	and.w	r3, r3, #2
 8004074:	2b00      	cmp	r3, #0
 8004076:	d109      	bne.n	800408c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e086      	b.n	800418a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800407c:	4b46      	ldr	r3, [pc, #280]	; (8004198 <HAL_RCC_ClockConfig+0x1b4>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004084:	2b00      	cmp	r3, #0
 8004086:	d101      	bne.n	800408c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e07e      	b.n	800418a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800408c:	4b42      	ldr	r3, [pc, #264]	; (8004198 <HAL_RCC_ClockConfig+0x1b4>)
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	f023 0203 	bic.w	r2, r3, #3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	493f      	ldr	r1, [pc, #252]	; (8004198 <HAL_RCC_ClockConfig+0x1b4>)
 800409a:	4313      	orrs	r3, r2
 800409c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800409e:	f7fe fdf5 	bl	8002c8c <HAL_GetTick>
 80040a2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040a4:	e00a      	b.n	80040bc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040a6:	f7fe fdf1 	bl	8002c8c <HAL_GetTick>
 80040aa:	4602      	mov	r2, r0
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d901      	bls.n	80040bc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80040b8:	2303      	movs	r3, #3
 80040ba:	e066      	b.n	800418a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040bc:	4b36      	ldr	r3, [pc, #216]	; (8004198 <HAL_RCC_ClockConfig+0x1b4>)
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f003 020c 	and.w	r2, r3, #12
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d1eb      	bne.n	80040a6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0302 	and.w	r3, r3, #2
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d008      	beq.n	80040ec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040da:	4b2f      	ldr	r3, [pc, #188]	; (8004198 <HAL_RCC_ClockConfig+0x1b4>)
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	492c      	ldr	r1, [pc, #176]	; (8004198 <HAL_RCC_ClockConfig+0x1b4>)
 80040e8:	4313      	orrs	r3, r2
 80040ea:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040ec:	4b29      	ldr	r3, [pc, #164]	; (8004194 <HAL_RCC_ClockConfig+0x1b0>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0307 	and.w	r3, r3, #7
 80040f4:	683a      	ldr	r2, [r7, #0]
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d210      	bcs.n	800411c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040fa:	4b26      	ldr	r3, [pc, #152]	; (8004194 <HAL_RCC_ClockConfig+0x1b0>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f023 0207 	bic.w	r2, r3, #7
 8004102:	4924      	ldr	r1, [pc, #144]	; (8004194 <HAL_RCC_ClockConfig+0x1b0>)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	4313      	orrs	r3, r2
 8004108:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800410a:	4b22      	ldr	r3, [pc, #136]	; (8004194 <HAL_RCC_ClockConfig+0x1b0>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0307 	and.w	r3, r3, #7
 8004112:	683a      	ldr	r2, [r7, #0]
 8004114:	429a      	cmp	r2, r3
 8004116:	d001      	beq.n	800411c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e036      	b.n	800418a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0304 	and.w	r3, r3, #4
 8004124:	2b00      	cmp	r3, #0
 8004126:	d008      	beq.n	800413a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004128:	4b1b      	ldr	r3, [pc, #108]	; (8004198 <HAL_RCC_ClockConfig+0x1b4>)
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	4918      	ldr	r1, [pc, #96]	; (8004198 <HAL_RCC_ClockConfig+0x1b4>)
 8004136:	4313      	orrs	r3, r2
 8004138:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 0308 	and.w	r3, r3, #8
 8004142:	2b00      	cmp	r3, #0
 8004144:	d009      	beq.n	800415a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004146:	4b14      	ldr	r3, [pc, #80]	; (8004198 <HAL_RCC_ClockConfig+0x1b4>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	4910      	ldr	r1, [pc, #64]	; (8004198 <HAL_RCC_ClockConfig+0x1b4>)
 8004156:	4313      	orrs	r3, r2
 8004158:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800415a:	f000 f825 	bl	80041a8 <HAL_RCC_GetSysClockFreq>
 800415e:	4601      	mov	r1, r0
 8004160:	4b0d      	ldr	r3, [pc, #52]	; (8004198 <HAL_RCC_ClockConfig+0x1b4>)
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	091b      	lsrs	r3, r3, #4
 8004166:	f003 030f 	and.w	r3, r3, #15
 800416a:	4a0c      	ldr	r2, [pc, #48]	; (800419c <HAL_RCC_ClockConfig+0x1b8>)
 800416c:	5cd3      	ldrb	r3, [r2, r3]
 800416e:	f003 031f 	and.w	r3, r3, #31
 8004172:	fa21 f303 	lsr.w	r3, r1, r3
 8004176:	4a0a      	ldr	r2, [pc, #40]	; (80041a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004178:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800417a:	4b0a      	ldr	r3, [pc, #40]	; (80041a4 <HAL_RCC_ClockConfig+0x1c0>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4618      	mov	r0, r3
 8004180:	f7fe fd38 	bl	8002bf4 <HAL_InitTick>
 8004184:	4603      	mov	r3, r0
 8004186:	72fb      	strb	r3, [r7, #11]

  return status;
 8004188:	7afb      	ldrb	r3, [r7, #11]
}
 800418a:	4618      	mov	r0, r3
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	40022000 	.word	0x40022000
 8004198:	40021000 	.word	0x40021000
 800419c:	08009898 	.word	0x08009898
 80041a0:	20000004 	.word	0x20000004
 80041a4:	20000008 	.word	0x20000008

080041a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b089      	sub	sp, #36	; 0x24
 80041ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80041ae:	2300      	movs	r3, #0
 80041b0:	61fb      	str	r3, [r7, #28]
 80041b2:	2300      	movs	r3, #0
 80041b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041b6:	4b3d      	ldr	r3, [pc, #244]	; (80042ac <HAL_RCC_GetSysClockFreq+0x104>)
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f003 030c 	and.w	r3, r3, #12
 80041be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041c0:	4b3a      	ldr	r3, [pc, #232]	; (80042ac <HAL_RCC_GetSysClockFreq+0x104>)
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	f003 0303 	and.w	r3, r3, #3
 80041c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d005      	beq.n	80041dc <HAL_RCC_GetSysClockFreq+0x34>
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	2b0c      	cmp	r3, #12
 80041d4:	d121      	bne.n	800421a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d11e      	bne.n	800421a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80041dc:	4b33      	ldr	r3, [pc, #204]	; (80042ac <HAL_RCC_GetSysClockFreq+0x104>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0308 	and.w	r3, r3, #8
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d107      	bne.n	80041f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80041e8:	4b30      	ldr	r3, [pc, #192]	; (80042ac <HAL_RCC_GetSysClockFreq+0x104>)
 80041ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041ee:	0a1b      	lsrs	r3, r3, #8
 80041f0:	f003 030f 	and.w	r3, r3, #15
 80041f4:	61fb      	str	r3, [r7, #28]
 80041f6:	e005      	b.n	8004204 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80041f8:	4b2c      	ldr	r3, [pc, #176]	; (80042ac <HAL_RCC_GetSysClockFreq+0x104>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	091b      	lsrs	r3, r3, #4
 80041fe:	f003 030f 	and.w	r3, r3, #15
 8004202:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004204:	4a2a      	ldr	r2, [pc, #168]	; (80042b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800420c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d10d      	bne.n	8004230 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004218:	e00a      	b.n	8004230 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	2b04      	cmp	r3, #4
 800421e:	d102      	bne.n	8004226 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004220:	4b24      	ldr	r3, [pc, #144]	; (80042b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004222:	61bb      	str	r3, [r7, #24]
 8004224:	e004      	b.n	8004230 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	2b08      	cmp	r3, #8
 800422a:	d101      	bne.n	8004230 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800422c:	4b22      	ldr	r3, [pc, #136]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x110>)
 800422e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	2b0c      	cmp	r3, #12
 8004234:	d133      	bne.n	800429e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004236:	4b1d      	ldr	r3, [pc, #116]	; (80042ac <HAL_RCC_GetSysClockFreq+0x104>)
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	f003 0303 	and.w	r3, r3, #3
 800423e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	2b02      	cmp	r3, #2
 8004244:	d002      	beq.n	800424c <HAL_RCC_GetSysClockFreq+0xa4>
 8004246:	2b03      	cmp	r3, #3
 8004248:	d003      	beq.n	8004252 <HAL_RCC_GetSysClockFreq+0xaa>
 800424a:	e005      	b.n	8004258 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800424c:	4b19      	ldr	r3, [pc, #100]	; (80042b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800424e:	617b      	str	r3, [r7, #20]
      break;
 8004250:	e005      	b.n	800425e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004252:	4b19      	ldr	r3, [pc, #100]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004254:	617b      	str	r3, [r7, #20]
      break;
 8004256:	e002      	b.n	800425e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	617b      	str	r3, [r7, #20]
      break;
 800425c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800425e:	4b13      	ldr	r3, [pc, #76]	; (80042ac <HAL_RCC_GetSysClockFreq+0x104>)
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	091b      	lsrs	r3, r3, #4
 8004264:	f003 0307 	and.w	r3, r3, #7
 8004268:	3301      	adds	r3, #1
 800426a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800426c:	4b0f      	ldr	r3, [pc, #60]	; (80042ac <HAL_RCC_GetSysClockFreq+0x104>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	0a1b      	lsrs	r3, r3, #8
 8004272:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004276:	697a      	ldr	r2, [r7, #20]
 8004278:	fb02 f203 	mul.w	r2, r2, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004282:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004284:	4b09      	ldr	r3, [pc, #36]	; (80042ac <HAL_RCC_GetSysClockFreq+0x104>)
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	0e5b      	lsrs	r3, r3, #25
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	3301      	adds	r3, #1
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004294:	697a      	ldr	r2, [r7, #20]
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	fbb2 f3f3 	udiv	r3, r2, r3
 800429c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800429e:	69bb      	ldr	r3, [r7, #24]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3724      	adds	r7, #36	; 0x24
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr
 80042ac:	40021000 	.word	0x40021000
 80042b0:	080098b0 	.word	0x080098b0
 80042b4:	00f42400 	.word	0x00f42400
 80042b8:	007a1200 	.word	0x007a1200

080042bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042bc:	b480      	push	{r7}
 80042be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042c0:	4b03      	ldr	r3, [pc, #12]	; (80042d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80042c2:	681b      	ldr	r3, [r3, #0]
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	20000004 	.word	0x20000004

080042d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80042d8:	f7ff fff0 	bl	80042bc <HAL_RCC_GetHCLKFreq>
 80042dc:	4601      	mov	r1, r0
 80042de:	4b06      	ldr	r3, [pc, #24]	; (80042f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	0a1b      	lsrs	r3, r3, #8
 80042e4:	f003 0307 	and.w	r3, r3, #7
 80042e8:	4a04      	ldr	r2, [pc, #16]	; (80042fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80042ea:	5cd3      	ldrb	r3, [r2, r3]
 80042ec:	f003 031f 	and.w	r3, r3, #31
 80042f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	40021000 	.word	0x40021000
 80042fc:	080098a8 	.word	0x080098a8

08004300 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004304:	f7ff ffda 	bl	80042bc <HAL_RCC_GetHCLKFreq>
 8004308:	4601      	mov	r1, r0
 800430a:	4b06      	ldr	r3, [pc, #24]	; (8004324 <HAL_RCC_GetPCLK2Freq+0x24>)
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	0adb      	lsrs	r3, r3, #11
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	4a04      	ldr	r2, [pc, #16]	; (8004328 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004316:	5cd3      	ldrb	r3, [r2, r3]
 8004318:	f003 031f 	and.w	r3, r3, #31
 800431c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004320:	4618      	mov	r0, r3
 8004322:	bd80      	pop	{r7, pc}
 8004324:	40021000 	.word	0x40021000
 8004328:	080098a8 	.word	0x080098a8

0800432c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004334:	2300      	movs	r3, #0
 8004336:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004338:	4b2a      	ldr	r3, [pc, #168]	; (80043e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800433a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800433c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d003      	beq.n	800434c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004344:	f7ff f984 	bl	8003650 <HAL_PWREx_GetVoltageRange>
 8004348:	6178      	str	r0, [r7, #20]
 800434a:	e014      	b.n	8004376 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800434c:	4b25      	ldr	r3, [pc, #148]	; (80043e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800434e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004350:	4a24      	ldr	r2, [pc, #144]	; (80043e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004352:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004356:	6593      	str	r3, [r2, #88]	; 0x58
 8004358:	4b22      	ldr	r3, [pc, #136]	; (80043e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800435a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800435c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004360:	60fb      	str	r3, [r7, #12]
 8004362:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004364:	f7ff f974 	bl	8003650 <HAL_PWREx_GetVoltageRange>
 8004368:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800436a:	4b1e      	ldr	r3, [pc, #120]	; (80043e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800436c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800436e:	4a1d      	ldr	r2, [pc, #116]	; (80043e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004370:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004374:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800437c:	d10b      	bne.n	8004396 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2b80      	cmp	r3, #128	; 0x80
 8004382:	d919      	bls.n	80043b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2ba0      	cmp	r3, #160	; 0xa0
 8004388:	d902      	bls.n	8004390 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800438a:	2302      	movs	r3, #2
 800438c:	613b      	str	r3, [r7, #16]
 800438e:	e013      	b.n	80043b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004390:	2301      	movs	r3, #1
 8004392:	613b      	str	r3, [r7, #16]
 8004394:	e010      	b.n	80043b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2b80      	cmp	r3, #128	; 0x80
 800439a:	d902      	bls.n	80043a2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800439c:	2303      	movs	r3, #3
 800439e:	613b      	str	r3, [r7, #16]
 80043a0:	e00a      	b.n	80043b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2b80      	cmp	r3, #128	; 0x80
 80043a6:	d102      	bne.n	80043ae <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80043a8:	2302      	movs	r3, #2
 80043aa:	613b      	str	r3, [r7, #16]
 80043ac:	e004      	b.n	80043b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2b70      	cmp	r3, #112	; 0x70
 80043b2:	d101      	bne.n	80043b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80043b4:	2301      	movs	r3, #1
 80043b6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80043b8:	4b0b      	ldr	r3, [pc, #44]	; (80043e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f023 0207 	bic.w	r2, r3, #7
 80043c0:	4909      	ldr	r1, [pc, #36]	; (80043e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80043c8:	4b07      	ldr	r3, [pc, #28]	; (80043e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 0307 	and.w	r3, r3, #7
 80043d0:	693a      	ldr	r2, [r7, #16]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d001      	beq.n	80043da <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e000      	b.n	80043dc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3718      	adds	r7, #24
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	40021000 	.word	0x40021000
 80043e8:	40022000 	.word	0x40022000

080043ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b086      	sub	sp, #24
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80043f4:	2300      	movs	r3, #0
 80043f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043f8:	2300      	movs	r3, #0
 80043fa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004404:	2b00      	cmp	r3, #0
 8004406:	f000 809e 	beq.w	8004546 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800440a:	2300      	movs	r3, #0
 800440c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800440e:	4b46      	ldr	r3, [pc, #280]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x32>
 800441a:	2301      	movs	r3, #1
 800441c:	e000      	b.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x34>
 800441e:	2300      	movs	r3, #0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d00d      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004424:	4b40      	ldr	r3, [pc, #256]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004428:	4a3f      	ldr	r2, [pc, #252]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800442a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800442e:	6593      	str	r3, [r2, #88]	; 0x58
 8004430:	4b3d      	ldr	r3, [pc, #244]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004432:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004434:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004438:	60bb      	str	r3, [r7, #8]
 800443a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800443c:	2301      	movs	r3, #1
 800443e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004440:	4b3a      	ldr	r3, [pc, #232]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a39      	ldr	r2, [pc, #228]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8004446:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800444a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800444c:	f7fe fc1e 	bl	8002c8c <HAL_GetTick>
 8004450:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004452:	e009      	b.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004454:	f7fe fc1a 	bl	8002c8c <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	2b02      	cmp	r3, #2
 8004460:	d902      	bls.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	74fb      	strb	r3, [r7, #19]
        break;
 8004466:	e005      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004468:	4b30      	ldr	r3, [pc, #192]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004470:	2b00      	cmp	r3, #0
 8004472:	d0ef      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8004474:	7cfb      	ldrb	r3, [r7, #19]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d15a      	bne.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800447a:	4b2b      	ldr	r3, [pc, #172]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800447c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004480:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004484:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d01e      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0xde>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004490:	697a      	ldr	r2, [r7, #20]
 8004492:	429a      	cmp	r2, r3
 8004494:	d019      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004496:	4b24      	ldr	r3, [pc, #144]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004498:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800449c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044a0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80044a2:	4b21      	ldr	r3, [pc, #132]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80044a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044a8:	4a1f      	ldr	r2, [pc, #124]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80044aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044b2:	4b1d      	ldr	r3, [pc, #116]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80044b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044b8:	4a1b      	ldr	r2, [pc, #108]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80044ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044c2:	4a19      	ldr	r2, [pc, #100]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	f003 0301 	and.w	r3, r3, #1
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d016      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d4:	f7fe fbda 	bl	8002c8c <HAL_GetTick>
 80044d8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044da:	e00b      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044dc:	f7fe fbd6 	bl	8002c8c <HAL_GetTick>
 80044e0:	4602      	mov	r2, r0
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d902      	bls.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	74fb      	strb	r3, [r7, #19]
            break;
 80044f2:	e006      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044f4:	4b0c      	ldr	r3, [pc, #48]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80044f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d0ec      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8004502:	7cfb      	ldrb	r3, [r7, #19]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d10b      	bne.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004508:	4b07      	ldr	r3, [pc, #28]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800450a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800450e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004516:	4904      	ldr	r1, [pc, #16]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004518:	4313      	orrs	r3, r2
 800451a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800451e:	e009      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004520:	7cfb      	ldrb	r3, [r7, #19]
 8004522:	74bb      	strb	r3, [r7, #18]
 8004524:	e006      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8004526:	bf00      	nop
 8004528:	40021000 	.word	0x40021000
 800452c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004530:	7cfb      	ldrb	r3, [r7, #19]
 8004532:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004534:	7c7b      	ldrb	r3, [r7, #17]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d105      	bne.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800453a:	4b6e      	ldr	r3, [pc, #440]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800453c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800453e:	4a6d      	ldr	r2, [pc, #436]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004540:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004544:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00a      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004552:	4b68      	ldr	r3, [pc, #416]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004554:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004558:	f023 0203 	bic.w	r2, r3, #3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	4964      	ldr	r1, [pc, #400]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004562:	4313      	orrs	r3, r2
 8004564:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0302 	and.w	r3, r3, #2
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00a      	beq.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004574:	4b5f      	ldr	r3, [pc, #380]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800457a:	f023 020c 	bic.w	r2, r3, #12
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	495c      	ldr	r1, [pc, #368]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004584:	4313      	orrs	r3, r2
 8004586:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0304 	and.w	r3, r3, #4
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00a      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004596:	4b57      	ldr	r3, [pc, #348]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004598:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800459c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	4953      	ldr	r1, [pc, #332]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0320 	and.w	r3, r3, #32
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00a      	beq.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045b8:	4b4e      	ldr	r3, [pc, #312]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80045ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	494b      	ldr	r1, [pc, #300]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00a      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045da:	4b46      	ldr	r3, [pc, #280]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80045dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a1b      	ldr	r3, [r3, #32]
 80045e8:	4942      	ldr	r1, [pc, #264]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d00a      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80045fc:	4b3d      	ldr	r3, [pc, #244]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80045fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004602:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800460a:	493a      	ldr	r1, [pc, #232]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800460c:	4313      	orrs	r3, r2
 800460e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800461e:	4b35      	ldr	r3, [pc, #212]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004620:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004624:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	4931      	ldr	r1, [pc, #196]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800462e:	4313      	orrs	r3, r2
 8004630:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00a      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004640:	4b2c      	ldr	r3, [pc, #176]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004642:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004646:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	699b      	ldr	r3, [r3, #24]
 800464e:	4929      	ldr	r1, [pc, #164]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004650:	4313      	orrs	r3, r2
 8004652:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00a      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004662:	4b24      	ldr	r3, [pc, #144]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004668:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	69db      	ldr	r3, [r3, #28]
 8004670:	4920      	ldr	r1, [pc, #128]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004672:	4313      	orrs	r3, r2
 8004674:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d015      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004684:	4b1b      	ldr	r3, [pc, #108]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800468a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004692:	4918      	ldr	r1, [pc, #96]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004694:	4313      	orrs	r3, r2
 8004696:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800469e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046a2:	d105      	bne.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046a4:	4b13      	ldr	r3, [pc, #76]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	4a12      	ldr	r2, [pc, #72]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80046aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046ae:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d015      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046bc:	4b0d      	ldr	r3, [pc, #52]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80046be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046c2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ca:	490a      	ldr	r1, [pc, #40]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80046cc:	4313      	orrs	r3, r2
 80046ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046da:	d105      	bne.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046dc:	4b05      	ldr	r3, [pc, #20]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	4a04      	ldr	r2, [pc, #16]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80046e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80046e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3718      	adds	r7, #24
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	40021000 	.word	0x40021000

080046f8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80046fc:	4b05      	ldr	r3, [pc, #20]	; (8004714 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a04      	ldr	r2, [pc, #16]	; (8004714 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004702:	f043 0304 	orr.w	r3, r3, #4
 8004706:	6013      	str	r3, [r2, #0]
}
 8004708:	bf00      	nop
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	40021000 	.word	0x40021000

08004718 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b082      	sub	sp, #8
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d101      	bne.n	800472a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e01d      	b.n	8004766 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004730:	b2db      	uxtb	r3, r3
 8004732:	2b00      	cmp	r3, #0
 8004734:	d106      	bne.n	8004744 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f7fe f8b8 	bl	80028b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2202      	movs	r2, #2
 8004748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	3304      	adds	r3, #4
 8004754:	4619      	mov	r1, r3
 8004756:	4610      	mov	r0, r2
 8004758:	f000 fbae 	bl	8004eb8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	3708      	adds	r7, #8
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
	...

08004770 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004770:	b480      	push	{r7}
 8004772:	b085      	sub	sp, #20
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	68da      	ldr	r2, [r3, #12]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f042 0201 	orr.w	r2, r2, #1
 8004786:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	689a      	ldr	r2, [r3, #8]
 800478e:	4b0c      	ldr	r3, [pc, #48]	; (80047c0 <HAL_TIM_Base_Start_IT+0x50>)
 8004790:	4013      	ands	r3, r2
 8004792:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2b06      	cmp	r3, #6
 8004798:	d00b      	beq.n	80047b2 <HAL_TIM_Base_Start_IT+0x42>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047a0:	d007      	beq.n	80047b2 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f042 0201 	orr.w	r2, r2, #1
 80047b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047b2:	2300      	movs	r3, #0
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3714      	adds	r7, #20
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr
 80047c0:	00010007 	.word	0x00010007

080047c4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e01d      	b.n	8004812 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d106      	bne.n	80047f0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7fe f886 	bl	80028fc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	3304      	adds	r3, #4
 8004800:	4619      	mov	r1, r3
 8004802:	4610      	mov	r0, r2
 8004804:	f000 fb58 	bl	8004eb8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3708      	adds	r7, #8
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
	...

0800481c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	2b0c      	cmp	r3, #12
 800482a:	d841      	bhi.n	80048b0 <HAL_TIM_IC_Start_IT+0x94>
 800482c:	a201      	add	r2, pc, #4	; (adr r2, 8004834 <HAL_TIM_IC_Start_IT+0x18>)
 800482e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004832:	bf00      	nop
 8004834:	08004869 	.word	0x08004869
 8004838:	080048b1 	.word	0x080048b1
 800483c:	080048b1 	.word	0x080048b1
 8004840:	080048b1 	.word	0x080048b1
 8004844:	0800487b 	.word	0x0800487b
 8004848:	080048b1 	.word	0x080048b1
 800484c:	080048b1 	.word	0x080048b1
 8004850:	080048b1 	.word	0x080048b1
 8004854:	0800488d 	.word	0x0800488d
 8004858:	080048b1 	.word	0x080048b1
 800485c:	080048b1 	.word	0x080048b1
 8004860:	080048b1 	.word	0x080048b1
 8004864:	0800489f 	.word	0x0800489f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	68da      	ldr	r2, [r3, #12]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f042 0202 	orr.w	r2, r2, #2
 8004876:	60da      	str	r2, [r3, #12]
      break;
 8004878:	e01b      	b.n	80048b2 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68da      	ldr	r2, [r3, #12]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f042 0204 	orr.w	r2, r2, #4
 8004888:	60da      	str	r2, [r3, #12]
      break;
 800488a:	e012      	b.n	80048b2 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	68da      	ldr	r2, [r3, #12]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f042 0208 	orr.w	r2, r2, #8
 800489a:	60da      	str	r2, [r3, #12]
      break;
 800489c:	e009      	b.n	80048b2 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68da      	ldr	r2, [r3, #12]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f042 0210 	orr.w	r2, r2, #16
 80048ac:	60da      	str	r2, [r3, #12]
      break;
 80048ae:	e000      	b.n	80048b2 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 80048b0:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2201      	movs	r2, #1
 80048b8:	6839      	ldr	r1, [r7, #0]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f000 fd06 	bl	80052cc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689a      	ldr	r2, [r3, #8]
 80048c6:	4b0b      	ldr	r3, [pc, #44]	; (80048f4 <HAL_TIM_IC_Start_IT+0xd8>)
 80048c8:	4013      	ands	r3, r2
 80048ca:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2b06      	cmp	r3, #6
 80048d0:	d00b      	beq.n	80048ea <HAL_TIM_IC_Start_IT+0xce>
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048d8:	d007      	beq.n	80048ea <HAL_TIM_IC_Start_IT+0xce>
  {
    __HAL_TIM_ENABLE(htim);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f042 0201 	orr.w	r2, r2, #1
 80048e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3710      	adds	r7, #16
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	00010007 	.word	0x00010007

080048f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b02      	cmp	r3, #2
 800490c:	d122      	bne.n	8004954 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	f003 0302 	and.w	r3, r3, #2
 8004918:	2b02      	cmp	r3, #2
 800491a:	d11b      	bne.n	8004954 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f06f 0202 	mvn.w	r2, #2
 8004924:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2201      	movs	r2, #1
 800492a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	f003 0303 	and.w	r3, r3, #3
 8004936:	2b00      	cmp	r3, #0
 8004938:	d003      	beq.n	8004942 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7fd fc30 	bl	80021a0 <HAL_TIM_IC_CaptureCallback>
 8004940:	e005      	b.n	800494e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 fa9a 	bl	8004e7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f000 faa1 	bl	8004e90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	f003 0304 	and.w	r3, r3, #4
 800495e:	2b04      	cmp	r3, #4
 8004960:	d122      	bne.n	80049a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	f003 0304 	and.w	r3, r3, #4
 800496c:	2b04      	cmp	r3, #4
 800496e:	d11b      	bne.n	80049a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f06f 0204 	mvn.w	r2, #4
 8004978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2202      	movs	r2, #2
 800497e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800498a:	2b00      	cmp	r3, #0
 800498c:	d003      	beq.n	8004996 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f7fd fc06 	bl	80021a0 <HAL_TIM_IC_CaptureCallback>
 8004994:	e005      	b.n	80049a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 fa70 	bl	8004e7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f000 fa77 	bl	8004e90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	691b      	ldr	r3, [r3, #16]
 80049ae:	f003 0308 	and.w	r3, r3, #8
 80049b2:	2b08      	cmp	r3, #8
 80049b4:	d122      	bne.n	80049fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	f003 0308 	and.w	r3, r3, #8
 80049c0:	2b08      	cmp	r3, #8
 80049c2:	d11b      	bne.n	80049fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f06f 0208 	mvn.w	r2, #8
 80049cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2204      	movs	r2, #4
 80049d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	69db      	ldr	r3, [r3, #28]
 80049da:	f003 0303 	and.w	r3, r3, #3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d003      	beq.n	80049ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f7fd fbdc 	bl	80021a0 <HAL_TIM_IC_CaptureCallback>
 80049e8:	e005      	b.n	80049f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f000 fa46 	bl	8004e7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 fa4d 	bl	8004e90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	f003 0310 	and.w	r3, r3, #16
 8004a06:	2b10      	cmp	r3, #16
 8004a08:	d122      	bne.n	8004a50 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	f003 0310 	and.w	r3, r3, #16
 8004a14:	2b10      	cmp	r3, #16
 8004a16:	d11b      	bne.n	8004a50 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f06f 0210 	mvn.w	r2, #16
 8004a20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2208      	movs	r2, #8
 8004a26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	69db      	ldr	r3, [r3, #28]
 8004a2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d003      	beq.n	8004a3e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f7fd fbb2 	bl	80021a0 <HAL_TIM_IC_CaptureCallback>
 8004a3c:	e005      	b.n	8004a4a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 fa1c 	bl	8004e7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 fa23 	bl	8004e90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d10e      	bne.n	8004a7c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	f003 0301 	and.w	r3, r3, #1
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d107      	bne.n	8004a7c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f06f 0201 	mvn.w	r2, #1
 8004a74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f9f6 	bl	8004e68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a86:	2b80      	cmp	r3, #128	; 0x80
 8004a88:	d10e      	bne.n	8004aa8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a94:	2b80      	cmp	r3, #128	; 0x80
 8004a96:	d107      	bne.n	8004aa8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004aa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 fca8 	bl	80053f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ab6:	d10e      	bne.n	8004ad6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ac2:	2b80      	cmp	r3, #128	; 0x80
 8004ac4:	d107      	bne.n	8004ad6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004ace:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 fc9b 	bl	800540c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ae0:	2b40      	cmp	r3, #64	; 0x40
 8004ae2:	d10e      	bne.n	8004b02 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aee:	2b40      	cmp	r3, #64	; 0x40
 8004af0:	d107      	bne.n	8004b02 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004afa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f000 f9d1 	bl	8004ea4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	f003 0320 	and.w	r3, r3, #32
 8004b0c:	2b20      	cmp	r3, #32
 8004b0e:	d10e      	bne.n	8004b2e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	f003 0320 	and.w	r3, r3, #32
 8004b1a:	2b20      	cmp	r3, #32
 8004b1c:	d107      	bne.n	8004b2e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f06f 0220 	mvn.w	r2, #32
 8004b26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f000 fc5b 	bl	80053e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b2e:	bf00      	nop
 8004b30:	3708      	adds	r7, #8
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}

08004b36 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004b36:	b580      	push	{r7, lr}
 8004b38:	b084      	sub	sp, #16
 8004b3a:	af00      	add	r7, sp, #0
 8004b3c:	60f8      	str	r0, [r7, #12]
 8004b3e:	60b9      	str	r1, [r7, #8]
 8004b40:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d101      	bne.n	8004b50 <HAL_TIM_IC_ConfigChannel+0x1a>
 8004b4c:	2302      	movs	r3, #2
 8004b4e:	e08a      	b.n	8004c66 <HAL_TIM_IC_ConfigChannel+0x130>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d11b      	bne.n	8004b9e <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6818      	ldr	r0, [r3, #0]
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	6819      	ldr	r1, [r3, #0]
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	685a      	ldr	r2, [r3, #4]
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	f000 fa03 	bl	8004f80 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	699a      	ldr	r2, [r3, #24]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f022 020c 	bic.w	r2, r2, #12
 8004b88:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	6999      	ldr	r1, [r3, #24]
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	430a      	orrs	r2, r1
 8004b9a:	619a      	str	r2, [r3, #24]
 8004b9c:	e05a      	b.n	8004c54 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2b04      	cmp	r3, #4
 8004ba2:	d11c      	bne.n	8004bde <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6818      	ldr	r0, [r3, #0]
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	6819      	ldr	r1, [r3, #0]
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	685a      	ldr	r2, [r3, #4]
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	f000 fa69 	bl	800508a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	699a      	ldr	r2, [r3, #24]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004bc6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	6999      	ldr	r1, [r3, #24]
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	021a      	lsls	r2, r3, #8
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	430a      	orrs	r2, r1
 8004bda:	619a      	str	r2, [r3, #24]
 8004bdc:	e03a      	b.n	8004c54 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2b08      	cmp	r3, #8
 8004be2:	d11b      	bne.n	8004c1c <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6818      	ldr	r0, [r3, #0]
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	6819      	ldr	r1, [r3, #0]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	685a      	ldr	r2, [r3, #4]
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	f000 fab6 	bl	8005164 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	69da      	ldr	r2, [r3, #28]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f022 020c 	bic.w	r2, r2, #12
 8004c06:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	69d9      	ldr	r1, [r3, #28]
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	689a      	ldr	r2, [r3, #8]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	430a      	orrs	r2, r1
 8004c18:	61da      	str	r2, [r3, #28]
 8004c1a:	e01b      	b.n	8004c54 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6818      	ldr	r0, [r3, #0]
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	6819      	ldr	r1, [r3, #0]
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	685a      	ldr	r2, [r3, #4]
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	f000 fad6 	bl	80051dc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	69da      	ldr	r2, [r3, #28]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004c3e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	69d9      	ldr	r1, [r3, #28]
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	021a      	lsls	r2, r3, #8
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	430a      	orrs	r2, r1
 8004c52:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}

08004c6e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c6e:	b580      	push	{r7, lr}
 8004c70:	b084      	sub	sp, #16
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
 8004c76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d101      	bne.n	8004c86 <HAL_TIM_ConfigClockSource+0x18>
 8004c82:	2302      	movs	r3, #2
 8004c84:	e0a8      	b.n	8004dd8 <HAL_TIM_ConfigClockSource+0x16a>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2202      	movs	r2, #2
 8004c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ca4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ca8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cb0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	2b40      	cmp	r3, #64	; 0x40
 8004cc0:	d067      	beq.n	8004d92 <HAL_TIM_ConfigClockSource+0x124>
 8004cc2:	2b40      	cmp	r3, #64	; 0x40
 8004cc4:	d80b      	bhi.n	8004cde <HAL_TIM_ConfigClockSource+0x70>
 8004cc6:	2b10      	cmp	r3, #16
 8004cc8:	d073      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x144>
 8004cca:	2b10      	cmp	r3, #16
 8004ccc:	d802      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x66>
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d06f      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004cd2:	e078      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8004cd4:	2b20      	cmp	r3, #32
 8004cd6:	d06c      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x144>
 8004cd8:	2b30      	cmp	r3, #48	; 0x30
 8004cda:	d06a      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8004cdc:	e073      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8004cde:	2b70      	cmp	r3, #112	; 0x70
 8004ce0:	d00d      	beq.n	8004cfe <HAL_TIM_ConfigClockSource+0x90>
 8004ce2:	2b70      	cmp	r3, #112	; 0x70
 8004ce4:	d804      	bhi.n	8004cf0 <HAL_TIM_ConfigClockSource+0x82>
 8004ce6:	2b50      	cmp	r3, #80	; 0x50
 8004ce8:	d033      	beq.n	8004d52 <HAL_TIM_ConfigClockSource+0xe4>
 8004cea:	2b60      	cmp	r3, #96	; 0x60
 8004cec:	d041      	beq.n	8004d72 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8004cee:	e06a      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8004cf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cf4:	d066      	beq.n	8004dc4 <HAL_TIM_ConfigClockSource+0x156>
 8004cf6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cfa:	d017      	beq.n	8004d2c <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8004cfc:	e063      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6818      	ldr	r0, [r3, #0]
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	6899      	ldr	r1, [r3, #8]
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	685a      	ldr	r2, [r3, #4]
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	f000 fabd 	bl	800528c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d20:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68fa      	ldr	r2, [r7, #12]
 8004d28:	609a      	str	r2, [r3, #8]
      break;
 8004d2a:	e04c      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6818      	ldr	r0, [r3, #0]
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	6899      	ldr	r1, [r3, #8]
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	685a      	ldr	r2, [r3, #4]
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	f000 faa6 	bl	800528c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689a      	ldr	r2, [r3, #8]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d4e:	609a      	str	r2, [r3, #8]
      break;
 8004d50:	e039      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6818      	ldr	r0, [r3, #0]
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	6859      	ldr	r1, [r3, #4]
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	461a      	mov	r2, r3
 8004d60:	f000 f964 	bl	800502c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2150      	movs	r1, #80	; 0x50
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f000 fa73 	bl	8005256 <TIM_ITRx_SetConfig>
      break;
 8004d70:	e029      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6818      	ldr	r0, [r3, #0]
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	6859      	ldr	r1, [r3, #4]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	461a      	mov	r2, r3
 8004d80:	f000 f9c0 	bl	8005104 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2160      	movs	r1, #96	; 0x60
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f000 fa63 	bl	8005256 <TIM_ITRx_SetConfig>
      break;
 8004d90:	e019      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6818      	ldr	r0, [r3, #0]
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	6859      	ldr	r1, [r3, #4]
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	461a      	mov	r2, r3
 8004da0:	f000 f944 	bl	800502c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2140      	movs	r1, #64	; 0x40
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 fa53 	bl	8005256 <TIM_ITRx_SetConfig>
      break;
 8004db0:	e009      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4619      	mov	r1, r3
 8004dbc:	4610      	mov	r0, r2
 8004dbe:	f000 fa4a 	bl	8005256 <TIM_ITRx_SetConfig>
      break;
 8004dc2:	e000      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8004dc4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004dd6:	2300      	movs	r3, #0
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3710      	adds	r7, #16
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b085      	sub	sp, #20
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004dea:	2300      	movs	r3, #0
 8004dec:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	2b0c      	cmp	r3, #12
 8004df2:	d831      	bhi.n	8004e58 <HAL_TIM_ReadCapturedValue+0x78>
 8004df4:	a201      	add	r2, pc, #4	; (adr r2, 8004dfc <HAL_TIM_ReadCapturedValue+0x1c>)
 8004df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dfa:	bf00      	nop
 8004dfc:	08004e31 	.word	0x08004e31
 8004e00:	08004e59 	.word	0x08004e59
 8004e04:	08004e59 	.word	0x08004e59
 8004e08:	08004e59 	.word	0x08004e59
 8004e0c:	08004e3b 	.word	0x08004e3b
 8004e10:	08004e59 	.word	0x08004e59
 8004e14:	08004e59 	.word	0x08004e59
 8004e18:	08004e59 	.word	0x08004e59
 8004e1c:	08004e45 	.word	0x08004e45
 8004e20:	08004e59 	.word	0x08004e59
 8004e24:	08004e59 	.word	0x08004e59
 8004e28:	08004e59 	.word	0x08004e59
 8004e2c:	08004e4f 	.word	0x08004e4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e36:	60fb      	str	r3, [r7, #12]

      break;
 8004e38:	e00f      	b.n	8004e5a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e40:	60fb      	str	r3, [r7, #12]

      break;
 8004e42:	e00a      	b.n	8004e5a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e4a:	60fb      	str	r3, [r7, #12]

      break;
 8004e4c:	e005      	b.n	8004e5a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e54:	60fb      	str	r3, [r7, #12]

      break;
 8004e56:	e000      	b.n	8004e5a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004e58:	bf00      	nop
  }

  return tmpreg;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3714      	adds	r7, #20
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004e70:	bf00      	nop
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr

08004e7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e84:	bf00      	nop
 8004e86:	370c      	adds	r7, #12
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004eac:	bf00      	nop
 8004eae:	370c      	adds	r7, #12
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	4a2a      	ldr	r2, [pc, #168]	; (8004f74 <TIM_Base_SetConfig+0xbc>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d003      	beq.n	8004ed8 <TIM_Base_SetConfig+0x20>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ed6:	d108      	bne.n	8004eea <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ede:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	68fa      	ldr	r2, [r7, #12]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a21      	ldr	r2, [pc, #132]	; (8004f74 <TIM_Base_SetConfig+0xbc>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d00b      	beq.n	8004f0a <TIM_Base_SetConfig+0x52>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ef8:	d007      	beq.n	8004f0a <TIM_Base_SetConfig+0x52>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	4a1e      	ldr	r2, [pc, #120]	; (8004f78 <TIM_Base_SetConfig+0xc0>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d003      	beq.n	8004f0a <TIM_Base_SetConfig+0x52>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	4a1d      	ldr	r2, [pc, #116]	; (8004f7c <TIM_Base_SetConfig+0xc4>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d108      	bne.n	8004f1c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	68fa      	ldr	r2, [r7, #12]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	68fa      	ldr	r2, [r7, #12]
 8004f2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	689a      	ldr	r2, [r3, #8]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a0c      	ldr	r2, [pc, #48]	; (8004f74 <TIM_Base_SetConfig+0xbc>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d007      	beq.n	8004f58 <TIM_Base_SetConfig+0xa0>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	4a0b      	ldr	r2, [pc, #44]	; (8004f78 <TIM_Base_SetConfig+0xc0>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d003      	beq.n	8004f58 <TIM_Base_SetConfig+0xa0>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a0a      	ldr	r2, [pc, #40]	; (8004f7c <TIM_Base_SetConfig+0xc4>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d103      	bne.n	8004f60 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	691a      	ldr	r2, [r3, #16]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	615a      	str	r2, [r3, #20]
}
 8004f66:	bf00      	nop
 8004f68:	3714      	adds	r7, #20
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	40012c00 	.word	0x40012c00
 8004f78:	40014000 	.word	0x40014000
 8004f7c:	40014400 	.word	0x40014400

08004f80 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b087      	sub	sp, #28
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	60b9      	str	r1, [r7, #8]
 8004f8a:	607a      	str	r2, [r7, #4]
 8004f8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	f023 0201 	bic.w	r2, r3, #1
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	699b      	ldr	r3, [r3, #24]
 8004f9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6a1b      	ldr	r3, [r3, #32]
 8004fa4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	4a1e      	ldr	r2, [pc, #120]	; (8005024 <TIM_TI1_SetConfig+0xa4>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d007      	beq.n	8004fbe <TIM_TI1_SetConfig+0x3e>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fb4:	d003      	beq.n	8004fbe <TIM_TI1_SetConfig+0x3e>
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	4a1b      	ldr	r2, [pc, #108]	; (8005028 <TIM_TI1_SetConfig+0xa8>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d101      	bne.n	8004fc2 <TIM_TI1_SetConfig+0x42>
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e000      	b.n	8004fc4 <TIM_TI1_SetConfig+0x44>
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d008      	beq.n	8004fda <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	f023 0303 	bic.w	r3, r3, #3
 8004fce:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	617b      	str	r3, [r7, #20]
 8004fd8:	e003      	b.n	8004fe2 <TIM_TI1_SetConfig+0x62>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	f043 0301 	orr.w	r3, r3, #1
 8004fe0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fe8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	011b      	lsls	r3, r3, #4
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	f023 030a 	bic.w	r3, r3, #10
 8004ffc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	f003 030a 	and.w	r3, r3, #10
 8005004:	693a      	ldr	r2, [r7, #16]
 8005006:	4313      	orrs	r3, r2
 8005008:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	697a      	ldr	r2, [r7, #20]
 800500e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	693a      	ldr	r2, [r7, #16]
 8005014:	621a      	str	r2, [r3, #32]
}
 8005016:	bf00      	nop
 8005018:	371c      	adds	r7, #28
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	40012c00 	.word	0x40012c00
 8005028:	40014000 	.word	0x40014000

0800502c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800502c:	b480      	push	{r7}
 800502e:	b087      	sub	sp, #28
 8005030:	af00      	add	r7, sp, #0
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	60b9      	str	r1, [r7, #8]
 8005036:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6a1b      	ldr	r3, [r3, #32]
 800503c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	f023 0201 	bic.w	r2, r3, #1
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005056:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	011b      	lsls	r3, r3, #4
 800505c:	693a      	ldr	r2, [r7, #16]
 800505e:	4313      	orrs	r3, r2
 8005060:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	f023 030a 	bic.w	r3, r3, #10
 8005068:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800506a:	697a      	ldr	r2, [r7, #20]
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	4313      	orrs	r3, r2
 8005070:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	697a      	ldr	r2, [r7, #20]
 800507c:	621a      	str	r2, [r3, #32]
}
 800507e:	bf00      	nop
 8005080:	371c      	adds	r7, #28
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr

0800508a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800508a:	b480      	push	{r7}
 800508c:	b087      	sub	sp, #28
 800508e:	af00      	add	r7, sp, #0
 8005090:	60f8      	str	r0, [r7, #12]
 8005092:	60b9      	str	r1, [r7, #8]
 8005094:	607a      	str	r2, [r7, #4]
 8005096:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	f023 0210 	bic.w	r2, r3, #16
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6a1b      	ldr	r3, [r3, #32]
 80050ae:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050b6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	021b      	lsls	r3, r3, #8
 80050bc:	697a      	ldr	r2, [r7, #20]
 80050be:	4313      	orrs	r3, r2
 80050c0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80050c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	031b      	lsls	r3, r3, #12
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	697a      	ldr	r2, [r7, #20]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80050dc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	011b      	lsls	r3, r3, #4
 80050e2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80050e6:	693a      	ldr	r2, [r7, #16]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	697a      	ldr	r2, [r7, #20]
 80050f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	693a      	ldr	r2, [r7, #16]
 80050f6:	621a      	str	r2, [r3, #32]
}
 80050f8:	bf00      	nop
 80050fa:	371c      	adds	r7, #28
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005104:	b480      	push	{r7}
 8005106:	b087      	sub	sp, #28
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6a1b      	ldr	r3, [r3, #32]
 8005114:	f023 0210 	bic.w	r2, r3, #16
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	699b      	ldr	r3, [r3, #24]
 8005120:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	6a1b      	ldr	r3, [r3, #32]
 8005126:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800512e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	031b      	lsls	r3, r3, #12
 8005134:	697a      	ldr	r2, [r7, #20]
 8005136:	4313      	orrs	r3, r2
 8005138:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005140:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	011b      	lsls	r3, r3, #4
 8005146:	693a      	ldr	r2, [r7, #16]
 8005148:	4313      	orrs	r3, r2
 800514a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	621a      	str	r2, [r3, #32]
}
 8005158:	bf00      	nop
 800515a:	371c      	adds	r7, #28
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005164:	b480      	push	{r7}
 8005166:	b087      	sub	sp, #28
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]
 8005170:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6a1b      	ldr	r3, [r3, #32]
 8005176:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	69db      	ldr	r3, [r3, #28]
 8005182:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6a1b      	ldr	r3, [r3, #32]
 8005188:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	f023 0303 	bic.w	r3, r3, #3
 8005190:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4313      	orrs	r3, r2
 8005198:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	011b      	lsls	r3, r3, #4
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	697a      	ldr	r2, [r7, #20]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80051b4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	021b      	lsls	r3, r3, #8
 80051ba:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80051be:	693a      	ldr	r2, [r7, #16]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	693a      	ldr	r2, [r7, #16]
 80051ce:	621a      	str	r2, [r3, #32]
}
 80051d0:	bf00      	nop
 80051d2:	371c      	adds	r7, #28
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80051dc:	b480      	push	{r7}
 80051de:	b087      	sub	sp, #28
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	60f8      	str	r0, [r7, #12]
 80051e4:	60b9      	str	r1, [r7, #8]
 80051e6:	607a      	str	r2, [r7, #4]
 80051e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	69db      	ldr	r3, [r3, #28]
 80051fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6a1b      	ldr	r3, [r3, #32]
 8005200:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005208:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	021b      	lsls	r3, r3, #8
 800520e:	697a      	ldr	r2, [r7, #20]
 8005210:	4313      	orrs	r3, r2
 8005212:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800521a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	031b      	lsls	r3, r3, #12
 8005220:	b29b      	uxth	r3, r3
 8005222:	697a      	ldr	r2, [r7, #20]
 8005224:	4313      	orrs	r3, r2
 8005226:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800522e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	031b      	lsls	r3, r3, #12
 8005234:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005238:	693a      	ldr	r2, [r7, #16]
 800523a:	4313      	orrs	r3, r2
 800523c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	697a      	ldr	r2, [r7, #20]
 8005242:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	621a      	str	r2, [r3, #32]
}
 800524a:	bf00      	nop
 800524c:	371c      	adds	r7, #28
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005256:	b480      	push	{r7}
 8005258:	b085      	sub	sp, #20
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
 800525e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800526c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800526e:	683a      	ldr	r2, [r7, #0]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	4313      	orrs	r3, r2
 8005274:	f043 0307 	orr.w	r3, r3, #7
 8005278:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	609a      	str	r2, [r3, #8]
}
 8005280:	bf00      	nop
 8005282:	3714      	adds	r7, #20
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800528c:	b480      	push	{r7}
 800528e:	b087      	sub	sp, #28
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
 8005298:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	021a      	lsls	r2, r3, #8
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	431a      	orrs	r2, r3
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	697a      	ldr	r2, [r7, #20]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	697a      	ldr	r2, [r7, #20]
 80052be:	609a      	str	r2, [r3, #8]
}
 80052c0:	bf00      	nop
 80052c2:	371c      	adds	r7, #28
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b087      	sub	sp, #28
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	60b9      	str	r1, [r7, #8]
 80052d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	f003 031f 	and.w	r3, r3, #31
 80052de:	2201      	movs	r2, #1
 80052e0:	fa02 f303 	lsl.w	r3, r2, r3
 80052e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6a1a      	ldr	r2, [r3, #32]
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	43db      	mvns	r3, r3
 80052ee:	401a      	ands	r2, r3
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6a1a      	ldr	r2, [r3, #32]
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	f003 031f 	and.w	r3, r3, #31
 80052fe:	6879      	ldr	r1, [r7, #4]
 8005300:	fa01 f303 	lsl.w	r3, r1, r3
 8005304:	431a      	orrs	r2, r3
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	621a      	str	r2, [r3, #32]
}
 800530a:	bf00      	nop
 800530c:	371c      	adds	r7, #28
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr
	...

08005318 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005328:	2b01      	cmp	r3, #1
 800532a:	d101      	bne.n	8005330 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800532c:	2302      	movs	r3, #2
 800532e:	e04f      	b.n	80053d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2202      	movs	r2, #2
 800533c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a21      	ldr	r2, [pc, #132]	; (80053dc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d108      	bne.n	800536c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005360:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	4313      	orrs	r3, r2
 800536a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005372:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	68fa      	ldr	r2, [r7, #12]
 800537a:	4313      	orrs	r3, r2
 800537c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a14      	ldr	r2, [pc, #80]	; (80053dc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d009      	beq.n	80053a4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005398:	d004      	beq.n	80053a4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a10      	ldr	r2, [pc, #64]	; (80053e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d10c      	bne.n	80053be <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	68ba      	ldr	r2, [r7, #8]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68ba      	ldr	r2, [r7, #8]
 80053bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2201      	movs	r2, #1
 80053c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053ce:	2300      	movs	r3, #0
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3714      	adds	r7, #20
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr
 80053dc:	40012c00 	.word	0x40012c00
 80053e0:	40014000 	.word	0x40014000

080053e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053ec:	bf00      	nop
 80053ee:	370c      	adds	r7, #12
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr

080053f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005400:	bf00      	nop
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800540c:	b480      	push	{r7}
 800540e:	b083      	sub	sp, #12
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005414:	bf00      	nop
 8005416:	370c      	adds	r7, #12
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b082      	sub	sp, #8
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d101      	bne.n	8005432 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e040      	b.n	80054b4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005436:	2b00      	cmp	r3, #0
 8005438:	d106      	bne.n	8005448 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f7fd faa6 	bl	8002994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2224      	movs	r2, #36	; 0x24
 800544c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f022 0201 	bic.w	r2, r2, #1
 800545c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 f82c 	bl	80054bc <UART_SetConfig>
 8005464:	4603      	mov	r3, r0
 8005466:	2b01      	cmp	r3, #1
 8005468:	d101      	bne.n	800546e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e022      	b.n	80054b4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005472:	2b00      	cmp	r3, #0
 8005474:	d002      	beq.n	800547c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 fb34 	bl	8005ae4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	685a      	ldr	r2, [r3, #4]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800548a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	689a      	ldr	r2, [r3, #8]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800549a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f042 0201 	orr.w	r2, r2, #1
 80054aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80054ac:	6878      	ldr	r0, [r7, #4]
 80054ae:	f000 fbbb 	bl	8005c28 <UART_CheckIdleState>
 80054b2:	4603      	mov	r3, r0
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	3708      	adds	r7, #8
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}

080054bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054bc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80054c0:	b08a      	sub	sp, #40	; 0x28
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80054c6:	2300      	movs	r3, #0
 80054c8:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 80054ca:	2300      	movs	r3, #0
 80054cc:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80054ce:	2300      	movs	r3, #0
 80054d0:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	689a      	ldr	r2, [r3, #8]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	431a      	orrs	r2, r3
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	695b      	ldr	r3, [r3, #20]
 80054e0:	431a      	orrs	r2, r3
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	69db      	ldr	r3, [r3, #28]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	4bbc      	ldr	r3, [pc, #752]	; (80057e4 <UART_SetConfig+0x328>)
 80054f2:	4013      	ands	r3, r2
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	6812      	ldr	r2, [r2, #0]
 80054f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80054fa:	430b      	orrs	r3, r1
 80054fc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	68da      	ldr	r2, [r3, #12]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	430a      	orrs	r2, r1
 8005512:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	699b      	ldr	r3, [r3, #24]
 8005518:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4ab2      	ldr	r2, [pc, #712]	; (80057e8 <UART_SetConfig+0x32c>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d004      	beq.n	800552e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6a1b      	ldr	r3, [r3, #32]
 8005528:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800552a:	4313      	orrs	r3, r2
 800552c:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800553e:	430a      	orrs	r2, r1
 8005540:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4aa9      	ldr	r2, [pc, #676]	; (80057ec <UART_SetConfig+0x330>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d126      	bne.n	800559a <UART_SetConfig+0xde>
 800554c:	4ba8      	ldr	r3, [pc, #672]	; (80057f0 <UART_SetConfig+0x334>)
 800554e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005552:	f003 0303 	and.w	r3, r3, #3
 8005556:	2b03      	cmp	r3, #3
 8005558:	d81a      	bhi.n	8005590 <UART_SetConfig+0xd4>
 800555a:	a201      	add	r2, pc, #4	; (adr r2, 8005560 <UART_SetConfig+0xa4>)
 800555c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005560:	08005571 	.word	0x08005571
 8005564:	08005581 	.word	0x08005581
 8005568:	08005579 	.word	0x08005579
 800556c:	08005589 	.word	0x08005589
 8005570:	2301      	movs	r3, #1
 8005572:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005576:	e0ab      	b.n	80056d0 <UART_SetConfig+0x214>
 8005578:	2302      	movs	r3, #2
 800557a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800557e:	e0a7      	b.n	80056d0 <UART_SetConfig+0x214>
 8005580:	2304      	movs	r3, #4
 8005582:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005586:	e0a3      	b.n	80056d0 <UART_SetConfig+0x214>
 8005588:	2308      	movs	r3, #8
 800558a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800558e:	e09f      	b.n	80056d0 <UART_SetConfig+0x214>
 8005590:	2310      	movs	r3, #16
 8005592:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005596:	bf00      	nop
 8005598:	e09a      	b.n	80056d0 <UART_SetConfig+0x214>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a95      	ldr	r2, [pc, #596]	; (80057f4 <UART_SetConfig+0x338>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d138      	bne.n	8005616 <UART_SetConfig+0x15a>
 80055a4:	4b92      	ldr	r3, [pc, #584]	; (80057f0 <UART_SetConfig+0x334>)
 80055a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055aa:	f003 030c 	and.w	r3, r3, #12
 80055ae:	2b0c      	cmp	r3, #12
 80055b0:	d82c      	bhi.n	800560c <UART_SetConfig+0x150>
 80055b2:	a201      	add	r2, pc, #4	; (adr r2, 80055b8 <UART_SetConfig+0xfc>)
 80055b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b8:	080055ed 	.word	0x080055ed
 80055bc:	0800560d 	.word	0x0800560d
 80055c0:	0800560d 	.word	0x0800560d
 80055c4:	0800560d 	.word	0x0800560d
 80055c8:	080055fd 	.word	0x080055fd
 80055cc:	0800560d 	.word	0x0800560d
 80055d0:	0800560d 	.word	0x0800560d
 80055d4:	0800560d 	.word	0x0800560d
 80055d8:	080055f5 	.word	0x080055f5
 80055dc:	0800560d 	.word	0x0800560d
 80055e0:	0800560d 	.word	0x0800560d
 80055e4:	0800560d 	.word	0x0800560d
 80055e8:	08005605 	.word	0x08005605
 80055ec:	2300      	movs	r3, #0
 80055ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055f2:	e06d      	b.n	80056d0 <UART_SetConfig+0x214>
 80055f4:	2302      	movs	r3, #2
 80055f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055fa:	e069      	b.n	80056d0 <UART_SetConfig+0x214>
 80055fc:	2304      	movs	r3, #4
 80055fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005602:	e065      	b.n	80056d0 <UART_SetConfig+0x214>
 8005604:	2308      	movs	r3, #8
 8005606:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800560a:	e061      	b.n	80056d0 <UART_SetConfig+0x214>
 800560c:	2310      	movs	r3, #16
 800560e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005612:	bf00      	nop
 8005614:	e05c      	b.n	80056d0 <UART_SetConfig+0x214>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a77      	ldr	r2, [pc, #476]	; (80057f8 <UART_SetConfig+0x33c>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d125      	bne.n	800566c <UART_SetConfig+0x1b0>
 8005620:	4b73      	ldr	r3, [pc, #460]	; (80057f0 <UART_SetConfig+0x334>)
 8005622:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005626:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800562a:	2b10      	cmp	r3, #16
 800562c:	d011      	beq.n	8005652 <UART_SetConfig+0x196>
 800562e:	2b10      	cmp	r3, #16
 8005630:	d802      	bhi.n	8005638 <UART_SetConfig+0x17c>
 8005632:	2b00      	cmp	r3, #0
 8005634:	d005      	beq.n	8005642 <UART_SetConfig+0x186>
 8005636:	e014      	b.n	8005662 <UART_SetConfig+0x1a6>
 8005638:	2b20      	cmp	r3, #32
 800563a:	d006      	beq.n	800564a <UART_SetConfig+0x18e>
 800563c:	2b30      	cmp	r3, #48	; 0x30
 800563e:	d00c      	beq.n	800565a <UART_SetConfig+0x19e>
 8005640:	e00f      	b.n	8005662 <UART_SetConfig+0x1a6>
 8005642:	2300      	movs	r3, #0
 8005644:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005648:	e042      	b.n	80056d0 <UART_SetConfig+0x214>
 800564a:	2302      	movs	r3, #2
 800564c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005650:	e03e      	b.n	80056d0 <UART_SetConfig+0x214>
 8005652:	2304      	movs	r3, #4
 8005654:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005658:	e03a      	b.n	80056d0 <UART_SetConfig+0x214>
 800565a:	2308      	movs	r3, #8
 800565c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005660:	e036      	b.n	80056d0 <UART_SetConfig+0x214>
 8005662:	2310      	movs	r3, #16
 8005664:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005668:	bf00      	nop
 800566a:	e031      	b.n	80056d0 <UART_SetConfig+0x214>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a5d      	ldr	r2, [pc, #372]	; (80057e8 <UART_SetConfig+0x32c>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d129      	bne.n	80056ca <UART_SetConfig+0x20e>
 8005676:	4b5e      	ldr	r3, [pc, #376]	; (80057f0 <UART_SetConfig+0x334>)
 8005678:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800567c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005680:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005684:	d014      	beq.n	80056b0 <UART_SetConfig+0x1f4>
 8005686:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800568a:	d802      	bhi.n	8005692 <UART_SetConfig+0x1d6>
 800568c:	2b00      	cmp	r3, #0
 800568e:	d007      	beq.n	80056a0 <UART_SetConfig+0x1e4>
 8005690:	e016      	b.n	80056c0 <UART_SetConfig+0x204>
 8005692:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005696:	d007      	beq.n	80056a8 <UART_SetConfig+0x1ec>
 8005698:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800569c:	d00c      	beq.n	80056b8 <UART_SetConfig+0x1fc>
 800569e:	e00f      	b.n	80056c0 <UART_SetConfig+0x204>
 80056a0:	2300      	movs	r3, #0
 80056a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056a6:	e013      	b.n	80056d0 <UART_SetConfig+0x214>
 80056a8:	2302      	movs	r3, #2
 80056aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056ae:	e00f      	b.n	80056d0 <UART_SetConfig+0x214>
 80056b0:	2304      	movs	r3, #4
 80056b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056b6:	e00b      	b.n	80056d0 <UART_SetConfig+0x214>
 80056b8:	2308      	movs	r3, #8
 80056ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056be:	e007      	b.n	80056d0 <UART_SetConfig+0x214>
 80056c0:	2310      	movs	r3, #16
 80056c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056c6:	bf00      	nop
 80056c8:	e002      	b.n	80056d0 <UART_SetConfig+0x214>
 80056ca:	2310      	movs	r3, #16
 80056cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a44      	ldr	r2, [pc, #272]	; (80057e8 <UART_SetConfig+0x32c>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	f040 80fb 	bne.w	80058d2 <UART_SetConfig+0x416>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80056dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80056e0:	2b08      	cmp	r3, #8
 80056e2:	d824      	bhi.n	800572e <UART_SetConfig+0x272>
 80056e4:	a201      	add	r2, pc, #4	; (adr r2, 80056ec <UART_SetConfig+0x230>)
 80056e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ea:	bf00      	nop
 80056ec:	08005711 	.word	0x08005711
 80056f0:	0800572f 	.word	0x0800572f
 80056f4:	08005719 	.word	0x08005719
 80056f8:	0800572f 	.word	0x0800572f
 80056fc:	0800571f 	.word	0x0800571f
 8005700:	0800572f 	.word	0x0800572f
 8005704:	0800572f 	.word	0x0800572f
 8005708:	0800572f 	.word	0x0800572f
 800570c:	08005727 	.word	0x08005727
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8005710:	f7fe fde0 	bl	80042d4 <HAL_RCC_GetPCLK1Freq>
 8005714:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005716:	e00d      	b.n	8005734 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8005718:	4b38      	ldr	r3, [pc, #224]	; (80057fc <UART_SetConfig+0x340>)
 800571a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800571c:	e00a      	b.n	8005734 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800571e:	f7fe fd43 	bl	80041a8 <HAL_RCC_GetSysClockFreq>
 8005722:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005724:	e006      	b.n	8005734 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8005726:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800572a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800572c:	e002      	b.n	8005734 <UART_SetConfig+0x278>
      default:
        ret = HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	76fb      	strb	r3, [r7, #27]
        break;
 8005732:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	2b00      	cmp	r3, #0
 8005738:	f000 81c8 	beq.w	8005acc <UART_SetConfig+0x610>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	685a      	ldr	r2, [r3, #4]
 8005740:	4613      	mov	r3, r2
 8005742:	005b      	lsls	r3, r3, #1
 8005744:	4413      	add	r3, r2
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	429a      	cmp	r2, r3
 800574a:	d305      	bcc.n	8005758 <UART_SetConfig+0x29c>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005752:	697a      	ldr	r2, [r7, #20]
 8005754:	429a      	cmp	r2, r3
 8005756:	d902      	bls.n	800575e <UART_SetConfig+0x2a2>
      {
        ret = HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	76fb      	strb	r3, [r7, #27]
 800575c:	e1b6      	b.n	8005acc <UART_SetConfig+0x610>
      }
      else
      {
        switch (clocksource)
 800575e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005762:	2b08      	cmp	r3, #8
 8005764:	f200 80a2 	bhi.w	80058ac <UART_SetConfig+0x3f0>
 8005768:	a201      	add	r2, pc, #4	; (adr r2, 8005770 <UART_SetConfig+0x2b4>)
 800576a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800576e:	bf00      	nop
 8005770:	08005795 	.word	0x08005795
 8005774:	080058ad 	.word	0x080058ad
 8005778:	08005801 	.word	0x08005801
 800577c:	080058ad 	.word	0x080058ad
 8005780:	08005835 	.word	0x08005835
 8005784:	080058ad 	.word	0x080058ad
 8005788:	080058ad 	.word	0x080058ad
 800578c:	080058ad 	.word	0x080058ad
 8005790:	08005883 	.word	0x08005883
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8005794:	f7fe fd9e 	bl	80042d4 <HAL_RCC_GetPCLK1Freq>
 8005798:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	4619      	mov	r1, r3
 800579e:	f04f 0200 	mov.w	r2, #0
 80057a2:	f04f 0300 	mov.w	r3, #0
 80057a6:	f04f 0400 	mov.w	r4, #0
 80057aa:	0214      	lsls	r4, r2, #8
 80057ac:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80057b0:	020b      	lsls	r3, r1, #8
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	6852      	ldr	r2, [r2, #4]
 80057b6:	0852      	lsrs	r2, r2, #1
 80057b8:	4611      	mov	r1, r2
 80057ba:	f04f 0200 	mov.w	r2, #0
 80057be:	eb13 0b01 	adds.w	fp, r3, r1
 80057c2:	eb44 0c02 	adc.w	ip, r4, r2
 80057c6:	4658      	mov	r0, fp
 80057c8:	4661      	mov	r1, ip
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	f04f 0400 	mov.w	r4, #0
 80057d2:	461a      	mov	r2, r3
 80057d4:	4623      	mov	r3, r4
 80057d6:	f7fb fa57 	bl	8000c88 <__aeabi_uldivmod>
 80057da:	4603      	mov	r3, r0
 80057dc:	460c      	mov	r4, r1
 80057de:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80057e0:	e067      	b.n	80058b2 <UART_SetConfig+0x3f6>
 80057e2:	bf00      	nop
 80057e4:	efff69f3 	.word	0xefff69f3
 80057e8:	40008000 	.word	0x40008000
 80057ec:	40013800 	.word	0x40013800
 80057f0:	40021000 	.word	0x40021000
 80057f4:	40004400 	.word	0x40004400
 80057f8:	40004800 	.word	0x40004800
 80057fc:	00f42400 	.word	0x00f42400
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	085b      	lsrs	r3, r3, #1
 8005806:	f04f 0400 	mov.w	r4, #0
 800580a:	49ae      	ldr	r1, [pc, #696]	; (8005ac4 <UART_SetConfig+0x608>)
 800580c:	f04f 0200 	mov.w	r2, #0
 8005810:	eb13 0b01 	adds.w	fp, r3, r1
 8005814:	eb44 0c02 	adc.w	ip, r4, r2
 8005818:	4658      	mov	r0, fp
 800581a:	4661      	mov	r1, ip
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	f04f 0400 	mov.w	r4, #0
 8005824:	461a      	mov	r2, r3
 8005826:	4623      	mov	r3, r4
 8005828:	f7fb fa2e 	bl	8000c88 <__aeabi_uldivmod>
 800582c:	4603      	mov	r3, r0
 800582e:	460c      	mov	r4, r1
 8005830:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005832:	e03e      	b.n	80058b2 <UART_SetConfig+0x3f6>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8005834:	f7fe fcb8 	bl	80041a8 <HAL_RCC_GetSysClockFreq>
 8005838:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	4619      	mov	r1, r3
 800583e:	f04f 0200 	mov.w	r2, #0
 8005842:	f04f 0300 	mov.w	r3, #0
 8005846:	f04f 0400 	mov.w	r4, #0
 800584a:	0214      	lsls	r4, r2, #8
 800584c:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005850:	020b      	lsls	r3, r1, #8
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	6852      	ldr	r2, [r2, #4]
 8005856:	0852      	lsrs	r2, r2, #1
 8005858:	4611      	mov	r1, r2
 800585a:	f04f 0200 	mov.w	r2, #0
 800585e:	eb13 0b01 	adds.w	fp, r3, r1
 8005862:	eb44 0c02 	adc.w	ip, r4, r2
 8005866:	4658      	mov	r0, fp
 8005868:	4661      	mov	r1, ip
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	f04f 0400 	mov.w	r4, #0
 8005872:	461a      	mov	r2, r3
 8005874:	4623      	mov	r3, r4
 8005876:	f7fb fa07 	bl	8000c88 <__aeabi_uldivmod>
 800587a:	4603      	mov	r3, r0
 800587c:	460c      	mov	r4, r1
 800587e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005880:	e017      	b.n	80058b2 <UART_SetConfig+0x3f6>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	085b      	lsrs	r3, r3, #1
 8005888:	f04f 0400 	mov.w	r4, #0
 800588c:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8005890:	f144 0100 	adc.w	r1, r4, #0
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	f04f 0400 	mov.w	r4, #0
 800589c:	461a      	mov	r2, r3
 800589e:	4623      	mov	r3, r4
 80058a0:	f7fb f9f2 	bl	8000c88 <__aeabi_uldivmod>
 80058a4:	4603      	mov	r3, r0
 80058a6:	460c      	mov	r4, r1
 80058a8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80058aa:	e002      	b.n	80058b2 <UART_SetConfig+0x3f6>
          default:
            ret = HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	76fb      	strb	r3, [r7, #27]
            break;
 80058b0:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058b8:	d308      	bcc.n	80058cc <UART_SetConfig+0x410>
 80058ba:	69fb      	ldr	r3, [r7, #28]
 80058bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058c0:	d204      	bcs.n	80058cc <UART_SetConfig+0x410>
        {
          huart->Instance->BRR = usartdiv;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	69fa      	ldr	r2, [r7, #28]
 80058c8:	60da      	str	r2, [r3, #12]
 80058ca:	e0ff      	b.n	8005acc <UART_SetConfig+0x610>
        }
        else
        {
          ret = HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	76fb      	strb	r3, [r7, #27]
 80058d0:	e0fc      	b.n	8005acc <UART_SetConfig+0x610>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	69db      	ldr	r3, [r3, #28]
 80058d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058da:	f040 8083 	bne.w	80059e4 <UART_SetConfig+0x528>
  {
    switch (clocksource)
 80058de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80058e2:	2b08      	cmp	r3, #8
 80058e4:	d85e      	bhi.n	80059a4 <UART_SetConfig+0x4e8>
 80058e6:	a201      	add	r2, pc, #4	; (adr r2, 80058ec <UART_SetConfig+0x430>)
 80058e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058ec:	08005911 	.word	0x08005911
 80058f0:	08005931 	.word	0x08005931
 80058f4:	08005951 	.word	0x08005951
 80058f8:	080059a5 	.word	0x080059a5
 80058fc:	0800596d 	.word	0x0800596d
 8005900:	080059a5 	.word	0x080059a5
 8005904:	080059a5 	.word	0x080059a5
 8005908:	080059a5 	.word	0x080059a5
 800590c:	0800598d 	.word	0x0800598d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005910:	f7fe fce0 	bl	80042d4 <HAL_RCC_GetPCLK1Freq>
 8005914:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	005a      	lsls	r2, r3, #1
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	085b      	lsrs	r3, r3, #1
 8005920:	441a      	add	r2, r3
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	fbb2 f3f3 	udiv	r3, r2, r3
 800592a:	b29b      	uxth	r3, r3
 800592c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800592e:	e03c      	b.n	80059aa <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005930:	f7fe fce6 	bl	8004300 <HAL_RCC_GetPCLK2Freq>
 8005934:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	005a      	lsls	r2, r3, #1
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	085b      	lsrs	r3, r3, #1
 8005940:	441a      	add	r2, r3
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	fbb2 f3f3 	udiv	r3, r2, r3
 800594a:	b29b      	uxth	r3, r3
 800594c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800594e:	e02c      	b.n	80059aa <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	085b      	lsrs	r3, r3, #1
 8005956:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800595a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800595e:	687a      	ldr	r2, [r7, #4]
 8005960:	6852      	ldr	r2, [r2, #4]
 8005962:	fbb3 f3f2 	udiv	r3, r3, r2
 8005966:	b29b      	uxth	r3, r3
 8005968:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800596a:	e01e      	b.n	80059aa <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800596c:	f7fe fc1c 	bl	80041a8 <HAL_RCC_GetSysClockFreq>
 8005970:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	005a      	lsls	r2, r3, #1
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	085b      	lsrs	r3, r3, #1
 800597c:	441a      	add	r2, r3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	fbb2 f3f3 	udiv	r3, r2, r3
 8005986:	b29b      	uxth	r3, r3
 8005988:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800598a:	e00e      	b.n	80059aa <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	085b      	lsrs	r3, r3, #1
 8005992:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	fbb2 f3f3 	udiv	r3, r2, r3
 800599e:	b29b      	uxth	r3, r3
 80059a0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80059a2:	e002      	b.n	80059aa <UART_SetConfig+0x4ee>
      default:
        ret = HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	76fb      	strb	r3, [r7, #27]
        break;
 80059a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	2b0f      	cmp	r3, #15
 80059ae:	d916      	bls.n	80059de <UART_SetConfig+0x522>
 80059b0:	69fb      	ldr	r3, [r7, #28]
 80059b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059b6:	d212      	bcs.n	80059de <UART_SetConfig+0x522>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80059b8:	69fb      	ldr	r3, [r7, #28]
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	f023 030f 	bic.w	r3, r3, #15
 80059c0:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	085b      	lsrs	r3, r3, #1
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	f003 0307 	and.w	r3, r3, #7
 80059cc:	b29a      	uxth	r2, r3
 80059ce:	89fb      	ldrh	r3, [r7, #14]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	89fa      	ldrh	r2, [r7, #14]
 80059da:	60da      	str	r2, [r3, #12]
 80059dc:	e076      	b.n	8005acc <UART_SetConfig+0x610>
    }
    else
    {
      ret = HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	76fb      	strb	r3, [r7, #27]
 80059e2:	e073      	b.n	8005acc <UART_SetConfig+0x610>
    }
  }
  else
  {
    switch (clocksource)
 80059e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80059e8:	2b08      	cmp	r3, #8
 80059ea:	d85c      	bhi.n	8005aa6 <UART_SetConfig+0x5ea>
 80059ec:	a201      	add	r2, pc, #4	; (adr r2, 80059f4 <UART_SetConfig+0x538>)
 80059ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f2:	bf00      	nop
 80059f4:	08005a19 	.word	0x08005a19
 80059f8:	08005a37 	.word	0x08005a37
 80059fc:	08005a55 	.word	0x08005a55
 8005a00:	08005aa7 	.word	0x08005aa7
 8005a04:	08005a71 	.word	0x08005a71
 8005a08:	08005aa7 	.word	0x08005aa7
 8005a0c:	08005aa7 	.word	0x08005aa7
 8005a10:	08005aa7 	.word	0x08005aa7
 8005a14:	08005a8f 	.word	0x08005a8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a18:	f7fe fc5c 	bl	80042d4 <HAL_RCC_GetPCLK1Freq>
 8005a1c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	085a      	lsrs	r2, r3, #1
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	441a      	add	r2, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005a34:	e03a      	b.n	8005aac <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a36:	f7fe fc63 	bl	8004300 <HAL_RCC_GetPCLK2Freq>
 8005a3a:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	085a      	lsrs	r2, r3, #1
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	441a      	add	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005a52:	e02b      	b.n	8005aac <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	085b      	lsrs	r3, r3, #1
 8005a5a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8005a5e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	6852      	ldr	r2, [r2, #4]
 8005a66:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005a6e:	e01d      	b.n	8005aac <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a70:	f7fe fb9a 	bl	80041a8 <HAL_RCC_GetSysClockFreq>
 8005a74:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	085a      	lsrs	r2, r3, #1
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	441a      	add	r2, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005a8c:	e00e      	b.n	8005aac <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	085b      	lsrs	r3, r3, #1
 8005a94:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005aa4:	e002      	b.n	8005aac <UART_SetConfig+0x5f0>
      default:
        ret = HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	76fb      	strb	r3, [r7, #27]
        break;
 8005aaa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	2b0f      	cmp	r3, #15
 8005ab0:	d90a      	bls.n	8005ac8 <UART_SetConfig+0x60c>
 8005ab2:	69fb      	ldr	r3, [r7, #28]
 8005ab4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ab8:	d206      	bcs.n	8005ac8 <UART_SetConfig+0x60c>
    {
      huart->Instance->BRR = usartdiv;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	69fa      	ldr	r2, [r7, #28]
 8005ac0:	60da      	str	r2, [r3, #12]
 8005ac2:	e003      	b.n	8005acc <UART_SetConfig+0x610>
 8005ac4:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005ad8:	7efb      	ldrb	r3, [r7, #27]
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	3728      	adds	r7, #40	; 0x28
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08005ae4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af0:	f003 0301 	and.w	r3, r3, #1
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d00a      	beq.n	8005b0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	430a      	orrs	r2, r1
 8005b0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b12:	f003 0302 	and.w	r3, r3, #2
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d00a      	beq.n	8005b30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	430a      	orrs	r2, r1
 8005b2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b34:	f003 0304 	and.w	r3, r3, #4
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d00a      	beq.n	8005b52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	430a      	orrs	r2, r1
 8005b50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b56:	f003 0308 	and.w	r3, r3, #8
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00a      	beq.n	8005b74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	430a      	orrs	r2, r1
 8005b72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b78:	f003 0310 	and.w	r3, r3, #16
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d00a      	beq.n	8005b96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	430a      	orrs	r2, r1
 8005b94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9a:	f003 0320 	and.w	r3, r3, #32
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d00a      	beq.n	8005bb8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	430a      	orrs	r2, r1
 8005bb6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d01a      	beq.n	8005bfa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	430a      	orrs	r2, r1
 8005bd8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005be2:	d10a      	bne.n	8005bfa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00a      	beq.n	8005c1c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	430a      	orrs	r2, r1
 8005c1a:	605a      	str	r2, [r3, #4]
  }
}
 8005c1c:	bf00      	nop
 8005c1e:	370c      	adds	r7, #12
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b086      	sub	sp, #24
 8005c2c:	af02      	add	r7, sp, #8
 8005c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005c36:	f7fd f829 	bl	8002c8c <HAL_GetTick>
 8005c3a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f003 0308 	and.w	r3, r3, #8
 8005c46:	2b08      	cmp	r3, #8
 8005c48:	d10e      	bne.n	8005c68 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c4a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005c4e:	9300      	str	r3, [sp, #0]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2200      	movs	r2, #0
 8005c54:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 f82a 	bl	8005cb2 <UART_WaitOnFlagUntilTimeout>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d001      	beq.n	8005c68 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c64:	2303      	movs	r3, #3
 8005c66:	e020      	b.n	8005caa <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f003 0304 	and.w	r3, r3, #4
 8005c72:	2b04      	cmp	r3, #4
 8005c74:	d10e      	bne.n	8005c94 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c76:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005c7a:	9300      	str	r3, [sp, #0]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 f814 	bl	8005cb2 <UART_WaitOnFlagUntilTimeout>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d001      	beq.n	8005c94 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e00a      	b.n	8005caa <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2220      	movs	r2, #32
 8005c98:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2220      	movs	r2, #32
 8005c9e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8005ca8:	2300      	movs	r3, #0
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3710      	adds	r7, #16
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}

08005cb2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005cb2:	b580      	push	{r7, lr}
 8005cb4:	b084      	sub	sp, #16
 8005cb6:	af00      	add	r7, sp, #0
 8005cb8:	60f8      	str	r0, [r7, #12]
 8005cba:	60b9      	str	r1, [r7, #8]
 8005cbc:	603b      	str	r3, [r7, #0]
 8005cbe:	4613      	mov	r3, r2
 8005cc0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cc2:	e05d      	b.n	8005d80 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005cca:	d059      	beq.n	8005d80 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ccc:	f7fc ffde 	bl	8002c8c <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	69ba      	ldr	r2, [r7, #24]
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d302      	bcc.n	8005ce2 <UART_WaitOnFlagUntilTimeout+0x30>
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d11b      	bne.n	8005d1a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005cf0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	689a      	ldr	r2, [r3, #8]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f022 0201 	bic.w	r2, r2, #1
 8005d00:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2220      	movs	r2, #32
 8005d06:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2220      	movs	r2, #32
 8005d0c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e042      	b.n	8005da0 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f003 0304 	and.w	r3, r3, #4
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d02b      	beq.n	8005d80 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	69db      	ldr	r3, [r3, #28]
 8005d2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d36:	d123      	bne.n	8005d80 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d40:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681a      	ldr	r2, [r3, #0]
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005d50:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	689a      	ldr	r2, [r3, #8]
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f022 0201 	bic.w	r2, r2, #1
 8005d60:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2220      	movs	r2, #32
 8005d66:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2220      	movs	r2, #32
 8005d6c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2220      	movs	r2, #32
 8005d72:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2200      	movs	r2, #0
 8005d78:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8005d7c:	2303      	movs	r3, #3
 8005d7e:	e00f      	b.n	8005da0 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	69da      	ldr	r2, [r3, #28]
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	4013      	ands	r3, r2
 8005d8a:	68ba      	ldr	r2, [r7, #8]
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	bf0c      	ite	eq
 8005d90:	2301      	moveq	r3, #1
 8005d92:	2300      	movne	r3, #0
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	461a      	mov	r2, r3
 8005d98:	79fb      	ldrb	r3, [r7, #7]
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d092      	beq.n	8005cc4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	3710      	adds	r7, #16
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <__errno>:
 8005da8:	4b01      	ldr	r3, [pc, #4]	; (8005db0 <__errno+0x8>)
 8005daa:	6818      	ldr	r0, [r3, #0]
 8005dac:	4770      	bx	lr
 8005dae:	bf00      	nop
 8005db0:	20000010 	.word	0x20000010

08005db4 <__libc_init_array>:
 8005db4:	b570      	push	{r4, r5, r6, lr}
 8005db6:	4e0d      	ldr	r6, [pc, #52]	; (8005dec <__libc_init_array+0x38>)
 8005db8:	4c0d      	ldr	r4, [pc, #52]	; (8005df0 <__libc_init_array+0x3c>)
 8005dba:	1ba4      	subs	r4, r4, r6
 8005dbc:	10a4      	asrs	r4, r4, #2
 8005dbe:	2500      	movs	r5, #0
 8005dc0:	42a5      	cmp	r5, r4
 8005dc2:	d109      	bne.n	8005dd8 <__libc_init_array+0x24>
 8005dc4:	4e0b      	ldr	r6, [pc, #44]	; (8005df4 <__libc_init_array+0x40>)
 8005dc6:	4c0c      	ldr	r4, [pc, #48]	; (8005df8 <__libc_init_array+0x44>)
 8005dc8:	f003 fd58 	bl	800987c <_init>
 8005dcc:	1ba4      	subs	r4, r4, r6
 8005dce:	10a4      	asrs	r4, r4, #2
 8005dd0:	2500      	movs	r5, #0
 8005dd2:	42a5      	cmp	r5, r4
 8005dd4:	d105      	bne.n	8005de2 <__libc_init_array+0x2e>
 8005dd6:	bd70      	pop	{r4, r5, r6, pc}
 8005dd8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005ddc:	4798      	blx	r3
 8005dde:	3501      	adds	r5, #1
 8005de0:	e7ee      	b.n	8005dc0 <__libc_init_array+0xc>
 8005de2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005de6:	4798      	blx	r3
 8005de8:	3501      	adds	r5, #1
 8005dea:	e7f2      	b.n	8005dd2 <__libc_init_array+0x1e>
 8005dec:	08009ba0 	.word	0x08009ba0
 8005df0:	08009ba0 	.word	0x08009ba0
 8005df4:	08009ba0 	.word	0x08009ba0
 8005df8:	08009ba4 	.word	0x08009ba4

08005dfc <memset>:
 8005dfc:	4402      	add	r2, r0
 8005dfe:	4603      	mov	r3, r0
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d100      	bne.n	8005e06 <memset+0xa>
 8005e04:	4770      	bx	lr
 8005e06:	f803 1b01 	strb.w	r1, [r3], #1
 8005e0a:	e7f9      	b.n	8005e00 <memset+0x4>

08005e0c <__cvt>:
 8005e0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e10:	ec55 4b10 	vmov	r4, r5, d0
 8005e14:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005e16:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005e1a:	2d00      	cmp	r5, #0
 8005e1c:	460e      	mov	r6, r1
 8005e1e:	4691      	mov	r9, r2
 8005e20:	4619      	mov	r1, r3
 8005e22:	bfb8      	it	lt
 8005e24:	4622      	movlt	r2, r4
 8005e26:	462b      	mov	r3, r5
 8005e28:	f027 0720 	bic.w	r7, r7, #32
 8005e2c:	bfbb      	ittet	lt
 8005e2e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005e32:	461d      	movlt	r5, r3
 8005e34:	2300      	movge	r3, #0
 8005e36:	232d      	movlt	r3, #45	; 0x2d
 8005e38:	bfb8      	it	lt
 8005e3a:	4614      	movlt	r4, r2
 8005e3c:	2f46      	cmp	r7, #70	; 0x46
 8005e3e:	700b      	strb	r3, [r1, #0]
 8005e40:	d004      	beq.n	8005e4c <__cvt+0x40>
 8005e42:	2f45      	cmp	r7, #69	; 0x45
 8005e44:	d100      	bne.n	8005e48 <__cvt+0x3c>
 8005e46:	3601      	adds	r6, #1
 8005e48:	2102      	movs	r1, #2
 8005e4a:	e000      	b.n	8005e4e <__cvt+0x42>
 8005e4c:	2103      	movs	r1, #3
 8005e4e:	ab03      	add	r3, sp, #12
 8005e50:	9301      	str	r3, [sp, #4]
 8005e52:	ab02      	add	r3, sp, #8
 8005e54:	9300      	str	r3, [sp, #0]
 8005e56:	4632      	mov	r2, r6
 8005e58:	4653      	mov	r3, sl
 8005e5a:	ec45 4b10 	vmov	d0, r4, r5
 8005e5e:	f001 fd77 	bl	8007950 <_dtoa_r>
 8005e62:	2f47      	cmp	r7, #71	; 0x47
 8005e64:	4680      	mov	r8, r0
 8005e66:	d102      	bne.n	8005e6e <__cvt+0x62>
 8005e68:	f019 0f01 	tst.w	r9, #1
 8005e6c:	d026      	beq.n	8005ebc <__cvt+0xb0>
 8005e6e:	2f46      	cmp	r7, #70	; 0x46
 8005e70:	eb08 0906 	add.w	r9, r8, r6
 8005e74:	d111      	bne.n	8005e9a <__cvt+0x8e>
 8005e76:	f898 3000 	ldrb.w	r3, [r8]
 8005e7a:	2b30      	cmp	r3, #48	; 0x30
 8005e7c:	d10a      	bne.n	8005e94 <__cvt+0x88>
 8005e7e:	2200      	movs	r2, #0
 8005e80:	2300      	movs	r3, #0
 8005e82:	4620      	mov	r0, r4
 8005e84:	4629      	mov	r1, r5
 8005e86:	f7fa fe1f 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e8a:	b918      	cbnz	r0, 8005e94 <__cvt+0x88>
 8005e8c:	f1c6 0601 	rsb	r6, r6, #1
 8005e90:	f8ca 6000 	str.w	r6, [sl]
 8005e94:	f8da 3000 	ldr.w	r3, [sl]
 8005e98:	4499      	add	r9, r3
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	4620      	mov	r0, r4
 8005ea0:	4629      	mov	r1, r5
 8005ea2:	f7fa fe11 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ea6:	b938      	cbnz	r0, 8005eb8 <__cvt+0xac>
 8005ea8:	2230      	movs	r2, #48	; 0x30
 8005eaa:	9b03      	ldr	r3, [sp, #12]
 8005eac:	454b      	cmp	r3, r9
 8005eae:	d205      	bcs.n	8005ebc <__cvt+0xb0>
 8005eb0:	1c59      	adds	r1, r3, #1
 8005eb2:	9103      	str	r1, [sp, #12]
 8005eb4:	701a      	strb	r2, [r3, #0]
 8005eb6:	e7f8      	b.n	8005eaa <__cvt+0x9e>
 8005eb8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005ebc:	9b03      	ldr	r3, [sp, #12]
 8005ebe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ec0:	eba3 0308 	sub.w	r3, r3, r8
 8005ec4:	4640      	mov	r0, r8
 8005ec6:	6013      	str	r3, [r2, #0]
 8005ec8:	b004      	add	sp, #16
 8005eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005ece <__exponent>:
 8005ece:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ed0:	2900      	cmp	r1, #0
 8005ed2:	4604      	mov	r4, r0
 8005ed4:	bfba      	itte	lt
 8005ed6:	4249      	neglt	r1, r1
 8005ed8:	232d      	movlt	r3, #45	; 0x2d
 8005eda:	232b      	movge	r3, #43	; 0x2b
 8005edc:	2909      	cmp	r1, #9
 8005ede:	f804 2b02 	strb.w	r2, [r4], #2
 8005ee2:	7043      	strb	r3, [r0, #1]
 8005ee4:	dd20      	ble.n	8005f28 <__exponent+0x5a>
 8005ee6:	f10d 0307 	add.w	r3, sp, #7
 8005eea:	461f      	mov	r7, r3
 8005eec:	260a      	movs	r6, #10
 8005eee:	fb91 f5f6 	sdiv	r5, r1, r6
 8005ef2:	fb06 1115 	mls	r1, r6, r5, r1
 8005ef6:	3130      	adds	r1, #48	; 0x30
 8005ef8:	2d09      	cmp	r5, #9
 8005efa:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005efe:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8005f02:	4629      	mov	r1, r5
 8005f04:	dc09      	bgt.n	8005f1a <__exponent+0x4c>
 8005f06:	3130      	adds	r1, #48	; 0x30
 8005f08:	3b02      	subs	r3, #2
 8005f0a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005f0e:	42bb      	cmp	r3, r7
 8005f10:	4622      	mov	r2, r4
 8005f12:	d304      	bcc.n	8005f1e <__exponent+0x50>
 8005f14:	1a10      	subs	r0, r2, r0
 8005f16:	b003      	add	sp, #12
 8005f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	e7e7      	b.n	8005eee <__exponent+0x20>
 8005f1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f22:	f804 2b01 	strb.w	r2, [r4], #1
 8005f26:	e7f2      	b.n	8005f0e <__exponent+0x40>
 8005f28:	2330      	movs	r3, #48	; 0x30
 8005f2a:	4419      	add	r1, r3
 8005f2c:	7083      	strb	r3, [r0, #2]
 8005f2e:	1d02      	adds	r2, r0, #4
 8005f30:	70c1      	strb	r1, [r0, #3]
 8005f32:	e7ef      	b.n	8005f14 <__exponent+0x46>

08005f34 <_printf_float>:
 8005f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f38:	b08d      	sub	sp, #52	; 0x34
 8005f3a:	460c      	mov	r4, r1
 8005f3c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005f40:	4616      	mov	r6, r2
 8005f42:	461f      	mov	r7, r3
 8005f44:	4605      	mov	r5, r0
 8005f46:	f002 fde7 	bl	8008b18 <_localeconv_r>
 8005f4a:	6803      	ldr	r3, [r0, #0]
 8005f4c:	9304      	str	r3, [sp, #16]
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f7fa f93e 	bl	80001d0 <strlen>
 8005f54:	2300      	movs	r3, #0
 8005f56:	930a      	str	r3, [sp, #40]	; 0x28
 8005f58:	f8d8 3000 	ldr.w	r3, [r8]
 8005f5c:	9005      	str	r0, [sp, #20]
 8005f5e:	3307      	adds	r3, #7
 8005f60:	f023 0307 	bic.w	r3, r3, #7
 8005f64:	f103 0208 	add.w	r2, r3, #8
 8005f68:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005f6c:	f8d4 b000 	ldr.w	fp, [r4]
 8005f70:	f8c8 2000 	str.w	r2, [r8]
 8005f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f78:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005f7c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005f80:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005f84:	9307      	str	r3, [sp, #28]
 8005f86:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f8e:	4ba7      	ldr	r3, [pc, #668]	; (800622c <_printf_float+0x2f8>)
 8005f90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f94:	f7fa fdca 	bl	8000b2c <__aeabi_dcmpun>
 8005f98:	bb70      	cbnz	r0, 8005ff8 <_printf_float+0xc4>
 8005f9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f9e:	4ba3      	ldr	r3, [pc, #652]	; (800622c <_printf_float+0x2f8>)
 8005fa0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fa4:	f7fa fda4 	bl	8000af0 <__aeabi_dcmple>
 8005fa8:	bb30      	cbnz	r0, 8005ff8 <_printf_float+0xc4>
 8005faa:	2200      	movs	r2, #0
 8005fac:	2300      	movs	r3, #0
 8005fae:	4640      	mov	r0, r8
 8005fb0:	4649      	mov	r1, r9
 8005fb2:	f7fa fd93 	bl	8000adc <__aeabi_dcmplt>
 8005fb6:	b110      	cbz	r0, 8005fbe <_printf_float+0x8a>
 8005fb8:	232d      	movs	r3, #45	; 0x2d
 8005fba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fbe:	4a9c      	ldr	r2, [pc, #624]	; (8006230 <_printf_float+0x2fc>)
 8005fc0:	4b9c      	ldr	r3, [pc, #624]	; (8006234 <_printf_float+0x300>)
 8005fc2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005fc6:	bf8c      	ite	hi
 8005fc8:	4690      	movhi	r8, r2
 8005fca:	4698      	movls	r8, r3
 8005fcc:	2303      	movs	r3, #3
 8005fce:	f02b 0204 	bic.w	r2, fp, #4
 8005fd2:	6123      	str	r3, [r4, #16]
 8005fd4:	6022      	str	r2, [r4, #0]
 8005fd6:	f04f 0900 	mov.w	r9, #0
 8005fda:	9700      	str	r7, [sp, #0]
 8005fdc:	4633      	mov	r3, r6
 8005fde:	aa0b      	add	r2, sp, #44	; 0x2c
 8005fe0:	4621      	mov	r1, r4
 8005fe2:	4628      	mov	r0, r5
 8005fe4:	f000 f9e6 	bl	80063b4 <_printf_common>
 8005fe8:	3001      	adds	r0, #1
 8005fea:	f040 808d 	bne.w	8006108 <_printf_float+0x1d4>
 8005fee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ff2:	b00d      	add	sp, #52	; 0x34
 8005ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ff8:	4642      	mov	r2, r8
 8005ffa:	464b      	mov	r3, r9
 8005ffc:	4640      	mov	r0, r8
 8005ffe:	4649      	mov	r1, r9
 8006000:	f7fa fd94 	bl	8000b2c <__aeabi_dcmpun>
 8006004:	b110      	cbz	r0, 800600c <_printf_float+0xd8>
 8006006:	4a8c      	ldr	r2, [pc, #560]	; (8006238 <_printf_float+0x304>)
 8006008:	4b8c      	ldr	r3, [pc, #560]	; (800623c <_printf_float+0x308>)
 800600a:	e7da      	b.n	8005fc2 <_printf_float+0x8e>
 800600c:	6861      	ldr	r1, [r4, #4]
 800600e:	1c4b      	adds	r3, r1, #1
 8006010:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006014:	a80a      	add	r0, sp, #40	; 0x28
 8006016:	d13e      	bne.n	8006096 <_printf_float+0x162>
 8006018:	2306      	movs	r3, #6
 800601a:	6063      	str	r3, [r4, #4]
 800601c:	2300      	movs	r3, #0
 800601e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006022:	ab09      	add	r3, sp, #36	; 0x24
 8006024:	9300      	str	r3, [sp, #0]
 8006026:	ec49 8b10 	vmov	d0, r8, r9
 800602a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800602e:	6022      	str	r2, [r4, #0]
 8006030:	f8cd a004 	str.w	sl, [sp, #4]
 8006034:	6861      	ldr	r1, [r4, #4]
 8006036:	4628      	mov	r0, r5
 8006038:	f7ff fee8 	bl	8005e0c <__cvt>
 800603c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006040:	2b47      	cmp	r3, #71	; 0x47
 8006042:	4680      	mov	r8, r0
 8006044:	d109      	bne.n	800605a <_printf_float+0x126>
 8006046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006048:	1cd8      	adds	r0, r3, #3
 800604a:	db02      	blt.n	8006052 <_printf_float+0x11e>
 800604c:	6862      	ldr	r2, [r4, #4]
 800604e:	4293      	cmp	r3, r2
 8006050:	dd47      	ble.n	80060e2 <_printf_float+0x1ae>
 8006052:	f1aa 0a02 	sub.w	sl, sl, #2
 8006056:	fa5f fa8a 	uxtb.w	sl, sl
 800605a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800605e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006060:	d824      	bhi.n	80060ac <_printf_float+0x178>
 8006062:	3901      	subs	r1, #1
 8006064:	4652      	mov	r2, sl
 8006066:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800606a:	9109      	str	r1, [sp, #36]	; 0x24
 800606c:	f7ff ff2f 	bl	8005ece <__exponent>
 8006070:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006072:	1813      	adds	r3, r2, r0
 8006074:	2a01      	cmp	r2, #1
 8006076:	4681      	mov	r9, r0
 8006078:	6123      	str	r3, [r4, #16]
 800607a:	dc02      	bgt.n	8006082 <_printf_float+0x14e>
 800607c:	6822      	ldr	r2, [r4, #0]
 800607e:	07d1      	lsls	r1, r2, #31
 8006080:	d501      	bpl.n	8006086 <_printf_float+0x152>
 8006082:	3301      	adds	r3, #1
 8006084:	6123      	str	r3, [r4, #16]
 8006086:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800608a:	2b00      	cmp	r3, #0
 800608c:	d0a5      	beq.n	8005fda <_printf_float+0xa6>
 800608e:	232d      	movs	r3, #45	; 0x2d
 8006090:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006094:	e7a1      	b.n	8005fda <_printf_float+0xa6>
 8006096:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800609a:	f000 8177 	beq.w	800638c <_printf_float+0x458>
 800609e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80060a2:	d1bb      	bne.n	800601c <_printf_float+0xe8>
 80060a4:	2900      	cmp	r1, #0
 80060a6:	d1b9      	bne.n	800601c <_printf_float+0xe8>
 80060a8:	2301      	movs	r3, #1
 80060aa:	e7b6      	b.n	800601a <_printf_float+0xe6>
 80060ac:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80060b0:	d119      	bne.n	80060e6 <_printf_float+0x1b2>
 80060b2:	2900      	cmp	r1, #0
 80060b4:	6863      	ldr	r3, [r4, #4]
 80060b6:	dd0c      	ble.n	80060d2 <_printf_float+0x19e>
 80060b8:	6121      	str	r1, [r4, #16]
 80060ba:	b913      	cbnz	r3, 80060c2 <_printf_float+0x18e>
 80060bc:	6822      	ldr	r2, [r4, #0]
 80060be:	07d2      	lsls	r2, r2, #31
 80060c0:	d502      	bpl.n	80060c8 <_printf_float+0x194>
 80060c2:	3301      	adds	r3, #1
 80060c4:	440b      	add	r3, r1
 80060c6:	6123      	str	r3, [r4, #16]
 80060c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060ca:	65a3      	str	r3, [r4, #88]	; 0x58
 80060cc:	f04f 0900 	mov.w	r9, #0
 80060d0:	e7d9      	b.n	8006086 <_printf_float+0x152>
 80060d2:	b913      	cbnz	r3, 80060da <_printf_float+0x1a6>
 80060d4:	6822      	ldr	r2, [r4, #0]
 80060d6:	07d0      	lsls	r0, r2, #31
 80060d8:	d501      	bpl.n	80060de <_printf_float+0x1aa>
 80060da:	3302      	adds	r3, #2
 80060dc:	e7f3      	b.n	80060c6 <_printf_float+0x192>
 80060de:	2301      	movs	r3, #1
 80060e0:	e7f1      	b.n	80060c6 <_printf_float+0x192>
 80060e2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80060e6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80060ea:	4293      	cmp	r3, r2
 80060ec:	db05      	blt.n	80060fa <_printf_float+0x1c6>
 80060ee:	6822      	ldr	r2, [r4, #0]
 80060f0:	6123      	str	r3, [r4, #16]
 80060f2:	07d1      	lsls	r1, r2, #31
 80060f4:	d5e8      	bpl.n	80060c8 <_printf_float+0x194>
 80060f6:	3301      	adds	r3, #1
 80060f8:	e7e5      	b.n	80060c6 <_printf_float+0x192>
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	bfd4      	ite	le
 80060fe:	f1c3 0302 	rsble	r3, r3, #2
 8006102:	2301      	movgt	r3, #1
 8006104:	4413      	add	r3, r2
 8006106:	e7de      	b.n	80060c6 <_printf_float+0x192>
 8006108:	6823      	ldr	r3, [r4, #0]
 800610a:	055a      	lsls	r2, r3, #21
 800610c:	d407      	bmi.n	800611e <_printf_float+0x1ea>
 800610e:	6923      	ldr	r3, [r4, #16]
 8006110:	4642      	mov	r2, r8
 8006112:	4631      	mov	r1, r6
 8006114:	4628      	mov	r0, r5
 8006116:	47b8      	blx	r7
 8006118:	3001      	adds	r0, #1
 800611a:	d12b      	bne.n	8006174 <_printf_float+0x240>
 800611c:	e767      	b.n	8005fee <_printf_float+0xba>
 800611e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006122:	f240 80dc 	bls.w	80062de <_printf_float+0x3aa>
 8006126:	2200      	movs	r2, #0
 8006128:	2300      	movs	r3, #0
 800612a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800612e:	f7fa fccb 	bl	8000ac8 <__aeabi_dcmpeq>
 8006132:	2800      	cmp	r0, #0
 8006134:	d033      	beq.n	800619e <_printf_float+0x26a>
 8006136:	2301      	movs	r3, #1
 8006138:	4a41      	ldr	r2, [pc, #260]	; (8006240 <_printf_float+0x30c>)
 800613a:	4631      	mov	r1, r6
 800613c:	4628      	mov	r0, r5
 800613e:	47b8      	blx	r7
 8006140:	3001      	adds	r0, #1
 8006142:	f43f af54 	beq.w	8005fee <_printf_float+0xba>
 8006146:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800614a:	429a      	cmp	r2, r3
 800614c:	db02      	blt.n	8006154 <_printf_float+0x220>
 800614e:	6823      	ldr	r3, [r4, #0]
 8006150:	07d8      	lsls	r0, r3, #31
 8006152:	d50f      	bpl.n	8006174 <_printf_float+0x240>
 8006154:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006158:	4631      	mov	r1, r6
 800615a:	4628      	mov	r0, r5
 800615c:	47b8      	blx	r7
 800615e:	3001      	adds	r0, #1
 8006160:	f43f af45 	beq.w	8005fee <_printf_float+0xba>
 8006164:	f04f 0800 	mov.w	r8, #0
 8006168:	f104 091a 	add.w	r9, r4, #26
 800616c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800616e:	3b01      	subs	r3, #1
 8006170:	4543      	cmp	r3, r8
 8006172:	dc09      	bgt.n	8006188 <_printf_float+0x254>
 8006174:	6823      	ldr	r3, [r4, #0]
 8006176:	079b      	lsls	r3, r3, #30
 8006178:	f100 8103 	bmi.w	8006382 <_printf_float+0x44e>
 800617c:	68e0      	ldr	r0, [r4, #12]
 800617e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006180:	4298      	cmp	r0, r3
 8006182:	bfb8      	it	lt
 8006184:	4618      	movlt	r0, r3
 8006186:	e734      	b.n	8005ff2 <_printf_float+0xbe>
 8006188:	2301      	movs	r3, #1
 800618a:	464a      	mov	r2, r9
 800618c:	4631      	mov	r1, r6
 800618e:	4628      	mov	r0, r5
 8006190:	47b8      	blx	r7
 8006192:	3001      	adds	r0, #1
 8006194:	f43f af2b 	beq.w	8005fee <_printf_float+0xba>
 8006198:	f108 0801 	add.w	r8, r8, #1
 800619c:	e7e6      	b.n	800616c <_printf_float+0x238>
 800619e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	dc2b      	bgt.n	80061fc <_printf_float+0x2c8>
 80061a4:	2301      	movs	r3, #1
 80061a6:	4a26      	ldr	r2, [pc, #152]	; (8006240 <_printf_float+0x30c>)
 80061a8:	4631      	mov	r1, r6
 80061aa:	4628      	mov	r0, r5
 80061ac:	47b8      	blx	r7
 80061ae:	3001      	adds	r0, #1
 80061b0:	f43f af1d 	beq.w	8005fee <_printf_float+0xba>
 80061b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061b6:	b923      	cbnz	r3, 80061c2 <_printf_float+0x28e>
 80061b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ba:	b913      	cbnz	r3, 80061c2 <_printf_float+0x28e>
 80061bc:	6823      	ldr	r3, [r4, #0]
 80061be:	07d9      	lsls	r1, r3, #31
 80061c0:	d5d8      	bpl.n	8006174 <_printf_float+0x240>
 80061c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061c6:	4631      	mov	r1, r6
 80061c8:	4628      	mov	r0, r5
 80061ca:	47b8      	blx	r7
 80061cc:	3001      	adds	r0, #1
 80061ce:	f43f af0e 	beq.w	8005fee <_printf_float+0xba>
 80061d2:	f04f 0900 	mov.w	r9, #0
 80061d6:	f104 0a1a 	add.w	sl, r4, #26
 80061da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061dc:	425b      	negs	r3, r3
 80061de:	454b      	cmp	r3, r9
 80061e0:	dc01      	bgt.n	80061e6 <_printf_float+0x2b2>
 80061e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061e4:	e794      	b.n	8006110 <_printf_float+0x1dc>
 80061e6:	2301      	movs	r3, #1
 80061e8:	4652      	mov	r2, sl
 80061ea:	4631      	mov	r1, r6
 80061ec:	4628      	mov	r0, r5
 80061ee:	47b8      	blx	r7
 80061f0:	3001      	adds	r0, #1
 80061f2:	f43f aefc 	beq.w	8005fee <_printf_float+0xba>
 80061f6:	f109 0901 	add.w	r9, r9, #1
 80061fa:	e7ee      	b.n	80061da <_printf_float+0x2a6>
 80061fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006200:	429a      	cmp	r2, r3
 8006202:	bfa8      	it	ge
 8006204:	461a      	movge	r2, r3
 8006206:	2a00      	cmp	r2, #0
 8006208:	4691      	mov	r9, r2
 800620a:	dd07      	ble.n	800621c <_printf_float+0x2e8>
 800620c:	4613      	mov	r3, r2
 800620e:	4631      	mov	r1, r6
 8006210:	4642      	mov	r2, r8
 8006212:	4628      	mov	r0, r5
 8006214:	47b8      	blx	r7
 8006216:	3001      	adds	r0, #1
 8006218:	f43f aee9 	beq.w	8005fee <_printf_float+0xba>
 800621c:	f104 031a 	add.w	r3, r4, #26
 8006220:	f04f 0b00 	mov.w	fp, #0
 8006224:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006228:	9306      	str	r3, [sp, #24]
 800622a:	e015      	b.n	8006258 <_printf_float+0x324>
 800622c:	7fefffff 	.word	0x7fefffff
 8006230:	080098e4 	.word	0x080098e4
 8006234:	080098e0 	.word	0x080098e0
 8006238:	080098ec 	.word	0x080098ec
 800623c:	080098e8 	.word	0x080098e8
 8006240:	080098f0 	.word	0x080098f0
 8006244:	2301      	movs	r3, #1
 8006246:	9a06      	ldr	r2, [sp, #24]
 8006248:	4631      	mov	r1, r6
 800624a:	4628      	mov	r0, r5
 800624c:	47b8      	blx	r7
 800624e:	3001      	adds	r0, #1
 8006250:	f43f aecd 	beq.w	8005fee <_printf_float+0xba>
 8006254:	f10b 0b01 	add.w	fp, fp, #1
 8006258:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800625c:	ebaa 0309 	sub.w	r3, sl, r9
 8006260:	455b      	cmp	r3, fp
 8006262:	dcef      	bgt.n	8006244 <_printf_float+0x310>
 8006264:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006268:	429a      	cmp	r2, r3
 800626a:	44d0      	add	r8, sl
 800626c:	db15      	blt.n	800629a <_printf_float+0x366>
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	07da      	lsls	r2, r3, #31
 8006272:	d412      	bmi.n	800629a <_printf_float+0x366>
 8006274:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006276:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006278:	eba3 020a 	sub.w	r2, r3, sl
 800627c:	eba3 0a01 	sub.w	sl, r3, r1
 8006280:	4592      	cmp	sl, r2
 8006282:	bfa8      	it	ge
 8006284:	4692      	movge	sl, r2
 8006286:	f1ba 0f00 	cmp.w	sl, #0
 800628a:	dc0e      	bgt.n	80062aa <_printf_float+0x376>
 800628c:	f04f 0800 	mov.w	r8, #0
 8006290:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006294:	f104 091a 	add.w	r9, r4, #26
 8006298:	e019      	b.n	80062ce <_printf_float+0x39a>
 800629a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800629e:	4631      	mov	r1, r6
 80062a0:	4628      	mov	r0, r5
 80062a2:	47b8      	blx	r7
 80062a4:	3001      	adds	r0, #1
 80062a6:	d1e5      	bne.n	8006274 <_printf_float+0x340>
 80062a8:	e6a1      	b.n	8005fee <_printf_float+0xba>
 80062aa:	4653      	mov	r3, sl
 80062ac:	4642      	mov	r2, r8
 80062ae:	4631      	mov	r1, r6
 80062b0:	4628      	mov	r0, r5
 80062b2:	47b8      	blx	r7
 80062b4:	3001      	adds	r0, #1
 80062b6:	d1e9      	bne.n	800628c <_printf_float+0x358>
 80062b8:	e699      	b.n	8005fee <_printf_float+0xba>
 80062ba:	2301      	movs	r3, #1
 80062bc:	464a      	mov	r2, r9
 80062be:	4631      	mov	r1, r6
 80062c0:	4628      	mov	r0, r5
 80062c2:	47b8      	blx	r7
 80062c4:	3001      	adds	r0, #1
 80062c6:	f43f ae92 	beq.w	8005fee <_printf_float+0xba>
 80062ca:	f108 0801 	add.w	r8, r8, #1
 80062ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062d2:	1a9b      	subs	r3, r3, r2
 80062d4:	eba3 030a 	sub.w	r3, r3, sl
 80062d8:	4543      	cmp	r3, r8
 80062da:	dcee      	bgt.n	80062ba <_printf_float+0x386>
 80062dc:	e74a      	b.n	8006174 <_printf_float+0x240>
 80062de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062e0:	2a01      	cmp	r2, #1
 80062e2:	dc01      	bgt.n	80062e8 <_printf_float+0x3b4>
 80062e4:	07db      	lsls	r3, r3, #31
 80062e6:	d53a      	bpl.n	800635e <_printf_float+0x42a>
 80062e8:	2301      	movs	r3, #1
 80062ea:	4642      	mov	r2, r8
 80062ec:	4631      	mov	r1, r6
 80062ee:	4628      	mov	r0, r5
 80062f0:	47b8      	blx	r7
 80062f2:	3001      	adds	r0, #1
 80062f4:	f43f ae7b 	beq.w	8005fee <_printf_float+0xba>
 80062f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062fc:	4631      	mov	r1, r6
 80062fe:	4628      	mov	r0, r5
 8006300:	47b8      	blx	r7
 8006302:	3001      	adds	r0, #1
 8006304:	f108 0801 	add.w	r8, r8, #1
 8006308:	f43f ae71 	beq.w	8005fee <_printf_float+0xba>
 800630c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800630e:	2200      	movs	r2, #0
 8006310:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8006314:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006318:	2300      	movs	r3, #0
 800631a:	f7fa fbd5 	bl	8000ac8 <__aeabi_dcmpeq>
 800631e:	b9c8      	cbnz	r0, 8006354 <_printf_float+0x420>
 8006320:	4653      	mov	r3, sl
 8006322:	4642      	mov	r2, r8
 8006324:	4631      	mov	r1, r6
 8006326:	4628      	mov	r0, r5
 8006328:	47b8      	blx	r7
 800632a:	3001      	adds	r0, #1
 800632c:	d10e      	bne.n	800634c <_printf_float+0x418>
 800632e:	e65e      	b.n	8005fee <_printf_float+0xba>
 8006330:	2301      	movs	r3, #1
 8006332:	4652      	mov	r2, sl
 8006334:	4631      	mov	r1, r6
 8006336:	4628      	mov	r0, r5
 8006338:	47b8      	blx	r7
 800633a:	3001      	adds	r0, #1
 800633c:	f43f ae57 	beq.w	8005fee <_printf_float+0xba>
 8006340:	f108 0801 	add.w	r8, r8, #1
 8006344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006346:	3b01      	subs	r3, #1
 8006348:	4543      	cmp	r3, r8
 800634a:	dcf1      	bgt.n	8006330 <_printf_float+0x3fc>
 800634c:	464b      	mov	r3, r9
 800634e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006352:	e6de      	b.n	8006112 <_printf_float+0x1de>
 8006354:	f04f 0800 	mov.w	r8, #0
 8006358:	f104 0a1a 	add.w	sl, r4, #26
 800635c:	e7f2      	b.n	8006344 <_printf_float+0x410>
 800635e:	2301      	movs	r3, #1
 8006360:	e7df      	b.n	8006322 <_printf_float+0x3ee>
 8006362:	2301      	movs	r3, #1
 8006364:	464a      	mov	r2, r9
 8006366:	4631      	mov	r1, r6
 8006368:	4628      	mov	r0, r5
 800636a:	47b8      	blx	r7
 800636c:	3001      	adds	r0, #1
 800636e:	f43f ae3e 	beq.w	8005fee <_printf_float+0xba>
 8006372:	f108 0801 	add.w	r8, r8, #1
 8006376:	68e3      	ldr	r3, [r4, #12]
 8006378:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800637a:	1a9b      	subs	r3, r3, r2
 800637c:	4543      	cmp	r3, r8
 800637e:	dcf0      	bgt.n	8006362 <_printf_float+0x42e>
 8006380:	e6fc      	b.n	800617c <_printf_float+0x248>
 8006382:	f04f 0800 	mov.w	r8, #0
 8006386:	f104 0919 	add.w	r9, r4, #25
 800638a:	e7f4      	b.n	8006376 <_printf_float+0x442>
 800638c:	2900      	cmp	r1, #0
 800638e:	f43f ae8b 	beq.w	80060a8 <_printf_float+0x174>
 8006392:	2300      	movs	r3, #0
 8006394:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006398:	ab09      	add	r3, sp, #36	; 0x24
 800639a:	9300      	str	r3, [sp, #0]
 800639c:	ec49 8b10 	vmov	d0, r8, r9
 80063a0:	6022      	str	r2, [r4, #0]
 80063a2:	f8cd a004 	str.w	sl, [sp, #4]
 80063a6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80063aa:	4628      	mov	r0, r5
 80063ac:	f7ff fd2e 	bl	8005e0c <__cvt>
 80063b0:	4680      	mov	r8, r0
 80063b2:	e648      	b.n	8006046 <_printf_float+0x112>

080063b4 <_printf_common>:
 80063b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063b8:	4691      	mov	r9, r2
 80063ba:	461f      	mov	r7, r3
 80063bc:	688a      	ldr	r2, [r1, #8]
 80063be:	690b      	ldr	r3, [r1, #16]
 80063c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80063c4:	4293      	cmp	r3, r2
 80063c6:	bfb8      	it	lt
 80063c8:	4613      	movlt	r3, r2
 80063ca:	f8c9 3000 	str.w	r3, [r9]
 80063ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80063d2:	4606      	mov	r6, r0
 80063d4:	460c      	mov	r4, r1
 80063d6:	b112      	cbz	r2, 80063de <_printf_common+0x2a>
 80063d8:	3301      	adds	r3, #1
 80063da:	f8c9 3000 	str.w	r3, [r9]
 80063de:	6823      	ldr	r3, [r4, #0]
 80063e0:	0699      	lsls	r1, r3, #26
 80063e2:	bf42      	ittt	mi
 80063e4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80063e8:	3302      	addmi	r3, #2
 80063ea:	f8c9 3000 	strmi.w	r3, [r9]
 80063ee:	6825      	ldr	r5, [r4, #0]
 80063f0:	f015 0506 	ands.w	r5, r5, #6
 80063f4:	d107      	bne.n	8006406 <_printf_common+0x52>
 80063f6:	f104 0a19 	add.w	sl, r4, #25
 80063fa:	68e3      	ldr	r3, [r4, #12]
 80063fc:	f8d9 2000 	ldr.w	r2, [r9]
 8006400:	1a9b      	subs	r3, r3, r2
 8006402:	42ab      	cmp	r3, r5
 8006404:	dc28      	bgt.n	8006458 <_printf_common+0xa4>
 8006406:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800640a:	6822      	ldr	r2, [r4, #0]
 800640c:	3300      	adds	r3, #0
 800640e:	bf18      	it	ne
 8006410:	2301      	movne	r3, #1
 8006412:	0692      	lsls	r2, r2, #26
 8006414:	d42d      	bmi.n	8006472 <_printf_common+0xbe>
 8006416:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800641a:	4639      	mov	r1, r7
 800641c:	4630      	mov	r0, r6
 800641e:	47c0      	blx	r8
 8006420:	3001      	adds	r0, #1
 8006422:	d020      	beq.n	8006466 <_printf_common+0xb2>
 8006424:	6823      	ldr	r3, [r4, #0]
 8006426:	68e5      	ldr	r5, [r4, #12]
 8006428:	f8d9 2000 	ldr.w	r2, [r9]
 800642c:	f003 0306 	and.w	r3, r3, #6
 8006430:	2b04      	cmp	r3, #4
 8006432:	bf08      	it	eq
 8006434:	1aad      	subeq	r5, r5, r2
 8006436:	68a3      	ldr	r3, [r4, #8]
 8006438:	6922      	ldr	r2, [r4, #16]
 800643a:	bf0c      	ite	eq
 800643c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006440:	2500      	movne	r5, #0
 8006442:	4293      	cmp	r3, r2
 8006444:	bfc4      	itt	gt
 8006446:	1a9b      	subgt	r3, r3, r2
 8006448:	18ed      	addgt	r5, r5, r3
 800644a:	f04f 0900 	mov.w	r9, #0
 800644e:	341a      	adds	r4, #26
 8006450:	454d      	cmp	r5, r9
 8006452:	d11a      	bne.n	800648a <_printf_common+0xd6>
 8006454:	2000      	movs	r0, #0
 8006456:	e008      	b.n	800646a <_printf_common+0xb6>
 8006458:	2301      	movs	r3, #1
 800645a:	4652      	mov	r2, sl
 800645c:	4639      	mov	r1, r7
 800645e:	4630      	mov	r0, r6
 8006460:	47c0      	blx	r8
 8006462:	3001      	adds	r0, #1
 8006464:	d103      	bne.n	800646e <_printf_common+0xba>
 8006466:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800646a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800646e:	3501      	adds	r5, #1
 8006470:	e7c3      	b.n	80063fa <_printf_common+0x46>
 8006472:	18e1      	adds	r1, r4, r3
 8006474:	1c5a      	adds	r2, r3, #1
 8006476:	2030      	movs	r0, #48	; 0x30
 8006478:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800647c:	4422      	add	r2, r4
 800647e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006482:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006486:	3302      	adds	r3, #2
 8006488:	e7c5      	b.n	8006416 <_printf_common+0x62>
 800648a:	2301      	movs	r3, #1
 800648c:	4622      	mov	r2, r4
 800648e:	4639      	mov	r1, r7
 8006490:	4630      	mov	r0, r6
 8006492:	47c0      	blx	r8
 8006494:	3001      	adds	r0, #1
 8006496:	d0e6      	beq.n	8006466 <_printf_common+0xb2>
 8006498:	f109 0901 	add.w	r9, r9, #1
 800649c:	e7d8      	b.n	8006450 <_printf_common+0x9c>
	...

080064a0 <_printf_i>:
 80064a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80064a4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80064a8:	460c      	mov	r4, r1
 80064aa:	7e09      	ldrb	r1, [r1, #24]
 80064ac:	b085      	sub	sp, #20
 80064ae:	296e      	cmp	r1, #110	; 0x6e
 80064b0:	4617      	mov	r7, r2
 80064b2:	4606      	mov	r6, r0
 80064b4:	4698      	mov	r8, r3
 80064b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80064b8:	f000 80b3 	beq.w	8006622 <_printf_i+0x182>
 80064bc:	d822      	bhi.n	8006504 <_printf_i+0x64>
 80064be:	2963      	cmp	r1, #99	; 0x63
 80064c0:	d036      	beq.n	8006530 <_printf_i+0x90>
 80064c2:	d80a      	bhi.n	80064da <_printf_i+0x3a>
 80064c4:	2900      	cmp	r1, #0
 80064c6:	f000 80b9 	beq.w	800663c <_printf_i+0x19c>
 80064ca:	2958      	cmp	r1, #88	; 0x58
 80064cc:	f000 8083 	beq.w	80065d6 <_printf_i+0x136>
 80064d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064d4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80064d8:	e032      	b.n	8006540 <_printf_i+0xa0>
 80064da:	2964      	cmp	r1, #100	; 0x64
 80064dc:	d001      	beq.n	80064e2 <_printf_i+0x42>
 80064de:	2969      	cmp	r1, #105	; 0x69
 80064e0:	d1f6      	bne.n	80064d0 <_printf_i+0x30>
 80064e2:	6820      	ldr	r0, [r4, #0]
 80064e4:	6813      	ldr	r3, [r2, #0]
 80064e6:	0605      	lsls	r5, r0, #24
 80064e8:	f103 0104 	add.w	r1, r3, #4
 80064ec:	d52a      	bpl.n	8006544 <_printf_i+0xa4>
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	6011      	str	r1, [r2, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	da03      	bge.n	80064fe <_printf_i+0x5e>
 80064f6:	222d      	movs	r2, #45	; 0x2d
 80064f8:	425b      	negs	r3, r3
 80064fa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80064fe:	486f      	ldr	r0, [pc, #444]	; (80066bc <_printf_i+0x21c>)
 8006500:	220a      	movs	r2, #10
 8006502:	e039      	b.n	8006578 <_printf_i+0xd8>
 8006504:	2973      	cmp	r1, #115	; 0x73
 8006506:	f000 809d 	beq.w	8006644 <_printf_i+0x1a4>
 800650a:	d808      	bhi.n	800651e <_printf_i+0x7e>
 800650c:	296f      	cmp	r1, #111	; 0x6f
 800650e:	d020      	beq.n	8006552 <_printf_i+0xb2>
 8006510:	2970      	cmp	r1, #112	; 0x70
 8006512:	d1dd      	bne.n	80064d0 <_printf_i+0x30>
 8006514:	6823      	ldr	r3, [r4, #0]
 8006516:	f043 0320 	orr.w	r3, r3, #32
 800651a:	6023      	str	r3, [r4, #0]
 800651c:	e003      	b.n	8006526 <_printf_i+0x86>
 800651e:	2975      	cmp	r1, #117	; 0x75
 8006520:	d017      	beq.n	8006552 <_printf_i+0xb2>
 8006522:	2978      	cmp	r1, #120	; 0x78
 8006524:	d1d4      	bne.n	80064d0 <_printf_i+0x30>
 8006526:	2378      	movs	r3, #120	; 0x78
 8006528:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800652c:	4864      	ldr	r0, [pc, #400]	; (80066c0 <_printf_i+0x220>)
 800652e:	e055      	b.n	80065dc <_printf_i+0x13c>
 8006530:	6813      	ldr	r3, [r2, #0]
 8006532:	1d19      	adds	r1, r3, #4
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	6011      	str	r1, [r2, #0]
 8006538:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800653c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006540:	2301      	movs	r3, #1
 8006542:	e08c      	b.n	800665e <_printf_i+0x1be>
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	6011      	str	r1, [r2, #0]
 8006548:	f010 0f40 	tst.w	r0, #64	; 0x40
 800654c:	bf18      	it	ne
 800654e:	b21b      	sxthne	r3, r3
 8006550:	e7cf      	b.n	80064f2 <_printf_i+0x52>
 8006552:	6813      	ldr	r3, [r2, #0]
 8006554:	6825      	ldr	r5, [r4, #0]
 8006556:	1d18      	adds	r0, r3, #4
 8006558:	6010      	str	r0, [r2, #0]
 800655a:	0628      	lsls	r0, r5, #24
 800655c:	d501      	bpl.n	8006562 <_printf_i+0xc2>
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	e002      	b.n	8006568 <_printf_i+0xc8>
 8006562:	0668      	lsls	r0, r5, #25
 8006564:	d5fb      	bpl.n	800655e <_printf_i+0xbe>
 8006566:	881b      	ldrh	r3, [r3, #0]
 8006568:	4854      	ldr	r0, [pc, #336]	; (80066bc <_printf_i+0x21c>)
 800656a:	296f      	cmp	r1, #111	; 0x6f
 800656c:	bf14      	ite	ne
 800656e:	220a      	movne	r2, #10
 8006570:	2208      	moveq	r2, #8
 8006572:	2100      	movs	r1, #0
 8006574:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006578:	6865      	ldr	r5, [r4, #4]
 800657a:	60a5      	str	r5, [r4, #8]
 800657c:	2d00      	cmp	r5, #0
 800657e:	f2c0 8095 	blt.w	80066ac <_printf_i+0x20c>
 8006582:	6821      	ldr	r1, [r4, #0]
 8006584:	f021 0104 	bic.w	r1, r1, #4
 8006588:	6021      	str	r1, [r4, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d13d      	bne.n	800660a <_printf_i+0x16a>
 800658e:	2d00      	cmp	r5, #0
 8006590:	f040 808e 	bne.w	80066b0 <_printf_i+0x210>
 8006594:	4665      	mov	r5, ip
 8006596:	2a08      	cmp	r2, #8
 8006598:	d10b      	bne.n	80065b2 <_printf_i+0x112>
 800659a:	6823      	ldr	r3, [r4, #0]
 800659c:	07db      	lsls	r3, r3, #31
 800659e:	d508      	bpl.n	80065b2 <_printf_i+0x112>
 80065a0:	6923      	ldr	r3, [r4, #16]
 80065a2:	6862      	ldr	r2, [r4, #4]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	bfde      	ittt	le
 80065a8:	2330      	movle	r3, #48	; 0x30
 80065aa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80065ae:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80065b2:	ebac 0305 	sub.w	r3, ip, r5
 80065b6:	6123      	str	r3, [r4, #16]
 80065b8:	f8cd 8000 	str.w	r8, [sp]
 80065bc:	463b      	mov	r3, r7
 80065be:	aa03      	add	r2, sp, #12
 80065c0:	4621      	mov	r1, r4
 80065c2:	4630      	mov	r0, r6
 80065c4:	f7ff fef6 	bl	80063b4 <_printf_common>
 80065c8:	3001      	adds	r0, #1
 80065ca:	d14d      	bne.n	8006668 <_printf_i+0x1c8>
 80065cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065d0:	b005      	add	sp, #20
 80065d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80065d6:	4839      	ldr	r0, [pc, #228]	; (80066bc <_printf_i+0x21c>)
 80065d8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80065dc:	6813      	ldr	r3, [r2, #0]
 80065de:	6821      	ldr	r1, [r4, #0]
 80065e0:	1d1d      	adds	r5, r3, #4
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	6015      	str	r5, [r2, #0]
 80065e6:	060a      	lsls	r2, r1, #24
 80065e8:	d50b      	bpl.n	8006602 <_printf_i+0x162>
 80065ea:	07ca      	lsls	r2, r1, #31
 80065ec:	bf44      	itt	mi
 80065ee:	f041 0120 	orrmi.w	r1, r1, #32
 80065f2:	6021      	strmi	r1, [r4, #0]
 80065f4:	b91b      	cbnz	r3, 80065fe <_printf_i+0x15e>
 80065f6:	6822      	ldr	r2, [r4, #0]
 80065f8:	f022 0220 	bic.w	r2, r2, #32
 80065fc:	6022      	str	r2, [r4, #0]
 80065fe:	2210      	movs	r2, #16
 8006600:	e7b7      	b.n	8006572 <_printf_i+0xd2>
 8006602:	064d      	lsls	r5, r1, #25
 8006604:	bf48      	it	mi
 8006606:	b29b      	uxthmi	r3, r3
 8006608:	e7ef      	b.n	80065ea <_printf_i+0x14a>
 800660a:	4665      	mov	r5, ip
 800660c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006610:	fb02 3311 	mls	r3, r2, r1, r3
 8006614:	5cc3      	ldrb	r3, [r0, r3]
 8006616:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800661a:	460b      	mov	r3, r1
 800661c:	2900      	cmp	r1, #0
 800661e:	d1f5      	bne.n	800660c <_printf_i+0x16c>
 8006620:	e7b9      	b.n	8006596 <_printf_i+0xf6>
 8006622:	6813      	ldr	r3, [r2, #0]
 8006624:	6825      	ldr	r5, [r4, #0]
 8006626:	6961      	ldr	r1, [r4, #20]
 8006628:	1d18      	adds	r0, r3, #4
 800662a:	6010      	str	r0, [r2, #0]
 800662c:	0628      	lsls	r0, r5, #24
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	d501      	bpl.n	8006636 <_printf_i+0x196>
 8006632:	6019      	str	r1, [r3, #0]
 8006634:	e002      	b.n	800663c <_printf_i+0x19c>
 8006636:	066a      	lsls	r2, r5, #25
 8006638:	d5fb      	bpl.n	8006632 <_printf_i+0x192>
 800663a:	8019      	strh	r1, [r3, #0]
 800663c:	2300      	movs	r3, #0
 800663e:	6123      	str	r3, [r4, #16]
 8006640:	4665      	mov	r5, ip
 8006642:	e7b9      	b.n	80065b8 <_printf_i+0x118>
 8006644:	6813      	ldr	r3, [r2, #0]
 8006646:	1d19      	adds	r1, r3, #4
 8006648:	6011      	str	r1, [r2, #0]
 800664a:	681d      	ldr	r5, [r3, #0]
 800664c:	6862      	ldr	r2, [r4, #4]
 800664e:	2100      	movs	r1, #0
 8006650:	4628      	mov	r0, r5
 8006652:	f7f9 fdc5 	bl	80001e0 <memchr>
 8006656:	b108      	cbz	r0, 800665c <_printf_i+0x1bc>
 8006658:	1b40      	subs	r0, r0, r5
 800665a:	6060      	str	r0, [r4, #4]
 800665c:	6863      	ldr	r3, [r4, #4]
 800665e:	6123      	str	r3, [r4, #16]
 8006660:	2300      	movs	r3, #0
 8006662:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006666:	e7a7      	b.n	80065b8 <_printf_i+0x118>
 8006668:	6923      	ldr	r3, [r4, #16]
 800666a:	462a      	mov	r2, r5
 800666c:	4639      	mov	r1, r7
 800666e:	4630      	mov	r0, r6
 8006670:	47c0      	blx	r8
 8006672:	3001      	adds	r0, #1
 8006674:	d0aa      	beq.n	80065cc <_printf_i+0x12c>
 8006676:	6823      	ldr	r3, [r4, #0]
 8006678:	079b      	lsls	r3, r3, #30
 800667a:	d413      	bmi.n	80066a4 <_printf_i+0x204>
 800667c:	68e0      	ldr	r0, [r4, #12]
 800667e:	9b03      	ldr	r3, [sp, #12]
 8006680:	4298      	cmp	r0, r3
 8006682:	bfb8      	it	lt
 8006684:	4618      	movlt	r0, r3
 8006686:	e7a3      	b.n	80065d0 <_printf_i+0x130>
 8006688:	2301      	movs	r3, #1
 800668a:	464a      	mov	r2, r9
 800668c:	4639      	mov	r1, r7
 800668e:	4630      	mov	r0, r6
 8006690:	47c0      	blx	r8
 8006692:	3001      	adds	r0, #1
 8006694:	d09a      	beq.n	80065cc <_printf_i+0x12c>
 8006696:	3501      	adds	r5, #1
 8006698:	68e3      	ldr	r3, [r4, #12]
 800669a:	9a03      	ldr	r2, [sp, #12]
 800669c:	1a9b      	subs	r3, r3, r2
 800669e:	42ab      	cmp	r3, r5
 80066a0:	dcf2      	bgt.n	8006688 <_printf_i+0x1e8>
 80066a2:	e7eb      	b.n	800667c <_printf_i+0x1dc>
 80066a4:	2500      	movs	r5, #0
 80066a6:	f104 0919 	add.w	r9, r4, #25
 80066aa:	e7f5      	b.n	8006698 <_printf_i+0x1f8>
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d1ac      	bne.n	800660a <_printf_i+0x16a>
 80066b0:	7803      	ldrb	r3, [r0, #0]
 80066b2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80066b6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066ba:	e76c      	b.n	8006596 <_printf_i+0xf6>
 80066bc:	080098f2 	.word	0x080098f2
 80066c0:	08009903 	.word	0x08009903

080066c4 <_scanf_float>:
 80066c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c8:	469a      	mov	sl, r3
 80066ca:	688b      	ldr	r3, [r1, #8]
 80066cc:	4616      	mov	r6, r2
 80066ce:	1e5a      	subs	r2, r3, #1
 80066d0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80066d4:	b087      	sub	sp, #28
 80066d6:	bf83      	ittte	hi
 80066d8:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80066dc:	189b      	addhi	r3, r3, r2
 80066de:	9301      	strhi	r3, [sp, #4]
 80066e0:	2300      	movls	r3, #0
 80066e2:	bf86      	itte	hi
 80066e4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80066e8:	608b      	strhi	r3, [r1, #8]
 80066ea:	9301      	strls	r3, [sp, #4]
 80066ec:	680b      	ldr	r3, [r1, #0]
 80066ee:	4688      	mov	r8, r1
 80066f0:	f04f 0b00 	mov.w	fp, #0
 80066f4:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80066f8:	f848 3b1c 	str.w	r3, [r8], #28
 80066fc:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8006700:	4607      	mov	r7, r0
 8006702:	460c      	mov	r4, r1
 8006704:	4645      	mov	r5, r8
 8006706:	465a      	mov	r2, fp
 8006708:	46d9      	mov	r9, fp
 800670a:	f8cd b008 	str.w	fp, [sp, #8]
 800670e:	68a1      	ldr	r1, [r4, #8]
 8006710:	b181      	cbz	r1, 8006734 <_scanf_float+0x70>
 8006712:	6833      	ldr	r3, [r6, #0]
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	2b49      	cmp	r3, #73	; 0x49
 8006718:	d071      	beq.n	80067fe <_scanf_float+0x13a>
 800671a:	d84d      	bhi.n	80067b8 <_scanf_float+0xf4>
 800671c:	2b39      	cmp	r3, #57	; 0x39
 800671e:	d840      	bhi.n	80067a2 <_scanf_float+0xde>
 8006720:	2b31      	cmp	r3, #49	; 0x31
 8006722:	f080 8088 	bcs.w	8006836 <_scanf_float+0x172>
 8006726:	2b2d      	cmp	r3, #45	; 0x2d
 8006728:	f000 8090 	beq.w	800684c <_scanf_float+0x188>
 800672c:	d815      	bhi.n	800675a <_scanf_float+0x96>
 800672e:	2b2b      	cmp	r3, #43	; 0x2b
 8006730:	f000 808c 	beq.w	800684c <_scanf_float+0x188>
 8006734:	f1b9 0f00 	cmp.w	r9, #0
 8006738:	d003      	beq.n	8006742 <_scanf_float+0x7e>
 800673a:	6823      	ldr	r3, [r4, #0]
 800673c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006740:	6023      	str	r3, [r4, #0]
 8006742:	3a01      	subs	r2, #1
 8006744:	2a01      	cmp	r2, #1
 8006746:	f200 80ea 	bhi.w	800691e <_scanf_float+0x25a>
 800674a:	4545      	cmp	r5, r8
 800674c:	f200 80dc 	bhi.w	8006908 <_scanf_float+0x244>
 8006750:	2601      	movs	r6, #1
 8006752:	4630      	mov	r0, r6
 8006754:	b007      	add	sp, #28
 8006756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800675a:	2b2e      	cmp	r3, #46	; 0x2e
 800675c:	f000 809f 	beq.w	800689e <_scanf_float+0x1da>
 8006760:	2b30      	cmp	r3, #48	; 0x30
 8006762:	d1e7      	bne.n	8006734 <_scanf_float+0x70>
 8006764:	6820      	ldr	r0, [r4, #0]
 8006766:	f410 7f80 	tst.w	r0, #256	; 0x100
 800676a:	d064      	beq.n	8006836 <_scanf_float+0x172>
 800676c:	9b01      	ldr	r3, [sp, #4]
 800676e:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8006772:	6020      	str	r0, [r4, #0]
 8006774:	f109 0901 	add.w	r9, r9, #1
 8006778:	b11b      	cbz	r3, 8006782 <_scanf_float+0xbe>
 800677a:	3b01      	subs	r3, #1
 800677c:	3101      	adds	r1, #1
 800677e:	9301      	str	r3, [sp, #4]
 8006780:	60a1      	str	r1, [r4, #8]
 8006782:	68a3      	ldr	r3, [r4, #8]
 8006784:	3b01      	subs	r3, #1
 8006786:	60a3      	str	r3, [r4, #8]
 8006788:	6923      	ldr	r3, [r4, #16]
 800678a:	3301      	adds	r3, #1
 800678c:	6123      	str	r3, [r4, #16]
 800678e:	6873      	ldr	r3, [r6, #4]
 8006790:	3b01      	subs	r3, #1
 8006792:	2b00      	cmp	r3, #0
 8006794:	6073      	str	r3, [r6, #4]
 8006796:	f340 80ac 	ble.w	80068f2 <_scanf_float+0x22e>
 800679a:	6833      	ldr	r3, [r6, #0]
 800679c:	3301      	adds	r3, #1
 800679e:	6033      	str	r3, [r6, #0]
 80067a0:	e7b5      	b.n	800670e <_scanf_float+0x4a>
 80067a2:	2b45      	cmp	r3, #69	; 0x45
 80067a4:	f000 8085 	beq.w	80068b2 <_scanf_float+0x1ee>
 80067a8:	2b46      	cmp	r3, #70	; 0x46
 80067aa:	d06a      	beq.n	8006882 <_scanf_float+0x1be>
 80067ac:	2b41      	cmp	r3, #65	; 0x41
 80067ae:	d1c1      	bne.n	8006734 <_scanf_float+0x70>
 80067b0:	2a01      	cmp	r2, #1
 80067b2:	d1bf      	bne.n	8006734 <_scanf_float+0x70>
 80067b4:	2202      	movs	r2, #2
 80067b6:	e046      	b.n	8006846 <_scanf_float+0x182>
 80067b8:	2b65      	cmp	r3, #101	; 0x65
 80067ba:	d07a      	beq.n	80068b2 <_scanf_float+0x1ee>
 80067bc:	d818      	bhi.n	80067f0 <_scanf_float+0x12c>
 80067be:	2b54      	cmp	r3, #84	; 0x54
 80067c0:	d066      	beq.n	8006890 <_scanf_float+0x1cc>
 80067c2:	d811      	bhi.n	80067e8 <_scanf_float+0x124>
 80067c4:	2b4e      	cmp	r3, #78	; 0x4e
 80067c6:	d1b5      	bne.n	8006734 <_scanf_float+0x70>
 80067c8:	2a00      	cmp	r2, #0
 80067ca:	d146      	bne.n	800685a <_scanf_float+0x196>
 80067cc:	f1b9 0f00 	cmp.w	r9, #0
 80067d0:	d145      	bne.n	800685e <_scanf_float+0x19a>
 80067d2:	6821      	ldr	r1, [r4, #0]
 80067d4:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80067d8:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80067dc:	d13f      	bne.n	800685e <_scanf_float+0x19a>
 80067de:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80067e2:	6021      	str	r1, [r4, #0]
 80067e4:	2201      	movs	r2, #1
 80067e6:	e02e      	b.n	8006846 <_scanf_float+0x182>
 80067e8:	2b59      	cmp	r3, #89	; 0x59
 80067ea:	d01e      	beq.n	800682a <_scanf_float+0x166>
 80067ec:	2b61      	cmp	r3, #97	; 0x61
 80067ee:	e7de      	b.n	80067ae <_scanf_float+0xea>
 80067f0:	2b6e      	cmp	r3, #110	; 0x6e
 80067f2:	d0e9      	beq.n	80067c8 <_scanf_float+0x104>
 80067f4:	d815      	bhi.n	8006822 <_scanf_float+0x15e>
 80067f6:	2b66      	cmp	r3, #102	; 0x66
 80067f8:	d043      	beq.n	8006882 <_scanf_float+0x1be>
 80067fa:	2b69      	cmp	r3, #105	; 0x69
 80067fc:	d19a      	bne.n	8006734 <_scanf_float+0x70>
 80067fe:	f1bb 0f00 	cmp.w	fp, #0
 8006802:	d138      	bne.n	8006876 <_scanf_float+0x1b2>
 8006804:	f1b9 0f00 	cmp.w	r9, #0
 8006808:	d197      	bne.n	800673a <_scanf_float+0x76>
 800680a:	6821      	ldr	r1, [r4, #0]
 800680c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006810:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006814:	d195      	bne.n	8006742 <_scanf_float+0x7e>
 8006816:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800681a:	6021      	str	r1, [r4, #0]
 800681c:	f04f 0b01 	mov.w	fp, #1
 8006820:	e011      	b.n	8006846 <_scanf_float+0x182>
 8006822:	2b74      	cmp	r3, #116	; 0x74
 8006824:	d034      	beq.n	8006890 <_scanf_float+0x1cc>
 8006826:	2b79      	cmp	r3, #121	; 0x79
 8006828:	d184      	bne.n	8006734 <_scanf_float+0x70>
 800682a:	f1bb 0f07 	cmp.w	fp, #7
 800682e:	d181      	bne.n	8006734 <_scanf_float+0x70>
 8006830:	f04f 0b08 	mov.w	fp, #8
 8006834:	e007      	b.n	8006846 <_scanf_float+0x182>
 8006836:	eb12 0f0b 	cmn.w	r2, fp
 800683a:	f47f af7b 	bne.w	8006734 <_scanf_float+0x70>
 800683e:	6821      	ldr	r1, [r4, #0]
 8006840:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8006844:	6021      	str	r1, [r4, #0]
 8006846:	702b      	strb	r3, [r5, #0]
 8006848:	3501      	adds	r5, #1
 800684a:	e79a      	b.n	8006782 <_scanf_float+0xbe>
 800684c:	6821      	ldr	r1, [r4, #0]
 800684e:	0608      	lsls	r0, r1, #24
 8006850:	f57f af70 	bpl.w	8006734 <_scanf_float+0x70>
 8006854:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006858:	e7f4      	b.n	8006844 <_scanf_float+0x180>
 800685a:	2a02      	cmp	r2, #2
 800685c:	d047      	beq.n	80068ee <_scanf_float+0x22a>
 800685e:	f1bb 0f01 	cmp.w	fp, #1
 8006862:	d003      	beq.n	800686c <_scanf_float+0x1a8>
 8006864:	f1bb 0f04 	cmp.w	fp, #4
 8006868:	f47f af64 	bne.w	8006734 <_scanf_float+0x70>
 800686c:	f10b 0b01 	add.w	fp, fp, #1
 8006870:	fa5f fb8b 	uxtb.w	fp, fp
 8006874:	e7e7      	b.n	8006846 <_scanf_float+0x182>
 8006876:	f1bb 0f03 	cmp.w	fp, #3
 800687a:	d0f7      	beq.n	800686c <_scanf_float+0x1a8>
 800687c:	f1bb 0f05 	cmp.w	fp, #5
 8006880:	e7f2      	b.n	8006868 <_scanf_float+0x1a4>
 8006882:	f1bb 0f02 	cmp.w	fp, #2
 8006886:	f47f af55 	bne.w	8006734 <_scanf_float+0x70>
 800688a:	f04f 0b03 	mov.w	fp, #3
 800688e:	e7da      	b.n	8006846 <_scanf_float+0x182>
 8006890:	f1bb 0f06 	cmp.w	fp, #6
 8006894:	f47f af4e 	bne.w	8006734 <_scanf_float+0x70>
 8006898:	f04f 0b07 	mov.w	fp, #7
 800689c:	e7d3      	b.n	8006846 <_scanf_float+0x182>
 800689e:	6821      	ldr	r1, [r4, #0]
 80068a0:	0588      	lsls	r0, r1, #22
 80068a2:	f57f af47 	bpl.w	8006734 <_scanf_float+0x70>
 80068a6:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80068aa:	6021      	str	r1, [r4, #0]
 80068ac:	f8cd 9008 	str.w	r9, [sp, #8]
 80068b0:	e7c9      	b.n	8006846 <_scanf_float+0x182>
 80068b2:	6821      	ldr	r1, [r4, #0]
 80068b4:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80068b8:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80068bc:	d006      	beq.n	80068cc <_scanf_float+0x208>
 80068be:	0548      	lsls	r0, r1, #21
 80068c0:	f57f af38 	bpl.w	8006734 <_scanf_float+0x70>
 80068c4:	f1b9 0f00 	cmp.w	r9, #0
 80068c8:	f43f af3b 	beq.w	8006742 <_scanf_float+0x7e>
 80068cc:	0588      	lsls	r0, r1, #22
 80068ce:	bf58      	it	pl
 80068d0:	9802      	ldrpl	r0, [sp, #8]
 80068d2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80068d6:	bf58      	it	pl
 80068d8:	eba9 0000 	subpl.w	r0, r9, r0
 80068dc:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80068e0:	bf58      	it	pl
 80068e2:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80068e6:	6021      	str	r1, [r4, #0]
 80068e8:	f04f 0900 	mov.w	r9, #0
 80068ec:	e7ab      	b.n	8006846 <_scanf_float+0x182>
 80068ee:	2203      	movs	r2, #3
 80068f0:	e7a9      	b.n	8006846 <_scanf_float+0x182>
 80068f2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80068f6:	9205      	str	r2, [sp, #20]
 80068f8:	4631      	mov	r1, r6
 80068fa:	4638      	mov	r0, r7
 80068fc:	4798      	blx	r3
 80068fe:	9a05      	ldr	r2, [sp, #20]
 8006900:	2800      	cmp	r0, #0
 8006902:	f43f af04 	beq.w	800670e <_scanf_float+0x4a>
 8006906:	e715      	b.n	8006734 <_scanf_float+0x70>
 8006908:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800690c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006910:	4632      	mov	r2, r6
 8006912:	4638      	mov	r0, r7
 8006914:	4798      	blx	r3
 8006916:	6923      	ldr	r3, [r4, #16]
 8006918:	3b01      	subs	r3, #1
 800691a:	6123      	str	r3, [r4, #16]
 800691c:	e715      	b.n	800674a <_scanf_float+0x86>
 800691e:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8006922:	2b06      	cmp	r3, #6
 8006924:	d80a      	bhi.n	800693c <_scanf_float+0x278>
 8006926:	f1bb 0f02 	cmp.w	fp, #2
 800692a:	d968      	bls.n	80069fe <_scanf_float+0x33a>
 800692c:	f1ab 0b03 	sub.w	fp, fp, #3
 8006930:	fa5f fb8b 	uxtb.w	fp, fp
 8006934:	eba5 0b0b 	sub.w	fp, r5, fp
 8006938:	455d      	cmp	r5, fp
 800693a:	d14b      	bne.n	80069d4 <_scanf_float+0x310>
 800693c:	6823      	ldr	r3, [r4, #0]
 800693e:	05da      	lsls	r2, r3, #23
 8006940:	d51f      	bpl.n	8006982 <_scanf_float+0x2be>
 8006942:	055b      	lsls	r3, r3, #21
 8006944:	d468      	bmi.n	8006a18 <_scanf_float+0x354>
 8006946:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800694a:	6923      	ldr	r3, [r4, #16]
 800694c:	2965      	cmp	r1, #101	; 0x65
 800694e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8006952:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8006956:	6123      	str	r3, [r4, #16]
 8006958:	d00d      	beq.n	8006976 <_scanf_float+0x2b2>
 800695a:	2945      	cmp	r1, #69	; 0x45
 800695c:	d00b      	beq.n	8006976 <_scanf_float+0x2b2>
 800695e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006962:	4632      	mov	r2, r6
 8006964:	4638      	mov	r0, r7
 8006966:	4798      	blx	r3
 8006968:	6923      	ldr	r3, [r4, #16]
 800696a:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800696e:	3b01      	subs	r3, #1
 8006970:	f1a5 0b02 	sub.w	fp, r5, #2
 8006974:	6123      	str	r3, [r4, #16]
 8006976:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800697a:	4632      	mov	r2, r6
 800697c:	4638      	mov	r0, r7
 800697e:	4798      	blx	r3
 8006980:	465d      	mov	r5, fp
 8006982:	6826      	ldr	r6, [r4, #0]
 8006984:	f016 0610 	ands.w	r6, r6, #16
 8006988:	d17a      	bne.n	8006a80 <_scanf_float+0x3bc>
 800698a:	702e      	strb	r6, [r5, #0]
 800698c:	6823      	ldr	r3, [r4, #0]
 800698e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006992:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006996:	d142      	bne.n	8006a1e <_scanf_float+0x35a>
 8006998:	9b02      	ldr	r3, [sp, #8]
 800699a:	eba9 0303 	sub.w	r3, r9, r3
 800699e:	425a      	negs	r2, r3
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d149      	bne.n	8006a38 <_scanf_float+0x374>
 80069a4:	2200      	movs	r2, #0
 80069a6:	4641      	mov	r1, r8
 80069a8:	4638      	mov	r0, r7
 80069aa:	f000 fea5 	bl	80076f8 <_strtod_r>
 80069ae:	6825      	ldr	r5, [r4, #0]
 80069b0:	f8da 3000 	ldr.w	r3, [sl]
 80069b4:	f015 0f02 	tst.w	r5, #2
 80069b8:	f103 0204 	add.w	r2, r3, #4
 80069bc:	ec59 8b10 	vmov	r8, r9, d0
 80069c0:	f8ca 2000 	str.w	r2, [sl]
 80069c4:	d043      	beq.n	8006a4e <_scanf_float+0x38a>
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	e9c3 8900 	strd	r8, r9, [r3]
 80069cc:	68e3      	ldr	r3, [r4, #12]
 80069ce:	3301      	adds	r3, #1
 80069d0:	60e3      	str	r3, [r4, #12]
 80069d2:	e6be      	b.n	8006752 <_scanf_float+0x8e>
 80069d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069d8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80069dc:	4632      	mov	r2, r6
 80069de:	4638      	mov	r0, r7
 80069e0:	4798      	blx	r3
 80069e2:	6923      	ldr	r3, [r4, #16]
 80069e4:	3b01      	subs	r3, #1
 80069e6:	6123      	str	r3, [r4, #16]
 80069e8:	e7a6      	b.n	8006938 <_scanf_float+0x274>
 80069ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069ee:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80069f2:	4632      	mov	r2, r6
 80069f4:	4638      	mov	r0, r7
 80069f6:	4798      	blx	r3
 80069f8:	6923      	ldr	r3, [r4, #16]
 80069fa:	3b01      	subs	r3, #1
 80069fc:	6123      	str	r3, [r4, #16]
 80069fe:	4545      	cmp	r5, r8
 8006a00:	d8f3      	bhi.n	80069ea <_scanf_float+0x326>
 8006a02:	e6a5      	b.n	8006750 <_scanf_float+0x8c>
 8006a04:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a08:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006a0c:	4632      	mov	r2, r6
 8006a0e:	4638      	mov	r0, r7
 8006a10:	4798      	blx	r3
 8006a12:	6923      	ldr	r3, [r4, #16]
 8006a14:	3b01      	subs	r3, #1
 8006a16:	6123      	str	r3, [r4, #16]
 8006a18:	4545      	cmp	r5, r8
 8006a1a:	d8f3      	bhi.n	8006a04 <_scanf_float+0x340>
 8006a1c:	e698      	b.n	8006750 <_scanf_float+0x8c>
 8006a1e:	9b03      	ldr	r3, [sp, #12]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d0bf      	beq.n	80069a4 <_scanf_float+0x2e0>
 8006a24:	9904      	ldr	r1, [sp, #16]
 8006a26:	230a      	movs	r3, #10
 8006a28:	4632      	mov	r2, r6
 8006a2a:	3101      	adds	r1, #1
 8006a2c:	4638      	mov	r0, r7
 8006a2e:	f000 feef 	bl	8007810 <_strtol_r>
 8006a32:	9b03      	ldr	r3, [sp, #12]
 8006a34:	9d04      	ldr	r5, [sp, #16]
 8006a36:	1ac2      	subs	r2, r0, r3
 8006a38:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006a3c:	429d      	cmp	r5, r3
 8006a3e:	bf28      	it	cs
 8006a40:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8006a44:	490f      	ldr	r1, [pc, #60]	; (8006a84 <_scanf_float+0x3c0>)
 8006a46:	4628      	mov	r0, r5
 8006a48:	f000 f824 	bl	8006a94 <siprintf>
 8006a4c:	e7aa      	b.n	80069a4 <_scanf_float+0x2e0>
 8006a4e:	f015 0504 	ands.w	r5, r5, #4
 8006a52:	d1b8      	bne.n	80069c6 <_scanf_float+0x302>
 8006a54:	681f      	ldr	r7, [r3, #0]
 8006a56:	ee10 2a10 	vmov	r2, s0
 8006a5a:	464b      	mov	r3, r9
 8006a5c:	ee10 0a10 	vmov	r0, s0
 8006a60:	4649      	mov	r1, r9
 8006a62:	f7fa f863 	bl	8000b2c <__aeabi_dcmpun>
 8006a66:	b128      	cbz	r0, 8006a74 <_scanf_float+0x3b0>
 8006a68:	4628      	mov	r0, r5
 8006a6a:	f000 f80d 	bl	8006a88 <nanf>
 8006a6e:	ed87 0a00 	vstr	s0, [r7]
 8006a72:	e7ab      	b.n	80069cc <_scanf_float+0x308>
 8006a74:	4640      	mov	r0, r8
 8006a76:	4649      	mov	r1, r9
 8006a78:	f7fa f8b6 	bl	8000be8 <__aeabi_d2f>
 8006a7c:	6038      	str	r0, [r7, #0]
 8006a7e:	e7a5      	b.n	80069cc <_scanf_float+0x308>
 8006a80:	2600      	movs	r6, #0
 8006a82:	e666      	b.n	8006752 <_scanf_float+0x8e>
 8006a84:	08009914 	.word	0x08009914

08006a88 <nanf>:
 8006a88:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006a90 <nanf+0x8>
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop
 8006a90:	7fc00000 	.word	0x7fc00000

08006a94 <siprintf>:
 8006a94:	b40e      	push	{r1, r2, r3}
 8006a96:	b500      	push	{lr}
 8006a98:	b09c      	sub	sp, #112	; 0x70
 8006a9a:	ab1d      	add	r3, sp, #116	; 0x74
 8006a9c:	9002      	str	r0, [sp, #8]
 8006a9e:	9006      	str	r0, [sp, #24]
 8006aa0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006aa4:	4809      	ldr	r0, [pc, #36]	; (8006acc <siprintf+0x38>)
 8006aa6:	9107      	str	r1, [sp, #28]
 8006aa8:	9104      	str	r1, [sp, #16]
 8006aaa:	4909      	ldr	r1, [pc, #36]	; (8006ad0 <siprintf+0x3c>)
 8006aac:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ab0:	9105      	str	r1, [sp, #20]
 8006ab2:	6800      	ldr	r0, [r0, #0]
 8006ab4:	9301      	str	r3, [sp, #4]
 8006ab6:	a902      	add	r1, sp, #8
 8006ab8:	f002 fd70 	bl	800959c <_svfiprintf_r>
 8006abc:	9b02      	ldr	r3, [sp, #8]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	701a      	strb	r2, [r3, #0]
 8006ac2:	b01c      	add	sp, #112	; 0x70
 8006ac4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ac8:	b003      	add	sp, #12
 8006aca:	4770      	bx	lr
 8006acc:	20000010 	.word	0x20000010
 8006ad0:	ffff0208 	.word	0xffff0208

08006ad4 <sulp>:
 8006ad4:	b570      	push	{r4, r5, r6, lr}
 8006ad6:	4604      	mov	r4, r0
 8006ad8:	460d      	mov	r5, r1
 8006ada:	ec45 4b10 	vmov	d0, r4, r5
 8006ade:	4616      	mov	r6, r2
 8006ae0:	f002 fb18 	bl	8009114 <__ulp>
 8006ae4:	ec51 0b10 	vmov	r0, r1, d0
 8006ae8:	b17e      	cbz	r6, 8006b0a <sulp+0x36>
 8006aea:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006aee:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	dd09      	ble.n	8006b0a <sulp+0x36>
 8006af6:	051b      	lsls	r3, r3, #20
 8006af8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006afc:	2400      	movs	r4, #0
 8006afe:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006b02:	4622      	mov	r2, r4
 8006b04:	462b      	mov	r3, r5
 8006b06:	f7f9 fd77 	bl	80005f8 <__aeabi_dmul>
 8006b0a:	bd70      	pop	{r4, r5, r6, pc}
 8006b0c:	0000      	movs	r0, r0
	...

08006b10 <_strtod_l>:
 8006b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b14:	461f      	mov	r7, r3
 8006b16:	b0a1      	sub	sp, #132	; 0x84
 8006b18:	2300      	movs	r3, #0
 8006b1a:	4681      	mov	r9, r0
 8006b1c:	4638      	mov	r0, r7
 8006b1e:	460e      	mov	r6, r1
 8006b20:	9217      	str	r2, [sp, #92]	; 0x5c
 8006b22:	931c      	str	r3, [sp, #112]	; 0x70
 8006b24:	f001 fff5 	bl	8008b12 <__localeconv_l>
 8006b28:	4680      	mov	r8, r0
 8006b2a:	6800      	ldr	r0, [r0, #0]
 8006b2c:	f7f9 fb50 	bl	80001d0 <strlen>
 8006b30:	f04f 0a00 	mov.w	sl, #0
 8006b34:	4604      	mov	r4, r0
 8006b36:	f04f 0b00 	mov.w	fp, #0
 8006b3a:	961b      	str	r6, [sp, #108]	; 0x6c
 8006b3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006b3e:	781a      	ldrb	r2, [r3, #0]
 8006b40:	2a0d      	cmp	r2, #13
 8006b42:	d832      	bhi.n	8006baa <_strtod_l+0x9a>
 8006b44:	2a09      	cmp	r2, #9
 8006b46:	d236      	bcs.n	8006bb6 <_strtod_l+0xa6>
 8006b48:	2a00      	cmp	r2, #0
 8006b4a:	d03e      	beq.n	8006bca <_strtod_l+0xba>
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	930d      	str	r3, [sp, #52]	; 0x34
 8006b50:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006b52:	782b      	ldrb	r3, [r5, #0]
 8006b54:	2b30      	cmp	r3, #48	; 0x30
 8006b56:	f040 80ac 	bne.w	8006cb2 <_strtod_l+0x1a2>
 8006b5a:	786b      	ldrb	r3, [r5, #1]
 8006b5c:	2b58      	cmp	r3, #88	; 0x58
 8006b5e:	d001      	beq.n	8006b64 <_strtod_l+0x54>
 8006b60:	2b78      	cmp	r3, #120	; 0x78
 8006b62:	d167      	bne.n	8006c34 <_strtod_l+0x124>
 8006b64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b66:	9301      	str	r3, [sp, #4]
 8006b68:	ab1c      	add	r3, sp, #112	; 0x70
 8006b6a:	9300      	str	r3, [sp, #0]
 8006b6c:	9702      	str	r7, [sp, #8]
 8006b6e:	ab1d      	add	r3, sp, #116	; 0x74
 8006b70:	4a88      	ldr	r2, [pc, #544]	; (8006d94 <_strtod_l+0x284>)
 8006b72:	a91b      	add	r1, sp, #108	; 0x6c
 8006b74:	4648      	mov	r0, r9
 8006b76:	f001 fcf2 	bl	800855e <__gethex>
 8006b7a:	f010 0407 	ands.w	r4, r0, #7
 8006b7e:	4606      	mov	r6, r0
 8006b80:	d005      	beq.n	8006b8e <_strtod_l+0x7e>
 8006b82:	2c06      	cmp	r4, #6
 8006b84:	d12b      	bne.n	8006bde <_strtod_l+0xce>
 8006b86:	3501      	adds	r5, #1
 8006b88:	2300      	movs	r3, #0
 8006b8a:	951b      	str	r5, [sp, #108]	; 0x6c
 8006b8c:	930d      	str	r3, [sp, #52]	; 0x34
 8006b8e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	f040 859a 	bne.w	80076ca <_strtod_l+0xbba>
 8006b96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b98:	b1e3      	cbz	r3, 8006bd4 <_strtod_l+0xc4>
 8006b9a:	4652      	mov	r2, sl
 8006b9c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006ba0:	ec43 2b10 	vmov	d0, r2, r3
 8006ba4:	b021      	add	sp, #132	; 0x84
 8006ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006baa:	2a2b      	cmp	r2, #43	; 0x2b
 8006bac:	d015      	beq.n	8006bda <_strtod_l+0xca>
 8006bae:	2a2d      	cmp	r2, #45	; 0x2d
 8006bb0:	d004      	beq.n	8006bbc <_strtod_l+0xac>
 8006bb2:	2a20      	cmp	r2, #32
 8006bb4:	d1ca      	bne.n	8006b4c <_strtod_l+0x3c>
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	931b      	str	r3, [sp, #108]	; 0x6c
 8006bba:	e7bf      	b.n	8006b3c <_strtod_l+0x2c>
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	920d      	str	r2, [sp, #52]	; 0x34
 8006bc0:	1c5a      	adds	r2, r3, #1
 8006bc2:	921b      	str	r2, [sp, #108]	; 0x6c
 8006bc4:	785b      	ldrb	r3, [r3, #1]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d1c2      	bne.n	8006b50 <_strtod_l+0x40>
 8006bca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006bcc:	961b      	str	r6, [sp, #108]	; 0x6c
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	f040 8579 	bne.w	80076c6 <_strtod_l+0xbb6>
 8006bd4:	4652      	mov	r2, sl
 8006bd6:	465b      	mov	r3, fp
 8006bd8:	e7e2      	b.n	8006ba0 <_strtod_l+0x90>
 8006bda:	2200      	movs	r2, #0
 8006bdc:	e7ef      	b.n	8006bbe <_strtod_l+0xae>
 8006bde:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006be0:	b13a      	cbz	r2, 8006bf2 <_strtod_l+0xe2>
 8006be2:	2135      	movs	r1, #53	; 0x35
 8006be4:	a81e      	add	r0, sp, #120	; 0x78
 8006be6:	f002 fb8d 	bl	8009304 <__copybits>
 8006bea:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006bec:	4648      	mov	r0, r9
 8006bee:	f001 fffa 	bl	8008be6 <_Bfree>
 8006bf2:	3c01      	subs	r4, #1
 8006bf4:	2c04      	cmp	r4, #4
 8006bf6:	d806      	bhi.n	8006c06 <_strtod_l+0xf6>
 8006bf8:	e8df f004 	tbb	[pc, r4]
 8006bfc:	1714030a 	.word	0x1714030a
 8006c00:	0a          	.byte	0x0a
 8006c01:	00          	.byte	0x00
 8006c02:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8006c06:	0730      	lsls	r0, r6, #28
 8006c08:	d5c1      	bpl.n	8006b8e <_strtod_l+0x7e>
 8006c0a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006c0e:	e7be      	b.n	8006b8e <_strtod_l+0x7e>
 8006c10:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8006c14:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006c16:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006c1a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006c1e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006c22:	e7f0      	b.n	8006c06 <_strtod_l+0xf6>
 8006c24:	f8df b170 	ldr.w	fp, [pc, #368]	; 8006d98 <_strtod_l+0x288>
 8006c28:	e7ed      	b.n	8006c06 <_strtod_l+0xf6>
 8006c2a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006c2e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006c32:	e7e8      	b.n	8006c06 <_strtod_l+0xf6>
 8006c34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006c36:	1c5a      	adds	r2, r3, #1
 8006c38:	921b      	str	r2, [sp, #108]	; 0x6c
 8006c3a:	785b      	ldrb	r3, [r3, #1]
 8006c3c:	2b30      	cmp	r3, #48	; 0x30
 8006c3e:	d0f9      	beq.n	8006c34 <_strtod_l+0x124>
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d0a4      	beq.n	8006b8e <_strtod_l+0x7e>
 8006c44:	2301      	movs	r3, #1
 8006c46:	2500      	movs	r5, #0
 8006c48:	9306      	str	r3, [sp, #24]
 8006c4a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006c4c:	9308      	str	r3, [sp, #32]
 8006c4e:	9507      	str	r5, [sp, #28]
 8006c50:	9505      	str	r5, [sp, #20]
 8006c52:	220a      	movs	r2, #10
 8006c54:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006c56:	7807      	ldrb	r7, [r0, #0]
 8006c58:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8006c5c:	b2d9      	uxtb	r1, r3
 8006c5e:	2909      	cmp	r1, #9
 8006c60:	d929      	bls.n	8006cb6 <_strtod_l+0x1a6>
 8006c62:	4622      	mov	r2, r4
 8006c64:	f8d8 1000 	ldr.w	r1, [r8]
 8006c68:	f002 fda0 	bl	80097ac <strncmp>
 8006c6c:	2800      	cmp	r0, #0
 8006c6e:	d031      	beq.n	8006cd4 <_strtod_l+0x1c4>
 8006c70:	2000      	movs	r0, #0
 8006c72:	9c05      	ldr	r4, [sp, #20]
 8006c74:	9004      	str	r0, [sp, #16]
 8006c76:	463b      	mov	r3, r7
 8006c78:	4602      	mov	r2, r0
 8006c7a:	2b65      	cmp	r3, #101	; 0x65
 8006c7c:	d001      	beq.n	8006c82 <_strtod_l+0x172>
 8006c7e:	2b45      	cmp	r3, #69	; 0x45
 8006c80:	d114      	bne.n	8006cac <_strtod_l+0x19c>
 8006c82:	b924      	cbnz	r4, 8006c8e <_strtod_l+0x17e>
 8006c84:	b910      	cbnz	r0, 8006c8c <_strtod_l+0x17c>
 8006c86:	9b06      	ldr	r3, [sp, #24]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d09e      	beq.n	8006bca <_strtod_l+0xba>
 8006c8c:	2400      	movs	r4, #0
 8006c8e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006c90:	1c73      	adds	r3, r6, #1
 8006c92:	931b      	str	r3, [sp, #108]	; 0x6c
 8006c94:	7873      	ldrb	r3, [r6, #1]
 8006c96:	2b2b      	cmp	r3, #43	; 0x2b
 8006c98:	d078      	beq.n	8006d8c <_strtod_l+0x27c>
 8006c9a:	2b2d      	cmp	r3, #45	; 0x2d
 8006c9c:	d070      	beq.n	8006d80 <_strtod_l+0x270>
 8006c9e:	f04f 0c00 	mov.w	ip, #0
 8006ca2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8006ca6:	2f09      	cmp	r7, #9
 8006ca8:	d97c      	bls.n	8006da4 <_strtod_l+0x294>
 8006caa:	961b      	str	r6, [sp, #108]	; 0x6c
 8006cac:	f04f 0e00 	mov.w	lr, #0
 8006cb0:	e09a      	b.n	8006de8 <_strtod_l+0x2d8>
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	e7c7      	b.n	8006c46 <_strtod_l+0x136>
 8006cb6:	9905      	ldr	r1, [sp, #20]
 8006cb8:	2908      	cmp	r1, #8
 8006cba:	bfdd      	ittte	le
 8006cbc:	9907      	ldrle	r1, [sp, #28]
 8006cbe:	fb02 3301 	mlale	r3, r2, r1, r3
 8006cc2:	9307      	strle	r3, [sp, #28]
 8006cc4:	fb02 3505 	mlagt	r5, r2, r5, r3
 8006cc8:	9b05      	ldr	r3, [sp, #20]
 8006cca:	3001      	adds	r0, #1
 8006ccc:	3301      	adds	r3, #1
 8006cce:	9305      	str	r3, [sp, #20]
 8006cd0:	901b      	str	r0, [sp, #108]	; 0x6c
 8006cd2:	e7bf      	b.n	8006c54 <_strtod_l+0x144>
 8006cd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006cd6:	191a      	adds	r2, r3, r4
 8006cd8:	921b      	str	r2, [sp, #108]	; 0x6c
 8006cda:	9a05      	ldr	r2, [sp, #20]
 8006cdc:	5d1b      	ldrb	r3, [r3, r4]
 8006cde:	2a00      	cmp	r2, #0
 8006ce0:	d037      	beq.n	8006d52 <_strtod_l+0x242>
 8006ce2:	9c05      	ldr	r4, [sp, #20]
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006cea:	2909      	cmp	r1, #9
 8006cec:	d913      	bls.n	8006d16 <_strtod_l+0x206>
 8006cee:	2101      	movs	r1, #1
 8006cf0:	9104      	str	r1, [sp, #16]
 8006cf2:	e7c2      	b.n	8006c7a <_strtod_l+0x16a>
 8006cf4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006cf6:	1c5a      	adds	r2, r3, #1
 8006cf8:	921b      	str	r2, [sp, #108]	; 0x6c
 8006cfa:	785b      	ldrb	r3, [r3, #1]
 8006cfc:	3001      	adds	r0, #1
 8006cfe:	2b30      	cmp	r3, #48	; 0x30
 8006d00:	d0f8      	beq.n	8006cf4 <_strtod_l+0x1e4>
 8006d02:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006d06:	2a08      	cmp	r2, #8
 8006d08:	f200 84e4 	bhi.w	80076d4 <_strtod_l+0xbc4>
 8006d0c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006d0e:	9208      	str	r2, [sp, #32]
 8006d10:	4602      	mov	r2, r0
 8006d12:	2000      	movs	r0, #0
 8006d14:	4604      	mov	r4, r0
 8006d16:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8006d1a:	f100 0101 	add.w	r1, r0, #1
 8006d1e:	d012      	beq.n	8006d46 <_strtod_l+0x236>
 8006d20:	440a      	add	r2, r1
 8006d22:	eb00 0c04 	add.w	ip, r0, r4
 8006d26:	4621      	mov	r1, r4
 8006d28:	270a      	movs	r7, #10
 8006d2a:	458c      	cmp	ip, r1
 8006d2c:	d113      	bne.n	8006d56 <_strtod_l+0x246>
 8006d2e:	1821      	adds	r1, r4, r0
 8006d30:	2908      	cmp	r1, #8
 8006d32:	f104 0401 	add.w	r4, r4, #1
 8006d36:	4404      	add	r4, r0
 8006d38:	dc19      	bgt.n	8006d6e <_strtod_l+0x25e>
 8006d3a:	9b07      	ldr	r3, [sp, #28]
 8006d3c:	210a      	movs	r1, #10
 8006d3e:	fb01 e303 	mla	r3, r1, r3, lr
 8006d42:	9307      	str	r3, [sp, #28]
 8006d44:	2100      	movs	r1, #0
 8006d46:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d48:	1c58      	adds	r0, r3, #1
 8006d4a:	901b      	str	r0, [sp, #108]	; 0x6c
 8006d4c:	785b      	ldrb	r3, [r3, #1]
 8006d4e:	4608      	mov	r0, r1
 8006d50:	e7c9      	b.n	8006ce6 <_strtod_l+0x1d6>
 8006d52:	9805      	ldr	r0, [sp, #20]
 8006d54:	e7d3      	b.n	8006cfe <_strtod_l+0x1ee>
 8006d56:	2908      	cmp	r1, #8
 8006d58:	f101 0101 	add.w	r1, r1, #1
 8006d5c:	dc03      	bgt.n	8006d66 <_strtod_l+0x256>
 8006d5e:	9b07      	ldr	r3, [sp, #28]
 8006d60:	437b      	muls	r3, r7
 8006d62:	9307      	str	r3, [sp, #28]
 8006d64:	e7e1      	b.n	8006d2a <_strtod_l+0x21a>
 8006d66:	2910      	cmp	r1, #16
 8006d68:	bfd8      	it	le
 8006d6a:	437d      	mulle	r5, r7
 8006d6c:	e7dd      	b.n	8006d2a <_strtod_l+0x21a>
 8006d6e:	2c10      	cmp	r4, #16
 8006d70:	bfdc      	itt	le
 8006d72:	210a      	movle	r1, #10
 8006d74:	fb01 e505 	mlale	r5, r1, r5, lr
 8006d78:	e7e4      	b.n	8006d44 <_strtod_l+0x234>
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	9304      	str	r3, [sp, #16]
 8006d7e:	e781      	b.n	8006c84 <_strtod_l+0x174>
 8006d80:	f04f 0c01 	mov.w	ip, #1
 8006d84:	1cb3      	adds	r3, r6, #2
 8006d86:	931b      	str	r3, [sp, #108]	; 0x6c
 8006d88:	78b3      	ldrb	r3, [r6, #2]
 8006d8a:	e78a      	b.n	8006ca2 <_strtod_l+0x192>
 8006d8c:	f04f 0c00 	mov.w	ip, #0
 8006d90:	e7f8      	b.n	8006d84 <_strtod_l+0x274>
 8006d92:	bf00      	nop
 8006d94:	0800991c 	.word	0x0800991c
 8006d98:	7ff00000 	.word	0x7ff00000
 8006d9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d9e:	1c5f      	adds	r7, r3, #1
 8006da0:	971b      	str	r7, [sp, #108]	; 0x6c
 8006da2:	785b      	ldrb	r3, [r3, #1]
 8006da4:	2b30      	cmp	r3, #48	; 0x30
 8006da6:	d0f9      	beq.n	8006d9c <_strtod_l+0x28c>
 8006da8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8006dac:	2f08      	cmp	r7, #8
 8006dae:	f63f af7d 	bhi.w	8006cac <_strtod_l+0x19c>
 8006db2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006db6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006db8:	930a      	str	r3, [sp, #40]	; 0x28
 8006dba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006dbc:	1c5f      	adds	r7, r3, #1
 8006dbe:	971b      	str	r7, [sp, #108]	; 0x6c
 8006dc0:	785b      	ldrb	r3, [r3, #1]
 8006dc2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8006dc6:	f1b8 0f09 	cmp.w	r8, #9
 8006dca:	d937      	bls.n	8006e3c <_strtod_l+0x32c>
 8006dcc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006dce:	1a7f      	subs	r7, r7, r1
 8006dd0:	2f08      	cmp	r7, #8
 8006dd2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006dd6:	dc37      	bgt.n	8006e48 <_strtod_l+0x338>
 8006dd8:	45be      	cmp	lr, r7
 8006dda:	bfa8      	it	ge
 8006ddc:	46be      	movge	lr, r7
 8006dde:	f1bc 0f00 	cmp.w	ip, #0
 8006de2:	d001      	beq.n	8006de8 <_strtod_l+0x2d8>
 8006de4:	f1ce 0e00 	rsb	lr, lr, #0
 8006de8:	2c00      	cmp	r4, #0
 8006dea:	d151      	bne.n	8006e90 <_strtod_l+0x380>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	f47f aece 	bne.w	8006b8e <_strtod_l+0x7e>
 8006df2:	9a06      	ldr	r2, [sp, #24]
 8006df4:	2a00      	cmp	r2, #0
 8006df6:	f47f aeca 	bne.w	8006b8e <_strtod_l+0x7e>
 8006dfa:	9a04      	ldr	r2, [sp, #16]
 8006dfc:	2a00      	cmp	r2, #0
 8006dfe:	f47f aee4 	bne.w	8006bca <_strtod_l+0xba>
 8006e02:	2b4e      	cmp	r3, #78	; 0x4e
 8006e04:	d027      	beq.n	8006e56 <_strtod_l+0x346>
 8006e06:	dc21      	bgt.n	8006e4c <_strtod_l+0x33c>
 8006e08:	2b49      	cmp	r3, #73	; 0x49
 8006e0a:	f47f aede 	bne.w	8006bca <_strtod_l+0xba>
 8006e0e:	49a0      	ldr	r1, [pc, #640]	; (8007090 <_strtod_l+0x580>)
 8006e10:	a81b      	add	r0, sp, #108	; 0x6c
 8006e12:	f001 fdd7 	bl	80089c4 <__match>
 8006e16:	2800      	cmp	r0, #0
 8006e18:	f43f aed7 	beq.w	8006bca <_strtod_l+0xba>
 8006e1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006e1e:	499d      	ldr	r1, [pc, #628]	; (8007094 <_strtod_l+0x584>)
 8006e20:	3b01      	subs	r3, #1
 8006e22:	a81b      	add	r0, sp, #108	; 0x6c
 8006e24:	931b      	str	r3, [sp, #108]	; 0x6c
 8006e26:	f001 fdcd 	bl	80089c4 <__match>
 8006e2a:	b910      	cbnz	r0, 8006e32 <_strtod_l+0x322>
 8006e2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006e2e:	3301      	adds	r3, #1
 8006e30:	931b      	str	r3, [sp, #108]	; 0x6c
 8006e32:	f8df b274 	ldr.w	fp, [pc, #628]	; 80070a8 <_strtod_l+0x598>
 8006e36:	f04f 0a00 	mov.w	sl, #0
 8006e3a:	e6a8      	b.n	8006b8e <_strtod_l+0x7e>
 8006e3c:	210a      	movs	r1, #10
 8006e3e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006e42:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006e46:	e7b8      	b.n	8006dba <_strtod_l+0x2aa>
 8006e48:	46be      	mov	lr, r7
 8006e4a:	e7c8      	b.n	8006dde <_strtod_l+0x2ce>
 8006e4c:	2b69      	cmp	r3, #105	; 0x69
 8006e4e:	d0de      	beq.n	8006e0e <_strtod_l+0x2fe>
 8006e50:	2b6e      	cmp	r3, #110	; 0x6e
 8006e52:	f47f aeba 	bne.w	8006bca <_strtod_l+0xba>
 8006e56:	4990      	ldr	r1, [pc, #576]	; (8007098 <_strtod_l+0x588>)
 8006e58:	a81b      	add	r0, sp, #108	; 0x6c
 8006e5a:	f001 fdb3 	bl	80089c4 <__match>
 8006e5e:	2800      	cmp	r0, #0
 8006e60:	f43f aeb3 	beq.w	8006bca <_strtod_l+0xba>
 8006e64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	2b28      	cmp	r3, #40	; 0x28
 8006e6a:	d10e      	bne.n	8006e8a <_strtod_l+0x37a>
 8006e6c:	aa1e      	add	r2, sp, #120	; 0x78
 8006e6e:	498b      	ldr	r1, [pc, #556]	; (800709c <_strtod_l+0x58c>)
 8006e70:	a81b      	add	r0, sp, #108	; 0x6c
 8006e72:	f001 fdbb 	bl	80089ec <__hexnan>
 8006e76:	2805      	cmp	r0, #5
 8006e78:	d107      	bne.n	8006e8a <_strtod_l+0x37a>
 8006e7a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006e7c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8006e80:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006e84:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006e88:	e681      	b.n	8006b8e <_strtod_l+0x7e>
 8006e8a:	f8df b224 	ldr.w	fp, [pc, #548]	; 80070b0 <_strtod_l+0x5a0>
 8006e8e:	e7d2      	b.n	8006e36 <_strtod_l+0x326>
 8006e90:	ebae 0302 	sub.w	r3, lr, r2
 8006e94:	9306      	str	r3, [sp, #24]
 8006e96:	9b05      	ldr	r3, [sp, #20]
 8006e98:	9807      	ldr	r0, [sp, #28]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	bf08      	it	eq
 8006e9e:	4623      	moveq	r3, r4
 8006ea0:	2c10      	cmp	r4, #16
 8006ea2:	9305      	str	r3, [sp, #20]
 8006ea4:	46a0      	mov	r8, r4
 8006ea6:	bfa8      	it	ge
 8006ea8:	f04f 0810 	movge.w	r8, #16
 8006eac:	f7f9 fb2a 	bl	8000504 <__aeabi_ui2d>
 8006eb0:	2c09      	cmp	r4, #9
 8006eb2:	4682      	mov	sl, r0
 8006eb4:	468b      	mov	fp, r1
 8006eb6:	dc13      	bgt.n	8006ee0 <_strtod_l+0x3d0>
 8006eb8:	9b06      	ldr	r3, [sp, #24]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f43f ae67 	beq.w	8006b8e <_strtod_l+0x7e>
 8006ec0:	9b06      	ldr	r3, [sp, #24]
 8006ec2:	dd7a      	ble.n	8006fba <_strtod_l+0x4aa>
 8006ec4:	2b16      	cmp	r3, #22
 8006ec6:	dc61      	bgt.n	8006f8c <_strtod_l+0x47c>
 8006ec8:	4a75      	ldr	r2, [pc, #468]	; (80070a0 <_strtod_l+0x590>)
 8006eca:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8006ece:	e9de 0100 	ldrd	r0, r1, [lr]
 8006ed2:	4652      	mov	r2, sl
 8006ed4:	465b      	mov	r3, fp
 8006ed6:	f7f9 fb8f 	bl	80005f8 <__aeabi_dmul>
 8006eda:	4682      	mov	sl, r0
 8006edc:	468b      	mov	fp, r1
 8006ede:	e656      	b.n	8006b8e <_strtod_l+0x7e>
 8006ee0:	4b6f      	ldr	r3, [pc, #444]	; (80070a0 <_strtod_l+0x590>)
 8006ee2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006ee6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006eea:	f7f9 fb85 	bl	80005f8 <__aeabi_dmul>
 8006eee:	4606      	mov	r6, r0
 8006ef0:	4628      	mov	r0, r5
 8006ef2:	460f      	mov	r7, r1
 8006ef4:	f7f9 fb06 	bl	8000504 <__aeabi_ui2d>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	460b      	mov	r3, r1
 8006efc:	4630      	mov	r0, r6
 8006efe:	4639      	mov	r1, r7
 8006f00:	f7f9 f9c4 	bl	800028c <__adddf3>
 8006f04:	2c0f      	cmp	r4, #15
 8006f06:	4682      	mov	sl, r0
 8006f08:	468b      	mov	fp, r1
 8006f0a:	ddd5      	ble.n	8006eb8 <_strtod_l+0x3a8>
 8006f0c:	9b06      	ldr	r3, [sp, #24]
 8006f0e:	eba4 0808 	sub.w	r8, r4, r8
 8006f12:	4498      	add	r8, r3
 8006f14:	f1b8 0f00 	cmp.w	r8, #0
 8006f18:	f340 8096 	ble.w	8007048 <_strtod_l+0x538>
 8006f1c:	f018 030f 	ands.w	r3, r8, #15
 8006f20:	d00a      	beq.n	8006f38 <_strtod_l+0x428>
 8006f22:	495f      	ldr	r1, [pc, #380]	; (80070a0 <_strtod_l+0x590>)
 8006f24:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006f28:	4652      	mov	r2, sl
 8006f2a:	465b      	mov	r3, fp
 8006f2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f30:	f7f9 fb62 	bl	80005f8 <__aeabi_dmul>
 8006f34:	4682      	mov	sl, r0
 8006f36:	468b      	mov	fp, r1
 8006f38:	f038 080f 	bics.w	r8, r8, #15
 8006f3c:	d073      	beq.n	8007026 <_strtod_l+0x516>
 8006f3e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006f42:	dd47      	ble.n	8006fd4 <_strtod_l+0x4c4>
 8006f44:	2400      	movs	r4, #0
 8006f46:	46a0      	mov	r8, r4
 8006f48:	9407      	str	r4, [sp, #28]
 8006f4a:	9405      	str	r4, [sp, #20]
 8006f4c:	2322      	movs	r3, #34	; 0x22
 8006f4e:	f8df b158 	ldr.w	fp, [pc, #344]	; 80070a8 <_strtod_l+0x598>
 8006f52:	f8c9 3000 	str.w	r3, [r9]
 8006f56:	f04f 0a00 	mov.w	sl, #0
 8006f5a:	9b07      	ldr	r3, [sp, #28]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f43f ae16 	beq.w	8006b8e <_strtod_l+0x7e>
 8006f62:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006f64:	4648      	mov	r0, r9
 8006f66:	f001 fe3e 	bl	8008be6 <_Bfree>
 8006f6a:	9905      	ldr	r1, [sp, #20]
 8006f6c:	4648      	mov	r0, r9
 8006f6e:	f001 fe3a 	bl	8008be6 <_Bfree>
 8006f72:	4641      	mov	r1, r8
 8006f74:	4648      	mov	r0, r9
 8006f76:	f001 fe36 	bl	8008be6 <_Bfree>
 8006f7a:	9907      	ldr	r1, [sp, #28]
 8006f7c:	4648      	mov	r0, r9
 8006f7e:	f001 fe32 	bl	8008be6 <_Bfree>
 8006f82:	4621      	mov	r1, r4
 8006f84:	4648      	mov	r0, r9
 8006f86:	f001 fe2e 	bl	8008be6 <_Bfree>
 8006f8a:	e600      	b.n	8006b8e <_strtod_l+0x7e>
 8006f8c:	9a06      	ldr	r2, [sp, #24]
 8006f8e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8006f92:	4293      	cmp	r3, r2
 8006f94:	dbba      	blt.n	8006f0c <_strtod_l+0x3fc>
 8006f96:	4d42      	ldr	r5, [pc, #264]	; (80070a0 <_strtod_l+0x590>)
 8006f98:	f1c4 040f 	rsb	r4, r4, #15
 8006f9c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006fa0:	4652      	mov	r2, sl
 8006fa2:	465b      	mov	r3, fp
 8006fa4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fa8:	f7f9 fb26 	bl	80005f8 <__aeabi_dmul>
 8006fac:	9b06      	ldr	r3, [sp, #24]
 8006fae:	1b1c      	subs	r4, r3, r4
 8006fb0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8006fb4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006fb8:	e78d      	b.n	8006ed6 <_strtod_l+0x3c6>
 8006fba:	f113 0f16 	cmn.w	r3, #22
 8006fbe:	dba5      	blt.n	8006f0c <_strtod_l+0x3fc>
 8006fc0:	4a37      	ldr	r2, [pc, #220]	; (80070a0 <_strtod_l+0x590>)
 8006fc2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8006fc6:	e9d2 2300 	ldrd	r2, r3, [r2]
 8006fca:	4650      	mov	r0, sl
 8006fcc:	4659      	mov	r1, fp
 8006fce:	f7f9 fc3d 	bl	800084c <__aeabi_ddiv>
 8006fd2:	e782      	b.n	8006eda <_strtod_l+0x3ca>
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	4e33      	ldr	r6, [pc, #204]	; (80070a4 <_strtod_l+0x594>)
 8006fd8:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006fdc:	4650      	mov	r0, sl
 8006fde:	4659      	mov	r1, fp
 8006fe0:	461d      	mov	r5, r3
 8006fe2:	f1b8 0f01 	cmp.w	r8, #1
 8006fe6:	dc21      	bgt.n	800702c <_strtod_l+0x51c>
 8006fe8:	b10b      	cbz	r3, 8006fee <_strtod_l+0x4de>
 8006fea:	4682      	mov	sl, r0
 8006fec:	468b      	mov	fp, r1
 8006fee:	4b2d      	ldr	r3, [pc, #180]	; (80070a4 <_strtod_l+0x594>)
 8006ff0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006ff4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006ff8:	4652      	mov	r2, sl
 8006ffa:	465b      	mov	r3, fp
 8006ffc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007000:	f7f9 fafa 	bl	80005f8 <__aeabi_dmul>
 8007004:	4b28      	ldr	r3, [pc, #160]	; (80070a8 <_strtod_l+0x598>)
 8007006:	460a      	mov	r2, r1
 8007008:	400b      	ands	r3, r1
 800700a:	4928      	ldr	r1, [pc, #160]	; (80070ac <_strtod_l+0x59c>)
 800700c:	428b      	cmp	r3, r1
 800700e:	4682      	mov	sl, r0
 8007010:	d898      	bhi.n	8006f44 <_strtod_l+0x434>
 8007012:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007016:	428b      	cmp	r3, r1
 8007018:	bf86      	itte	hi
 800701a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80070b4 <_strtod_l+0x5a4>
 800701e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8007022:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007026:	2300      	movs	r3, #0
 8007028:	9304      	str	r3, [sp, #16]
 800702a:	e077      	b.n	800711c <_strtod_l+0x60c>
 800702c:	f018 0f01 	tst.w	r8, #1
 8007030:	d006      	beq.n	8007040 <_strtod_l+0x530>
 8007032:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8007036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703a:	f7f9 fadd 	bl	80005f8 <__aeabi_dmul>
 800703e:	2301      	movs	r3, #1
 8007040:	3501      	adds	r5, #1
 8007042:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007046:	e7cc      	b.n	8006fe2 <_strtod_l+0x4d2>
 8007048:	d0ed      	beq.n	8007026 <_strtod_l+0x516>
 800704a:	f1c8 0800 	rsb	r8, r8, #0
 800704e:	f018 020f 	ands.w	r2, r8, #15
 8007052:	d00a      	beq.n	800706a <_strtod_l+0x55a>
 8007054:	4b12      	ldr	r3, [pc, #72]	; (80070a0 <_strtod_l+0x590>)
 8007056:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800705a:	4650      	mov	r0, sl
 800705c:	4659      	mov	r1, fp
 800705e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007062:	f7f9 fbf3 	bl	800084c <__aeabi_ddiv>
 8007066:	4682      	mov	sl, r0
 8007068:	468b      	mov	fp, r1
 800706a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800706e:	d0da      	beq.n	8007026 <_strtod_l+0x516>
 8007070:	f1b8 0f1f 	cmp.w	r8, #31
 8007074:	dd20      	ble.n	80070b8 <_strtod_l+0x5a8>
 8007076:	2400      	movs	r4, #0
 8007078:	46a0      	mov	r8, r4
 800707a:	9407      	str	r4, [sp, #28]
 800707c:	9405      	str	r4, [sp, #20]
 800707e:	2322      	movs	r3, #34	; 0x22
 8007080:	f04f 0a00 	mov.w	sl, #0
 8007084:	f04f 0b00 	mov.w	fp, #0
 8007088:	f8c9 3000 	str.w	r3, [r9]
 800708c:	e765      	b.n	8006f5a <_strtod_l+0x44a>
 800708e:	bf00      	nop
 8007090:	080098e5 	.word	0x080098e5
 8007094:	08009973 	.word	0x08009973
 8007098:	080098ed 	.word	0x080098ed
 800709c:	08009930 	.word	0x08009930
 80070a0:	080099b0 	.word	0x080099b0
 80070a4:	08009988 	.word	0x08009988
 80070a8:	7ff00000 	.word	0x7ff00000
 80070ac:	7ca00000 	.word	0x7ca00000
 80070b0:	fff80000 	.word	0xfff80000
 80070b4:	7fefffff 	.word	0x7fefffff
 80070b8:	f018 0310 	ands.w	r3, r8, #16
 80070bc:	bf18      	it	ne
 80070be:	236a      	movne	r3, #106	; 0x6a
 80070c0:	4da0      	ldr	r5, [pc, #640]	; (8007344 <_strtod_l+0x834>)
 80070c2:	9304      	str	r3, [sp, #16]
 80070c4:	4650      	mov	r0, sl
 80070c6:	4659      	mov	r1, fp
 80070c8:	2300      	movs	r3, #0
 80070ca:	f1b8 0f00 	cmp.w	r8, #0
 80070ce:	f300 810a 	bgt.w	80072e6 <_strtod_l+0x7d6>
 80070d2:	b10b      	cbz	r3, 80070d8 <_strtod_l+0x5c8>
 80070d4:	4682      	mov	sl, r0
 80070d6:	468b      	mov	fp, r1
 80070d8:	9b04      	ldr	r3, [sp, #16]
 80070da:	b1bb      	cbz	r3, 800710c <_strtod_l+0x5fc>
 80070dc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80070e0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	4659      	mov	r1, fp
 80070e8:	dd10      	ble.n	800710c <_strtod_l+0x5fc>
 80070ea:	2b1f      	cmp	r3, #31
 80070ec:	f340 8107 	ble.w	80072fe <_strtod_l+0x7ee>
 80070f0:	2b34      	cmp	r3, #52	; 0x34
 80070f2:	bfde      	ittt	le
 80070f4:	3b20      	suble	r3, #32
 80070f6:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 80070fa:	fa02 f303 	lslle.w	r3, r2, r3
 80070fe:	f04f 0a00 	mov.w	sl, #0
 8007102:	bfcc      	ite	gt
 8007104:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007108:	ea03 0b01 	andle.w	fp, r3, r1
 800710c:	2200      	movs	r2, #0
 800710e:	2300      	movs	r3, #0
 8007110:	4650      	mov	r0, sl
 8007112:	4659      	mov	r1, fp
 8007114:	f7f9 fcd8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007118:	2800      	cmp	r0, #0
 800711a:	d1ac      	bne.n	8007076 <_strtod_l+0x566>
 800711c:	9b07      	ldr	r3, [sp, #28]
 800711e:	9300      	str	r3, [sp, #0]
 8007120:	9a05      	ldr	r2, [sp, #20]
 8007122:	9908      	ldr	r1, [sp, #32]
 8007124:	4623      	mov	r3, r4
 8007126:	4648      	mov	r0, r9
 8007128:	f001 fdaf 	bl	8008c8a <__s2b>
 800712c:	9007      	str	r0, [sp, #28]
 800712e:	2800      	cmp	r0, #0
 8007130:	f43f af08 	beq.w	8006f44 <_strtod_l+0x434>
 8007134:	9a06      	ldr	r2, [sp, #24]
 8007136:	9b06      	ldr	r3, [sp, #24]
 8007138:	2a00      	cmp	r2, #0
 800713a:	f1c3 0300 	rsb	r3, r3, #0
 800713e:	bfa8      	it	ge
 8007140:	2300      	movge	r3, #0
 8007142:	930e      	str	r3, [sp, #56]	; 0x38
 8007144:	2400      	movs	r4, #0
 8007146:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800714a:	9316      	str	r3, [sp, #88]	; 0x58
 800714c:	46a0      	mov	r8, r4
 800714e:	9b07      	ldr	r3, [sp, #28]
 8007150:	4648      	mov	r0, r9
 8007152:	6859      	ldr	r1, [r3, #4]
 8007154:	f001 fd13 	bl	8008b7e <_Balloc>
 8007158:	9005      	str	r0, [sp, #20]
 800715a:	2800      	cmp	r0, #0
 800715c:	f43f aef6 	beq.w	8006f4c <_strtod_l+0x43c>
 8007160:	9b07      	ldr	r3, [sp, #28]
 8007162:	691a      	ldr	r2, [r3, #16]
 8007164:	3202      	adds	r2, #2
 8007166:	f103 010c 	add.w	r1, r3, #12
 800716a:	0092      	lsls	r2, r2, #2
 800716c:	300c      	adds	r0, #12
 800716e:	f001 fcfb 	bl	8008b68 <memcpy>
 8007172:	aa1e      	add	r2, sp, #120	; 0x78
 8007174:	a91d      	add	r1, sp, #116	; 0x74
 8007176:	ec4b ab10 	vmov	d0, sl, fp
 800717a:	4648      	mov	r0, r9
 800717c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007180:	f002 f83e 	bl	8009200 <__d2b>
 8007184:	901c      	str	r0, [sp, #112]	; 0x70
 8007186:	2800      	cmp	r0, #0
 8007188:	f43f aee0 	beq.w	8006f4c <_strtod_l+0x43c>
 800718c:	2101      	movs	r1, #1
 800718e:	4648      	mov	r0, r9
 8007190:	f001 fe07 	bl	8008da2 <__i2b>
 8007194:	4680      	mov	r8, r0
 8007196:	2800      	cmp	r0, #0
 8007198:	f43f aed8 	beq.w	8006f4c <_strtod_l+0x43c>
 800719c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800719e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80071a0:	2e00      	cmp	r6, #0
 80071a2:	bfab      	itete	ge
 80071a4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80071a6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80071a8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80071aa:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80071ac:	bfac      	ite	ge
 80071ae:	18f7      	addge	r7, r6, r3
 80071b0:	1b9d      	sublt	r5, r3, r6
 80071b2:	9b04      	ldr	r3, [sp, #16]
 80071b4:	1af6      	subs	r6, r6, r3
 80071b6:	4416      	add	r6, r2
 80071b8:	4b63      	ldr	r3, [pc, #396]	; (8007348 <_strtod_l+0x838>)
 80071ba:	3e01      	subs	r6, #1
 80071bc:	429e      	cmp	r6, r3
 80071be:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80071c2:	f280 80af 	bge.w	8007324 <_strtod_l+0x814>
 80071c6:	1b9b      	subs	r3, r3, r6
 80071c8:	2b1f      	cmp	r3, #31
 80071ca:	eba2 0203 	sub.w	r2, r2, r3
 80071ce:	f04f 0101 	mov.w	r1, #1
 80071d2:	f300 809b 	bgt.w	800730c <_strtod_l+0x7fc>
 80071d6:	fa01 f303 	lsl.w	r3, r1, r3
 80071da:	930f      	str	r3, [sp, #60]	; 0x3c
 80071dc:	2300      	movs	r3, #0
 80071de:	930a      	str	r3, [sp, #40]	; 0x28
 80071e0:	18be      	adds	r6, r7, r2
 80071e2:	9b04      	ldr	r3, [sp, #16]
 80071e4:	42b7      	cmp	r7, r6
 80071e6:	4415      	add	r5, r2
 80071e8:	441d      	add	r5, r3
 80071ea:	463b      	mov	r3, r7
 80071ec:	bfa8      	it	ge
 80071ee:	4633      	movge	r3, r6
 80071f0:	42ab      	cmp	r3, r5
 80071f2:	bfa8      	it	ge
 80071f4:	462b      	movge	r3, r5
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	bfc2      	ittt	gt
 80071fa:	1af6      	subgt	r6, r6, r3
 80071fc:	1aed      	subgt	r5, r5, r3
 80071fe:	1aff      	subgt	r7, r7, r3
 8007200:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007202:	b1bb      	cbz	r3, 8007234 <_strtod_l+0x724>
 8007204:	4641      	mov	r1, r8
 8007206:	461a      	mov	r2, r3
 8007208:	4648      	mov	r0, r9
 800720a:	f001 fe69 	bl	8008ee0 <__pow5mult>
 800720e:	4680      	mov	r8, r0
 8007210:	2800      	cmp	r0, #0
 8007212:	f43f ae9b 	beq.w	8006f4c <_strtod_l+0x43c>
 8007216:	4601      	mov	r1, r0
 8007218:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800721a:	4648      	mov	r0, r9
 800721c:	f001 fdca 	bl	8008db4 <__multiply>
 8007220:	900c      	str	r0, [sp, #48]	; 0x30
 8007222:	2800      	cmp	r0, #0
 8007224:	f43f ae92 	beq.w	8006f4c <_strtod_l+0x43c>
 8007228:	991c      	ldr	r1, [sp, #112]	; 0x70
 800722a:	4648      	mov	r0, r9
 800722c:	f001 fcdb 	bl	8008be6 <_Bfree>
 8007230:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007232:	931c      	str	r3, [sp, #112]	; 0x70
 8007234:	2e00      	cmp	r6, #0
 8007236:	dc7a      	bgt.n	800732e <_strtod_l+0x81e>
 8007238:	9b06      	ldr	r3, [sp, #24]
 800723a:	2b00      	cmp	r3, #0
 800723c:	dd08      	ble.n	8007250 <_strtod_l+0x740>
 800723e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007240:	9905      	ldr	r1, [sp, #20]
 8007242:	4648      	mov	r0, r9
 8007244:	f001 fe4c 	bl	8008ee0 <__pow5mult>
 8007248:	9005      	str	r0, [sp, #20]
 800724a:	2800      	cmp	r0, #0
 800724c:	f43f ae7e 	beq.w	8006f4c <_strtod_l+0x43c>
 8007250:	2d00      	cmp	r5, #0
 8007252:	dd08      	ble.n	8007266 <_strtod_l+0x756>
 8007254:	462a      	mov	r2, r5
 8007256:	9905      	ldr	r1, [sp, #20]
 8007258:	4648      	mov	r0, r9
 800725a:	f001 fe8f 	bl	8008f7c <__lshift>
 800725e:	9005      	str	r0, [sp, #20]
 8007260:	2800      	cmp	r0, #0
 8007262:	f43f ae73 	beq.w	8006f4c <_strtod_l+0x43c>
 8007266:	2f00      	cmp	r7, #0
 8007268:	dd08      	ble.n	800727c <_strtod_l+0x76c>
 800726a:	4641      	mov	r1, r8
 800726c:	463a      	mov	r2, r7
 800726e:	4648      	mov	r0, r9
 8007270:	f001 fe84 	bl	8008f7c <__lshift>
 8007274:	4680      	mov	r8, r0
 8007276:	2800      	cmp	r0, #0
 8007278:	f43f ae68 	beq.w	8006f4c <_strtod_l+0x43c>
 800727c:	9a05      	ldr	r2, [sp, #20]
 800727e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007280:	4648      	mov	r0, r9
 8007282:	f001 fee9 	bl	8009058 <__mdiff>
 8007286:	4604      	mov	r4, r0
 8007288:	2800      	cmp	r0, #0
 800728a:	f43f ae5f 	beq.w	8006f4c <_strtod_l+0x43c>
 800728e:	68c3      	ldr	r3, [r0, #12]
 8007290:	930c      	str	r3, [sp, #48]	; 0x30
 8007292:	2300      	movs	r3, #0
 8007294:	60c3      	str	r3, [r0, #12]
 8007296:	4641      	mov	r1, r8
 8007298:	f001 fec4 	bl	8009024 <__mcmp>
 800729c:	2800      	cmp	r0, #0
 800729e:	da55      	bge.n	800734c <_strtod_l+0x83c>
 80072a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072a2:	b9e3      	cbnz	r3, 80072de <_strtod_l+0x7ce>
 80072a4:	f1ba 0f00 	cmp.w	sl, #0
 80072a8:	d119      	bne.n	80072de <_strtod_l+0x7ce>
 80072aa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80072ae:	b9b3      	cbnz	r3, 80072de <_strtod_l+0x7ce>
 80072b0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80072b4:	0d1b      	lsrs	r3, r3, #20
 80072b6:	051b      	lsls	r3, r3, #20
 80072b8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80072bc:	d90f      	bls.n	80072de <_strtod_l+0x7ce>
 80072be:	6963      	ldr	r3, [r4, #20]
 80072c0:	b913      	cbnz	r3, 80072c8 <_strtod_l+0x7b8>
 80072c2:	6923      	ldr	r3, [r4, #16]
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	dd0a      	ble.n	80072de <_strtod_l+0x7ce>
 80072c8:	4621      	mov	r1, r4
 80072ca:	2201      	movs	r2, #1
 80072cc:	4648      	mov	r0, r9
 80072ce:	f001 fe55 	bl	8008f7c <__lshift>
 80072d2:	4641      	mov	r1, r8
 80072d4:	4604      	mov	r4, r0
 80072d6:	f001 fea5 	bl	8009024 <__mcmp>
 80072da:	2800      	cmp	r0, #0
 80072dc:	dc67      	bgt.n	80073ae <_strtod_l+0x89e>
 80072de:	9b04      	ldr	r3, [sp, #16]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d171      	bne.n	80073c8 <_strtod_l+0x8b8>
 80072e4:	e63d      	b.n	8006f62 <_strtod_l+0x452>
 80072e6:	f018 0f01 	tst.w	r8, #1
 80072ea:	d004      	beq.n	80072f6 <_strtod_l+0x7e6>
 80072ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80072f0:	f7f9 f982 	bl	80005f8 <__aeabi_dmul>
 80072f4:	2301      	movs	r3, #1
 80072f6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80072fa:	3508      	adds	r5, #8
 80072fc:	e6e5      	b.n	80070ca <_strtod_l+0x5ba>
 80072fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007302:	fa02 f303 	lsl.w	r3, r2, r3
 8007306:	ea03 0a0a 	and.w	sl, r3, sl
 800730a:	e6ff      	b.n	800710c <_strtod_l+0x5fc>
 800730c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007310:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007314:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007318:	36e2      	adds	r6, #226	; 0xe2
 800731a:	fa01 f306 	lsl.w	r3, r1, r6
 800731e:	930a      	str	r3, [sp, #40]	; 0x28
 8007320:	910f      	str	r1, [sp, #60]	; 0x3c
 8007322:	e75d      	b.n	80071e0 <_strtod_l+0x6d0>
 8007324:	2300      	movs	r3, #0
 8007326:	930a      	str	r3, [sp, #40]	; 0x28
 8007328:	2301      	movs	r3, #1
 800732a:	930f      	str	r3, [sp, #60]	; 0x3c
 800732c:	e758      	b.n	80071e0 <_strtod_l+0x6d0>
 800732e:	4632      	mov	r2, r6
 8007330:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007332:	4648      	mov	r0, r9
 8007334:	f001 fe22 	bl	8008f7c <__lshift>
 8007338:	901c      	str	r0, [sp, #112]	; 0x70
 800733a:	2800      	cmp	r0, #0
 800733c:	f47f af7c 	bne.w	8007238 <_strtod_l+0x728>
 8007340:	e604      	b.n	8006f4c <_strtod_l+0x43c>
 8007342:	bf00      	nop
 8007344:	08009948 	.word	0x08009948
 8007348:	fffffc02 	.word	0xfffffc02
 800734c:	465d      	mov	r5, fp
 800734e:	f040 8086 	bne.w	800745e <_strtod_l+0x94e>
 8007352:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007354:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007358:	b32a      	cbz	r2, 80073a6 <_strtod_l+0x896>
 800735a:	4aaf      	ldr	r2, [pc, #700]	; (8007618 <_strtod_l+0xb08>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d153      	bne.n	8007408 <_strtod_l+0x8f8>
 8007360:	9b04      	ldr	r3, [sp, #16]
 8007362:	4650      	mov	r0, sl
 8007364:	b1d3      	cbz	r3, 800739c <_strtod_l+0x88c>
 8007366:	4aad      	ldr	r2, [pc, #692]	; (800761c <_strtod_l+0xb0c>)
 8007368:	402a      	ands	r2, r5
 800736a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800736e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007372:	d816      	bhi.n	80073a2 <_strtod_l+0x892>
 8007374:	0d12      	lsrs	r2, r2, #20
 8007376:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800737a:	fa01 f303 	lsl.w	r3, r1, r3
 800737e:	4298      	cmp	r0, r3
 8007380:	d142      	bne.n	8007408 <_strtod_l+0x8f8>
 8007382:	4ba7      	ldr	r3, [pc, #668]	; (8007620 <_strtod_l+0xb10>)
 8007384:	429d      	cmp	r5, r3
 8007386:	d102      	bne.n	800738e <_strtod_l+0x87e>
 8007388:	3001      	adds	r0, #1
 800738a:	f43f addf 	beq.w	8006f4c <_strtod_l+0x43c>
 800738e:	4ba3      	ldr	r3, [pc, #652]	; (800761c <_strtod_l+0xb0c>)
 8007390:	402b      	ands	r3, r5
 8007392:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007396:	f04f 0a00 	mov.w	sl, #0
 800739a:	e7a0      	b.n	80072de <_strtod_l+0x7ce>
 800739c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80073a0:	e7ed      	b.n	800737e <_strtod_l+0x86e>
 80073a2:	460b      	mov	r3, r1
 80073a4:	e7eb      	b.n	800737e <_strtod_l+0x86e>
 80073a6:	bb7b      	cbnz	r3, 8007408 <_strtod_l+0x8f8>
 80073a8:	f1ba 0f00 	cmp.w	sl, #0
 80073ac:	d12c      	bne.n	8007408 <_strtod_l+0x8f8>
 80073ae:	9904      	ldr	r1, [sp, #16]
 80073b0:	4a9a      	ldr	r2, [pc, #616]	; (800761c <_strtod_l+0xb0c>)
 80073b2:	465b      	mov	r3, fp
 80073b4:	b1f1      	cbz	r1, 80073f4 <_strtod_l+0x8e4>
 80073b6:	ea02 010b 	and.w	r1, r2, fp
 80073ba:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80073be:	dc19      	bgt.n	80073f4 <_strtod_l+0x8e4>
 80073c0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80073c4:	f77f ae5b 	ble.w	800707e <_strtod_l+0x56e>
 80073c8:	4a96      	ldr	r2, [pc, #600]	; (8007624 <_strtod_l+0xb14>)
 80073ca:	2300      	movs	r3, #0
 80073cc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80073d0:	4650      	mov	r0, sl
 80073d2:	4659      	mov	r1, fp
 80073d4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80073d8:	f7f9 f90e 	bl	80005f8 <__aeabi_dmul>
 80073dc:	4682      	mov	sl, r0
 80073de:	468b      	mov	fp, r1
 80073e0:	2900      	cmp	r1, #0
 80073e2:	f47f adbe 	bne.w	8006f62 <_strtod_l+0x452>
 80073e6:	2800      	cmp	r0, #0
 80073e8:	f47f adbb 	bne.w	8006f62 <_strtod_l+0x452>
 80073ec:	2322      	movs	r3, #34	; 0x22
 80073ee:	f8c9 3000 	str.w	r3, [r9]
 80073f2:	e5b6      	b.n	8006f62 <_strtod_l+0x452>
 80073f4:	4013      	ands	r3, r2
 80073f6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80073fa:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80073fe:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007402:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8007406:	e76a      	b.n	80072de <_strtod_l+0x7ce>
 8007408:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800740a:	b193      	cbz	r3, 8007432 <_strtod_l+0x922>
 800740c:	422b      	tst	r3, r5
 800740e:	f43f af66 	beq.w	80072de <_strtod_l+0x7ce>
 8007412:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007414:	9a04      	ldr	r2, [sp, #16]
 8007416:	4650      	mov	r0, sl
 8007418:	4659      	mov	r1, fp
 800741a:	b173      	cbz	r3, 800743a <_strtod_l+0x92a>
 800741c:	f7ff fb5a 	bl	8006ad4 <sulp>
 8007420:	4602      	mov	r2, r0
 8007422:	460b      	mov	r3, r1
 8007424:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007428:	f7f8 ff30 	bl	800028c <__adddf3>
 800742c:	4682      	mov	sl, r0
 800742e:	468b      	mov	fp, r1
 8007430:	e755      	b.n	80072de <_strtod_l+0x7ce>
 8007432:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007434:	ea13 0f0a 	tst.w	r3, sl
 8007438:	e7e9      	b.n	800740e <_strtod_l+0x8fe>
 800743a:	f7ff fb4b 	bl	8006ad4 <sulp>
 800743e:	4602      	mov	r2, r0
 8007440:	460b      	mov	r3, r1
 8007442:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007446:	f7f8 ff1f 	bl	8000288 <__aeabi_dsub>
 800744a:	2200      	movs	r2, #0
 800744c:	2300      	movs	r3, #0
 800744e:	4682      	mov	sl, r0
 8007450:	468b      	mov	fp, r1
 8007452:	f7f9 fb39 	bl	8000ac8 <__aeabi_dcmpeq>
 8007456:	2800      	cmp	r0, #0
 8007458:	f47f ae11 	bne.w	800707e <_strtod_l+0x56e>
 800745c:	e73f      	b.n	80072de <_strtod_l+0x7ce>
 800745e:	4641      	mov	r1, r8
 8007460:	4620      	mov	r0, r4
 8007462:	f001 ff1c 	bl	800929e <__ratio>
 8007466:	ec57 6b10 	vmov	r6, r7, d0
 800746a:	2200      	movs	r2, #0
 800746c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007470:	ee10 0a10 	vmov	r0, s0
 8007474:	4639      	mov	r1, r7
 8007476:	f7f9 fb3b 	bl	8000af0 <__aeabi_dcmple>
 800747a:	2800      	cmp	r0, #0
 800747c:	d077      	beq.n	800756e <_strtod_l+0xa5e>
 800747e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007480:	2b00      	cmp	r3, #0
 8007482:	d04a      	beq.n	800751a <_strtod_l+0xa0a>
 8007484:	4b68      	ldr	r3, [pc, #416]	; (8007628 <_strtod_l+0xb18>)
 8007486:	2200      	movs	r2, #0
 8007488:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800748c:	4f66      	ldr	r7, [pc, #408]	; (8007628 <_strtod_l+0xb18>)
 800748e:	2600      	movs	r6, #0
 8007490:	4b62      	ldr	r3, [pc, #392]	; (800761c <_strtod_l+0xb0c>)
 8007492:	402b      	ands	r3, r5
 8007494:	930f      	str	r3, [sp, #60]	; 0x3c
 8007496:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007498:	4b64      	ldr	r3, [pc, #400]	; (800762c <_strtod_l+0xb1c>)
 800749a:	429a      	cmp	r2, r3
 800749c:	f040 80ce 	bne.w	800763c <_strtod_l+0xb2c>
 80074a0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80074a4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80074a8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80074ac:	ec4b ab10 	vmov	d0, sl, fp
 80074b0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80074b4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80074b8:	f001 fe2c 	bl	8009114 <__ulp>
 80074bc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80074c0:	ec53 2b10 	vmov	r2, r3, d0
 80074c4:	f7f9 f898 	bl	80005f8 <__aeabi_dmul>
 80074c8:	4652      	mov	r2, sl
 80074ca:	465b      	mov	r3, fp
 80074cc:	f7f8 fede 	bl	800028c <__adddf3>
 80074d0:	460b      	mov	r3, r1
 80074d2:	4952      	ldr	r1, [pc, #328]	; (800761c <_strtod_l+0xb0c>)
 80074d4:	4a56      	ldr	r2, [pc, #344]	; (8007630 <_strtod_l+0xb20>)
 80074d6:	4019      	ands	r1, r3
 80074d8:	4291      	cmp	r1, r2
 80074da:	4682      	mov	sl, r0
 80074dc:	d95b      	bls.n	8007596 <_strtod_l+0xa86>
 80074de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074e0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d103      	bne.n	80074f0 <_strtod_l+0x9e0>
 80074e8:	9b08      	ldr	r3, [sp, #32]
 80074ea:	3301      	adds	r3, #1
 80074ec:	f43f ad2e 	beq.w	8006f4c <_strtod_l+0x43c>
 80074f0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8007620 <_strtod_l+0xb10>
 80074f4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80074f8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80074fa:	4648      	mov	r0, r9
 80074fc:	f001 fb73 	bl	8008be6 <_Bfree>
 8007500:	9905      	ldr	r1, [sp, #20]
 8007502:	4648      	mov	r0, r9
 8007504:	f001 fb6f 	bl	8008be6 <_Bfree>
 8007508:	4641      	mov	r1, r8
 800750a:	4648      	mov	r0, r9
 800750c:	f001 fb6b 	bl	8008be6 <_Bfree>
 8007510:	4621      	mov	r1, r4
 8007512:	4648      	mov	r0, r9
 8007514:	f001 fb67 	bl	8008be6 <_Bfree>
 8007518:	e619      	b.n	800714e <_strtod_l+0x63e>
 800751a:	f1ba 0f00 	cmp.w	sl, #0
 800751e:	d11a      	bne.n	8007556 <_strtod_l+0xa46>
 8007520:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007524:	b9eb      	cbnz	r3, 8007562 <_strtod_l+0xa52>
 8007526:	2200      	movs	r2, #0
 8007528:	4b3f      	ldr	r3, [pc, #252]	; (8007628 <_strtod_l+0xb18>)
 800752a:	4630      	mov	r0, r6
 800752c:	4639      	mov	r1, r7
 800752e:	f7f9 fad5 	bl	8000adc <__aeabi_dcmplt>
 8007532:	b9c8      	cbnz	r0, 8007568 <_strtod_l+0xa58>
 8007534:	4630      	mov	r0, r6
 8007536:	4639      	mov	r1, r7
 8007538:	2200      	movs	r2, #0
 800753a:	4b3e      	ldr	r3, [pc, #248]	; (8007634 <_strtod_l+0xb24>)
 800753c:	f7f9 f85c 	bl	80005f8 <__aeabi_dmul>
 8007540:	4606      	mov	r6, r0
 8007542:	460f      	mov	r7, r1
 8007544:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007548:	9618      	str	r6, [sp, #96]	; 0x60
 800754a:	9319      	str	r3, [sp, #100]	; 0x64
 800754c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8007550:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007554:	e79c      	b.n	8007490 <_strtod_l+0x980>
 8007556:	f1ba 0f01 	cmp.w	sl, #1
 800755a:	d102      	bne.n	8007562 <_strtod_l+0xa52>
 800755c:	2d00      	cmp	r5, #0
 800755e:	f43f ad8e 	beq.w	800707e <_strtod_l+0x56e>
 8007562:	2200      	movs	r2, #0
 8007564:	4b34      	ldr	r3, [pc, #208]	; (8007638 <_strtod_l+0xb28>)
 8007566:	e78f      	b.n	8007488 <_strtod_l+0x978>
 8007568:	2600      	movs	r6, #0
 800756a:	4f32      	ldr	r7, [pc, #200]	; (8007634 <_strtod_l+0xb24>)
 800756c:	e7ea      	b.n	8007544 <_strtod_l+0xa34>
 800756e:	4b31      	ldr	r3, [pc, #196]	; (8007634 <_strtod_l+0xb24>)
 8007570:	4630      	mov	r0, r6
 8007572:	4639      	mov	r1, r7
 8007574:	2200      	movs	r2, #0
 8007576:	f7f9 f83f 	bl	80005f8 <__aeabi_dmul>
 800757a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800757c:	4606      	mov	r6, r0
 800757e:	460f      	mov	r7, r1
 8007580:	b933      	cbnz	r3, 8007590 <_strtod_l+0xa80>
 8007582:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007586:	9010      	str	r0, [sp, #64]	; 0x40
 8007588:	9311      	str	r3, [sp, #68]	; 0x44
 800758a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800758e:	e7df      	b.n	8007550 <_strtod_l+0xa40>
 8007590:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8007594:	e7f9      	b.n	800758a <_strtod_l+0xa7a>
 8007596:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800759a:	9b04      	ldr	r3, [sp, #16]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d1ab      	bne.n	80074f8 <_strtod_l+0x9e8>
 80075a0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80075a4:	0d1b      	lsrs	r3, r3, #20
 80075a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80075a8:	051b      	lsls	r3, r3, #20
 80075aa:	429a      	cmp	r2, r3
 80075ac:	465d      	mov	r5, fp
 80075ae:	d1a3      	bne.n	80074f8 <_strtod_l+0x9e8>
 80075b0:	4639      	mov	r1, r7
 80075b2:	4630      	mov	r0, r6
 80075b4:	f7f9 fad0 	bl	8000b58 <__aeabi_d2iz>
 80075b8:	f7f8 ffb4 	bl	8000524 <__aeabi_i2d>
 80075bc:	460b      	mov	r3, r1
 80075be:	4602      	mov	r2, r0
 80075c0:	4639      	mov	r1, r7
 80075c2:	4630      	mov	r0, r6
 80075c4:	f7f8 fe60 	bl	8000288 <__aeabi_dsub>
 80075c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075ca:	4606      	mov	r6, r0
 80075cc:	460f      	mov	r7, r1
 80075ce:	b933      	cbnz	r3, 80075de <_strtod_l+0xace>
 80075d0:	f1ba 0f00 	cmp.w	sl, #0
 80075d4:	d103      	bne.n	80075de <_strtod_l+0xace>
 80075d6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80075da:	2d00      	cmp	r5, #0
 80075dc:	d06d      	beq.n	80076ba <_strtod_l+0xbaa>
 80075de:	a30a      	add	r3, pc, #40	; (adr r3, 8007608 <_strtod_l+0xaf8>)
 80075e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e4:	4630      	mov	r0, r6
 80075e6:	4639      	mov	r1, r7
 80075e8:	f7f9 fa78 	bl	8000adc <__aeabi_dcmplt>
 80075ec:	2800      	cmp	r0, #0
 80075ee:	f47f acb8 	bne.w	8006f62 <_strtod_l+0x452>
 80075f2:	a307      	add	r3, pc, #28	; (adr r3, 8007610 <_strtod_l+0xb00>)
 80075f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f8:	4630      	mov	r0, r6
 80075fa:	4639      	mov	r1, r7
 80075fc:	f7f9 fa8c 	bl	8000b18 <__aeabi_dcmpgt>
 8007600:	2800      	cmp	r0, #0
 8007602:	f43f af79 	beq.w	80074f8 <_strtod_l+0x9e8>
 8007606:	e4ac      	b.n	8006f62 <_strtod_l+0x452>
 8007608:	94a03595 	.word	0x94a03595
 800760c:	3fdfffff 	.word	0x3fdfffff
 8007610:	35afe535 	.word	0x35afe535
 8007614:	3fe00000 	.word	0x3fe00000
 8007618:	000fffff 	.word	0x000fffff
 800761c:	7ff00000 	.word	0x7ff00000
 8007620:	7fefffff 	.word	0x7fefffff
 8007624:	39500000 	.word	0x39500000
 8007628:	3ff00000 	.word	0x3ff00000
 800762c:	7fe00000 	.word	0x7fe00000
 8007630:	7c9fffff 	.word	0x7c9fffff
 8007634:	3fe00000 	.word	0x3fe00000
 8007638:	bff00000 	.word	0xbff00000
 800763c:	9b04      	ldr	r3, [sp, #16]
 800763e:	b333      	cbz	r3, 800768e <_strtod_l+0xb7e>
 8007640:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007642:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007646:	d822      	bhi.n	800768e <_strtod_l+0xb7e>
 8007648:	a327      	add	r3, pc, #156	; (adr r3, 80076e8 <_strtod_l+0xbd8>)
 800764a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800764e:	4630      	mov	r0, r6
 8007650:	4639      	mov	r1, r7
 8007652:	f7f9 fa4d 	bl	8000af0 <__aeabi_dcmple>
 8007656:	b1a0      	cbz	r0, 8007682 <_strtod_l+0xb72>
 8007658:	4639      	mov	r1, r7
 800765a:	4630      	mov	r0, r6
 800765c:	f7f9 faa4 	bl	8000ba8 <__aeabi_d2uiz>
 8007660:	2800      	cmp	r0, #0
 8007662:	bf08      	it	eq
 8007664:	2001      	moveq	r0, #1
 8007666:	f7f8 ff4d 	bl	8000504 <__aeabi_ui2d>
 800766a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800766c:	4606      	mov	r6, r0
 800766e:	460f      	mov	r7, r1
 8007670:	bb03      	cbnz	r3, 80076b4 <_strtod_l+0xba4>
 8007672:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007676:	9012      	str	r0, [sp, #72]	; 0x48
 8007678:	9313      	str	r3, [sp, #76]	; 0x4c
 800767a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800767e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007682:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007684:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007686:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800768a:	1a9b      	subs	r3, r3, r2
 800768c:	930b      	str	r3, [sp, #44]	; 0x2c
 800768e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8007692:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8007696:	f001 fd3d 	bl	8009114 <__ulp>
 800769a:	4650      	mov	r0, sl
 800769c:	ec53 2b10 	vmov	r2, r3, d0
 80076a0:	4659      	mov	r1, fp
 80076a2:	f7f8 ffa9 	bl	80005f8 <__aeabi_dmul>
 80076a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80076aa:	f7f8 fdef 	bl	800028c <__adddf3>
 80076ae:	4682      	mov	sl, r0
 80076b0:	468b      	mov	fp, r1
 80076b2:	e772      	b.n	800759a <_strtod_l+0xa8a>
 80076b4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80076b8:	e7df      	b.n	800767a <_strtod_l+0xb6a>
 80076ba:	a30d      	add	r3, pc, #52	; (adr r3, 80076f0 <_strtod_l+0xbe0>)
 80076bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c0:	f7f9 fa0c 	bl	8000adc <__aeabi_dcmplt>
 80076c4:	e79c      	b.n	8007600 <_strtod_l+0xaf0>
 80076c6:	2300      	movs	r3, #0
 80076c8:	930d      	str	r3, [sp, #52]	; 0x34
 80076ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80076cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80076ce:	6013      	str	r3, [r2, #0]
 80076d0:	f7ff ba61 	b.w	8006b96 <_strtod_l+0x86>
 80076d4:	2b65      	cmp	r3, #101	; 0x65
 80076d6:	f04f 0200 	mov.w	r2, #0
 80076da:	f43f ab4e 	beq.w	8006d7a <_strtod_l+0x26a>
 80076de:	2101      	movs	r1, #1
 80076e0:	4614      	mov	r4, r2
 80076e2:	9104      	str	r1, [sp, #16]
 80076e4:	f7ff bacb 	b.w	8006c7e <_strtod_l+0x16e>
 80076e8:	ffc00000 	.word	0xffc00000
 80076ec:	41dfffff 	.word	0x41dfffff
 80076f0:	94a03595 	.word	0x94a03595
 80076f4:	3fcfffff 	.word	0x3fcfffff

080076f8 <_strtod_r>:
 80076f8:	4b05      	ldr	r3, [pc, #20]	; (8007710 <_strtod_r+0x18>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	b410      	push	{r4}
 80076fe:	6a1b      	ldr	r3, [r3, #32]
 8007700:	4c04      	ldr	r4, [pc, #16]	; (8007714 <_strtod_r+0x1c>)
 8007702:	2b00      	cmp	r3, #0
 8007704:	bf08      	it	eq
 8007706:	4623      	moveq	r3, r4
 8007708:	f85d 4b04 	ldr.w	r4, [sp], #4
 800770c:	f7ff ba00 	b.w	8006b10 <_strtod_l>
 8007710:	20000010 	.word	0x20000010
 8007714:	20000074 	.word	0x20000074

08007718 <_strtol_l.isra.0>:
 8007718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800771c:	4680      	mov	r8, r0
 800771e:	4689      	mov	r9, r1
 8007720:	4692      	mov	sl, r2
 8007722:	461e      	mov	r6, r3
 8007724:	460f      	mov	r7, r1
 8007726:	463d      	mov	r5, r7
 8007728:	9808      	ldr	r0, [sp, #32]
 800772a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800772e:	f001 f9ed 	bl	8008b0c <__locale_ctype_ptr_l>
 8007732:	4420      	add	r0, r4
 8007734:	7843      	ldrb	r3, [r0, #1]
 8007736:	f013 0308 	ands.w	r3, r3, #8
 800773a:	d132      	bne.n	80077a2 <_strtol_l.isra.0+0x8a>
 800773c:	2c2d      	cmp	r4, #45	; 0x2d
 800773e:	d132      	bne.n	80077a6 <_strtol_l.isra.0+0x8e>
 8007740:	787c      	ldrb	r4, [r7, #1]
 8007742:	1cbd      	adds	r5, r7, #2
 8007744:	2201      	movs	r2, #1
 8007746:	2e00      	cmp	r6, #0
 8007748:	d05d      	beq.n	8007806 <_strtol_l.isra.0+0xee>
 800774a:	2e10      	cmp	r6, #16
 800774c:	d109      	bne.n	8007762 <_strtol_l.isra.0+0x4a>
 800774e:	2c30      	cmp	r4, #48	; 0x30
 8007750:	d107      	bne.n	8007762 <_strtol_l.isra.0+0x4a>
 8007752:	782b      	ldrb	r3, [r5, #0]
 8007754:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007758:	2b58      	cmp	r3, #88	; 0x58
 800775a:	d14f      	bne.n	80077fc <_strtol_l.isra.0+0xe4>
 800775c:	786c      	ldrb	r4, [r5, #1]
 800775e:	2610      	movs	r6, #16
 8007760:	3502      	adds	r5, #2
 8007762:	2a00      	cmp	r2, #0
 8007764:	bf14      	ite	ne
 8007766:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800776a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800776e:	2700      	movs	r7, #0
 8007770:	fbb1 fcf6 	udiv	ip, r1, r6
 8007774:	4638      	mov	r0, r7
 8007776:	fb06 1e1c 	mls	lr, r6, ip, r1
 800777a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800777e:	2b09      	cmp	r3, #9
 8007780:	d817      	bhi.n	80077b2 <_strtol_l.isra.0+0x9a>
 8007782:	461c      	mov	r4, r3
 8007784:	42a6      	cmp	r6, r4
 8007786:	dd23      	ble.n	80077d0 <_strtol_l.isra.0+0xb8>
 8007788:	1c7b      	adds	r3, r7, #1
 800778a:	d007      	beq.n	800779c <_strtol_l.isra.0+0x84>
 800778c:	4584      	cmp	ip, r0
 800778e:	d31c      	bcc.n	80077ca <_strtol_l.isra.0+0xb2>
 8007790:	d101      	bne.n	8007796 <_strtol_l.isra.0+0x7e>
 8007792:	45a6      	cmp	lr, r4
 8007794:	db19      	blt.n	80077ca <_strtol_l.isra.0+0xb2>
 8007796:	fb00 4006 	mla	r0, r0, r6, r4
 800779a:	2701      	movs	r7, #1
 800779c:	f815 4b01 	ldrb.w	r4, [r5], #1
 80077a0:	e7eb      	b.n	800777a <_strtol_l.isra.0+0x62>
 80077a2:	462f      	mov	r7, r5
 80077a4:	e7bf      	b.n	8007726 <_strtol_l.isra.0+0xe>
 80077a6:	2c2b      	cmp	r4, #43	; 0x2b
 80077a8:	bf04      	itt	eq
 80077aa:	1cbd      	addeq	r5, r7, #2
 80077ac:	787c      	ldrbeq	r4, [r7, #1]
 80077ae:	461a      	mov	r2, r3
 80077b0:	e7c9      	b.n	8007746 <_strtol_l.isra.0+0x2e>
 80077b2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80077b6:	2b19      	cmp	r3, #25
 80077b8:	d801      	bhi.n	80077be <_strtol_l.isra.0+0xa6>
 80077ba:	3c37      	subs	r4, #55	; 0x37
 80077bc:	e7e2      	b.n	8007784 <_strtol_l.isra.0+0x6c>
 80077be:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80077c2:	2b19      	cmp	r3, #25
 80077c4:	d804      	bhi.n	80077d0 <_strtol_l.isra.0+0xb8>
 80077c6:	3c57      	subs	r4, #87	; 0x57
 80077c8:	e7dc      	b.n	8007784 <_strtol_l.isra.0+0x6c>
 80077ca:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80077ce:	e7e5      	b.n	800779c <_strtol_l.isra.0+0x84>
 80077d0:	1c7b      	adds	r3, r7, #1
 80077d2:	d108      	bne.n	80077e6 <_strtol_l.isra.0+0xce>
 80077d4:	2322      	movs	r3, #34	; 0x22
 80077d6:	f8c8 3000 	str.w	r3, [r8]
 80077da:	4608      	mov	r0, r1
 80077dc:	f1ba 0f00 	cmp.w	sl, #0
 80077e0:	d107      	bne.n	80077f2 <_strtol_l.isra.0+0xda>
 80077e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077e6:	b102      	cbz	r2, 80077ea <_strtol_l.isra.0+0xd2>
 80077e8:	4240      	negs	r0, r0
 80077ea:	f1ba 0f00 	cmp.w	sl, #0
 80077ee:	d0f8      	beq.n	80077e2 <_strtol_l.isra.0+0xca>
 80077f0:	b10f      	cbz	r7, 80077f6 <_strtol_l.isra.0+0xde>
 80077f2:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80077f6:	f8ca 9000 	str.w	r9, [sl]
 80077fa:	e7f2      	b.n	80077e2 <_strtol_l.isra.0+0xca>
 80077fc:	2430      	movs	r4, #48	; 0x30
 80077fe:	2e00      	cmp	r6, #0
 8007800:	d1af      	bne.n	8007762 <_strtol_l.isra.0+0x4a>
 8007802:	2608      	movs	r6, #8
 8007804:	e7ad      	b.n	8007762 <_strtol_l.isra.0+0x4a>
 8007806:	2c30      	cmp	r4, #48	; 0x30
 8007808:	d0a3      	beq.n	8007752 <_strtol_l.isra.0+0x3a>
 800780a:	260a      	movs	r6, #10
 800780c:	e7a9      	b.n	8007762 <_strtol_l.isra.0+0x4a>
	...

08007810 <_strtol_r>:
 8007810:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007812:	4c06      	ldr	r4, [pc, #24]	; (800782c <_strtol_r+0x1c>)
 8007814:	4d06      	ldr	r5, [pc, #24]	; (8007830 <_strtol_r+0x20>)
 8007816:	6824      	ldr	r4, [r4, #0]
 8007818:	6a24      	ldr	r4, [r4, #32]
 800781a:	2c00      	cmp	r4, #0
 800781c:	bf08      	it	eq
 800781e:	462c      	moveq	r4, r5
 8007820:	9400      	str	r4, [sp, #0]
 8007822:	f7ff ff79 	bl	8007718 <_strtol_l.isra.0>
 8007826:	b003      	add	sp, #12
 8007828:	bd30      	pop	{r4, r5, pc}
 800782a:	bf00      	nop
 800782c:	20000010 	.word	0x20000010
 8007830:	20000074 	.word	0x20000074

08007834 <quorem>:
 8007834:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007838:	6903      	ldr	r3, [r0, #16]
 800783a:	690c      	ldr	r4, [r1, #16]
 800783c:	42a3      	cmp	r3, r4
 800783e:	4680      	mov	r8, r0
 8007840:	f2c0 8082 	blt.w	8007948 <quorem+0x114>
 8007844:	3c01      	subs	r4, #1
 8007846:	f101 0714 	add.w	r7, r1, #20
 800784a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800784e:	f100 0614 	add.w	r6, r0, #20
 8007852:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007856:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800785a:	eb06 030c 	add.w	r3, r6, ip
 800785e:	3501      	adds	r5, #1
 8007860:	eb07 090c 	add.w	r9, r7, ip
 8007864:	9301      	str	r3, [sp, #4]
 8007866:	fbb0 f5f5 	udiv	r5, r0, r5
 800786a:	b395      	cbz	r5, 80078d2 <quorem+0x9e>
 800786c:	f04f 0a00 	mov.w	sl, #0
 8007870:	4638      	mov	r0, r7
 8007872:	46b6      	mov	lr, r6
 8007874:	46d3      	mov	fp, sl
 8007876:	f850 2b04 	ldr.w	r2, [r0], #4
 800787a:	b293      	uxth	r3, r2
 800787c:	fb05 a303 	mla	r3, r5, r3, sl
 8007880:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007884:	b29b      	uxth	r3, r3
 8007886:	ebab 0303 	sub.w	r3, fp, r3
 800788a:	0c12      	lsrs	r2, r2, #16
 800788c:	f8de b000 	ldr.w	fp, [lr]
 8007890:	fb05 a202 	mla	r2, r5, r2, sl
 8007894:	fa13 f38b 	uxtah	r3, r3, fp
 8007898:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800789c:	fa1f fb82 	uxth.w	fp, r2
 80078a0:	f8de 2000 	ldr.w	r2, [lr]
 80078a4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80078a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80078ac:	b29b      	uxth	r3, r3
 80078ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078b2:	4581      	cmp	r9, r0
 80078b4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80078b8:	f84e 3b04 	str.w	r3, [lr], #4
 80078bc:	d2db      	bcs.n	8007876 <quorem+0x42>
 80078be:	f856 300c 	ldr.w	r3, [r6, ip]
 80078c2:	b933      	cbnz	r3, 80078d2 <quorem+0x9e>
 80078c4:	9b01      	ldr	r3, [sp, #4]
 80078c6:	3b04      	subs	r3, #4
 80078c8:	429e      	cmp	r6, r3
 80078ca:	461a      	mov	r2, r3
 80078cc:	d330      	bcc.n	8007930 <quorem+0xfc>
 80078ce:	f8c8 4010 	str.w	r4, [r8, #16]
 80078d2:	4640      	mov	r0, r8
 80078d4:	f001 fba6 	bl	8009024 <__mcmp>
 80078d8:	2800      	cmp	r0, #0
 80078da:	db25      	blt.n	8007928 <quorem+0xf4>
 80078dc:	3501      	adds	r5, #1
 80078de:	4630      	mov	r0, r6
 80078e0:	f04f 0c00 	mov.w	ip, #0
 80078e4:	f857 2b04 	ldr.w	r2, [r7], #4
 80078e8:	f8d0 e000 	ldr.w	lr, [r0]
 80078ec:	b293      	uxth	r3, r2
 80078ee:	ebac 0303 	sub.w	r3, ip, r3
 80078f2:	0c12      	lsrs	r2, r2, #16
 80078f4:	fa13 f38e 	uxtah	r3, r3, lr
 80078f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80078fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007900:	b29b      	uxth	r3, r3
 8007902:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007906:	45b9      	cmp	r9, r7
 8007908:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800790c:	f840 3b04 	str.w	r3, [r0], #4
 8007910:	d2e8      	bcs.n	80078e4 <quorem+0xb0>
 8007912:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007916:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800791a:	b92a      	cbnz	r2, 8007928 <quorem+0xf4>
 800791c:	3b04      	subs	r3, #4
 800791e:	429e      	cmp	r6, r3
 8007920:	461a      	mov	r2, r3
 8007922:	d30b      	bcc.n	800793c <quorem+0x108>
 8007924:	f8c8 4010 	str.w	r4, [r8, #16]
 8007928:	4628      	mov	r0, r5
 800792a:	b003      	add	sp, #12
 800792c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007930:	6812      	ldr	r2, [r2, #0]
 8007932:	3b04      	subs	r3, #4
 8007934:	2a00      	cmp	r2, #0
 8007936:	d1ca      	bne.n	80078ce <quorem+0x9a>
 8007938:	3c01      	subs	r4, #1
 800793a:	e7c5      	b.n	80078c8 <quorem+0x94>
 800793c:	6812      	ldr	r2, [r2, #0]
 800793e:	3b04      	subs	r3, #4
 8007940:	2a00      	cmp	r2, #0
 8007942:	d1ef      	bne.n	8007924 <quorem+0xf0>
 8007944:	3c01      	subs	r4, #1
 8007946:	e7ea      	b.n	800791e <quorem+0xea>
 8007948:	2000      	movs	r0, #0
 800794a:	e7ee      	b.n	800792a <quorem+0xf6>
 800794c:	0000      	movs	r0, r0
	...

08007950 <_dtoa_r>:
 8007950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007954:	ec57 6b10 	vmov	r6, r7, d0
 8007958:	b097      	sub	sp, #92	; 0x5c
 800795a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800795c:	9106      	str	r1, [sp, #24]
 800795e:	4604      	mov	r4, r0
 8007960:	920b      	str	r2, [sp, #44]	; 0x2c
 8007962:	9312      	str	r3, [sp, #72]	; 0x48
 8007964:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007968:	e9cd 6700 	strd	r6, r7, [sp]
 800796c:	b93d      	cbnz	r5, 800797e <_dtoa_r+0x2e>
 800796e:	2010      	movs	r0, #16
 8007970:	f001 f8e0 	bl	8008b34 <malloc>
 8007974:	6260      	str	r0, [r4, #36]	; 0x24
 8007976:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800797a:	6005      	str	r5, [r0, #0]
 800797c:	60c5      	str	r5, [r0, #12]
 800797e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007980:	6819      	ldr	r1, [r3, #0]
 8007982:	b151      	cbz	r1, 800799a <_dtoa_r+0x4a>
 8007984:	685a      	ldr	r2, [r3, #4]
 8007986:	604a      	str	r2, [r1, #4]
 8007988:	2301      	movs	r3, #1
 800798a:	4093      	lsls	r3, r2
 800798c:	608b      	str	r3, [r1, #8]
 800798e:	4620      	mov	r0, r4
 8007990:	f001 f929 	bl	8008be6 <_Bfree>
 8007994:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007996:	2200      	movs	r2, #0
 8007998:	601a      	str	r2, [r3, #0]
 800799a:	1e3b      	subs	r3, r7, #0
 800799c:	bfbb      	ittet	lt
 800799e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80079a2:	9301      	strlt	r3, [sp, #4]
 80079a4:	2300      	movge	r3, #0
 80079a6:	2201      	movlt	r2, #1
 80079a8:	bfac      	ite	ge
 80079aa:	f8c8 3000 	strge.w	r3, [r8]
 80079ae:	f8c8 2000 	strlt.w	r2, [r8]
 80079b2:	4baf      	ldr	r3, [pc, #700]	; (8007c70 <_dtoa_r+0x320>)
 80079b4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80079b8:	ea33 0308 	bics.w	r3, r3, r8
 80079bc:	d114      	bne.n	80079e8 <_dtoa_r+0x98>
 80079be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80079c0:	f242 730f 	movw	r3, #9999	; 0x270f
 80079c4:	6013      	str	r3, [r2, #0]
 80079c6:	9b00      	ldr	r3, [sp, #0]
 80079c8:	b923      	cbnz	r3, 80079d4 <_dtoa_r+0x84>
 80079ca:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80079ce:	2800      	cmp	r0, #0
 80079d0:	f000 8542 	beq.w	8008458 <_dtoa_r+0xb08>
 80079d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079d6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007c84 <_dtoa_r+0x334>
 80079da:	2b00      	cmp	r3, #0
 80079dc:	f000 8544 	beq.w	8008468 <_dtoa_r+0xb18>
 80079e0:	f10b 0303 	add.w	r3, fp, #3
 80079e4:	f000 bd3e 	b.w	8008464 <_dtoa_r+0xb14>
 80079e8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80079ec:	2200      	movs	r2, #0
 80079ee:	2300      	movs	r3, #0
 80079f0:	4630      	mov	r0, r6
 80079f2:	4639      	mov	r1, r7
 80079f4:	f7f9 f868 	bl	8000ac8 <__aeabi_dcmpeq>
 80079f8:	4681      	mov	r9, r0
 80079fa:	b168      	cbz	r0, 8007a18 <_dtoa_r+0xc8>
 80079fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80079fe:	2301      	movs	r3, #1
 8007a00:	6013      	str	r3, [r2, #0]
 8007a02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	f000 8524 	beq.w	8008452 <_dtoa_r+0xb02>
 8007a0a:	4b9a      	ldr	r3, [pc, #616]	; (8007c74 <_dtoa_r+0x324>)
 8007a0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007a0e:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8007a12:	6013      	str	r3, [r2, #0]
 8007a14:	f000 bd28 	b.w	8008468 <_dtoa_r+0xb18>
 8007a18:	aa14      	add	r2, sp, #80	; 0x50
 8007a1a:	a915      	add	r1, sp, #84	; 0x54
 8007a1c:	ec47 6b10 	vmov	d0, r6, r7
 8007a20:	4620      	mov	r0, r4
 8007a22:	f001 fbed 	bl	8009200 <__d2b>
 8007a26:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007a2a:	9004      	str	r0, [sp, #16]
 8007a2c:	2d00      	cmp	r5, #0
 8007a2e:	d07c      	beq.n	8007b2a <_dtoa_r+0x1da>
 8007a30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007a34:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007a38:	46b2      	mov	sl, r6
 8007a3a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8007a3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007a42:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8007a46:	2200      	movs	r2, #0
 8007a48:	4b8b      	ldr	r3, [pc, #556]	; (8007c78 <_dtoa_r+0x328>)
 8007a4a:	4650      	mov	r0, sl
 8007a4c:	4659      	mov	r1, fp
 8007a4e:	f7f8 fc1b 	bl	8000288 <__aeabi_dsub>
 8007a52:	a381      	add	r3, pc, #516	; (adr r3, 8007c58 <_dtoa_r+0x308>)
 8007a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a58:	f7f8 fdce 	bl	80005f8 <__aeabi_dmul>
 8007a5c:	a380      	add	r3, pc, #512	; (adr r3, 8007c60 <_dtoa_r+0x310>)
 8007a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a62:	f7f8 fc13 	bl	800028c <__adddf3>
 8007a66:	4606      	mov	r6, r0
 8007a68:	4628      	mov	r0, r5
 8007a6a:	460f      	mov	r7, r1
 8007a6c:	f7f8 fd5a 	bl	8000524 <__aeabi_i2d>
 8007a70:	a37d      	add	r3, pc, #500	; (adr r3, 8007c68 <_dtoa_r+0x318>)
 8007a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a76:	f7f8 fdbf 	bl	80005f8 <__aeabi_dmul>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	460b      	mov	r3, r1
 8007a7e:	4630      	mov	r0, r6
 8007a80:	4639      	mov	r1, r7
 8007a82:	f7f8 fc03 	bl	800028c <__adddf3>
 8007a86:	4606      	mov	r6, r0
 8007a88:	460f      	mov	r7, r1
 8007a8a:	f7f9 f865 	bl	8000b58 <__aeabi_d2iz>
 8007a8e:	2200      	movs	r2, #0
 8007a90:	4682      	mov	sl, r0
 8007a92:	2300      	movs	r3, #0
 8007a94:	4630      	mov	r0, r6
 8007a96:	4639      	mov	r1, r7
 8007a98:	f7f9 f820 	bl	8000adc <__aeabi_dcmplt>
 8007a9c:	b148      	cbz	r0, 8007ab2 <_dtoa_r+0x162>
 8007a9e:	4650      	mov	r0, sl
 8007aa0:	f7f8 fd40 	bl	8000524 <__aeabi_i2d>
 8007aa4:	4632      	mov	r2, r6
 8007aa6:	463b      	mov	r3, r7
 8007aa8:	f7f9 f80e 	bl	8000ac8 <__aeabi_dcmpeq>
 8007aac:	b908      	cbnz	r0, 8007ab2 <_dtoa_r+0x162>
 8007aae:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007ab2:	f1ba 0f16 	cmp.w	sl, #22
 8007ab6:	d859      	bhi.n	8007b6c <_dtoa_r+0x21c>
 8007ab8:	4970      	ldr	r1, [pc, #448]	; (8007c7c <_dtoa_r+0x32c>)
 8007aba:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007abe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ac2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ac6:	f7f9 f827 	bl	8000b18 <__aeabi_dcmpgt>
 8007aca:	2800      	cmp	r0, #0
 8007acc:	d050      	beq.n	8007b70 <_dtoa_r+0x220>
 8007ace:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ad6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007ad8:	1b5d      	subs	r5, r3, r5
 8007ada:	f1b5 0801 	subs.w	r8, r5, #1
 8007ade:	bf49      	itett	mi
 8007ae0:	f1c5 0301 	rsbmi	r3, r5, #1
 8007ae4:	2300      	movpl	r3, #0
 8007ae6:	9305      	strmi	r3, [sp, #20]
 8007ae8:	f04f 0800 	movmi.w	r8, #0
 8007aec:	bf58      	it	pl
 8007aee:	9305      	strpl	r3, [sp, #20]
 8007af0:	f1ba 0f00 	cmp.w	sl, #0
 8007af4:	db3e      	blt.n	8007b74 <_dtoa_r+0x224>
 8007af6:	2300      	movs	r3, #0
 8007af8:	44d0      	add	r8, sl
 8007afa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007afe:	9307      	str	r3, [sp, #28]
 8007b00:	9b06      	ldr	r3, [sp, #24]
 8007b02:	2b09      	cmp	r3, #9
 8007b04:	f200 8090 	bhi.w	8007c28 <_dtoa_r+0x2d8>
 8007b08:	2b05      	cmp	r3, #5
 8007b0a:	bfc4      	itt	gt
 8007b0c:	3b04      	subgt	r3, #4
 8007b0e:	9306      	strgt	r3, [sp, #24]
 8007b10:	9b06      	ldr	r3, [sp, #24]
 8007b12:	f1a3 0302 	sub.w	r3, r3, #2
 8007b16:	bfcc      	ite	gt
 8007b18:	2500      	movgt	r5, #0
 8007b1a:	2501      	movle	r5, #1
 8007b1c:	2b03      	cmp	r3, #3
 8007b1e:	f200 808f 	bhi.w	8007c40 <_dtoa_r+0x2f0>
 8007b22:	e8df f003 	tbb	[pc, r3]
 8007b26:	7f7d      	.short	0x7f7d
 8007b28:	7131      	.short	0x7131
 8007b2a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8007b2e:	441d      	add	r5, r3
 8007b30:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007b34:	2820      	cmp	r0, #32
 8007b36:	dd13      	ble.n	8007b60 <_dtoa_r+0x210>
 8007b38:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007b3c:	9b00      	ldr	r3, [sp, #0]
 8007b3e:	fa08 f800 	lsl.w	r8, r8, r0
 8007b42:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007b46:	fa23 f000 	lsr.w	r0, r3, r0
 8007b4a:	ea48 0000 	orr.w	r0, r8, r0
 8007b4e:	f7f8 fcd9 	bl	8000504 <__aeabi_ui2d>
 8007b52:	2301      	movs	r3, #1
 8007b54:	4682      	mov	sl, r0
 8007b56:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007b5a:	3d01      	subs	r5, #1
 8007b5c:	9313      	str	r3, [sp, #76]	; 0x4c
 8007b5e:	e772      	b.n	8007a46 <_dtoa_r+0xf6>
 8007b60:	9b00      	ldr	r3, [sp, #0]
 8007b62:	f1c0 0020 	rsb	r0, r0, #32
 8007b66:	fa03 f000 	lsl.w	r0, r3, r0
 8007b6a:	e7f0      	b.n	8007b4e <_dtoa_r+0x1fe>
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	e7b1      	b.n	8007ad4 <_dtoa_r+0x184>
 8007b70:	900f      	str	r0, [sp, #60]	; 0x3c
 8007b72:	e7b0      	b.n	8007ad6 <_dtoa_r+0x186>
 8007b74:	9b05      	ldr	r3, [sp, #20]
 8007b76:	eba3 030a 	sub.w	r3, r3, sl
 8007b7a:	9305      	str	r3, [sp, #20]
 8007b7c:	f1ca 0300 	rsb	r3, sl, #0
 8007b80:	9307      	str	r3, [sp, #28]
 8007b82:	2300      	movs	r3, #0
 8007b84:	930e      	str	r3, [sp, #56]	; 0x38
 8007b86:	e7bb      	b.n	8007b00 <_dtoa_r+0x1b0>
 8007b88:	2301      	movs	r3, #1
 8007b8a:	930a      	str	r3, [sp, #40]	; 0x28
 8007b8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	dd59      	ble.n	8007c46 <_dtoa_r+0x2f6>
 8007b92:	9302      	str	r3, [sp, #8]
 8007b94:	4699      	mov	r9, r3
 8007b96:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b98:	2200      	movs	r2, #0
 8007b9a:	6072      	str	r2, [r6, #4]
 8007b9c:	2204      	movs	r2, #4
 8007b9e:	f102 0014 	add.w	r0, r2, #20
 8007ba2:	4298      	cmp	r0, r3
 8007ba4:	6871      	ldr	r1, [r6, #4]
 8007ba6:	d953      	bls.n	8007c50 <_dtoa_r+0x300>
 8007ba8:	4620      	mov	r0, r4
 8007baa:	f000 ffe8 	bl	8008b7e <_Balloc>
 8007bae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bb0:	6030      	str	r0, [r6, #0]
 8007bb2:	f1b9 0f0e 	cmp.w	r9, #14
 8007bb6:	f8d3 b000 	ldr.w	fp, [r3]
 8007bba:	f200 80e6 	bhi.w	8007d8a <_dtoa_r+0x43a>
 8007bbe:	2d00      	cmp	r5, #0
 8007bc0:	f000 80e3 	beq.w	8007d8a <_dtoa_r+0x43a>
 8007bc4:	ed9d 7b00 	vldr	d7, [sp]
 8007bc8:	f1ba 0f00 	cmp.w	sl, #0
 8007bcc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007bd0:	dd74      	ble.n	8007cbc <_dtoa_r+0x36c>
 8007bd2:	4a2a      	ldr	r2, [pc, #168]	; (8007c7c <_dtoa_r+0x32c>)
 8007bd4:	f00a 030f 	and.w	r3, sl, #15
 8007bd8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007bdc:	ed93 7b00 	vldr	d7, [r3]
 8007be0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007be4:	06f0      	lsls	r0, r6, #27
 8007be6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007bea:	d565      	bpl.n	8007cb8 <_dtoa_r+0x368>
 8007bec:	4b24      	ldr	r3, [pc, #144]	; (8007c80 <_dtoa_r+0x330>)
 8007bee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007bf2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007bf6:	f7f8 fe29 	bl	800084c <__aeabi_ddiv>
 8007bfa:	e9cd 0100 	strd	r0, r1, [sp]
 8007bfe:	f006 060f 	and.w	r6, r6, #15
 8007c02:	2503      	movs	r5, #3
 8007c04:	4f1e      	ldr	r7, [pc, #120]	; (8007c80 <_dtoa_r+0x330>)
 8007c06:	e04c      	b.n	8007ca2 <_dtoa_r+0x352>
 8007c08:	2301      	movs	r3, #1
 8007c0a:	930a      	str	r3, [sp, #40]	; 0x28
 8007c0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c0e:	4453      	add	r3, sl
 8007c10:	f103 0901 	add.w	r9, r3, #1
 8007c14:	9302      	str	r3, [sp, #8]
 8007c16:	464b      	mov	r3, r9
 8007c18:	2b01      	cmp	r3, #1
 8007c1a:	bfb8      	it	lt
 8007c1c:	2301      	movlt	r3, #1
 8007c1e:	e7ba      	b.n	8007b96 <_dtoa_r+0x246>
 8007c20:	2300      	movs	r3, #0
 8007c22:	e7b2      	b.n	8007b8a <_dtoa_r+0x23a>
 8007c24:	2300      	movs	r3, #0
 8007c26:	e7f0      	b.n	8007c0a <_dtoa_r+0x2ba>
 8007c28:	2501      	movs	r5, #1
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	9306      	str	r3, [sp, #24]
 8007c2e:	950a      	str	r5, [sp, #40]	; 0x28
 8007c30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007c34:	9302      	str	r3, [sp, #8]
 8007c36:	4699      	mov	r9, r3
 8007c38:	2200      	movs	r2, #0
 8007c3a:	2312      	movs	r3, #18
 8007c3c:	920b      	str	r2, [sp, #44]	; 0x2c
 8007c3e:	e7aa      	b.n	8007b96 <_dtoa_r+0x246>
 8007c40:	2301      	movs	r3, #1
 8007c42:	930a      	str	r3, [sp, #40]	; 0x28
 8007c44:	e7f4      	b.n	8007c30 <_dtoa_r+0x2e0>
 8007c46:	2301      	movs	r3, #1
 8007c48:	9302      	str	r3, [sp, #8]
 8007c4a:	4699      	mov	r9, r3
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	e7f5      	b.n	8007c3c <_dtoa_r+0x2ec>
 8007c50:	3101      	adds	r1, #1
 8007c52:	6071      	str	r1, [r6, #4]
 8007c54:	0052      	lsls	r2, r2, #1
 8007c56:	e7a2      	b.n	8007b9e <_dtoa_r+0x24e>
 8007c58:	636f4361 	.word	0x636f4361
 8007c5c:	3fd287a7 	.word	0x3fd287a7
 8007c60:	8b60c8b3 	.word	0x8b60c8b3
 8007c64:	3fc68a28 	.word	0x3fc68a28
 8007c68:	509f79fb 	.word	0x509f79fb
 8007c6c:	3fd34413 	.word	0x3fd34413
 8007c70:	7ff00000 	.word	0x7ff00000
 8007c74:	080098f1 	.word	0x080098f1
 8007c78:	3ff80000 	.word	0x3ff80000
 8007c7c:	080099b0 	.word	0x080099b0
 8007c80:	08009988 	.word	0x08009988
 8007c84:	08009979 	.word	0x08009979
 8007c88:	07f1      	lsls	r1, r6, #31
 8007c8a:	d508      	bpl.n	8007c9e <_dtoa_r+0x34e>
 8007c8c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007c90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c94:	f7f8 fcb0 	bl	80005f8 <__aeabi_dmul>
 8007c98:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007c9c:	3501      	adds	r5, #1
 8007c9e:	1076      	asrs	r6, r6, #1
 8007ca0:	3708      	adds	r7, #8
 8007ca2:	2e00      	cmp	r6, #0
 8007ca4:	d1f0      	bne.n	8007c88 <_dtoa_r+0x338>
 8007ca6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007caa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007cae:	f7f8 fdcd 	bl	800084c <__aeabi_ddiv>
 8007cb2:	e9cd 0100 	strd	r0, r1, [sp]
 8007cb6:	e01a      	b.n	8007cee <_dtoa_r+0x39e>
 8007cb8:	2502      	movs	r5, #2
 8007cba:	e7a3      	b.n	8007c04 <_dtoa_r+0x2b4>
 8007cbc:	f000 80a0 	beq.w	8007e00 <_dtoa_r+0x4b0>
 8007cc0:	f1ca 0600 	rsb	r6, sl, #0
 8007cc4:	4b9f      	ldr	r3, [pc, #636]	; (8007f44 <_dtoa_r+0x5f4>)
 8007cc6:	4fa0      	ldr	r7, [pc, #640]	; (8007f48 <_dtoa_r+0x5f8>)
 8007cc8:	f006 020f 	and.w	r2, r6, #15
 8007ccc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007cd8:	f7f8 fc8e 	bl	80005f8 <__aeabi_dmul>
 8007cdc:	e9cd 0100 	strd	r0, r1, [sp]
 8007ce0:	1136      	asrs	r6, r6, #4
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	2502      	movs	r5, #2
 8007ce6:	2e00      	cmp	r6, #0
 8007ce8:	d17f      	bne.n	8007dea <_dtoa_r+0x49a>
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d1e1      	bne.n	8007cb2 <_dtoa_r+0x362>
 8007cee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f000 8087 	beq.w	8007e04 <_dtoa_r+0x4b4>
 8007cf6:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	4b93      	ldr	r3, [pc, #588]	; (8007f4c <_dtoa_r+0x5fc>)
 8007cfe:	4630      	mov	r0, r6
 8007d00:	4639      	mov	r1, r7
 8007d02:	f7f8 feeb 	bl	8000adc <__aeabi_dcmplt>
 8007d06:	2800      	cmp	r0, #0
 8007d08:	d07c      	beq.n	8007e04 <_dtoa_r+0x4b4>
 8007d0a:	f1b9 0f00 	cmp.w	r9, #0
 8007d0e:	d079      	beq.n	8007e04 <_dtoa_r+0x4b4>
 8007d10:	9b02      	ldr	r3, [sp, #8]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	dd35      	ble.n	8007d82 <_dtoa_r+0x432>
 8007d16:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8007d1a:	9308      	str	r3, [sp, #32]
 8007d1c:	4639      	mov	r1, r7
 8007d1e:	2200      	movs	r2, #0
 8007d20:	4b8b      	ldr	r3, [pc, #556]	; (8007f50 <_dtoa_r+0x600>)
 8007d22:	4630      	mov	r0, r6
 8007d24:	f7f8 fc68 	bl	80005f8 <__aeabi_dmul>
 8007d28:	e9cd 0100 	strd	r0, r1, [sp]
 8007d2c:	9f02      	ldr	r7, [sp, #8]
 8007d2e:	3501      	adds	r5, #1
 8007d30:	4628      	mov	r0, r5
 8007d32:	f7f8 fbf7 	bl	8000524 <__aeabi_i2d>
 8007d36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d3a:	f7f8 fc5d 	bl	80005f8 <__aeabi_dmul>
 8007d3e:	2200      	movs	r2, #0
 8007d40:	4b84      	ldr	r3, [pc, #528]	; (8007f54 <_dtoa_r+0x604>)
 8007d42:	f7f8 faa3 	bl	800028c <__adddf3>
 8007d46:	4605      	mov	r5, r0
 8007d48:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007d4c:	2f00      	cmp	r7, #0
 8007d4e:	d15d      	bne.n	8007e0c <_dtoa_r+0x4bc>
 8007d50:	2200      	movs	r2, #0
 8007d52:	4b81      	ldr	r3, [pc, #516]	; (8007f58 <_dtoa_r+0x608>)
 8007d54:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d58:	f7f8 fa96 	bl	8000288 <__aeabi_dsub>
 8007d5c:	462a      	mov	r2, r5
 8007d5e:	4633      	mov	r3, r6
 8007d60:	e9cd 0100 	strd	r0, r1, [sp]
 8007d64:	f7f8 fed8 	bl	8000b18 <__aeabi_dcmpgt>
 8007d68:	2800      	cmp	r0, #0
 8007d6a:	f040 8288 	bne.w	800827e <_dtoa_r+0x92e>
 8007d6e:	462a      	mov	r2, r5
 8007d70:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007d74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d78:	f7f8 feb0 	bl	8000adc <__aeabi_dcmplt>
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	f040 827c 	bne.w	800827a <_dtoa_r+0x92a>
 8007d82:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007d86:	e9cd 2300 	strd	r2, r3, [sp]
 8007d8a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	f2c0 8150 	blt.w	8008032 <_dtoa_r+0x6e2>
 8007d92:	f1ba 0f0e 	cmp.w	sl, #14
 8007d96:	f300 814c 	bgt.w	8008032 <_dtoa_r+0x6e2>
 8007d9a:	4b6a      	ldr	r3, [pc, #424]	; (8007f44 <_dtoa_r+0x5f4>)
 8007d9c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007da0:	ed93 7b00 	vldr	d7, [r3]
 8007da4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007dac:	f280 80d8 	bge.w	8007f60 <_dtoa_r+0x610>
 8007db0:	f1b9 0f00 	cmp.w	r9, #0
 8007db4:	f300 80d4 	bgt.w	8007f60 <_dtoa_r+0x610>
 8007db8:	f040 825e 	bne.w	8008278 <_dtoa_r+0x928>
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	4b66      	ldr	r3, [pc, #408]	; (8007f58 <_dtoa_r+0x608>)
 8007dc0:	ec51 0b17 	vmov	r0, r1, d7
 8007dc4:	f7f8 fc18 	bl	80005f8 <__aeabi_dmul>
 8007dc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007dcc:	f7f8 fe9a 	bl	8000b04 <__aeabi_dcmpge>
 8007dd0:	464f      	mov	r7, r9
 8007dd2:	464e      	mov	r6, r9
 8007dd4:	2800      	cmp	r0, #0
 8007dd6:	f040 8234 	bne.w	8008242 <_dtoa_r+0x8f2>
 8007dda:	2331      	movs	r3, #49	; 0x31
 8007ddc:	f10b 0501 	add.w	r5, fp, #1
 8007de0:	f88b 3000 	strb.w	r3, [fp]
 8007de4:	f10a 0a01 	add.w	sl, sl, #1
 8007de8:	e22f      	b.n	800824a <_dtoa_r+0x8fa>
 8007dea:	07f2      	lsls	r2, r6, #31
 8007dec:	d505      	bpl.n	8007dfa <_dtoa_r+0x4aa>
 8007dee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007df2:	f7f8 fc01 	bl	80005f8 <__aeabi_dmul>
 8007df6:	3501      	adds	r5, #1
 8007df8:	2301      	movs	r3, #1
 8007dfa:	1076      	asrs	r6, r6, #1
 8007dfc:	3708      	adds	r7, #8
 8007dfe:	e772      	b.n	8007ce6 <_dtoa_r+0x396>
 8007e00:	2502      	movs	r5, #2
 8007e02:	e774      	b.n	8007cee <_dtoa_r+0x39e>
 8007e04:	f8cd a020 	str.w	sl, [sp, #32]
 8007e08:	464f      	mov	r7, r9
 8007e0a:	e791      	b.n	8007d30 <_dtoa_r+0x3e0>
 8007e0c:	4b4d      	ldr	r3, [pc, #308]	; (8007f44 <_dtoa_r+0x5f4>)
 8007e0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007e12:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007e16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d047      	beq.n	8007eac <_dtoa_r+0x55c>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	460b      	mov	r3, r1
 8007e20:	2000      	movs	r0, #0
 8007e22:	494e      	ldr	r1, [pc, #312]	; (8007f5c <_dtoa_r+0x60c>)
 8007e24:	f7f8 fd12 	bl	800084c <__aeabi_ddiv>
 8007e28:	462a      	mov	r2, r5
 8007e2a:	4633      	mov	r3, r6
 8007e2c:	f7f8 fa2c 	bl	8000288 <__aeabi_dsub>
 8007e30:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007e34:	465d      	mov	r5, fp
 8007e36:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e3a:	f7f8 fe8d 	bl	8000b58 <__aeabi_d2iz>
 8007e3e:	4606      	mov	r6, r0
 8007e40:	f7f8 fb70 	bl	8000524 <__aeabi_i2d>
 8007e44:	4602      	mov	r2, r0
 8007e46:	460b      	mov	r3, r1
 8007e48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e4c:	f7f8 fa1c 	bl	8000288 <__aeabi_dsub>
 8007e50:	3630      	adds	r6, #48	; 0x30
 8007e52:	f805 6b01 	strb.w	r6, [r5], #1
 8007e56:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007e5a:	e9cd 0100 	strd	r0, r1, [sp]
 8007e5e:	f7f8 fe3d 	bl	8000adc <__aeabi_dcmplt>
 8007e62:	2800      	cmp	r0, #0
 8007e64:	d163      	bne.n	8007f2e <_dtoa_r+0x5de>
 8007e66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e6a:	2000      	movs	r0, #0
 8007e6c:	4937      	ldr	r1, [pc, #220]	; (8007f4c <_dtoa_r+0x5fc>)
 8007e6e:	f7f8 fa0b 	bl	8000288 <__aeabi_dsub>
 8007e72:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007e76:	f7f8 fe31 	bl	8000adc <__aeabi_dcmplt>
 8007e7a:	2800      	cmp	r0, #0
 8007e7c:	f040 80b7 	bne.w	8007fee <_dtoa_r+0x69e>
 8007e80:	eba5 030b 	sub.w	r3, r5, fp
 8007e84:	429f      	cmp	r7, r3
 8007e86:	f77f af7c 	ble.w	8007d82 <_dtoa_r+0x432>
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	4b30      	ldr	r3, [pc, #192]	; (8007f50 <_dtoa_r+0x600>)
 8007e8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e92:	f7f8 fbb1 	bl	80005f8 <__aeabi_dmul>
 8007e96:	2200      	movs	r2, #0
 8007e98:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007e9c:	4b2c      	ldr	r3, [pc, #176]	; (8007f50 <_dtoa_r+0x600>)
 8007e9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ea2:	f7f8 fba9 	bl	80005f8 <__aeabi_dmul>
 8007ea6:	e9cd 0100 	strd	r0, r1, [sp]
 8007eaa:	e7c4      	b.n	8007e36 <_dtoa_r+0x4e6>
 8007eac:	462a      	mov	r2, r5
 8007eae:	4633      	mov	r3, r6
 8007eb0:	f7f8 fba2 	bl	80005f8 <__aeabi_dmul>
 8007eb4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007eb8:	eb0b 0507 	add.w	r5, fp, r7
 8007ebc:	465e      	mov	r6, fp
 8007ebe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ec2:	f7f8 fe49 	bl	8000b58 <__aeabi_d2iz>
 8007ec6:	4607      	mov	r7, r0
 8007ec8:	f7f8 fb2c 	bl	8000524 <__aeabi_i2d>
 8007ecc:	3730      	adds	r7, #48	; 0x30
 8007ece:	4602      	mov	r2, r0
 8007ed0:	460b      	mov	r3, r1
 8007ed2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ed6:	f7f8 f9d7 	bl	8000288 <__aeabi_dsub>
 8007eda:	f806 7b01 	strb.w	r7, [r6], #1
 8007ede:	42ae      	cmp	r6, r5
 8007ee0:	e9cd 0100 	strd	r0, r1, [sp]
 8007ee4:	f04f 0200 	mov.w	r2, #0
 8007ee8:	d126      	bne.n	8007f38 <_dtoa_r+0x5e8>
 8007eea:	4b1c      	ldr	r3, [pc, #112]	; (8007f5c <_dtoa_r+0x60c>)
 8007eec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007ef0:	f7f8 f9cc 	bl	800028c <__adddf3>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007efc:	f7f8 fe0c 	bl	8000b18 <__aeabi_dcmpgt>
 8007f00:	2800      	cmp	r0, #0
 8007f02:	d174      	bne.n	8007fee <_dtoa_r+0x69e>
 8007f04:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007f08:	2000      	movs	r0, #0
 8007f0a:	4914      	ldr	r1, [pc, #80]	; (8007f5c <_dtoa_r+0x60c>)
 8007f0c:	f7f8 f9bc 	bl	8000288 <__aeabi_dsub>
 8007f10:	4602      	mov	r2, r0
 8007f12:	460b      	mov	r3, r1
 8007f14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f18:	f7f8 fde0 	bl	8000adc <__aeabi_dcmplt>
 8007f1c:	2800      	cmp	r0, #0
 8007f1e:	f43f af30 	beq.w	8007d82 <_dtoa_r+0x432>
 8007f22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007f26:	2b30      	cmp	r3, #48	; 0x30
 8007f28:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007f2c:	d002      	beq.n	8007f34 <_dtoa_r+0x5e4>
 8007f2e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007f32:	e04a      	b.n	8007fca <_dtoa_r+0x67a>
 8007f34:	4615      	mov	r5, r2
 8007f36:	e7f4      	b.n	8007f22 <_dtoa_r+0x5d2>
 8007f38:	4b05      	ldr	r3, [pc, #20]	; (8007f50 <_dtoa_r+0x600>)
 8007f3a:	f7f8 fb5d 	bl	80005f8 <__aeabi_dmul>
 8007f3e:	e9cd 0100 	strd	r0, r1, [sp]
 8007f42:	e7bc      	b.n	8007ebe <_dtoa_r+0x56e>
 8007f44:	080099b0 	.word	0x080099b0
 8007f48:	08009988 	.word	0x08009988
 8007f4c:	3ff00000 	.word	0x3ff00000
 8007f50:	40240000 	.word	0x40240000
 8007f54:	401c0000 	.word	0x401c0000
 8007f58:	40140000 	.word	0x40140000
 8007f5c:	3fe00000 	.word	0x3fe00000
 8007f60:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007f64:	465d      	mov	r5, fp
 8007f66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f6a:	4630      	mov	r0, r6
 8007f6c:	4639      	mov	r1, r7
 8007f6e:	f7f8 fc6d 	bl	800084c <__aeabi_ddiv>
 8007f72:	f7f8 fdf1 	bl	8000b58 <__aeabi_d2iz>
 8007f76:	4680      	mov	r8, r0
 8007f78:	f7f8 fad4 	bl	8000524 <__aeabi_i2d>
 8007f7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f80:	f7f8 fb3a 	bl	80005f8 <__aeabi_dmul>
 8007f84:	4602      	mov	r2, r0
 8007f86:	460b      	mov	r3, r1
 8007f88:	4630      	mov	r0, r6
 8007f8a:	4639      	mov	r1, r7
 8007f8c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007f90:	f7f8 f97a 	bl	8000288 <__aeabi_dsub>
 8007f94:	f805 6b01 	strb.w	r6, [r5], #1
 8007f98:	eba5 060b 	sub.w	r6, r5, fp
 8007f9c:	45b1      	cmp	r9, r6
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	460b      	mov	r3, r1
 8007fa2:	d139      	bne.n	8008018 <_dtoa_r+0x6c8>
 8007fa4:	f7f8 f972 	bl	800028c <__adddf3>
 8007fa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007fac:	4606      	mov	r6, r0
 8007fae:	460f      	mov	r7, r1
 8007fb0:	f7f8 fdb2 	bl	8000b18 <__aeabi_dcmpgt>
 8007fb4:	b9c8      	cbnz	r0, 8007fea <_dtoa_r+0x69a>
 8007fb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007fba:	4630      	mov	r0, r6
 8007fbc:	4639      	mov	r1, r7
 8007fbe:	f7f8 fd83 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fc2:	b110      	cbz	r0, 8007fca <_dtoa_r+0x67a>
 8007fc4:	f018 0f01 	tst.w	r8, #1
 8007fc8:	d10f      	bne.n	8007fea <_dtoa_r+0x69a>
 8007fca:	9904      	ldr	r1, [sp, #16]
 8007fcc:	4620      	mov	r0, r4
 8007fce:	f000 fe0a 	bl	8008be6 <_Bfree>
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007fd6:	702b      	strb	r3, [r5, #0]
 8007fd8:	f10a 0301 	add.w	r3, sl, #1
 8007fdc:	6013      	str	r3, [r2, #0]
 8007fde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	f000 8241 	beq.w	8008468 <_dtoa_r+0xb18>
 8007fe6:	601d      	str	r5, [r3, #0]
 8007fe8:	e23e      	b.n	8008468 <_dtoa_r+0xb18>
 8007fea:	f8cd a020 	str.w	sl, [sp, #32]
 8007fee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007ff2:	2a39      	cmp	r2, #57	; 0x39
 8007ff4:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8007ff8:	d108      	bne.n	800800c <_dtoa_r+0x6bc>
 8007ffa:	459b      	cmp	fp, r3
 8007ffc:	d10a      	bne.n	8008014 <_dtoa_r+0x6c4>
 8007ffe:	9b08      	ldr	r3, [sp, #32]
 8008000:	3301      	adds	r3, #1
 8008002:	9308      	str	r3, [sp, #32]
 8008004:	2330      	movs	r3, #48	; 0x30
 8008006:	f88b 3000 	strb.w	r3, [fp]
 800800a:	465b      	mov	r3, fp
 800800c:	781a      	ldrb	r2, [r3, #0]
 800800e:	3201      	adds	r2, #1
 8008010:	701a      	strb	r2, [r3, #0]
 8008012:	e78c      	b.n	8007f2e <_dtoa_r+0x5de>
 8008014:	461d      	mov	r5, r3
 8008016:	e7ea      	b.n	8007fee <_dtoa_r+0x69e>
 8008018:	2200      	movs	r2, #0
 800801a:	4b9b      	ldr	r3, [pc, #620]	; (8008288 <_dtoa_r+0x938>)
 800801c:	f7f8 faec 	bl	80005f8 <__aeabi_dmul>
 8008020:	2200      	movs	r2, #0
 8008022:	2300      	movs	r3, #0
 8008024:	4606      	mov	r6, r0
 8008026:	460f      	mov	r7, r1
 8008028:	f7f8 fd4e 	bl	8000ac8 <__aeabi_dcmpeq>
 800802c:	2800      	cmp	r0, #0
 800802e:	d09a      	beq.n	8007f66 <_dtoa_r+0x616>
 8008030:	e7cb      	b.n	8007fca <_dtoa_r+0x67a>
 8008032:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008034:	2a00      	cmp	r2, #0
 8008036:	f000 808b 	beq.w	8008150 <_dtoa_r+0x800>
 800803a:	9a06      	ldr	r2, [sp, #24]
 800803c:	2a01      	cmp	r2, #1
 800803e:	dc6e      	bgt.n	800811e <_dtoa_r+0x7ce>
 8008040:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008042:	2a00      	cmp	r2, #0
 8008044:	d067      	beq.n	8008116 <_dtoa_r+0x7c6>
 8008046:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800804a:	9f07      	ldr	r7, [sp, #28]
 800804c:	9d05      	ldr	r5, [sp, #20]
 800804e:	9a05      	ldr	r2, [sp, #20]
 8008050:	2101      	movs	r1, #1
 8008052:	441a      	add	r2, r3
 8008054:	4620      	mov	r0, r4
 8008056:	9205      	str	r2, [sp, #20]
 8008058:	4498      	add	r8, r3
 800805a:	f000 fea2 	bl	8008da2 <__i2b>
 800805e:	4606      	mov	r6, r0
 8008060:	2d00      	cmp	r5, #0
 8008062:	dd0c      	ble.n	800807e <_dtoa_r+0x72e>
 8008064:	f1b8 0f00 	cmp.w	r8, #0
 8008068:	dd09      	ble.n	800807e <_dtoa_r+0x72e>
 800806a:	4545      	cmp	r5, r8
 800806c:	9a05      	ldr	r2, [sp, #20]
 800806e:	462b      	mov	r3, r5
 8008070:	bfa8      	it	ge
 8008072:	4643      	movge	r3, r8
 8008074:	1ad2      	subs	r2, r2, r3
 8008076:	9205      	str	r2, [sp, #20]
 8008078:	1aed      	subs	r5, r5, r3
 800807a:	eba8 0803 	sub.w	r8, r8, r3
 800807e:	9b07      	ldr	r3, [sp, #28]
 8008080:	b1eb      	cbz	r3, 80080be <_dtoa_r+0x76e>
 8008082:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008084:	2b00      	cmp	r3, #0
 8008086:	d067      	beq.n	8008158 <_dtoa_r+0x808>
 8008088:	b18f      	cbz	r7, 80080ae <_dtoa_r+0x75e>
 800808a:	4631      	mov	r1, r6
 800808c:	463a      	mov	r2, r7
 800808e:	4620      	mov	r0, r4
 8008090:	f000 ff26 	bl	8008ee0 <__pow5mult>
 8008094:	9a04      	ldr	r2, [sp, #16]
 8008096:	4601      	mov	r1, r0
 8008098:	4606      	mov	r6, r0
 800809a:	4620      	mov	r0, r4
 800809c:	f000 fe8a 	bl	8008db4 <__multiply>
 80080a0:	9904      	ldr	r1, [sp, #16]
 80080a2:	9008      	str	r0, [sp, #32]
 80080a4:	4620      	mov	r0, r4
 80080a6:	f000 fd9e 	bl	8008be6 <_Bfree>
 80080aa:	9b08      	ldr	r3, [sp, #32]
 80080ac:	9304      	str	r3, [sp, #16]
 80080ae:	9b07      	ldr	r3, [sp, #28]
 80080b0:	1bda      	subs	r2, r3, r7
 80080b2:	d004      	beq.n	80080be <_dtoa_r+0x76e>
 80080b4:	9904      	ldr	r1, [sp, #16]
 80080b6:	4620      	mov	r0, r4
 80080b8:	f000 ff12 	bl	8008ee0 <__pow5mult>
 80080bc:	9004      	str	r0, [sp, #16]
 80080be:	2101      	movs	r1, #1
 80080c0:	4620      	mov	r0, r4
 80080c2:	f000 fe6e 	bl	8008da2 <__i2b>
 80080c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080c8:	4607      	mov	r7, r0
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	f000 81d0 	beq.w	8008470 <_dtoa_r+0xb20>
 80080d0:	461a      	mov	r2, r3
 80080d2:	4601      	mov	r1, r0
 80080d4:	4620      	mov	r0, r4
 80080d6:	f000 ff03 	bl	8008ee0 <__pow5mult>
 80080da:	9b06      	ldr	r3, [sp, #24]
 80080dc:	2b01      	cmp	r3, #1
 80080de:	4607      	mov	r7, r0
 80080e0:	dc40      	bgt.n	8008164 <_dtoa_r+0x814>
 80080e2:	9b00      	ldr	r3, [sp, #0]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d139      	bne.n	800815c <_dtoa_r+0x80c>
 80080e8:	9b01      	ldr	r3, [sp, #4]
 80080ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d136      	bne.n	8008160 <_dtoa_r+0x810>
 80080f2:	9b01      	ldr	r3, [sp, #4]
 80080f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80080f8:	0d1b      	lsrs	r3, r3, #20
 80080fa:	051b      	lsls	r3, r3, #20
 80080fc:	b12b      	cbz	r3, 800810a <_dtoa_r+0x7ba>
 80080fe:	9b05      	ldr	r3, [sp, #20]
 8008100:	3301      	adds	r3, #1
 8008102:	9305      	str	r3, [sp, #20]
 8008104:	f108 0801 	add.w	r8, r8, #1
 8008108:	2301      	movs	r3, #1
 800810a:	9307      	str	r3, [sp, #28]
 800810c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800810e:	2b00      	cmp	r3, #0
 8008110:	d12a      	bne.n	8008168 <_dtoa_r+0x818>
 8008112:	2001      	movs	r0, #1
 8008114:	e030      	b.n	8008178 <_dtoa_r+0x828>
 8008116:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008118:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800811c:	e795      	b.n	800804a <_dtoa_r+0x6fa>
 800811e:	9b07      	ldr	r3, [sp, #28]
 8008120:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8008124:	42bb      	cmp	r3, r7
 8008126:	bfbf      	itttt	lt
 8008128:	9b07      	ldrlt	r3, [sp, #28]
 800812a:	9707      	strlt	r7, [sp, #28]
 800812c:	1afa      	sublt	r2, r7, r3
 800812e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008130:	bfbb      	ittet	lt
 8008132:	189b      	addlt	r3, r3, r2
 8008134:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008136:	1bdf      	subge	r7, r3, r7
 8008138:	2700      	movlt	r7, #0
 800813a:	f1b9 0f00 	cmp.w	r9, #0
 800813e:	bfb5      	itete	lt
 8008140:	9b05      	ldrlt	r3, [sp, #20]
 8008142:	9d05      	ldrge	r5, [sp, #20]
 8008144:	eba3 0509 	sublt.w	r5, r3, r9
 8008148:	464b      	movge	r3, r9
 800814a:	bfb8      	it	lt
 800814c:	2300      	movlt	r3, #0
 800814e:	e77e      	b.n	800804e <_dtoa_r+0x6fe>
 8008150:	9f07      	ldr	r7, [sp, #28]
 8008152:	9d05      	ldr	r5, [sp, #20]
 8008154:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008156:	e783      	b.n	8008060 <_dtoa_r+0x710>
 8008158:	9a07      	ldr	r2, [sp, #28]
 800815a:	e7ab      	b.n	80080b4 <_dtoa_r+0x764>
 800815c:	2300      	movs	r3, #0
 800815e:	e7d4      	b.n	800810a <_dtoa_r+0x7ba>
 8008160:	9b00      	ldr	r3, [sp, #0]
 8008162:	e7d2      	b.n	800810a <_dtoa_r+0x7ba>
 8008164:	2300      	movs	r3, #0
 8008166:	9307      	str	r3, [sp, #28]
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800816e:	6918      	ldr	r0, [r3, #16]
 8008170:	f000 fdc9 	bl	8008d06 <__hi0bits>
 8008174:	f1c0 0020 	rsb	r0, r0, #32
 8008178:	4440      	add	r0, r8
 800817a:	f010 001f 	ands.w	r0, r0, #31
 800817e:	d047      	beq.n	8008210 <_dtoa_r+0x8c0>
 8008180:	f1c0 0320 	rsb	r3, r0, #32
 8008184:	2b04      	cmp	r3, #4
 8008186:	dd3b      	ble.n	8008200 <_dtoa_r+0x8b0>
 8008188:	9b05      	ldr	r3, [sp, #20]
 800818a:	f1c0 001c 	rsb	r0, r0, #28
 800818e:	4403      	add	r3, r0
 8008190:	9305      	str	r3, [sp, #20]
 8008192:	4405      	add	r5, r0
 8008194:	4480      	add	r8, r0
 8008196:	9b05      	ldr	r3, [sp, #20]
 8008198:	2b00      	cmp	r3, #0
 800819a:	dd05      	ble.n	80081a8 <_dtoa_r+0x858>
 800819c:	461a      	mov	r2, r3
 800819e:	9904      	ldr	r1, [sp, #16]
 80081a0:	4620      	mov	r0, r4
 80081a2:	f000 feeb 	bl	8008f7c <__lshift>
 80081a6:	9004      	str	r0, [sp, #16]
 80081a8:	f1b8 0f00 	cmp.w	r8, #0
 80081ac:	dd05      	ble.n	80081ba <_dtoa_r+0x86a>
 80081ae:	4639      	mov	r1, r7
 80081b0:	4642      	mov	r2, r8
 80081b2:	4620      	mov	r0, r4
 80081b4:	f000 fee2 	bl	8008f7c <__lshift>
 80081b8:	4607      	mov	r7, r0
 80081ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081bc:	b353      	cbz	r3, 8008214 <_dtoa_r+0x8c4>
 80081be:	4639      	mov	r1, r7
 80081c0:	9804      	ldr	r0, [sp, #16]
 80081c2:	f000 ff2f 	bl	8009024 <__mcmp>
 80081c6:	2800      	cmp	r0, #0
 80081c8:	da24      	bge.n	8008214 <_dtoa_r+0x8c4>
 80081ca:	2300      	movs	r3, #0
 80081cc:	220a      	movs	r2, #10
 80081ce:	9904      	ldr	r1, [sp, #16]
 80081d0:	4620      	mov	r0, r4
 80081d2:	f000 fd1f 	bl	8008c14 <__multadd>
 80081d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081d8:	9004      	str	r0, [sp, #16]
 80081da:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80081de:	2b00      	cmp	r3, #0
 80081e0:	f000 814d 	beq.w	800847e <_dtoa_r+0xb2e>
 80081e4:	2300      	movs	r3, #0
 80081e6:	4631      	mov	r1, r6
 80081e8:	220a      	movs	r2, #10
 80081ea:	4620      	mov	r0, r4
 80081ec:	f000 fd12 	bl	8008c14 <__multadd>
 80081f0:	9b02      	ldr	r3, [sp, #8]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	4606      	mov	r6, r0
 80081f6:	dc4f      	bgt.n	8008298 <_dtoa_r+0x948>
 80081f8:	9b06      	ldr	r3, [sp, #24]
 80081fa:	2b02      	cmp	r3, #2
 80081fc:	dd4c      	ble.n	8008298 <_dtoa_r+0x948>
 80081fe:	e011      	b.n	8008224 <_dtoa_r+0x8d4>
 8008200:	d0c9      	beq.n	8008196 <_dtoa_r+0x846>
 8008202:	9a05      	ldr	r2, [sp, #20]
 8008204:	331c      	adds	r3, #28
 8008206:	441a      	add	r2, r3
 8008208:	9205      	str	r2, [sp, #20]
 800820a:	441d      	add	r5, r3
 800820c:	4498      	add	r8, r3
 800820e:	e7c2      	b.n	8008196 <_dtoa_r+0x846>
 8008210:	4603      	mov	r3, r0
 8008212:	e7f6      	b.n	8008202 <_dtoa_r+0x8b2>
 8008214:	f1b9 0f00 	cmp.w	r9, #0
 8008218:	dc38      	bgt.n	800828c <_dtoa_r+0x93c>
 800821a:	9b06      	ldr	r3, [sp, #24]
 800821c:	2b02      	cmp	r3, #2
 800821e:	dd35      	ble.n	800828c <_dtoa_r+0x93c>
 8008220:	f8cd 9008 	str.w	r9, [sp, #8]
 8008224:	9b02      	ldr	r3, [sp, #8]
 8008226:	b963      	cbnz	r3, 8008242 <_dtoa_r+0x8f2>
 8008228:	4639      	mov	r1, r7
 800822a:	2205      	movs	r2, #5
 800822c:	4620      	mov	r0, r4
 800822e:	f000 fcf1 	bl	8008c14 <__multadd>
 8008232:	4601      	mov	r1, r0
 8008234:	4607      	mov	r7, r0
 8008236:	9804      	ldr	r0, [sp, #16]
 8008238:	f000 fef4 	bl	8009024 <__mcmp>
 800823c:	2800      	cmp	r0, #0
 800823e:	f73f adcc 	bgt.w	8007dda <_dtoa_r+0x48a>
 8008242:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008244:	465d      	mov	r5, fp
 8008246:	ea6f 0a03 	mvn.w	sl, r3
 800824a:	f04f 0900 	mov.w	r9, #0
 800824e:	4639      	mov	r1, r7
 8008250:	4620      	mov	r0, r4
 8008252:	f000 fcc8 	bl	8008be6 <_Bfree>
 8008256:	2e00      	cmp	r6, #0
 8008258:	f43f aeb7 	beq.w	8007fca <_dtoa_r+0x67a>
 800825c:	f1b9 0f00 	cmp.w	r9, #0
 8008260:	d005      	beq.n	800826e <_dtoa_r+0x91e>
 8008262:	45b1      	cmp	r9, r6
 8008264:	d003      	beq.n	800826e <_dtoa_r+0x91e>
 8008266:	4649      	mov	r1, r9
 8008268:	4620      	mov	r0, r4
 800826a:	f000 fcbc 	bl	8008be6 <_Bfree>
 800826e:	4631      	mov	r1, r6
 8008270:	4620      	mov	r0, r4
 8008272:	f000 fcb8 	bl	8008be6 <_Bfree>
 8008276:	e6a8      	b.n	8007fca <_dtoa_r+0x67a>
 8008278:	2700      	movs	r7, #0
 800827a:	463e      	mov	r6, r7
 800827c:	e7e1      	b.n	8008242 <_dtoa_r+0x8f2>
 800827e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008282:	463e      	mov	r6, r7
 8008284:	e5a9      	b.n	8007dda <_dtoa_r+0x48a>
 8008286:	bf00      	nop
 8008288:	40240000 	.word	0x40240000
 800828c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800828e:	f8cd 9008 	str.w	r9, [sp, #8]
 8008292:	2b00      	cmp	r3, #0
 8008294:	f000 80fa 	beq.w	800848c <_dtoa_r+0xb3c>
 8008298:	2d00      	cmp	r5, #0
 800829a:	dd05      	ble.n	80082a8 <_dtoa_r+0x958>
 800829c:	4631      	mov	r1, r6
 800829e:	462a      	mov	r2, r5
 80082a0:	4620      	mov	r0, r4
 80082a2:	f000 fe6b 	bl	8008f7c <__lshift>
 80082a6:	4606      	mov	r6, r0
 80082a8:	9b07      	ldr	r3, [sp, #28]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d04c      	beq.n	8008348 <_dtoa_r+0x9f8>
 80082ae:	6871      	ldr	r1, [r6, #4]
 80082b0:	4620      	mov	r0, r4
 80082b2:	f000 fc64 	bl	8008b7e <_Balloc>
 80082b6:	6932      	ldr	r2, [r6, #16]
 80082b8:	3202      	adds	r2, #2
 80082ba:	4605      	mov	r5, r0
 80082bc:	0092      	lsls	r2, r2, #2
 80082be:	f106 010c 	add.w	r1, r6, #12
 80082c2:	300c      	adds	r0, #12
 80082c4:	f000 fc50 	bl	8008b68 <memcpy>
 80082c8:	2201      	movs	r2, #1
 80082ca:	4629      	mov	r1, r5
 80082cc:	4620      	mov	r0, r4
 80082ce:	f000 fe55 	bl	8008f7c <__lshift>
 80082d2:	9b00      	ldr	r3, [sp, #0]
 80082d4:	f8cd b014 	str.w	fp, [sp, #20]
 80082d8:	f003 0301 	and.w	r3, r3, #1
 80082dc:	46b1      	mov	r9, r6
 80082de:	9307      	str	r3, [sp, #28]
 80082e0:	4606      	mov	r6, r0
 80082e2:	4639      	mov	r1, r7
 80082e4:	9804      	ldr	r0, [sp, #16]
 80082e6:	f7ff faa5 	bl	8007834 <quorem>
 80082ea:	4649      	mov	r1, r9
 80082ec:	4605      	mov	r5, r0
 80082ee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80082f2:	9804      	ldr	r0, [sp, #16]
 80082f4:	f000 fe96 	bl	8009024 <__mcmp>
 80082f8:	4632      	mov	r2, r6
 80082fa:	9000      	str	r0, [sp, #0]
 80082fc:	4639      	mov	r1, r7
 80082fe:	4620      	mov	r0, r4
 8008300:	f000 feaa 	bl	8009058 <__mdiff>
 8008304:	68c3      	ldr	r3, [r0, #12]
 8008306:	4602      	mov	r2, r0
 8008308:	bb03      	cbnz	r3, 800834c <_dtoa_r+0x9fc>
 800830a:	4601      	mov	r1, r0
 800830c:	9008      	str	r0, [sp, #32]
 800830e:	9804      	ldr	r0, [sp, #16]
 8008310:	f000 fe88 	bl	8009024 <__mcmp>
 8008314:	9a08      	ldr	r2, [sp, #32]
 8008316:	4603      	mov	r3, r0
 8008318:	4611      	mov	r1, r2
 800831a:	4620      	mov	r0, r4
 800831c:	9308      	str	r3, [sp, #32]
 800831e:	f000 fc62 	bl	8008be6 <_Bfree>
 8008322:	9b08      	ldr	r3, [sp, #32]
 8008324:	b9a3      	cbnz	r3, 8008350 <_dtoa_r+0xa00>
 8008326:	9a06      	ldr	r2, [sp, #24]
 8008328:	b992      	cbnz	r2, 8008350 <_dtoa_r+0xa00>
 800832a:	9a07      	ldr	r2, [sp, #28]
 800832c:	b982      	cbnz	r2, 8008350 <_dtoa_r+0xa00>
 800832e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008332:	d029      	beq.n	8008388 <_dtoa_r+0xa38>
 8008334:	9b00      	ldr	r3, [sp, #0]
 8008336:	2b00      	cmp	r3, #0
 8008338:	dd01      	ble.n	800833e <_dtoa_r+0x9ee>
 800833a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800833e:	9b05      	ldr	r3, [sp, #20]
 8008340:	1c5d      	adds	r5, r3, #1
 8008342:	f883 8000 	strb.w	r8, [r3]
 8008346:	e782      	b.n	800824e <_dtoa_r+0x8fe>
 8008348:	4630      	mov	r0, r6
 800834a:	e7c2      	b.n	80082d2 <_dtoa_r+0x982>
 800834c:	2301      	movs	r3, #1
 800834e:	e7e3      	b.n	8008318 <_dtoa_r+0x9c8>
 8008350:	9a00      	ldr	r2, [sp, #0]
 8008352:	2a00      	cmp	r2, #0
 8008354:	db04      	blt.n	8008360 <_dtoa_r+0xa10>
 8008356:	d125      	bne.n	80083a4 <_dtoa_r+0xa54>
 8008358:	9a06      	ldr	r2, [sp, #24]
 800835a:	bb1a      	cbnz	r2, 80083a4 <_dtoa_r+0xa54>
 800835c:	9a07      	ldr	r2, [sp, #28]
 800835e:	bb0a      	cbnz	r2, 80083a4 <_dtoa_r+0xa54>
 8008360:	2b00      	cmp	r3, #0
 8008362:	ddec      	ble.n	800833e <_dtoa_r+0x9ee>
 8008364:	2201      	movs	r2, #1
 8008366:	9904      	ldr	r1, [sp, #16]
 8008368:	4620      	mov	r0, r4
 800836a:	f000 fe07 	bl	8008f7c <__lshift>
 800836e:	4639      	mov	r1, r7
 8008370:	9004      	str	r0, [sp, #16]
 8008372:	f000 fe57 	bl	8009024 <__mcmp>
 8008376:	2800      	cmp	r0, #0
 8008378:	dc03      	bgt.n	8008382 <_dtoa_r+0xa32>
 800837a:	d1e0      	bne.n	800833e <_dtoa_r+0x9ee>
 800837c:	f018 0f01 	tst.w	r8, #1
 8008380:	d0dd      	beq.n	800833e <_dtoa_r+0x9ee>
 8008382:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008386:	d1d8      	bne.n	800833a <_dtoa_r+0x9ea>
 8008388:	9b05      	ldr	r3, [sp, #20]
 800838a:	9a05      	ldr	r2, [sp, #20]
 800838c:	1c5d      	adds	r5, r3, #1
 800838e:	2339      	movs	r3, #57	; 0x39
 8008390:	7013      	strb	r3, [r2, #0]
 8008392:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008396:	2b39      	cmp	r3, #57	; 0x39
 8008398:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800839c:	d04f      	beq.n	800843e <_dtoa_r+0xaee>
 800839e:	3301      	adds	r3, #1
 80083a0:	7013      	strb	r3, [r2, #0]
 80083a2:	e754      	b.n	800824e <_dtoa_r+0x8fe>
 80083a4:	9a05      	ldr	r2, [sp, #20]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	f102 0501 	add.w	r5, r2, #1
 80083ac:	dd06      	ble.n	80083bc <_dtoa_r+0xa6c>
 80083ae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80083b2:	d0e9      	beq.n	8008388 <_dtoa_r+0xa38>
 80083b4:	f108 0801 	add.w	r8, r8, #1
 80083b8:	9b05      	ldr	r3, [sp, #20]
 80083ba:	e7c2      	b.n	8008342 <_dtoa_r+0x9f2>
 80083bc:	9a02      	ldr	r2, [sp, #8]
 80083be:	f805 8c01 	strb.w	r8, [r5, #-1]
 80083c2:	eba5 030b 	sub.w	r3, r5, fp
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d021      	beq.n	800840e <_dtoa_r+0xabe>
 80083ca:	2300      	movs	r3, #0
 80083cc:	220a      	movs	r2, #10
 80083ce:	9904      	ldr	r1, [sp, #16]
 80083d0:	4620      	mov	r0, r4
 80083d2:	f000 fc1f 	bl	8008c14 <__multadd>
 80083d6:	45b1      	cmp	r9, r6
 80083d8:	9004      	str	r0, [sp, #16]
 80083da:	f04f 0300 	mov.w	r3, #0
 80083de:	f04f 020a 	mov.w	r2, #10
 80083e2:	4649      	mov	r1, r9
 80083e4:	4620      	mov	r0, r4
 80083e6:	d105      	bne.n	80083f4 <_dtoa_r+0xaa4>
 80083e8:	f000 fc14 	bl	8008c14 <__multadd>
 80083ec:	4681      	mov	r9, r0
 80083ee:	4606      	mov	r6, r0
 80083f0:	9505      	str	r5, [sp, #20]
 80083f2:	e776      	b.n	80082e2 <_dtoa_r+0x992>
 80083f4:	f000 fc0e 	bl	8008c14 <__multadd>
 80083f8:	4631      	mov	r1, r6
 80083fa:	4681      	mov	r9, r0
 80083fc:	2300      	movs	r3, #0
 80083fe:	220a      	movs	r2, #10
 8008400:	4620      	mov	r0, r4
 8008402:	f000 fc07 	bl	8008c14 <__multadd>
 8008406:	4606      	mov	r6, r0
 8008408:	e7f2      	b.n	80083f0 <_dtoa_r+0xaa0>
 800840a:	f04f 0900 	mov.w	r9, #0
 800840e:	2201      	movs	r2, #1
 8008410:	9904      	ldr	r1, [sp, #16]
 8008412:	4620      	mov	r0, r4
 8008414:	f000 fdb2 	bl	8008f7c <__lshift>
 8008418:	4639      	mov	r1, r7
 800841a:	9004      	str	r0, [sp, #16]
 800841c:	f000 fe02 	bl	8009024 <__mcmp>
 8008420:	2800      	cmp	r0, #0
 8008422:	dcb6      	bgt.n	8008392 <_dtoa_r+0xa42>
 8008424:	d102      	bne.n	800842c <_dtoa_r+0xadc>
 8008426:	f018 0f01 	tst.w	r8, #1
 800842a:	d1b2      	bne.n	8008392 <_dtoa_r+0xa42>
 800842c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008430:	2b30      	cmp	r3, #48	; 0x30
 8008432:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008436:	f47f af0a 	bne.w	800824e <_dtoa_r+0x8fe>
 800843a:	4615      	mov	r5, r2
 800843c:	e7f6      	b.n	800842c <_dtoa_r+0xadc>
 800843e:	4593      	cmp	fp, r2
 8008440:	d105      	bne.n	800844e <_dtoa_r+0xafe>
 8008442:	2331      	movs	r3, #49	; 0x31
 8008444:	f10a 0a01 	add.w	sl, sl, #1
 8008448:	f88b 3000 	strb.w	r3, [fp]
 800844c:	e6ff      	b.n	800824e <_dtoa_r+0x8fe>
 800844e:	4615      	mov	r5, r2
 8008450:	e79f      	b.n	8008392 <_dtoa_r+0xa42>
 8008452:	f8df b064 	ldr.w	fp, [pc, #100]	; 80084b8 <_dtoa_r+0xb68>
 8008456:	e007      	b.n	8008468 <_dtoa_r+0xb18>
 8008458:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800845a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80084bc <_dtoa_r+0xb6c>
 800845e:	b11b      	cbz	r3, 8008468 <_dtoa_r+0xb18>
 8008460:	f10b 0308 	add.w	r3, fp, #8
 8008464:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008466:	6013      	str	r3, [r2, #0]
 8008468:	4658      	mov	r0, fp
 800846a:	b017      	add	sp, #92	; 0x5c
 800846c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008470:	9b06      	ldr	r3, [sp, #24]
 8008472:	2b01      	cmp	r3, #1
 8008474:	f77f ae35 	ble.w	80080e2 <_dtoa_r+0x792>
 8008478:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800847a:	9307      	str	r3, [sp, #28]
 800847c:	e649      	b.n	8008112 <_dtoa_r+0x7c2>
 800847e:	9b02      	ldr	r3, [sp, #8]
 8008480:	2b00      	cmp	r3, #0
 8008482:	dc03      	bgt.n	800848c <_dtoa_r+0xb3c>
 8008484:	9b06      	ldr	r3, [sp, #24]
 8008486:	2b02      	cmp	r3, #2
 8008488:	f73f aecc 	bgt.w	8008224 <_dtoa_r+0x8d4>
 800848c:	465d      	mov	r5, fp
 800848e:	4639      	mov	r1, r7
 8008490:	9804      	ldr	r0, [sp, #16]
 8008492:	f7ff f9cf 	bl	8007834 <quorem>
 8008496:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800849a:	f805 8b01 	strb.w	r8, [r5], #1
 800849e:	9a02      	ldr	r2, [sp, #8]
 80084a0:	eba5 030b 	sub.w	r3, r5, fp
 80084a4:	429a      	cmp	r2, r3
 80084a6:	ddb0      	ble.n	800840a <_dtoa_r+0xaba>
 80084a8:	2300      	movs	r3, #0
 80084aa:	220a      	movs	r2, #10
 80084ac:	9904      	ldr	r1, [sp, #16]
 80084ae:	4620      	mov	r0, r4
 80084b0:	f000 fbb0 	bl	8008c14 <__multadd>
 80084b4:	9004      	str	r0, [sp, #16]
 80084b6:	e7ea      	b.n	800848e <_dtoa_r+0xb3e>
 80084b8:	080098f0 	.word	0x080098f0
 80084bc:	08009970 	.word	0x08009970

080084c0 <rshift>:
 80084c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084c2:	6906      	ldr	r6, [r0, #16]
 80084c4:	114b      	asrs	r3, r1, #5
 80084c6:	429e      	cmp	r6, r3
 80084c8:	f100 0414 	add.w	r4, r0, #20
 80084cc:	dd30      	ble.n	8008530 <rshift+0x70>
 80084ce:	f011 011f 	ands.w	r1, r1, #31
 80084d2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80084d6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80084da:	d108      	bne.n	80084ee <rshift+0x2e>
 80084dc:	4621      	mov	r1, r4
 80084de:	42b2      	cmp	r2, r6
 80084e0:	460b      	mov	r3, r1
 80084e2:	d211      	bcs.n	8008508 <rshift+0x48>
 80084e4:	f852 3b04 	ldr.w	r3, [r2], #4
 80084e8:	f841 3b04 	str.w	r3, [r1], #4
 80084ec:	e7f7      	b.n	80084de <rshift+0x1e>
 80084ee:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80084f2:	f1c1 0c20 	rsb	ip, r1, #32
 80084f6:	40cd      	lsrs	r5, r1
 80084f8:	3204      	adds	r2, #4
 80084fa:	4623      	mov	r3, r4
 80084fc:	42b2      	cmp	r2, r6
 80084fe:	4617      	mov	r7, r2
 8008500:	d30c      	bcc.n	800851c <rshift+0x5c>
 8008502:	601d      	str	r5, [r3, #0]
 8008504:	b105      	cbz	r5, 8008508 <rshift+0x48>
 8008506:	3304      	adds	r3, #4
 8008508:	1b1a      	subs	r2, r3, r4
 800850a:	42a3      	cmp	r3, r4
 800850c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008510:	bf08      	it	eq
 8008512:	2300      	moveq	r3, #0
 8008514:	6102      	str	r2, [r0, #16]
 8008516:	bf08      	it	eq
 8008518:	6143      	streq	r3, [r0, #20]
 800851a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800851c:	683f      	ldr	r7, [r7, #0]
 800851e:	fa07 f70c 	lsl.w	r7, r7, ip
 8008522:	433d      	orrs	r5, r7
 8008524:	f843 5b04 	str.w	r5, [r3], #4
 8008528:	f852 5b04 	ldr.w	r5, [r2], #4
 800852c:	40cd      	lsrs	r5, r1
 800852e:	e7e5      	b.n	80084fc <rshift+0x3c>
 8008530:	4623      	mov	r3, r4
 8008532:	e7e9      	b.n	8008508 <rshift+0x48>

08008534 <__hexdig_fun>:
 8008534:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008538:	2b09      	cmp	r3, #9
 800853a:	d802      	bhi.n	8008542 <__hexdig_fun+0xe>
 800853c:	3820      	subs	r0, #32
 800853e:	b2c0      	uxtb	r0, r0
 8008540:	4770      	bx	lr
 8008542:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008546:	2b05      	cmp	r3, #5
 8008548:	d801      	bhi.n	800854e <__hexdig_fun+0x1a>
 800854a:	3847      	subs	r0, #71	; 0x47
 800854c:	e7f7      	b.n	800853e <__hexdig_fun+0xa>
 800854e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008552:	2b05      	cmp	r3, #5
 8008554:	d801      	bhi.n	800855a <__hexdig_fun+0x26>
 8008556:	3827      	subs	r0, #39	; 0x27
 8008558:	e7f1      	b.n	800853e <__hexdig_fun+0xa>
 800855a:	2000      	movs	r0, #0
 800855c:	4770      	bx	lr

0800855e <__gethex>:
 800855e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008562:	b08b      	sub	sp, #44	; 0x2c
 8008564:	468a      	mov	sl, r1
 8008566:	9002      	str	r0, [sp, #8]
 8008568:	9816      	ldr	r0, [sp, #88]	; 0x58
 800856a:	9306      	str	r3, [sp, #24]
 800856c:	4690      	mov	r8, r2
 800856e:	f000 fad0 	bl	8008b12 <__localeconv_l>
 8008572:	6803      	ldr	r3, [r0, #0]
 8008574:	9303      	str	r3, [sp, #12]
 8008576:	4618      	mov	r0, r3
 8008578:	f7f7 fe2a 	bl	80001d0 <strlen>
 800857c:	9b03      	ldr	r3, [sp, #12]
 800857e:	9001      	str	r0, [sp, #4]
 8008580:	4403      	add	r3, r0
 8008582:	f04f 0b00 	mov.w	fp, #0
 8008586:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800858a:	9307      	str	r3, [sp, #28]
 800858c:	f8da 3000 	ldr.w	r3, [sl]
 8008590:	3302      	adds	r3, #2
 8008592:	461f      	mov	r7, r3
 8008594:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008598:	2830      	cmp	r0, #48	; 0x30
 800859a:	d06c      	beq.n	8008676 <__gethex+0x118>
 800859c:	f7ff ffca 	bl	8008534 <__hexdig_fun>
 80085a0:	4604      	mov	r4, r0
 80085a2:	2800      	cmp	r0, #0
 80085a4:	d16a      	bne.n	800867c <__gethex+0x11e>
 80085a6:	9a01      	ldr	r2, [sp, #4]
 80085a8:	9903      	ldr	r1, [sp, #12]
 80085aa:	4638      	mov	r0, r7
 80085ac:	f001 f8fe 	bl	80097ac <strncmp>
 80085b0:	2800      	cmp	r0, #0
 80085b2:	d166      	bne.n	8008682 <__gethex+0x124>
 80085b4:	9b01      	ldr	r3, [sp, #4]
 80085b6:	5cf8      	ldrb	r0, [r7, r3]
 80085b8:	18fe      	adds	r6, r7, r3
 80085ba:	f7ff ffbb 	bl	8008534 <__hexdig_fun>
 80085be:	2800      	cmp	r0, #0
 80085c0:	d062      	beq.n	8008688 <__gethex+0x12a>
 80085c2:	4633      	mov	r3, r6
 80085c4:	7818      	ldrb	r0, [r3, #0]
 80085c6:	2830      	cmp	r0, #48	; 0x30
 80085c8:	461f      	mov	r7, r3
 80085ca:	f103 0301 	add.w	r3, r3, #1
 80085ce:	d0f9      	beq.n	80085c4 <__gethex+0x66>
 80085d0:	f7ff ffb0 	bl	8008534 <__hexdig_fun>
 80085d4:	fab0 f580 	clz	r5, r0
 80085d8:	096d      	lsrs	r5, r5, #5
 80085da:	4634      	mov	r4, r6
 80085dc:	f04f 0b01 	mov.w	fp, #1
 80085e0:	463a      	mov	r2, r7
 80085e2:	4616      	mov	r6, r2
 80085e4:	3201      	adds	r2, #1
 80085e6:	7830      	ldrb	r0, [r6, #0]
 80085e8:	f7ff ffa4 	bl	8008534 <__hexdig_fun>
 80085ec:	2800      	cmp	r0, #0
 80085ee:	d1f8      	bne.n	80085e2 <__gethex+0x84>
 80085f0:	9a01      	ldr	r2, [sp, #4]
 80085f2:	9903      	ldr	r1, [sp, #12]
 80085f4:	4630      	mov	r0, r6
 80085f6:	f001 f8d9 	bl	80097ac <strncmp>
 80085fa:	b950      	cbnz	r0, 8008612 <__gethex+0xb4>
 80085fc:	b954      	cbnz	r4, 8008614 <__gethex+0xb6>
 80085fe:	9b01      	ldr	r3, [sp, #4]
 8008600:	18f4      	adds	r4, r6, r3
 8008602:	4622      	mov	r2, r4
 8008604:	4616      	mov	r6, r2
 8008606:	3201      	adds	r2, #1
 8008608:	7830      	ldrb	r0, [r6, #0]
 800860a:	f7ff ff93 	bl	8008534 <__hexdig_fun>
 800860e:	2800      	cmp	r0, #0
 8008610:	d1f8      	bne.n	8008604 <__gethex+0xa6>
 8008612:	b10c      	cbz	r4, 8008618 <__gethex+0xba>
 8008614:	1ba4      	subs	r4, r4, r6
 8008616:	00a4      	lsls	r4, r4, #2
 8008618:	7833      	ldrb	r3, [r6, #0]
 800861a:	2b50      	cmp	r3, #80	; 0x50
 800861c:	d001      	beq.n	8008622 <__gethex+0xc4>
 800861e:	2b70      	cmp	r3, #112	; 0x70
 8008620:	d140      	bne.n	80086a4 <__gethex+0x146>
 8008622:	7873      	ldrb	r3, [r6, #1]
 8008624:	2b2b      	cmp	r3, #43	; 0x2b
 8008626:	d031      	beq.n	800868c <__gethex+0x12e>
 8008628:	2b2d      	cmp	r3, #45	; 0x2d
 800862a:	d033      	beq.n	8008694 <__gethex+0x136>
 800862c:	1c71      	adds	r1, r6, #1
 800862e:	f04f 0900 	mov.w	r9, #0
 8008632:	7808      	ldrb	r0, [r1, #0]
 8008634:	f7ff ff7e 	bl	8008534 <__hexdig_fun>
 8008638:	1e43      	subs	r3, r0, #1
 800863a:	b2db      	uxtb	r3, r3
 800863c:	2b18      	cmp	r3, #24
 800863e:	d831      	bhi.n	80086a4 <__gethex+0x146>
 8008640:	f1a0 0210 	sub.w	r2, r0, #16
 8008644:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008648:	f7ff ff74 	bl	8008534 <__hexdig_fun>
 800864c:	1e43      	subs	r3, r0, #1
 800864e:	b2db      	uxtb	r3, r3
 8008650:	2b18      	cmp	r3, #24
 8008652:	d922      	bls.n	800869a <__gethex+0x13c>
 8008654:	f1b9 0f00 	cmp.w	r9, #0
 8008658:	d000      	beq.n	800865c <__gethex+0xfe>
 800865a:	4252      	negs	r2, r2
 800865c:	4414      	add	r4, r2
 800865e:	f8ca 1000 	str.w	r1, [sl]
 8008662:	b30d      	cbz	r5, 80086a8 <__gethex+0x14a>
 8008664:	f1bb 0f00 	cmp.w	fp, #0
 8008668:	bf0c      	ite	eq
 800866a:	2706      	moveq	r7, #6
 800866c:	2700      	movne	r7, #0
 800866e:	4638      	mov	r0, r7
 8008670:	b00b      	add	sp, #44	; 0x2c
 8008672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008676:	f10b 0b01 	add.w	fp, fp, #1
 800867a:	e78a      	b.n	8008592 <__gethex+0x34>
 800867c:	2500      	movs	r5, #0
 800867e:	462c      	mov	r4, r5
 8008680:	e7ae      	b.n	80085e0 <__gethex+0x82>
 8008682:	463e      	mov	r6, r7
 8008684:	2501      	movs	r5, #1
 8008686:	e7c7      	b.n	8008618 <__gethex+0xba>
 8008688:	4604      	mov	r4, r0
 800868a:	e7fb      	b.n	8008684 <__gethex+0x126>
 800868c:	f04f 0900 	mov.w	r9, #0
 8008690:	1cb1      	adds	r1, r6, #2
 8008692:	e7ce      	b.n	8008632 <__gethex+0xd4>
 8008694:	f04f 0901 	mov.w	r9, #1
 8008698:	e7fa      	b.n	8008690 <__gethex+0x132>
 800869a:	230a      	movs	r3, #10
 800869c:	fb03 0202 	mla	r2, r3, r2, r0
 80086a0:	3a10      	subs	r2, #16
 80086a2:	e7cf      	b.n	8008644 <__gethex+0xe6>
 80086a4:	4631      	mov	r1, r6
 80086a6:	e7da      	b.n	800865e <__gethex+0x100>
 80086a8:	1bf3      	subs	r3, r6, r7
 80086aa:	3b01      	subs	r3, #1
 80086ac:	4629      	mov	r1, r5
 80086ae:	2b07      	cmp	r3, #7
 80086b0:	dc49      	bgt.n	8008746 <__gethex+0x1e8>
 80086b2:	9802      	ldr	r0, [sp, #8]
 80086b4:	f000 fa63 	bl	8008b7e <_Balloc>
 80086b8:	9b01      	ldr	r3, [sp, #4]
 80086ba:	f100 0914 	add.w	r9, r0, #20
 80086be:	f04f 0b00 	mov.w	fp, #0
 80086c2:	f1c3 0301 	rsb	r3, r3, #1
 80086c6:	4605      	mov	r5, r0
 80086c8:	f8cd 9010 	str.w	r9, [sp, #16]
 80086cc:	46da      	mov	sl, fp
 80086ce:	9308      	str	r3, [sp, #32]
 80086d0:	42b7      	cmp	r7, r6
 80086d2:	d33b      	bcc.n	800874c <__gethex+0x1ee>
 80086d4:	9804      	ldr	r0, [sp, #16]
 80086d6:	f840 ab04 	str.w	sl, [r0], #4
 80086da:	eba0 0009 	sub.w	r0, r0, r9
 80086de:	1080      	asrs	r0, r0, #2
 80086e0:	6128      	str	r0, [r5, #16]
 80086e2:	0147      	lsls	r7, r0, #5
 80086e4:	4650      	mov	r0, sl
 80086e6:	f000 fb0e 	bl	8008d06 <__hi0bits>
 80086ea:	f8d8 6000 	ldr.w	r6, [r8]
 80086ee:	1a3f      	subs	r7, r7, r0
 80086f0:	42b7      	cmp	r7, r6
 80086f2:	dd64      	ble.n	80087be <__gethex+0x260>
 80086f4:	1bbf      	subs	r7, r7, r6
 80086f6:	4639      	mov	r1, r7
 80086f8:	4628      	mov	r0, r5
 80086fa:	f000 fe1d 	bl	8009338 <__any_on>
 80086fe:	4682      	mov	sl, r0
 8008700:	b178      	cbz	r0, 8008722 <__gethex+0x1c4>
 8008702:	1e7b      	subs	r3, r7, #1
 8008704:	1159      	asrs	r1, r3, #5
 8008706:	f003 021f 	and.w	r2, r3, #31
 800870a:	f04f 0a01 	mov.w	sl, #1
 800870e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008712:	fa0a f202 	lsl.w	r2, sl, r2
 8008716:	420a      	tst	r2, r1
 8008718:	d003      	beq.n	8008722 <__gethex+0x1c4>
 800871a:	4553      	cmp	r3, sl
 800871c:	dc46      	bgt.n	80087ac <__gethex+0x24e>
 800871e:	f04f 0a02 	mov.w	sl, #2
 8008722:	4639      	mov	r1, r7
 8008724:	4628      	mov	r0, r5
 8008726:	f7ff fecb 	bl	80084c0 <rshift>
 800872a:	443c      	add	r4, r7
 800872c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008730:	42a3      	cmp	r3, r4
 8008732:	da52      	bge.n	80087da <__gethex+0x27c>
 8008734:	4629      	mov	r1, r5
 8008736:	9802      	ldr	r0, [sp, #8]
 8008738:	f000 fa55 	bl	8008be6 <_Bfree>
 800873c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800873e:	2300      	movs	r3, #0
 8008740:	6013      	str	r3, [r2, #0]
 8008742:	27a3      	movs	r7, #163	; 0xa3
 8008744:	e793      	b.n	800866e <__gethex+0x110>
 8008746:	3101      	adds	r1, #1
 8008748:	105b      	asrs	r3, r3, #1
 800874a:	e7b0      	b.n	80086ae <__gethex+0x150>
 800874c:	1e73      	subs	r3, r6, #1
 800874e:	9305      	str	r3, [sp, #20]
 8008750:	9a07      	ldr	r2, [sp, #28]
 8008752:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008756:	4293      	cmp	r3, r2
 8008758:	d018      	beq.n	800878c <__gethex+0x22e>
 800875a:	f1bb 0f20 	cmp.w	fp, #32
 800875e:	d107      	bne.n	8008770 <__gethex+0x212>
 8008760:	9b04      	ldr	r3, [sp, #16]
 8008762:	f8c3 a000 	str.w	sl, [r3]
 8008766:	3304      	adds	r3, #4
 8008768:	f04f 0a00 	mov.w	sl, #0
 800876c:	9304      	str	r3, [sp, #16]
 800876e:	46d3      	mov	fp, sl
 8008770:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008774:	f7ff fede 	bl	8008534 <__hexdig_fun>
 8008778:	f000 000f 	and.w	r0, r0, #15
 800877c:	fa00 f00b 	lsl.w	r0, r0, fp
 8008780:	ea4a 0a00 	orr.w	sl, sl, r0
 8008784:	f10b 0b04 	add.w	fp, fp, #4
 8008788:	9b05      	ldr	r3, [sp, #20]
 800878a:	e00d      	b.n	80087a8 <__gethex+0x24a>
 800878c:	9b05      	ldr	r3, [sp, #20]
 800878e:	9a08      	ldr	r2, [sp, #32]
 8008790:	4413      	add	r3, r2
 8008792:	42bb      	cmp	r3, r7
 8008794:	d3e1      	bcc.n	800875a <__gethex+0x1fc>
 8008796:	4618      	mov	r0, r3
 8008798:	9a01      	ldr	r2, [sp, #4]
 800879a:	9903      	ldr	r1, [sp, #12]
 800879c:	9309      	str	r3, [sp, #36]	; 0x24
 800879e:	f001 f805 	bl	80097ac <strncmp>
 80087a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087a4:	2800      	cmp	r0, #0
 80087a6:	d1d8      	bne.n	800875a <__gethex+0x1fc>
 80087a8:	461e      	mov	r6, r3
 80087aa:	e791      	b.n	80086d0 <__gethex+0x172>
 80087ac:	1eb9      	subs	r1, r7, #2
 80087ae:	4628      	mov	r0, r5
 80087b0:	f000 fdc2 	bl	8009338 <__any_on>
 80087b4:	2800      	cmp	r0, #0
 80087b6:	d0b2      	beq.n	800871e <__gethex+0x1c0>
 80087b8:	f04f 0a03 	mov.w	sl, #3
 80087bc:	e7b1      	b.n	8008722 <__gethex+0x1c4>
 80087be:	da09      	bge.n	80087d4 <__gethex+0x276>
 80087c0:	1bf7      	subs	r7, r6, r7
 80087c2:	4629      	mov	r1, r5
 80087c4:	463a      	mov	r2, r7
 80087c6:	9802      	ldr	r0, [sp, #8]
 80087c8:	f000 fbd8 	bl	8008f7c <__lshift>
 80087cc:	1be4      	subs	r4, r4, r7
 80087ce:	4605      	mov	r5, r0
 80087d0:	f100 0914 	add.w	r9, r0, #20
 80087d4:	f04f 0a00 	mov.w	sl, #0
 80087d8:	e7a8      	b.n	800872c <__gethex+0x1ce>
 80087da:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80087de:	42a0      	cmp	r0, r4
 80087e0:	dd6a      	ble.n	80088b8 <__gethex+0x35a>
 80087e2:	1b04      	subs	r4, r0, r4
 80087e4:	42a6      	cmp	r6, r4
 80087e6:	dc2e      	bgt.n	8008846 <__gethex+0x2e8>
 80087e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80087ec:	2b02      	cmp	r3, #2
 80087ee:	d022      	beq.n	8008836 <__gethex+0x2d8>
 80087f0:	2b03      	cmp	r3, #3
 80087f2:	d024      	beq.n	800883e <__gethex+0x2e0>
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	d115      	bne.n	8008824 <__gethex+0x2c6>
 80087f8:	42a6      	cmp	r6, r4
 80087fa:	d113      	bne.n	8008824 <__gethex+0x2c6>
 80087fc:	2e01      	cmp	r6, #1
 80087fe:	dc0b      	bgt.n	8008818 <__gethex+0x2ba>
 8008800:	9a06      	ldr	r2, [sp, #24]
 8008802:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008806:	6013      	str	r3, [r2, #0]
 8008808:	2301      	movs	r3, #1
 800880a:	612b      	str	r3, [r5, #16]
 800880c:	f8c9 3000 	str.w	r3, [r9]
 8008810:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008812:	2762      	movs	r7, #98	; 0x62
 8008814:	601d      	str	r5, [r3, #0]
 8008816:	e72a      	b.n	800866e <__gethex+0x110>
 8008818:	1e71      	subs	r1, r6, #1
 800881a:	4628      	mov	r0, r5
 800881c:	f000 fd8c 	bl	8009338 <__any_on>
 8008820:	2800      	cmp	r0, #0
 8008822:	d1ed      	bne.n	8008800 <__gethex+0x2a2>
 8008824:	4629      	mov	r1, r5
 8008826:	9802      	ldr	r0, [sp, #8]
 8008828:	f000 f9dd 	bl	8008be6 <_Bfree>
 800882c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800882e:	2300      	movs	r3, #0
 8008830:	6013      	str	r3, [r2, #0]
 8008832:	2750      	movs	r7, #80	; 0x50
 8008834:	e71b      	b.n	800866e <__gethex+0x110>
 8008836:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008838:	2b00      	cmp	r3, #0
 800883a:	d0e1      	beq.n	8008800 <__gethex+0x2a2>
 800883c:	e7f2      	b.n	8008824 <__gethex+0x2c6>
 800883e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008840:	2b00      	cmp	r3, #0
 8008842:	d1dd      	bne.n	8008800 <__gethex+0x2a2>
 8008844:	e7ee      	b.n	8008824 <__gethex+0x2c6>
 8008846:	1e67      	subs	r7, r4, #1
 8008848:	f1ba 0f00 	cmp.w	sl, #0
 800884c:	d131      	bne.n	80088b2 <__gethex+0x354>
 800884e:	b127      	cbz	r7, 800885a <__gethex+0x2fc>
 8008850:	4639      	mov	r1, r7
 8008852:	4628      	mov	r0, r5
 8008854:	f000 fd70 	bl	8009338 <__any_on>
 8008858:	4682      	mov	sl, r0
 800885a:	117a      	asrs	r2, r7, #5
 800885c:	2301      	movs	r3, #1
 800885e:	f007 071f 	and.w	r7, r7, #31
 8008862:	fa03 f707 	lsl.w	r7, r3, r7
 8008866:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800886a:	4621      	mov	r1, r4
 800886c:	421f      	tst	r7, r3
 800886e:	4628      	mov	r0, r5
 8008870:	bf18      	it	ne
 8008872:	f04a 0a02 	orrne.w	sl, sl, #2
 8008876:	1b36      	subs	r6, r6, r4
 8008878:	f7ff fe22 	bl	80084c0 <rshift>
 800887c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008880:	2702      	movs	r7, #2
 8008882:	f1ba 0f00 	cmp.w	sl, #0
 8008886:	d048      	beq.n	800891a <__gethex+0x3bc>
 8008888:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800888c:	2b02      	cmp	r3, #2
 800888e:	d015      	beq.n	80088bc <__gethex+0x35e>
 8008890:	2b03      	cmp	r3, #3
 8008892:	d017      	beq.n	80088c4 <__gethex+0x366>
 8008894:	2b01      	cmp	r3, #1
 8008896:	d109      	bne.n	80088ac <__gethex+0x34e>
 8008898:	f01a 0f02 	tst.w	sl, #2
 800889c:	d006      	beq.n	80088ac <__gethex+0x34e>
 800889e:	f8d9 3000 	ldr.w	r3, [r9]
 80088a2:	ea4a 0a03 	orr.w	sl, sl, r3
 80088a6:	f01a 0f01 	tst.w	sl, #1
 80088aa:	d10e      	bne.n	80088ca <__gethex+0x36c>
 80088ac:	f047 0710 	orr.w	r7, r7, #16
 80088b0:	e033      	b.n	800891a <__gethex+0x3bc>
 80088b2:	f04f 0a01 	mov.w	sl, #1
 80088b6:	e7d0      	b.n	800885a <__gethex+0x2fc>
 80088b8:	2701      	movs	r7, #1
 80088ba:	e7e2      	b.n	8008882 <__gethex+0x324>
 80088bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088be:	f1c3 0301 	rsb	r3, r3, #1
 80088c2:	9315      	str	r3, [sp, #84]	; 0x54
 80088c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d0f0      	beq.n	80088ac <__gethex+0x34e>
 80088ca:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80088ce:	f105 0314 	add.w	r3, r5, #20
 80088d2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80088d6:	eb03 010a 	add.w	r1, r3, sl
 80088da:	f04f 0c00 	mov.w	ip, #0
 80088de:	4618      	mov	r0, r3
 80088e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80088e4:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80088e8:	d01c      	beq.n	8008924 <__gethex+0x3c6>
 80088ea:	3201      	adds	r2, #1
 80088ec:	6002      	str	r2, [r0, #0]
 80088ee:	2f02      	cmp	r7, #2
 80088f0:	f105 0314 	add.w	r3, r5, #20
 80088f4:	d138      	bne.n	8008968 <__gethex+0x40a>
 80088f6:	f8d8 2000 	ldr.w	r2, [r8]
 80088fa:	3a01      	subs	r2, #1
 80088fc:	42b2      	cmp	r2, r6
 80088fe:	d10a      	bne.n	8008916 <__gethex+0x3b8>
 8008900:	1171      	asrs	r1, r6, #5
 8008902:	2201      	movs	r2, #1
 8008904:	f006 061f 	and.w	r6, r6, #31
 8008908:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800890c:	fa02 f606 	lsl.w	r6, r2, r6
 8008910:	421e      	tst	r6, r3
 8008912:	bf18      	it	ne
 8008914:	4617      	movne	r7, r2
 8008916:	f047 0720 	orr.w	r7, r7, #32
 800891a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800891c:	601d      	str	r5, [r3, #0]
 800891e:	9b06      	ldr	r3, [sp, #24]
 8008920:	601c      	str	r4, [r3, #0]
 8008922:	e6a4      	b.n	800866e <__gethex+0x110>
 8008924:	4299      	cmp	r1, r3
 8008926:	f843 cc04 	str.w	ip, [r3, #-4]
 800892a:	d8d8      	bhi.n	80088de <__gethex+0x380>
 800892c:	68ab      	ldr	r3, [r5, #8]
 800892e:	4599      	cmp	r9, r3
 8008930:	db12      	blt.n	8008958 <__gethex+0x3fa>
 8008932:	6869      	ldr	r1, [r5, #4]
 8008934:	9802      	ldr	r0, [sp, #8]
 8008936:	3101      	adds	r1, #1
 8008938:	f000 f921 	bl	8008b7e <_Balloc>
 800893c:	692a      	ldr	r2, [r5, #16]
 800893e:	3202      	adds	r2, #2
 8008940:	f105 010c 	add.w	r1, r5, #12
 8008944:	4683      	mov	fp, r0
 8008946:	0092      	lsls	r2, r2, #2
 8008948:	300c      	adds	r0, #12
 800894a:	f000 f90d 	bl	8008b68 <memcpy>
 800894e:	4629      	mov	r1, r5
 8008950:	9802      	ldr	r0, [sp, #8]
 8008952:	f000 f948 	bl	8008be6 <_Bfree>
 8008956:	465d      	mov	r5, fp
 8008958:	692b      	ldr	r3, [r5, #16]
 800895a:	1c5a      	adds	r2, r3, #1
 800895c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008960:	612a      	str	r2, [r5, #16]
 8008962:	2201      	movs	r2, #1
 8008964:	615a      	str	r2, [r3, #20]
 8008966:	e7c2      	b.n	80088ee <__gethex+0x390>
 8008968:	692a      	ldr	r2, [r5, #16]
 800896a:	454a      	cmp	r2, r9
 800896c:	dd0b      	ble.n	8008986 <__gethex+0x428>
 800896e:	2101      	movs	r1, #1
 8008970:	4628      	mov	r0, r5
 8008972:	f7ff fda5 	bl	80084c0 <rshift>
 8008976:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800897a:	3401      	adds	r4, #1
 800897c:	42a3      	cmp	r3, r4
 800897e:	f6ff aed9 	blt.w	8008734 <__gethex+0x1d6>
 8008982:	2701      	movs	r7, #1
 8008984:	e7c7      	b.n	8008916 <__gethex+0x3b8>
 8008986:	f016 061f 	ands.w	r6, r6, #31
 800898a:	d0fa      	beq.n	8008982 <__gethex+0x424>
 800898c:	449a      	add	sl, r3
 800898e:	f1c6 0620 	rsb	r6, r6, #32
 8008992:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008996:	f000 f9b6 	bl	8008d06 <__hi0bits>
 800899a:	42b0      	cmp	r0, r6
 800899c:	dbe7      	blt.n	800896e <__gethex+0x410>
 800899e:	e7f0      	b.n	8008982 <__gethex+0x424>

080089a0 <L_shift>:
 80089a0:	f1c2 0208 	rsb	r2, r2, #8
 80089a4:	0092      	lsls	r2, r2, #2
 80089a6:	b570      	push	{r4, r5, r6, lr}
 80089a8:	f1c2 0620 	rsb	r6, r2, #32
 80089ac:	6843      	ldr	r3, [r0, #4]
 80089ae:	6804      	ldr	r4, [r0, #0]
 80089b0:	fa03 f506 	lsl.w	r5, r3, r6
 80089b4:	432c      	orrs	r4, r5
 80089b6:	40d3      	lsrs	r3, r2
 80089b8:	6004      	str	r4, [r0, #0]
 80089ba:	f840 3f04 	str.w	r3, [r0, #4]!
 80089be:	4288      	cmp	r0, r1
 80089c0:	d3f4      	bcc.n	80089ac <L_shift+0xc>
 80089c2:	bd70      	pop	{r4, r5, r6, pc}

080089c4 <__match>:
 80089c4:	b530      	push	{r4, r5, lr}
 80089c6:	6803      	ldr	r3, [r0, #0]
 80089c8:	3301      	adds	r3, #1
 80089ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089ce:	b914      	cbnz	r4, 80089d6 <__match+0x12>
 80089d0:	6003      	str	r3, [r0, #0]
 80089d2:	2001      	movs	r0, #1
 80089d4:	bd30      	pop	{r4, r5, pc}
 80089d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089da:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80089de:	2d19      	cmp	r5, #25
 80089e0:	bf98      	it	ls
 80089e2:	3220      	addls	r2, #32
 80089e4:	42a2      	cmp	r2, r4
 80089e6:	d0f0      	beq.n	80089ca <__match+0x6>
 80089e8:	2000      	movs	r0, #0
 80089ea:	e7f3      	b.n	80089d4 <__match+0x10>

080089ec <__hexnan>:
 80089ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089f0:	680b      	ldr	r3, [r1, #0]
 80089f2:	6801      	ldr	r1, [r0, #0]
 80089f4:	115f      	asrs	r7, r3, #5
 80089f6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80089fa:	f013 031f 	ands.w	r3, r3, #31
 80089fe:	b087      	sub	sp, #28
 8008a00:	bf18      	it	ne
 8008a02:	3704      	addne	r7, #4
 8008a04:	2500      	movs	r5, #0
 8008a06:	1f3e      	subs	r6, r7, #4
 8008a08:	4682      	mov	sl, r0
 8008a0a:	4690      	mov	r8, r2
 8008a0c:	9301      	str	r3, [sp, #4]
 8008a0e:	f847 5c04 	str.w	r5, [r7, #-4]
 8008a12:	46b1      	mov	r9, r6
 8008a14:	4634      	mov	r4, r6
 8008a16:	9502      	str	r5, [sp, #8]
 8008a18:	46ab      	mov	fp, r5
 8008a1a:	784a      	ldrb	r2, [r1, #1]
 8008a1c:	1c4b      	adds	r3, r1, #1
 8008a1e:	9303      	str	r3, [sp, #12]
 8008a20:	b342      	cbz	r2, 8008a74 <__hexnan+0x88>
 8008a22:	4610      	mov	r0, r2
 8008a24:	9105      	str	r1, [sp, #20]
 8008a26:	9204      	str	r2, [sp, #16]
 8008a28:	f7ff fd84 	bl	8008534 <__hexdig_fun>
 8008a2c:	2800      	cmp	r0, #0
 8008a2e:	d143      	bne.n	8008ab8 <__hexnan+0xcc>
 8008a30:	9a04      	ldr	r2, [sp, #16]
 8008a32:	9905      	ldr	r1, [sp, #20]
 8008a34:	2a20      	cmp	r2, #32
 8008a36:	d818      	bhi.n	8008a6a <__hexnan+0x7e>
 8008a38:	9b02      	ldr	r3, [sp, #8]
 8008a3a:	459b      	cmp	fp, r3
 8008a3c:	dd13      	ble.n	8008a66 <__hexnan+0x7a>
 8008a3e:	454c      	cmp	r4, r9
 8008a40:	d206      	bcs.n	8008a50 <__hexnan+0x64>
 8008a42:	2d07      	cmp	r5, #7
 8008a44:	dc04      	bgt.n	8008a50 <__hexnan+0x64>
 8008a46:	462a      	mov	r2, r5
 8008a48:	4649      	mov	r1, r9
 8008a4a:	4620      	mov	r0, r4
 8008a4c:	f7ff ffa8 	bl	80089a0 <L_shift>
 8008a50:	4544      	cmp	r4, r8
 8008a52:	d944      	bls.n	8008ade <__hexnan+0xf2>
 8008a54:	2300      	movs	r3, #0
 8008a56:	f1a4 0904 	sub.w	r9, r4, #4
 8008a5a:	f844 3c04 	str.w	r3, [r4, #-4]
 8008a5e:	f8cd b008 	str.w	fp, [sp, #8]
 8008a62:	464c      	mov	r4, r9
 8008a64:	461d      	mov	r5, r3
 8008a66:	9903      	ldr	r1, [sp, #12]
 8008a68:	e7d7      	b.n	8008a1a <__hexnan+0x2e>
 8008a6a:	2a29      	cmp	r2, #41	; 0x29
 8008a6c:	d14a      	bne.n	8008b04 <__hexnan+0x118>
 8008a6e:	3102      	adds	r1, #2
 8008a70:	f8ca 1000 	str.w	r1, [sl]
 8008a74:	f1bb 0f00 	cmp.w	fp, #0
 8008a78:	d044      	beq.n	8008b04 <__hexnan+0x118>
 8008a7a:	454c      	cmp	r4, r9
 8008a7c:	d206      	bcs.n	8008a8c <__hexnan+0xa0>
 8008a7e:	2d07      	cmp	r5, #7
 8008a80:	dc04      	bgt.n	8008a8c <__hexnan+0xa0>
 8008a82:	462a      	mov	r2, r5
 8008a84:	4649      	mov	r1, r9
 8008a86:	4620      	mov	r0, r4
 8008a88:	f7ff ff8a 	bl	80089a0 <L_shift>
 8008a8c:	4544      	cmp	r4, r8
 8008a8e:	d928      	bls.n	8008ae2 <__hexnan+0xf6>
 8008a90:	4643      	mov	r3, r8
 8008a92:	f854 2b04 	ldr.w	r2, [r4], #4
 8008a96:	f843 2b04 	str.w	r2, [r3], #4
 8008a9a:	42a6      	cmp	r6, r4
 8008a9c:	d2f9      	bcs.n	8008a92 <__hexnan+0xa6>
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	f843 2b04 	str.w	r2, [r3], #4
 8008aa4:	429e      	cmp	r6, r3
 8008aa6:	d2fb      	bcs.n	8008aa0 <__hexnan+0xb4>
 8008aa8:	6833      	ldr	r3, [r6, #0]
 8008aaa:	b91b      	cbnz	r3, 8008ab4 <__hexnan+0xc8>
 8008aac:	4546      	cmp	r6, r8
 8008aae:	d127      	bne.n	8008b00 <__hexnan+0x114>
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	6033      	str	r3, [r6, #0]
 8008ab4:	2005      	movs	r0, #5
 8008ab6:	e026      	b.n	8008b06 <__hexnan+0x11a>
 8008ab8:	3501      	adds	r5, #1
 8008aba:	2d08      	cmp	r5, #8
 8008abc:	f10b 0b01 	add.w	fp, fp, #1
 8008ac0:	dd06      	ble.n	8008ad0 <__hexnan+0xe4>
 8008ac2:	4544      	cmp	r4, r8
 8008ac4:	d9cf      	bls.n	8008a66 <__hexnan+0x7a>
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	f844 3c04 	str.w	r3, [r4, #-4]
 8008acc:	2501      	movs	r5, #1
 8008ace:	3c04      	subs	r4, #4
 8008ad0:	6822      	ldr	r2, [r4, #0]
 8008ad2:	f000 000f 	and.w	r0, r0, #15
 8008ad6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008ada:	6020      	str	r0, [r4, #0]
 8008adc:	e7c3      	b.n	8008a66 <__hexnan+0x7a>
 8008ade:	2508      	movs	r5, #8
 8008ae0:	e7c1      	b.n	8008a66 <__hexnan+0x7a>
 8008ae2:	9b01      	ldr	r3, [sp, #4]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d0df      	beq.n	8008aa8 <__hexnan+0xbc>
 8008ae8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008aec:	f1c3 0320 	rsb	r3, r3, #32
 8008af0:	fa22 f303 	lsr.w	r3, r2, r3
 8008af4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008af8:	401a      	ands	r2, r3
 8008afa:	f847 2c04 	str.w	r2, [r7, #-4]
 8008afe:	e7d3      	b.n	8008aa8 <__hexnan+0xbc>
 8008b00:	3e04      	subs	r6, #4
 8008b02:	e7d1      	b.n	8008aa8 <__hexnan+0xbc>
 8008b04:	2004      	movs	r0, #4
 8008b06:	b007      	add	sp, #28
 8008b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008b0c <__locale_ctype_ptr_l>:
 8008b0c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008b10:	4770      	bx	lr

08008b12 <__localeconv_l>:
 8008b12:	30f0      	adds	r0, #240	; 0xf0
 8008b14:	4770      	bx	lr
	...

08008b18 <_localeconv_r>:
 8008b18:	4b04      	ldr	r3, [pc, #16]	; (8008b2c <_localeconv_r+0x14>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	6a18      	ldr	r0, [r3, #32]
 8008b1e:	4b04      	ldr	r3, [pc, #16]	; (8008b30 <_localeconv_r+0x18>)
 8008b20:	2800      	cmp	r0, #0
 8008b22:	bf08      	it	eq
 8008b24:	4618      	moveq	r0, r3
 8008b26:	30f0      	adds	r0, #240	; 0xf0
 8008b28:	4770      	bx	lr
 8008b2a:	bf00      	nop
 8008b2c:	20000010 	.word	0x20000010
 8008b30:	20000074 	.word	0x20000074

08008b34 <malloc>:
 8008b34:	4b02      	ldr	r3, [pc, #8]	; (8008b40 <malloc+0xc>)
 8008b36:	4601      	mov	r1, r0
 8008b38:	6818      	ldr	r0, [r3, #0]
 8008b3a:	f000 bc7b 	b.w	8009434 <_malloc_r>
 8008b3e:	bf00      	nop
 8008b40:	20000010 	.word	0x20000010

08008b44 <__ascii_mbtowc>:
 8008b44:	b082      	sub	sp, #8
 8008b46:	b901      	cbnz	r1, 8008b4a <__ascii_mbtowc+0x6>
 8008b48:	a901      	add	r1, sp, #4
 8008b4a:	b142      	cbz	r2, 8008b5e <__ascii_mbtowc+0x1a>
 8008b4c:	b14b      	cbz	r3, 8008b62 <__ascii_mbtowc+0x1e>
 8008b4e:	7813      	ldrb	r3, [r2, #0]
 8008b50:	600b      	str	r3, [r1, #0]
 8008b52:	7812      	ldrb	r2, [r2, #0]
 8008b54:	1c10      	adds	r0, r2, #0
 8008b56:	bf18      	it	ne
 8008b58:	2001      	movne	r0, #1
 8008b5a:	b002      	add	sp, #8
 8008b5c:	4770      	bx	lr
 8008b5e:	4610      	mov	r0, r2
 8008b60:	e7fb      	b.n	8008b5a <__ascii_mbtowc+0x16>
 8008b62:	f06f 0001 	mvn.w	r0, #1
 8008b66:	e7f8      	b.n	8008b5a <__ascii_mbtowc+0x16>

08008b68 <memcpy>:
 8008b68:	b510      	push	{r4, lr}
 8008b6a:	1e43      	subs	r3, r0, #1
 8008b6c:	440a      	add	r2, r1
 8008b6e:	4291      	cmp	r1, r2
 8008b70:	d100      	bne.n	8008b74 <memcpy+0xc>
 8008b72:	bd10      	pop	{r4, pc}
 8008b74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b7c:	e7f7      	b.n	8008b6e <memcpy+0x6>

08008b7e <_Balloc>:
 8008b7e:	b570      	push	{r4, r5, r6, lr}
 8008b80:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008b82:	4604      	mov	r4, r0
 8008b84:	460e      	mov	r6, r1
 8008b86:	b93d      	cbnz	r5, 8008b98 <_Balloc+0x1a>
 8008b88:	2010      	movs	r0, #16
 8008b8a:	f7ff ffd3 	bl	8008b34 <malloc>
 8008b8e:	6260      	str	r0, [r4, #36]	; 0x24
 8008b90:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008b94:	6005      	str	r5, [r0, #0]
 8008b96:	60c5      	str	r5, [r0, #12]
 8008b98:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008b9a:	68eb      	ldr	r3, [r5, #12]
 8008b9c:	b183      	cbz	r3, 8008bc0 <_Balloc+0x42>
 8008b9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ba0:	68db      	ldr	r3, [r3, #12]
 8008ba2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008ba6:	b9b8      	cbnz	r0, 8008bd8 <_Balloc+0x5a>
 8008ba8:	2101      	movs	r1, #1
 8008baa:	fa01 f506 	lsl.w	r5, r1, r6
 8008bae:	1d6a      	adds	r2, r5, #5
 8008bb0:	0092      	lsls	r2, r2, #2
 8008bb2:	4620      	mov	r0, r4
 8008bb4:	f000 fbe1 	bl	800937a <_calloc_r>
 8008bb8:	b160      	cbz	r0, 8008bd4 <_Balloc+0x56>
 8008bba:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008bbe:	e00e      	b.n	8008bde <_Balloc+0x60>
 8008bc0:	2221      	movs	r2, #33	; 0x21
 8008bc2:	2104      	movs	r1, #4
 8008bc4:	4620      	mov	r0, r4
 8008bc6:	f000 fbd8 	bl	800937a <_calloc_r>
 8008bca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bcc:	60e8      	str	r0, [r5, #12]
 8008bce:	68db      	ldr	r3, [r3, #12]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d1e4      	bne.n	8008b9e <_Balloc+0x20>
 8008bd4:	2000      	movs	r0, #0
 8008bd6:	bd70      	pop	{r4, r5, r6, pc}
 8008bd8:	6802      	ldr	r2, [r0, #0]
 8008bda:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008bde:	2300      	movs	r3, #0
 8008be0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008be4:	e7f7      	b.n	8008bd6 <_Balloc+0x58>

08008be6 <_Bfree>:
 8008be6:	b570      	push	{r4, r5, r6, lr}
 8008be8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008bea:	4606      	mov	r6, r0
 8008bec:	460d      	mov	r5, r1
 8008bee:	b93c      	cbnz	r4, 8008c00 <_Bfree+0x1a>
 8008bf0:	2010      	movs	r0, #16
 8008bf2:	f7ff ff9f 	bl	8008b34 <malloc>
 8008bf6:	6270      	str	r0, [r6, #36]	; 0x24
 8008bf8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008bfc:	6004      	str	r4, [r0, #0]
 8008bfe:	60c4      	str	r4, [r0, #12]
 8008c00:	b13d      	cbz	r5, 8008c12 <_Bfree+0x2c>
 8008c02:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008c04:	686a      	ldr	r2, [r5, #4]
 8008c06:	68db      	ldr	r3, [r3, #12]
 8008c08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c0c:	6029      	str	r1, [r5, #0]
 8008c0e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008c12:	bd70      	pop	{r4, r5, r6, pc}

08008c14 <__multadd>:
 8008c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c18:	690d      	ldr	r5, [r1, #16]
 8008c1a:	461f      	mov	r7, r3
 8008c1c:	4606      	mov	r6, r0
 8008c1e:	460c      	mov	r4, r1
 8008c20:	f101 0c14 	add.w	ip, r1, #20
 8008c24:	2300      	movs	r3, #0
 8008c26:	f8dc 0000 	ldr.w	r0, [ip]
 8008c2a:	b281      	uxth	r1, r0
 8008c2c:	fb02 7101 	mla	r1, r2, r1, r7
 8008c30:	0c0f      	lsrs	r7, r1, #16
 8008c32:	0c00      	lsrs	r0, r0, #16
 8008c34:	fb02 7000 	mla	r0, r2, r0, r7
 8008c38:	b289      	uxth	r1, r1
 8008c3a:	3301      	adds	r3, #1
 8008c3c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008c40:	429d      	cmp	r5, r3
 8008c42:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008c46:	f84c 1b04 	str.w	r1, [ip], #4
 8008c4a:	dcec      	bgt.n	8008c26 <__multadd+0x12>
 8008c4c:	b1d7      	cbz	r7, 8008c84 <__multadd+0x70>
 8008c4e:	68a3      	ldr	r3, [r4, #8]
 8008c50:	42ab      	cmp	r3, r5
 8008c52:	dc12      	bgt.n	8008c7a <__multadd+0x66>
 8008c54:	6861      	ldr	r1, [r4, #4]
 8008c56:	4630      	mov	r0, r6
 8008c58:	3101      	adds	r1, #1
 8008c5a:	f7ff ff90 	bl	8008b7e <_Balloc>
 8008c5e:	6922      	ldr	r2, [r4, #16]
 8008c60:	3202      	adds	r2, #2
 8008c62:	f104 010c 	add.w	r1, r4, #12
 8008c66:	4680      	mov	r8, r0
 8008c68:	0092      	lsls	r2, r2, #2
 8008c6a:	300c      	adds	r0, #12
 8008c6c:	f7ff ff7c 	bl	8008b68 <memcpy>
 8008c70:	4621      	mov	r1, r4
 8008c72:	4630      	mov	r0, r6
 8008c74:	f7ff ffb7 	bl	8008be6 <_Bfree>
 8008c78:	4644      	mov	r4, r8
 8008c7a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c7e:	3501      	adds	r5, #1
 8008c80:	615f      	str	r7, [r3, #20]
 8008c82:	6125      	str	r5, [r4, #16]
 8008c84:	4620      	mov	r0, r4
 8008c86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008c8a <__s2b>:
 8008c8a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c8e:	460c      	mov	r4, r1
 8008c90:	4615      	mov	r5, r2
 8008c92:	461f      	mov	r7, r3
 8008c94:	2209      	movs	r2, #9
 8008c96:	3308      	adds	r3, #8
 8008c98:	4606      	mov	r6, r0
 8008c9a:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c9e:	2100      	movs	r1, #0
 8008ca0:	2201      	movs	r2, #1
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	db20      	blt.n	8008ce8 <__s2b+0x5e>
 8008ca6:	4630      	mov	r0, r6
 8008ca8:	f7ff ff69 	bl	8008b7e <_Balloc>
 8008cac:	9b08      	ldr	r3, [sp, #32]
 8008cae:	6143      	str	r3, [r0, #20]
 8008cb0:	2d09      	cmp	r5, #9
 8008cb2:	f04f 0301 	mov.w	r3, #1
 8008cb6:	6103      	str	r3, [r0, #16]
 8008cb8:	dd19      	ble.n	8008cee <__s2b+0x64>
 8008cba:	f104 0809 	add.w	r8, r4, #9
 8008cbe:	46c1      	mov	r9, r8
 8008cc0:	442c      	add	r4, r5
 8008cc2:	f819 3b01 	ldrb.w	r3, [r9], #1
 8008cc6:	4601      	mov	r1, r0
 8008cc8:	3b30      	subs	r3, #48	; 0x30
 8008cca:	220a      	movs	r2, #10
 8008ccc:	4630      	mov	r0, r6
 8008cce:	f7ff ffa1 	bl	8008c14 <__multadd>
 8008cd2:	45a1      	cmp	r9, r4
 8008cd4:	d1f5      	bne.n	8008cc2 <__s2b+0x38>
 8008cd6:	eb08 0405 	add.w	r4, r8, r5
 8008cda:	3c08      	subs	r4, #8
 8008cdc:	1b2d      	subs	r5, r5, r4
 8008cde:	1963      	adds	r3, r4, r5
 8008ce0:	42bb      	cmp	r3, r7
 8008ce2:	db07      	blt.n	8008cf4 <__s2b+0x6a>
 8008ce4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ce8:	0052      	lsls	r2, r2, #1
 8008cea:	3101      	adds	r1, #1
 8008cec:	e7d9      	b.n	8008ca2 <__s2b+0x18>
 8008cee:	340a      	adds	r4, #10
 8008cf0:	2509      	movs	r5, #9
 8008cf2:	e7f3      	b.n	8008cdc <__s2b+0x52>
 8008cf4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008cf8:	4601      	mov	r1, r0
 8008cfa:	3b30      	subs	r3, #48	; 0x30
 8008cfc:	220a      	movs	r2, #10
 8008cfe:	4630      	mov	r0, r6
 8008d00:	f7ff ff88 	bl	8008c14 <__multadd>
 8008d04:	e7eb      	b.n	8008cde <__s2b+0x54>

08008d06 <__hi0bits>:
 8008d06:	0c02      	lsrs	r2, r0, #16
 8008d08:	0412      	lsls	r2, r2, #16
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	b9b2      	cbnz	r2, 8008d3c <__hi0bits+0x36>
 8008d0e:	0403      	lsls	r3, r0, #16
 8008d10:	2010      	movs	r0, #16
 8008d12:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008d16:	bf04      	itt	eq
 8008d18:	021b      	lsleq	r3, r3, #8
 8008d1a:	3008      	addeq	r0, #8
 8008d1c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008d20:	bf04      	itt	eq
 8008d22:	011b      	lsleq	r3, r3, #4
 8008d24:	3004      	addeq	r0, #4
 8008d26:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008d2a:	bf04      	itt	eq
 8008d2c:	009b      	lsleq	r3, r3, #2
 8008d2e:	3002      	addeq	r0, #2
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	db06      	blt.n	8008d42 <__hi0bits+0x3c>
 8008d34:	005b      	lsls	r3, r3, #1
 8008d36:	d503      	bpl.n	8008d40 <__hi0bits+0x3a>
 8008d38:	3001      	adds	r0, #1
 8008d3a:	4770      	bx	lr
 8008d3c:	2000      	movs	r0, #0
 8008d3e:	e7e8      	b.n	8008d12 <__hi0bits+0xc>
 8008d40:	2020      	movs	r0, #32
 8008d42:	4770      	bx	lr

08008d44 <__lo0bits>:
 8008d44:	6803      	ldr	r3, [r0, #0]
 8008d46:	f013 0207 	ands.w	r2, r3, #7
 8008d4a:	4601      	mov	r1, r0
 8008d4c:	d00b      	beq.n	8008d66 <__lo0bits+0x22>
 8008d4e:	07da      	lsls	r2, r3, #31
 8008d50:	d423      	bmi.n	8008d9a <__lo0bits+0x56>
 8008d52:	0798      	lsls	r0, r3, #30
 8008d54:	bf49      	itett	mi
 8008d56:	085b      	lsrmi	r3, r3, #1
 8008d58:	089b      	lsrpl	r3, r3, #2
 8008d5a:	2001      	movmi	r0, #1
 8008d5c:	600b      	strmi	r3, [r1, #0]
 8008d5e:	bf5c      	itt	pl
 8008d60:	600b      	strpl	r3, [r1, #0]
 8008d62:	2002      	movpl	r0, #2
 8008d64:	4770      	bx	lr
 8008d66:	b298      	uxth	r0, r3
 8008d68:	b9a8      	cbnz	r0, 8008d96 <__lo0bits+0x52>
 8008d6a:	0c1b      	lsrs	r3, r3, #16
 8008d6c:	2010      	movs	r0, #16
 8008d6e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008d72:	bf04      	itt	eq
 8008d74:	0a1b      	lsreq	r3, r3, #8
 8008d76:	3008      	addeq	r0, #8
 8008d78:	071a      	lsls	r2, r3, #28
 8008d7a:	bf04      	itt	eq
 8008d7c:	091b      	lsreq	r3, r3, #4
 8008d7e:	3004      	addeq	r0, #4
 8008d80:	079a      	lsls	r2, r3, #30
 8008d82:	bf04      	itt	eq
 8008d84:	089b      	lsreq	r3, r3, #2
 8008d86:	3002      	addeq	r0, #2
 8008d88:	07da      	lsls	r2, r3, #31
 8008d8a:	d402      	bmi.n	8008d92 <__lo0bits+0x4e>
 8008d8c:	085b      	lsrs	r3, r3, #1
 8008d8e:	d006      	beq.n	8008d9e <__lo0bits+0x5a>
 8008d90:	3001      	adds	r0, #1
 8008d92:	600b      	str	r3, [r1, #0]
 8008d94:	4770      	bx	lr
 8008d96:	4610      	mov	r0, r2
 8008d98:	e7e9      	b.n	8008d6e <__lo0bits+0x2a>
 8008d9a:	2000      	movs	r0, #0
 8008d9c:	4770      	bx	lr
 8008d9e:	2020      	movs	r0, #32
 8008da0:	4770      	bx	lr

08008da2 <__i2b>:
 8008da2:	b510      	push	{r4, lr}
 8008da4:	460c      	mov	r4, r1
 8008da6:	2101      	movs	r1, #1
 8008da8:	f7ff fee9 	bl	8008b7e <_Balloc>
 8008dac:	2201      	movs	r2, #1
 8008dae:	6144      	str	r4, [r0, #20]
 8008db0:	6102      	str	r2, [r0, #16]
 8008db2:	bd10      	pop	{r4, pc}

08008db4 <__multiply>:
 8008db4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008db8:	4614      	mov	r4, r2
 8008dba:	690a      	ldr	r2, [r1, #16]
 8008dbc:	6923      	ldr	r3, [r4, #16]
 8008dbe:	429a      	cmp	r2, r3
 8008dc0:	bfb8      	it	lt
 8008dc2:	460b      	movlt	r3, r1
 8008dc4:	4688      	mov	r8, r1
 8008dc6:	bfbc      	itt	lt
 8008dc8:	46a0      	movlt	r8, r4
 8008dca:	461c      	movlt	r4, r3
 8008dcc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008dd0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008dd4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008dd8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008ddc:	eb07 0609 	add.w	r6, r7, r9
 8008de0:	42b3      	cmp	r3, r6
 8008de2:	bfb8      	it	lt
 8008de4:	3101      	addlt	r1, #1
 8008de6:	f7ff feca 	bl	8008b7e <_Balloc>
 8008dea:	f100 0514 	add.w	r5, r0, #20
 8008dee:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008df2:	462b      	mov	r3, r5
 8008df4:	2200      	movs	r2, #0
 8008df6:	4573      	cmp	r3, lr
 8008df8:	d316      	bcc.n	8008e28 <__multiply+0x74>
 8008dfa:	f104 0214 	add.w	r2, r4, #20
 8008dfe:	f108 0114 	add.w	r1, r8, #20
 8008e02:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008e06:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008e0a:	9300      	str	r3, [sp, #0]
 8008e0c:	9b00      	ldr	r3, [sp, #0]
 8008e0e:	9201      	str	r2, [sp, #4]
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d80c      	bhi.n	8008e2e <__multiply+0x7a>
 8008e14:	2e00      	cmp	r6, #0
 8008e16:	dd03      	ble.n	8008e20 <__multiply+0x6c>
 8008e18:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d05d      	beq.n	8008edc <__multiply+0x128>
 8008e20:	6106      	str	r6, [r0, #16]
 8008e22:	b003      	add	sp, #12
 8008e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e28:	f843 2b04 	str.w	r2, [r3], #4
 8008e2c:	e7e3      	b.n	8008df6 <__multiply+0x42>
 8008e2e:	f8b2 b000 	ldrh.w	fp, [r2]
 8008e32:	f1bb 0f00 	cmp.w	fp, #0
 8008e36:	d023      	beq.n	8008e80 <__multiply+0xcc>
 8008e38:	4689      	mov	r9, r1
 8008e3a:	46ac      	mov	ip, r5
 8008e3c:	f04f 0800 	mov.w	r8, #0
 8008e40:	f859 4b04 	ldr.w	r4, [r9], #4
 8008e44:	f8dc a000 	ldr.w	sl, [ip]
 8008e48:	b2a3      	uxth	r3, r4
 8008e4a:	fa1f fa8a 	uxth.w	sl, sl
 8008e4e:	fb0b a303 	mla	r3, fp, r3, sl
 8008e52:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008e56:	f8dc 4000 	ldr.w	r4, [ip]
 8008e5a:	4443      	add	r3, r8
 8008e5c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008e60:	fb0b 840a 	mla	r4, fp, sl, r8
 8008e64:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008e68:	46e2      	mov	sl, ip
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008e70:	454f      	cmp	r7, r9
 8008e72:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008e76:	f84a 3b04 	str.w	r3, [sl], #4
 8008e7a:	d82b      	bhi.n	8008ed4 <__multiply+0x120>
 8008e7c:	f8cc 8004 	str.w	r8, [ip, #4]
 8008e80:	9b01      	ldr	r3, [sp, #4]
 8008e82:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008e86:	3204      	adds	r2, #4
 8008e88:	f1ba 0f00 	cmp.w	sl, #0
 8008e8c:	d020      	beq.n	8008ed0 <__multiply+0x11c>
 8008e8e:	682b      	ldr	r3, [r5, #0]
 8008e90:	4689      	mov	r9, r1
 8008e92:	46a8      	mov	r8, r5
 8008e94:	f04f 0b00 	mov.w	fp, #0
 8008e98:	f8b9 c000 	ldrh.w	ip, [r9]
 8008e9c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008ea0:	fb0a 440c 	mla	r4, sl, ip, r4
 8008ea4:	445c      	add	r4, fp
 8008ea6:	46c4      	mov	ip, r8
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008eae:	f84c 3b04 	str.w	r3, [ip], #4
 8008eb2:	f859 3b04 	ldr.w	r3, [r9], #4
 8008eb6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008eba:	0c1b      	lsrs	r3, r3, #16
 8008ebc:	fb0a b303 	mla	r3, sl, r3, fp
 8008ec0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008ec4:	454f      	cmp	r7, r9
 8008ec6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008eca:	d805      	bhi.n	8008ed8 <__multiply+0x124>
 8008ecc:	f8c8 3004 	str.w	r3, [r8, #4]
 8008ed0:	3504      	adds	r5, #4
 8008ed2:	e79b      	b.n	8008e0c <__multiply+0x58>
 8008ed4:	46d4      	mov	ip, sl
 8008ed6:	e7b3      	b.n	8008e40 <__multiply+0x8c>
 8008ed8:	46e0      	mov	r8, ip
 8008eda:	e7dd      	b.n	8008e98 <__multiply+0xe4>
 8008edc:	3e01      	subs	r6, #1
 8008ede:	e799      	b.n	8008e14 <__multiply+0x60>

08008ee0 <__pow5mult>:
 8008ee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ee4:	4615      	mov	r5, r2
 8008ee6:	f012 0203 	ands.w	r2, r2, #3
 8008eea:	4606      	mov	r6, r0
 8008eec:	460f      	mov	r7, r1
 8008eee:	d007      	beq.n	8008f00 <__pow5mult+0x20>
 8008ef0:	3a01      	subs	r2, #1
 8008ef2:	4c21      	ldr	r4, [pc, #132]	; (8008f78 <__pow5mult+0x98>)
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008efa:	f7ff fe8b 	bl	8008c14 <__multadd>
 8008efe:	4607      	mov	r7, r0
 8008f00:	10ad      	asrs	r5, r5, #2
 8008f02:	d035      	beq.n	8008f70 <__pow5mult+0x90>
 8008f04:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008f06:	b93c      	cbnz	r4, 8008f18 <__pow5mult+0x38>
 8008f08:	2010      	movs	r0, #16
 8008f0a:	f7ff fe13 	bl	8008b34 <malloc>
 8008f0e:	6270      	str	r0, [r6, #36]	; 0x24
 8008f10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f14:	6004      	str	r4, [r0, #0]
 8008f16:	60c4      	str	r4, [r0, #12]
 8008f18:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008f1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f20:	b94c      	cbnz	r4, 8008f36 <__pow5mult+0x56>
 8008f22:	f240 2171 	movw	r1, #625	; 0x271
 8008f26:	4630      	mov	r0, r6
 8008f28:	f7ff ff3b 	bl	8008da2 <__i2b>
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f32:	4604      	mov	r4, r0
 8008f34:	6003      	str	r3, [r0, #0]
 8008f36:	f04f 0800 	mov.w	r8, #0
 8008f3a:	07eb      	lsls	r3, r5, #31
 8008f3c:	d50a      	bpl.n	8008f54 <__pow5mult+0x74>
 8008f3e:	4639      	mov	r1, r7
 8008f40:	4622      	mov	r2, r4
 8008f42:	4630      	mov	r0, r6
 8008f44:	f7ff ff36 	bl	8008db4 <__multiply>
 8008f48:	4639      	mov	r1, r7
 8008f4a:	4681      	mov	r9, r0
 8008f4c:	4630      	mov	r0, r6
 8008f4e:	f7ff fe4a 	bl	8008be6 <_Bfree>
 8008f52:	464f      	mov	r7, r9
 8008f54:	106d      	asrs	r5, r5, #1
 8008f56:	d00b      	beq.n	8008f70 <__pow5mult+0x90>
 8008f58:	6820      	ldr	r0, [r4, #0]
 8008f5a:	b938      	cbnz	r0, 8008f6c <__pow5mult+0x8c>
 8008f5c:	4622      	mov	r2, r4
 8008f5e:	4621      	mov	r1, r4
 8008f60:	4630      	mov	r0, r6
 8008f62:	f7ff ff27 	bl	8008db4 <__multiply>
 8008f66:	6020      	str	r0, [r4, #0]
 8008f68:	f8c0 8000 	str.w	r8, [r0]
 8008f6c:	4604      	mov	r4, r0
 8008f6e:	e7e4      	b.n	8008f3a <__pow5mult+0x5a>
 8008f70:	4638      	mov	r0, r7
 8008f72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f76:	bf00      	nop
 8008f78:	08009a78 	.word	0x08009a78

08008f7c <__lshift>:
 8008f7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f80:	460c      	mov	r4, r1
 8008f82:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f86:	6923      	ldr	r3, [r4, #16]
 8008f88:	6849      	ldr	r1, [r1, #4]
 8008f8a:	eb0a 0903 	add.w	r9, sl, r3
 8008f8e:	68a3      	ldr	r3, [r4, #8]
 8008f90:	4607      	mov	r7, r0
 8008f92:	4616      	mov	r6, r2
 8008f94:	f109 0501 	add.w	r5, r9, #1
 8008f98:	42ab      	cmp	r3, r5
 8008f9a:	db32      	blt.n	8009002 <__lshift+0x86>
 8008f9c:	4638      	mov	r0, r7
 8008f9e:	f7ff fdee 	bl	8008b7e <_Balloc>
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	4680      	mov	r8, r0
 8008fa6:	f100 0114 	add.w	r1, r0, #20
 8008faa:	461a      	mov	r2, r3
 8008fac:	4553      	cmp	r3, sl
 8008fae:	db2b      	blt.n	8009008 <__lshift+0x8c>
 8008fb0:	6920      	ldr	r0, [r4, #16]
 8008fb2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008fb6:	f104 0314 	add.w	r3, r4, #20
 8008fba:	f016 021f 	ands.w	r2, r6, #31
 8008fbe:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008fc2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008fc6:	d025      	beq.n	8009014 <__lshift+0x98>
 8008fc8:	f1c2 0e20 	rsb	lr, r2, #32
 8008fcc:	2000      	movs	r0, #0
 8008fce:	681e      	ldr	r6, [r3, #0]
 8008fd0:	468a      	mov	sl, r1
 8008fd2:	4096      	lsls	r6, r2
 8008fd4:	4330      	orrs	r0, r6
 8008fd6:	f84a 0b04 	str.w	r0, [sl], #4
 8008fda:	f853 0b04 	ldr.w	r0, [r3], #4
 8008fde:	459c      	cmp	ip, r3
 8008fe0:	fa20 f00e 	lsr.w	r0, r0, lr
 8008fe4:	d814      	bhi.n	8009010 <__lshift+0x94>
 8008fe6:	6048      	str	r0, [r1, #4]
 8008fe8:	b108      	cbz	r0, 8008fee <__lshift+0x72>
 8008fea:	f109 0502 	add.w	r5, r9, #2
 8008fee:	3d01      	subs	r5, #1
 8008ff0:	4638      	mov	r0, r7
 8008ff2:	f8c8 5010 	str.w	r5, [r8, #16]
 8008ff6:	4621      	mov	r1, r4
 8008ff8:	f7ff fdf5 	bl	8008be6 <_Bfree>
 8008ffc:	4640      	mov	r0, r8
 8008ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009002:	3101      	adds	r1, #1
 8009004:	005b      	lsls	r3, r3, #1
 8009006:	e7c7      	b.n	8008f98 <__lshift+0x1c>
 8009008:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800900c:	3301      	adds	r3, #1
 800900e:	e7cd      	b.n	8008fac <__lshift+0x30>
 8009010:	4651      	mov	r1, sl
 8009012:	e7dc      	b.n	8008fce <__lshift+0x52>
 8009014:	3904      	subs	r1, #4
 8009016:	f853 2b04 	ldr.w	r2, [r3], #4
 800901a:	f841 2f04 	str.w	r2, [r1, #4]!
 800901e:	459c      	cmp	ip, r3
 8009020:	d8f9      	bhi.n	8009016 <__lshift+0x9a>
 8009022:	e7e4      	b.n	8008fee <__lshift+0x72>

08009024 <__mcmp>:
 8009024:	6903      	ldr	r3, [r0, #16]
 8009026:	690a      	ldr	r2, [r1, #16]
 8009028:	1a9b      	subs	r3, r3, r2
 800902a:	b530      	push	{r4, r5, lr}
 800902c:	d10c      	bne.n	8009048 <__mcmp+0x24>
 800902e:	0092      	lsls	r2, r2, #2
 8009030:	3014      	adds	r0, #20
 8009032:	3114      	adds	r1, #20
 8009034:	1884      	adds	r4, r0, r2
 8009036:	4411      	add	r1, r2
 8009038:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800903c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009040:	4295      	cmp	r5, r2
 8009042:	d003      	beq.n	800904c <__mcmp+0x28>
 8009044:	d305      	bcc.n	8009052 <__mcmp+0x2e>
 8009046:	2301      	movs	r3, #1
 8009048:	4618      	mov	r0, r3
 800904a:	bd30      	pop	{r4, r5, pc}
 800904c:	42a0      	cmp	r0, r4
 800904e:	d3f3      	bcc.n	8009038 <__mcmp+0x14>
 8009050:	e7fa      	b.n	8009048 <__mcmp+0x24>
 8009052:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009056:	e7f7      	b.n	8009048 <__mcmp+0x24>

08009058 <__mdiff>:
 8009058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800905c:	460d      	mov	r5, r1
 800905e:	4607      	mov	r7, r0
 8009060:	4611      	mov	r1, r2
 8009062:	4628      	mov	r0, r5
 8009064:	4614      	mov	r4, r2
 8009066:	f7ff ffdd 	bl	8009024 <__mcmp>
 800906a:	1e06      	subs	r6, r0, #0
 800906c:	d108      	bne.n	8009080 <__mdiff+0x28>
 800906e:	4631      	mov	r1, r6
 8009070:	4638      	mov	r0, r7
 8009072:	f7ff fd84 	bl	8008b7e <_Balloc>
 8009076:	2301      	movs	r3, #1
 8009078:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800907c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009080:	bfa4      	itt	ge
 8009082:	4623      	movge	r3, r4
 8009084:	462c      	movge	r4, r5
 8009086:	4638      	mov	r0, r7
 8009088:	6861      	ldr	r1, [r4, #4]
 800908a:	bfa6      	itte	ge
 800908c:	461d      	movge	r5, r3
 800908e:	2600      	movge	r6, #0
 8009090:	2601      	movlt	r6, #1
 8009092:	f7ff fd74 	bl	8008b7e <_Balloc>
 8009096:	692b      	ldr	r3, [r5, #16]
 8009098:	60c6      	str	r6, [r0, #12]
 800909a:	6926      	ldr	r6, [r4, #16]
 800909c:	f105 0914 	add.w	r9, r5, #20
 80090a0:	f104 0214 	add.w	r2, r4, #20
 80090a4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80090a8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80090ac:	f100 0514 	add.w	r5, r0, #20
 80090b0:	f04f 0e00 	mov.w	lr, #0
 80090b4:	f852 ab04 	ldr.w	sl, [r2], #4
 80090b8:	f859 4b04 	ldr.w	r4, [r9], #4
 80090bc:	fa1e f18a 	uxtah	r1, lr, sl
 80090c0:	b2a3      	uxth	r3, r4
 80090c2:	1ac9      	subs	r1, r1, r3
 80090c4:	0c23      	lsrs	r3, r4, #16
 80090c6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80090ca:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80090ce:	b289      	uxth	r1, r1
 80090d0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80090d4:	45c8      	cmp	r8, r9
 80090d6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80090da:	4694      	mov	ip, r2
 80090dc:	f845 3b04 	str.w	r3, [r5], #4
 80090e0:	d8e8      	bhi.n	80090b4 <__mdiff+0x5c>
 80090e2:	45bc      	cmp	ip, r7
 80090e4:	d304      	bcc.n	80090f0 <__mdiff+0x98>
 80090e6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80090ea:	b183      	cbz	r3, 800910e <__mdiff+0xb6>
 80090ec:	6106      	str	r6, [r0, #16]
 80090ee:	e7c5      	b.n	800907c <__mdiff+0x24>
 80090f0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80090f4:	fa1e f381 	uxtah	r3, lr, r1
 80090f8:	141a      	asrs	r2, r3, #16
 80090fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80090fe:	b29b      	uxth	r3, r3
 8009100:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009104:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009108:	f845 3b04 	str.w	r3, [r5], #4
 800910c:	e7e9      	b.n	80090e2 <__mdiff+0x8a>
 800910e:	3e01      	subs	r6, #1
 8009110:	e7e9      	b.n	80090e6 <__mdiff+0x8e>
	...

08009114 <__ulp>:
 8009114:	4b12      	ldr	r3, [pc, #72]	; (8009160 <__ulp+0x4c>)
 8009116:	ee10 2a90 	vmov	r2, s1
 800911a:	401a      	ands	r2, r3
 800911c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8009120:	2b00      	cmp	r3, #0
 8009122:	dd04      	ble.n	800912e <__ulp+0x1a>
 8009124:	2000      	movs	r0, #0
 8009126:	4619      	mov	r1, r3
 8009128:	ec41 0b10 	vmov	d0, r0, r1
 800912c:	4770      	bx	lr
 800912e:	425b      	negs	r3, r3
 8009130:	151b      	asrs	r3, r3, #20
 8009132:	2b13      	cmp	r3, #19
 8009134:	f04f 0000 	mov.w	r0, #0
 8009138:	f04f 0100 	mov.w	r1, #0
 800913c:	dc04      	bgt.n	8009148 <__ulp+0x34>
 800913e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8009142:	fa42 f103 	asr.w	r1, r2, r3
 8009146:	e7ef      	b.n	8009128 <__ulp+0x14>
 8009148:	3b14      	subs	r3, #20
 800914a:	2b1e      	cmp	r3, #30
 800914c:	f04f 0201 	mov.w	r2, #1
 8009150:	bfda      	itte	le
 8009152:	f1c3 031f 	rsble	r3, r3, #31
 8009156:	fa02 f303 	lslle.w	r3, r2, r3
 800915a:	4613      	movgt	r3, r2
 800915c:	4618      	mov	r0, r3
 800915e:	e7e3      	b.n	8009128 <__ulp+0x14>
 8009160:	7ff00000 	.word	0x7ff00000

08009164 <__b2d>:
 8009164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009166:	6905      	ldr	r5, [r0, #16]
 8009168:	f100 0714 	add.w	r7, r0, #20
 800916c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009170:	1f2e      	subs	r6, r5, #4
 8009172:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009176:	4620      	mov	r0, r4
 8009178:	f7ff fdc5 	bl	8008d06 <__hi0bits>
 800917c:	f1c0 0320 	rsb	r3, r0, #32
 8009180:	280a      	cmp	r0, #10
 8009182:	600b      	str	r3, [r1, #0]
 8009184:	f8df c074 	ldr.w	ip, [pc, #116]	; 80091fc <__b2d+0x98>
 8009188:	dc14      	bgt.n	80091b4 <__b2d+0x50>
 800918a:	f1c0 0e0b 	rsb	lr, r0, #11
 800918e:	fa24 f10e 	lsr.w	r1, r4, lr
 8009192:	42b7      	cmp	r7, r6
 8009194:	ea41 030c 	orr.w	r3, r1, ip
 8009198:	bf34      	ite	cc
 800919a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800919e:	2100      	movcs	r1, #0
 80091a0:	3015      	adds	r0, #21
 80091a2:	fa04 f000 	lsl.w	r0, r4, r0
 80091a6:	fa21 f10e 	lsr.w	r1, r1, lr
 80091aa:	ea40 0201 	orr.w	r2, r0, r1
 80091ae:	ec43 2b10 	vmov	d0, r2, r3
 80091b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091b4:	42b7      	cmp	r7, r6
 80091b6:	bf3a      	itte	cc
 80091b8:	f1a5 0608 	subcc.w	r6, r5, #8
 80091bc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80091c0:	2100      	movcs	r1, #0
 80091c2:	380b      	subs	r0, #11
 80091c4:	d015      	beq.n	80091f2 <__b2d+0x8e>
 80091c6:	4084      	lsls	r4, r0
 80091c8:	f1c0 0520 	rsb	r5, r0, #32
 80091cc:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80091d0:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80091d4:	42be      	cmp	r6, r7
 80091d6:	fa21 fc05 	lsr.w	ip, r1, r5
 80091da:	ea44 030c 	orr.w	r3, r4, ip
 80091de:	bf8c      	ite	hi
 80091e0:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80091e4:	2400      	movls	r4, #0
 80091e6:	fa01 f000 	lsl.w	r0, r1, r0
 80091ea:	40ec      	lsrs	r4, r5
 80091ec:	ea40 0204 	orr.w	r2, r0, r4
 80091f0:	e7dd      	b.n	80091ae <__b2d+0x4a>
 80091f2:	ea44 030c 	orr.w	r3, r4, ip
 80091f6:	460a      	mov	r2, r1
 80091f8:	e7d9      	b.n	80091ae <__b2d+0x4a>
 80091fa:	bf00      	nop
 80091fc:	3ff00000 	.word	0x3ff00000

08009200 <__d2b>:
 8009200:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009204:	460e      	mov	r6, r1
 8009206:	2101      	movs	r1, #1
 8009208:	ec59 8b10 	vmov	r8, r9, d0
 800920c:	4615      	mov	r5, r2
 800920e:	f7ff fcb6 	bl	8008b7e <_Balloc>
 8009212:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009216:	4607      	mov	r7, r0
 8009218:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800921c:	bb34      	cbnz	r4, 800926c <__d2b+0x6c>
 800921e:	9301      	str	r3, [sp, #4]
 8009220:	f1b8 0300 	subs.w	r3, r8, #0
 8009224:	d027      	beq.n	8009276 <__d2b+0x76>
 8009226:	a802      	add	r0, sp, #8
 8009228:	f840 3d08 	str.w	r3, [r0, #-8]!
 800922c:	f7ff fd8a 	bl	8008d44 <__lo0bits>
 8009230:	9900      	ldr	r1, [sp, #0]
 8009232:	b1f0      	cbz	r0, 8009272 <__d2b+0x72>
 8009234:	9a01      	ldr	r2, [sp, #4]
 8009236:	f1c0 0320 	rsb	r3, r0, #32
 800923a:	fa02 f303 	lsl.w	r3, r2, r3
 800923e:	430b      	orrs	r3, r1
 8009240:	40c2      	lsrs	r2, r0
 8009242:	617b      	str	r3, [r7, #20]
 8009244:	9201      	str	r2, [sp, #4]
 8009246:	9b01      	ldr	r3, [sp, #4]
 8009248:	61bb      	str	r3, [r7, #24]
 800924a:	2b00      	cmp	r3, #0
 800924c:	bf14      	ite	ne
 800924e:	2102      	movne	r1, #2
 8009250:	2101      	moveq	r1, #1
 8009252:	6139      	str	r1, [r7, #16]
 8009254:	b1c4      	cbz	r4, 8009288 <__d2b+0x88>
 8009256:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800925a:	4404      	add	r4, r0
 800925c:	6034      	str	r4, [r6, #0]
 800925e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009262:	6028      	str	r0, [r5, #0]
 8009264:	4638      	mov	r0, r7
 8009266:	b003      	add	sp, #12
 8009268:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800926c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009270:	e7d5      	b.n	800921e <__d2b+0x1e>
 8009272:	6179      	str	r1, [r7, #20]
 8009274:	e7e7      	b.n	8009246 <__d2b+0x46>
 8009276:	a801      	add	r0, sp, #4
 8009278:	f7ff fd64 	bl	8008d44 <__lo0bits>
 800927c:	9b01      	ldr	r3, [sp, #4]
 800927e:	617b      	str	r3, [r7, #20]
 8009280:	2101      	movs	r1, #1
 8009282:	6139      	str	r1, [r7, #16]
 8009284:	3020      	adds	r0, #32
 8009286:	e7e5      	b.n	8009254 <__d2b+0x54>
 8009288:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800928c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009290:	6030      	str	r0, [r6, #0]
 8009292:	6918      	ldr	r0, [r3, #16]
 8009294:	f7ff fd37 	bl	8008d06 <__hi0bits>
 8009298:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800929c:	e7e1      	b.n	8009262 <__d2b+0x62>

0800929e <__ratio>:
 800929e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092a2:	4688      	mov	r8, r1
 80092a4:	4669      	mov	r1, sp
 80092a6:	4681      	mov	r9, r0
 80092a8:	f7ff ff5c 	bl	8009164 <__b2d>
 80092ac:	a901      	add	r1, sp, #4
 80092ae:	4640      	mov	r0, r8
 80092b0:	ec57 6b10 	vmov	r6, r7, d0
 80092b4:	f7ff ff56 	bl	8009164 <__b2d>
 80092b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80092bc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80092c0:	eba3 0c02 	sub.w	ip, r3, r2
 80092c4:	e9dd 3200 	ldrd	r3, r2, [sp]
 80092c8:	1a9b      	subs	r3, r3, r2
 80092ca:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80092ce:	ec5b ab10 	vmov	sl, fp, d0
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	bfce      	itee	gt
 80092d6:	463a      	movgt	r2, r7
 80092d8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80092dc:	465a      	movle	r2, fp
 80092de:	4659      	mov	r1, fp
 80092e0:	463d      	mov	r5, r7
 80092e2:	bfd4      	ite	le
 80092e4:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80092e8:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80092ec:	4630      	mov	r0, r6
 80092ee:	ee10 2a10 	vmov	r2, s0
 80092f2:	460b      	mov	r3, r1
 80092f4:	4629      	mov	r1, r5
 80092f6:	f7f7 faa9 	bl	800084c <__aeabi_ddiv>
 80092fa:	ec41 0b10 	vmov	d0, r0, r1
 80092fe:	b003      	add	sp, #12
 8009300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009304 <__copybits>:
 8009304:	3901      	subs	r1, #1
 8009306:	b510      	push	{r4, lr}
 8009308:	1149      	asrs	r1, r1, #5
 800930a:	6914      	ldr	r4, [r2, #16]
 800930c:	3101      	adds	r1, #1
 800930e:	f102 0314 	add.w	r3, r2, #20
 8009312:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009316:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800931a:	42a3      	cmp	r3, r4
 800931c:	4602      	mov	r2, r0
 800931e:	d303      	bcc.n	8009328 <__copybits+0x24>
 8009320:	2300      	movs	r3, #0
 8009322:	428a      	cmp	r2, r1
 8009324:	d305      	bcc.n	8009332 <__copybits+0x2e>
 8009326:	bd10      	pop	{r4, pc}
 8009328:	f853 2b04 	ldr.w	r2, [r3], #4
 800932c:	f840 2b04 	str.w	r2, [r0], #4
 8009330:	e7f3      	b.n	800931a <__copybits+0x16>
 8009332:	f842 3b04 	str.w	r3, [r2], #4
 8009336:	e7f4      	b.n	8009322 <__copybits+0x1e>

08009338 <__any_on>:
 8009338:	f100 0214 	add.w	r2, r0, #20
 800933c:	6900      	ldr	r0, [r0, #16]
 800933e:	114b      	asrs	r3, r1, #5
 8009340:	4298      	cmp	r0, r3
 8009342:	b510      	push	{r4, lr}
 8009344:	db11      	blt.n	800936a <__any_on+0x32>
 8009346:	dd0a      	ble.n	800935e <__any_on+0x26>
 8009348:	f011 011f 	ands.w	r1, r1, #31
 800934c:	d007      	beq.n	800935e <__any_on+0x26>
 800934e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009352:	fa24 f001 	lsr.w	r0, r4, r1
 8009356:	fa00 f101 	lsl.w	r1, r0, r1
 800935a:	428c      	cmp	r4, r1
 800935c:	d10b      	bne.n	8009376 <__any_on+0x3e>
 800935e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009362:	4293      	cmp	r3, r2
 8009364:	d803      	bhi.n	800936e <__any_on+0x36>
 8009366:	2000      	movs	r0, #0
 8009368:	bd10      	pop	{r4, pc}
 800936a:	4603      	mov	r3, r0
 800936c:	e7f7      	b.n	800935e <__any_on+0x26>
 800936e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009372:	2900      	cmp	r1, #0
 8009374:	d0f5      	beq.n	8009362 <__any_on+0x2a>
 8009376:	2001      	movs	r0, #1
 8009378:	e7f6      	b.n	8009368 <__any_on+0x30>

0800937a <_calloc_r>:
 800937a:	b538      	push	{r3, r4, r5, lr}
 800937c:	fb02 f401 	mul.w	r4, r2, r1
 8009380:	4621      	mov	r1, r4
 8009382:	f000 f857 	bl	8009434 <_malloc_r>
 8009386:	4605      	mov	r5, r0
 8009388:	b118      	cbz	r0, 8009392 <_calloc_r+0x18>
 800938a:	4622      	mov	r2, r4
 800938c:	2100      	movs	r1, #0
 800938e:	f7fc fd35 	bl	8005dfc <memset>
 8009392:	4628      	mov	r0, r5
 8009394:	bd38      	pop	{r3, r4, r5, pc}
	...

08009398 <_free_r>:
 8009398:	b538      	push	{r3, r4, r5, lr}
 800939a:	4605      	mov	r5, r0
 800939c:	2900      	cmp	r1, #0
 800939e:	d045      	beq.n	800942c <_free_r+0x94>
 80093a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093a4:	1f0c      	subs	r4, r1, #4
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	bfb8      	it	lt
 80093aa:	18e4      	addlt	r4, r4, r3
 80093ac:	f000 fa36 	bl	800981c <__malloc_lock>
 80093b0:	4a1f      	ldr	r2, [pc, #124]	; (8009430 <_free_r+0x98>)
 80093b2:	6813      	ldr	r3, [r2, #0]
 80093b4:	4610      	mov	r0, r2
 80093b6:	b933      	cbnz	r3, 80093c6 <_free_r+0x2e>
 80093b8:	6063      	str	r3, [r4, #4]
 80093ba:	6014      	str	r4, [r2, #0]
 80093bc:	4628      	mov	r0, r5
 80093be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093c2:	f000 ba2c 	b.w	800981e <__malloc_unlock>
 80093c6:	42a3      	cmp	r3, r4
 80093c8:	d90c      	bls.n	80093e4 <_free_r+0x4c>
 80093ca:	6821      	ldr	r1, [r4, #0]
 80093cc:	1862      	adds	r2, r4, r1
 80093ce:	4293      	cmp	r3, r2
 80093d0:	bf04      	itt	eq
 80093d2:	681a      	ldreq	r2, [r3, #0]
 80093d4:	685b      	ldreq	r3, [r3, #4]
 80093d6:	6063      	str	r3, [r4, #4]
 80093d8:	bf04      	itt	eq
 80093da:	1852      	addeq	r2, r2, r1
 80093dc:	6022      	streq	r2, [r4, #0]
 80093de:	6004      	str	r4, [r0, #0]
 80093e0:	e7ec      	b.n	80093bc <_free_r+0x24>
 80093e2:	4613      	mov	r3, r2
 80093e4:	685a      	ldr	r2, [r3, #4]
 80093e6:	b10a      	cbz	r2, 80093ec <_free_r+0x54>
 80093e8:	42a2      	cmp	r2, r4
 80093ea:	d9fa      	bls.n	80093e2 <_free_r+0x4a>
 80093ec:	6819      	ldr	r1, [r3, #0]
 80093ee:	1858      	adds	r0, r3, r1
 80093f0:	42a0      	cmp	r0, r4
 80093f2:	d10b      	bne.n	800940c <_free_r+0x74>
 80093f4:	6820      	ldr	r0, [r4, #0]
 80093f6:	4401      	add	r1, r0
 80093f8:	1858      	adds	r0, r3, r1
 80093fa:	4282      	cmp	r2, r0
 80093fc:	6019      	str	r1, [r3, #0]
 80093fe:	d1dd      	bne.n	80093bc <_free_r+0x24>
 8009400:	6810      	ldr	r0, [r2, #0]
 8009402:	6852      	ldr	r2, [r2, #4]
 8009404:	605a      	str	r2, [r3, #4]
 8009406:	4401      	add	r1, r0
 8009408:	6019      	str	r1, [r3, #0]
 800940a:	e7d7      	b.n	80093bc <_free_r+0x24>
 800940c:	d902      	bls.n	8009414 <_free_r+0x7c>
 800940e:	230c      	movs	r3, #12
 8009410:	602b      	str	r3, [r5, #0]
 8009412:	e7d3      	b.n	80093bc <_free_r+0x24>
 8009414:	6820      	ldr	r0, [r4, #0]
 8009416:	1821      	adds	r1, r4, r0
 8009418:	428a      	cmp	r2, r1
 800941a:	bf04      	itt	eq
 800941c:	6811      	ldreq	r1, [r2, #0]
 800941e:	6852      	ldreq	r2, [r2, #4]
 8009420:	6062      	str	r2, [r4, #4]
 8009422:	bf04      	itt	eq
 8009424:	1809      	addeq	r1, r1, r0
 8009426:	6021      	streq	r1, [r4, #0]
 8009428:	605c      	str	r4, [r3, #4]
 800942a:	e7c7      	b.n	80093bc <_free_r+0x24>
 800942c:	bd38      	pop	{r3, r4, r5, pc}
 800942e:	bf00      	nop
 8009430:	20000220 	.word	0x20000220

08009434 <_malloc_r>:
 8009434:	b570      	push	{r4, r5, r6, lr}
 8009436:	1ccd      	adds	r5, r1, #3
 8009438:	f025 0503 	bic.w	r5, r5, #3
 800943c:	3508      	adds	r5, #8
 800943e:	2d0c      	cmp	r5, #12
 8009440:	bf38      	it	cc
 8009442:	250c      	movcc	r5, #12
 8009444:	2d00      	cmp	r5, #0
 8009446:	4606      	mov	r6, r0
 8009448:	db01      	blt.n	800944e <_malloc_r+0x1a>
 800944a:	42a9      	cmp	r1, r5
 800944c:	d903      	bls.n	8009456 <_malloc_r+0x22>
 800944e:	230c      	movs	r3, #12
 8009450:	6033      	str	r3, [r6, #0]
 8009452:	2000      	movs	r0, #0
 8009454:	bd70      	pop	{r4, r5, r6, pc}
 8009456:	f000 f9e1 	bl	800981c <__malloc_lock>
 800945a:	4a21      	ldr	r2, [pc, #132]	; (80094e0 <_malloc_r+0xac>)
 800945c:	6814      	ldr	r4, [r2, #0]
 800945e:	4621      	mov	r1, r4
 8009460:	b991      	cbnz	r1, 8009488 <_malloc_r+0x54>
 8009462:	4c20      	ldr	r4, [pc, #128]	; (80094e4 <_malloc_r+0xb0>)
 8009464:	6823      	ldr	r3, [r4, #0]
 8009466:	b91b      	cbnz	r3, 8009470 <_malloc_r+0x3c>
 8009468:	4630      	mov	r0, r6
 800946a:	f000 f98f 	bl	800978c <_sbrk_r>
 800946e:	6020      	str	r0, [r4, #0]
 8009470:	4629      	mov	r1, r5
 8009472:	4630      	mov	r0, r6
 8009474:	f000 f98a 	bl	800978c <_sbrk_r>
 8009478:	1c43      	adds	r3, r0, #1
 800947a:	d124      	bne.n	80094c6 <_malloc_r+0x92>
 800947c:	230c      	movs	r3, #12
 800947e:	6033      	str	r3, [r6, #0]
 8009480:	4630      	mov	r0, r6
 8009482:	f000 f9cc 	bl	800981e <__malloc_unlock>
 8009486:	e7e4      	b.n	8009452 <_malloc_r+0x1e>
 8009488:	680b      	ldr	r3, [r1, #0]
 800948a:	1b5b      	subs	r3, r3, r5
 800948c:	d418      	bmi.n	80094c0 <_malloc_r+0x8c>
 800948e:	2b0b      	cmp	r3, #11
 8009490:	d90f      	bls.n	80094b2 <_malloc_r+0x7e>
 8009492:	600b      	str	r3, [r1, #0]
 8009494:	50cd      	str	r5, [r1, r3]
 8009496:	18cc      	adds	r4, r1, r3
 8009498:	4630      	mov	r0, r6
 800949a:	f000 f9c0 	bl	800981e <__malloc_unlock>
 800949e:	f104 000b 	add.w	r0, r4, #11
 80094a2:	1d23      	adds	r3, r4, #4
 80094a4:	f020 0007 	bic.w	r0, r0, #7
 80094a8:	1ac3      	subs	r3, r0, r3
 80094aa:	d0d3      	beq.n	8009454 <_malloc_r+0x20>
 80094ac:	425a      	negs	r2, r3
 80094ae:	50e2      	str	r2, [r4, r3]
 80094b0:	e7d0      	b.n	8009454 <_malloc_r+0x20>
 80094b2:	428c      	cmp	r4, r1
 80094b4:	684b      	ldr	r3, [r1, #4]
 80094b6:	bf16      	itet	ne
 80094b8:	6063      	strne	r3, [r4, #4]
 80094ba:	6013      	streq	r3, [r2, #0]
 80094bc:	460c      	movne	r4, r1
 80094be:	e7eb      	b.n	8009498 <_malloc_r+0x64>
 80094c0:	460c      	mov	r4, r1
 80094c2:	6849      	ldr	r1, [r1, #4]
 80094c4:	e7cc      	b.n	8009460 <_malloc_r+0x2c>
 80094c6:	1cc4      	adds	r4, r0, #3
 80094c8:	f024 0403 	bic.w	r4, r4, #3
 80094cc:	42a0      	cmp	r0, r4
 80094ce:	d005      	beq.n	80094dc <_malloc_r+0xa8>
 80094d0:	1a21      	subs	r1, r4, r0
 80094d2:	4630      	mov	r0, r6
 80094d4:	f000 f95a 	bl	800978c <_sbrk_r>
 80094d8:	3001      	adds	r0, #1
 80094da:	d0cf      	beq.n	800947c <_malloc_r+0x48>
 80094dc:	6025      	str	r5, [r4, #0]
 80094de:	e7db      	b.n	8009498 <_malloc_r+0x64>
 80094e0:	20000220 	.word	0x20000220
 80094e4:	20000224 	.word	0x20000224

080094e8 <__ssputs_r>:
 80094e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094ec:	688e      	ldr	r6, [r1, #8]
 80094ee:	429e      	cmp	r6, r3
 80094f0:	4682      	mov	sl, r0
 80094f2:	460c      	mov	r4, r1
 80094f4:	4690      	mov	r8, r2
 80094f6:	4699      	mov	r9, r3
 80094f8:	d837      	bhi.n	800956a <__ssputs_r+0x82>
 80094fa:	898a      	ldrh	r2, [r1, #12]
 80094fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009500:	d031      	beq.n	8009566 <__ssputs_r+0x7e>
 8009502:	6825      	ldr	r5, [r4, #0]
 8009504:	6909      	ldr	r1, [r1, #16]
 8009506:	1a6f      	subs	r7, r5, r1
 8009508:	6965      	ldr	r5, [r4, #20]
 800950a:	2302      	movs	r3, #2
 800950c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009510:	fb95 f5f3 	sdiv	r5, r5, r3
 8009514:	f109 0301 	add.w	r3, r9, #1
 8009518:	443b      	add	r3, r7
 800951a:	429d      	cmp	r5, r3
 800951c:	bf38      	it	cc
 800951e:	461d      	movcc	r5, r3
 8009520:	0553      	lsls	r3, r2, #21
 8009522:	d530      	bpl.n	8009586 <__ssputs_r+0x9e>
 8009524:	4629      	mov	r1, r5
 8009526:	f7ff ff85 	bl	8009434 <_malloc_r>
 800952a:	4606      	mov	r6, r0
 800952c:	b950      	cbnz	r0, 8009544 <__ssputs_r+0x5c>
 800952e:	230c      	movs	r3, #12
 8009530:	f8ca 3000 	str.w	r3, [sl]
 8009534:	89a3      	ldrh	r3, [r4, #12]
 8009536:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800953a:	81a3      	strh	r3, [r4, #12]
 800953c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009540:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009544:	463a      	mov	r2, r7
 8009546:	6921      	ldr	r1, [r4, #16]
 8009548:	f7ff fb0e 	bl	8008b68 <memcpy>
 800954c:	89a3      	ldrh	r3, [r4, #12]
 800954e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009552:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009556:	81a3      	strh	r3, [r4, #12]
 8009558:	6126      	str	r6, [r4, #16]
 800955a:	6165      	str	r5, [r4, #20]
 800955c:	443e      	add	r6, r7
 800955e:	1bed      	subs	r5, r5, r7
 8009560:	6026      	str	r6, [r4, #0]
 8009562:	60a5      	str	r5, [r4, #8]
 8009564:	464e      	mov	r6, r9
 8009566:	454e      	cmp	r6, r9
 8009568:	d900      	bls.n	800956c <__ssputs_r+0x84>
 800956a:	464e      	mov	r6, r9
 800956c:	4632      	mov	r2, r6
 800956e:	4641      	mov	r1, r8
 8009570:	6820      	ldr	r0, [r4, #0]
 8009572:	f000 f93a 	bl	80097ea <memmove>
 8009576:	68a3      	ldr	r3, [r4, #8]
 8009578:	1b9b      	subs	r3, r3, r6
 800957a:	60a3      	str	r3, [r4, #8]
 800957c:	6823      	ldr	r3, [r4, #0]
 800957e:	441e      	add	r6, r3
 8009580:	6026      	str	r6, [r4, #0]
 8009582:	2000      	movs	r0, #0
 8009584:	e7dc      	b.n	8009540 <__ssputs_r+0x58>
 8009586:	462a      	mov	r2, r5
 8009588:	f000 f94a 	bl	8009820 <_realloc_r>
 800958c:	4606      	mov	r6, r0
 800958e:	2800      	cmp	r0, #0
 8009590:	d1e2      	bne.n	8009558 <__ssputs_r+0x70>
 8009592:	6921      	ldr	r1, [r4, #16]
 8009594:	4650      	mov	r0, sl
 8009596:	f7ff feff 	bl	8009398 <_free_r>
 800959a:	e7c8      	b.n	800952e <__ssputs_r+0x46>

0800959c <_svfiprintf_r>:
 800959c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a0:	461d      	mov	r5, r3
 80095a2:	898b      	ldrh	r3, [r1, #12]
 80095a4:	061f      	lsls	r7, r3, #24
 80095a6:	b09d      	sub	sp, #116	; 0x74
 80095a8:	4680      	mov	r8, r0
 80095aa:	460c      	mov	r4, r1
 80095ac:	4616      	mov	r6, r2
 80095ae:	d50f      	bpl.n	80095d0 <_svfiprintf_r+0x34>
 80095b0:	690b      	ldr	r3, [r1, #16]
 80095b2:	b96b      	cbnz	r3, 80095d0 <_svfiprintf_r+0x34>
 80095b4:	2140      	movs	r1, #64	; 0x40
 80095b6:	f7ff ff3d 	bl	8009434 <_malloc_r>
 80095ba:	6020      	str	r0, [r4, #0]
 80095bc:	6120      	str	r0, [r4, #16]
 80095be:	b928      	cbnz	r0, 80095cc <_svfiprintf_r+0x30>
 80095c0:	230c      	movs	r3, #12
 80095c2:	f8c8 3000 	str.w	r3, [r8]
 80095c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80095ca:	e0c8      	b.n	800975e <_svfiprintf_r+0x1c2>
 80095cc:	2340      	movs	r3, #64	; 0x40
 80095ce:	6163      	str	r3, [r4, #20]
 80095d0:	2300      	movs	r3, #0
 80095d2:	9309      	str	r3, [sp, #36]	; 0x24
 80095d4:	2320      	movs	r3, #32
 80095d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80095da:	2330      	movs	r3, #48	; 0x30
 80095dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80095e0:	9503      	str	r5, [sp, #12]
 80095e2:	f04f 0b01 	mov.w	fp, #1
 80095e6:	4637      	mov	r7, r6
 80095e8:	463d      	mov	r5, r7
 80095ea:	f815 3b01 	ldrb.w	r3, [r5], #1
 80095ee:	b10b      	cbz	r3, 80095f4 <_svfiprintf_r+0x58>
 80095f0:	2b25      	cmp	r3, #37	; 0x25
 80095f2:	d13e      	bne.n	8009672 <_svfiprintf_r+0xd6>
 80095f4:	ebb7 0a06 	subs.w	sl, r7, r6
 80095f8:	d00b      	beq.n	8009612 <_svfiprintf_r+0x76>
 80095fa:	4653      	mov	r3, sl
 80095fc:	4632      	mov	r2, r6
 80095fe:	4621      	mov	r1, r4
 8009600:	4640      	mov	r0, r8
 8009602:	f7ff ff71 	bl	80094e8 <__ssputs_r>
 8009606:	3001      	adds	r0, #1
 8009608:	f000 80a4 	beq.w	8009754 <_svfiprintf_r+0x1b8>
 800960c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800960e:	4453      	add	r3, sl
 8009610:	9309      	str	r3, [sp, #36]	; 0x24
 8009612:	783b      	ldrb	r3, [r7, #0]
 8009614:	2b00      	cmp	r3, #0
 8009616:	f000 809d 	beq.w	8009754 <_svfiprintf_r+0x1b8>
 800961a:	2300      	movs	r3, #0
 800961c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009620:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009624:	9304      	str	r3, [sp, #16]
 8009626:	9307      	str	r3, [sp, #28]
 8009628:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800962c:	931a      	str	r3, [sp, #104]	; 0x68
 800962e:	462f      	mov	r7, r5
 8009630:	2205      	movs	r2, #5
 8009632:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009636:	4850      	ldr	r0, [pc, #320]	; (8009778 <_svfiprintf_r+0x1dc>)
 8009638:	f7f6 fdd2 	bl	80001e0 <memchr>
 800963c:	9b04      	ldr	r3, [sp, #16]
 800963e:	b9d0      	cbnz	r0, 8009676 <_svfiprintf_r+0xda>
 8009640:	06d9      	lsls	r1, r3, #27
 8009642:	bf44      	itt	mi
 8009644:	2220      	movmi	r2, #32
 8009646:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800964a:	071a      	lsls	r2, r3, #28
 800964c:	bf44      	itt	mi
 800964e:	222b      	movmi	r2, #43	; 0x2b
 8009650:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009654:	782a      	ldrb	r2, [r5, #0]
 8009656:	2a2a      	cmp	r2, #42	; 0x2a
 8009658:	d015      	beq.n	8009686 <_svfiprintf_r+0xea>
 800965a:	9a07      	ldr	r2, [sp, #28]
 800965c:	462f      	mov	r7, r5
 800965e:	2000      	movs	r0, #0
 8009660:	250a      	movs	r5, #10
 8009662:	4639      	mov	r1, r7
 8009664:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009668:	3b30      	subs	r3, #48	; 0x30
 800966a:	2b09      	cmp	r3, #9
 800966c:	d94d      	bls.n	800970a <_svfiprintf_r+0x16e>
 800966e:	b1b8      	cbz	r0, 80096a0 <_svfiprintf_r+0x104>
 8009670:	e00f      	b.n	8009692 <_svfiprintf_r+0xf6>
 8009672:	462f      	mov	r7, r5
 8009674:	e7b8      	b.n	80095e8 <_svfiprintf_r+0x4c>
 8009676:	4a40      	ldr	r2, [pc, #256]	; (8009778 <_svfiprintf_r+0x1dc>)
 8009678:	1a80      	subs	r0, r0, r2
 800967a:	fa0b f000 	lsl.w	r0, fp, r0
 800967e:	4318      	orrs	r0, r3
 8009680:	9004      	str	r0, [sp, #16]
 8009682:	463d      	mov	r5, r7
 8009684:	e7d3      	b.n	800962e <_svfiprintf_r+0x92>
 8009686:	9a03      	ldr	r2, [sp, #12]
 8009688:	1d11      	adds	r1, r2, #4
 800968a:	6812      	ldr	r2, [r2, #0]
 800968c:	9103      	str	r1, [sp, #12]
 800968e:	2a00      	cmp	r2, #0
 8009690:	db01      	blt.n	8009696 <_svfiprintf_r+0xfa>
 8009692:	9207      	str	r2, [sp, #28]
 8009694:	e004      	b.n	80096a0 <_svfiprintf_r+0x104>
 8009696:	4252      	negs	r2, r2
 8009698:	f043 0302 	orr.w	r3, r3, #2
 800969c:	9207      	str	r2, [sp, #28]
 800969e:	9304      	str	r3, [sp, #16]
 80096a0:	783b      	ldrb	r3, [r7, #0]
 80096a2:	2b2e      	cmp	r3, #46	; 0x2e
 80096a4:	d10c      	bne.n	80096c0 <_svfiprintf_r+0x124>
 80096a6:	787b      	ldrb	r3, [r7, #1]
 80096a8:	2b2a      	cmp	r3, #42	; 0x2a
 80096aa:	d133      	bne.n	8009714 <_svfiprintf_r+0x178>
 80096ac:	9b03      	ldr	r3, [sp, #12]
 80096ae:	1d1a      	adds	r2, r3, #4
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	9203      	str	r2, [sp, #12]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	bfb8      	it	lt
 80096b8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80096bc:	3702      	adds	r7, #2
 80096be:	9305      	str	r3, [sp, #20]
 80096c0:	4d2e      	ldr	r5, [pc, #184]	; (800977c <_svfiprintf_r+0x1e0>)
 80096c2:	7839      	ldrb	r1, [r7, #0]
 80096c4:	2203      	movs	r2, #3
 80096c6:	4628      	mov	r0, r5
 80096c8:	f7f6 fd8a 	bl	80001e0 <memchr>
 80096cc:	b138      	cbz	r0, 80096de <_svfiprintf_r+0x142>
 80096ce:	2340      	movs	r3, #64	; 0x40
 80096d0:	1b40      	subs	r0, r0, r5
 80096d2:	fa03 f000 	lsl.w	r0, r3, r0
 80096d6:	9b04      	ldr	r3, [sp, #16]
 80096d8:	4303      	orrs	r3, r0
 80096da:	3701      	adds	r7, #1
 80096dc:	9304      	str	r3, [sp, #16]
 80096de:	7839      	ldrb	r1, [r7, #0]
 80096e0:	4827      	ldr	r0, [pc, #156]	; (8009780 <_svfiprintf_r+0x1e4>)
 80096e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80096e6:	2206      	movs	r2, #6
 80096e8:	1c7e      	adds	r6, r7, #1
 80096ea:	f7f6 fd79 	bl	80001e0 <memchr>
 80096ee:	2800      	cmp	r0, #0
 80096f0:	d038      	beq.n	8009764 <_svfiprintf_r+0x1c8>
 80096f2:	4b24      	ldr	r3, [pc, #144]	; (8009784 <_svfiprintf_r+0x1e8>)
 80096f4:	bb13      	cbnz	r3, 800973c <_svfiprintf_r+0x1a0>
 80096f6:	9b03      	ldr	r3, [sp, #12]
 80096f8:	3307      	adds	r3, #7
 80096fa:	f023 0307 	bic.w	r3, r3, #7
 80096fe:	3308      	adds	r3, #8
 8009700:	9303      	str	r3, [sp, #12]
 8009702:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009704:	444b      	add	r3, r9
 8009706:	9309      	str	r3, [sp, #36]	; 0x24
 8009708:	e76d      	b.n	80095e6 <_svfiprintf_r+0x4a>
 800970a:	fb05 3202 	mla	r2, r5, r2, r3
 800970e:	2001      	movs	r0, #1
 8009710:	460f      	mov	r7, r1
 8009712:	e7a6      	b.n	8009662 <_svfiprintf_r+0xc6>
 8009714:	2300      	movs	r3, #0
 8009716:	3701      	adds	r7, #1
 8009718:	9305      	str	r3, [sp, #20]
 800971a:	4619      	mov	r1, r3
 800971c:	250a      	movs	r5, #10
 800971e:	4638      	mov	r0, r7
 8009720:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009724:	3a30      	subs	r2, #48	; 0x30
 8009726:	2a09      	cmp	r2, #9
 8009728:	d903      	bls.n	8009732 <_svfiprintf_r+0x196>
 800972a:	2b00      	cmp	r3, #0
 800972c:	d0c8      	beq.n	80096c0 <_svfiprintf_r+0x124>
 800972e:	9105      	str	r1, [sp, #20]
 8009730:	e7c6      	b.n	80096c0 <_svfiprintf_r+0x124>
 8009732:	fb05 2101 	mla	r1, r5, r1, r2
 8009736:	2301      	movs	r3, #1
 8009738:	4607      	mov	r7, r0
 800973a:	e7f0      	b.n	800971e <_svfiprintf_r+0x182>
 800973c:	ab03      	add	r3, sp, #12
 800973e:	9300      	str	r3, [sp, #0]
 8009740:	4622      	mov	r2, r4
 8009742:	4b11      	ldr	r3, [pc, #68]	; (8009788 <_svfiprintf_r+0x1ec>)
 8009744:	a904      	add	r1, sp, #16
 8009746:	4640      	mov	r0, r8
 8009748:	f7fc fbf4 	bl	8005f34 <_printf_float>
 800974c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009750:	4681      	mov	r9, r0
 8009752:	d1d6      	bne.n	8009702 <_svfiprintf_r+0x166>
 8009754:	89a3      	ldrh	r3, [r4, #12]
 8009756:	065b      	lsls	r3, r3, #25
 8009758:	f53f af35 	bmi.w	80095c6 <_svfiprintf_r+0x2a>
 800975c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800975e:	b01d      	add	sp, #116	; 0x74
 8009760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009764:	ab03      	add	r3, sp, #12
 8009766:	9300      	str	r3, [sp, #0]
 8009768:	4622      	mov	r2, r4
 800976a:	4b07      	ldr	r3, [pc, #28]	; (8009788 <_svfiprintf_r+0x1ec>)
 800976c:	a904      	add	r1, sp, #16
 800976e:	4640      	mov	r0, r8
 8009770:	f7fc fe96 	bl	80064a0 <_printf_i>
 8009774:	e7ea      	b.n	800974c <_svfiprintf_r+0x1b0>
 8009776:	bf00      	nop
 8009778:	08009a84 	.word	0x08009a84
 800977c:	08009a8a 	.word	0x08009a8a
 8009780:	08009a8e 	.word	0x08009a8e
 8009784:	08005f35 	.word	0x08005f35
 8009788:	080094e9 	.word	0x080094e9

0800978c <_sbrk_r>:
 800978c:	b538      	push	{r3, r4, r5, lr}
 800978e:	4c06      	ldr	r4, [pc, #24]	; (80097a8 <_sbrk_r+0x1c>)
 8009790:	2300      	movs	r3, #0
 8009792:	4605      	mov	r5, r0
 8009794:	4608      	mov	r0, r1
 8009796:	6023      	str	r3, [r4, #0]
 8009798:	f7f9 f988 	bl	8002aac <_sbrk>
 800979c:	1c43      	adds	r3, r0, #1
 800979e:	d102      	bne.n	80097a6 <_sbrk_r+0x1a>
 80097a0:	6823      	ldr	r3, [r4, #0]
 80097a2:	b103      	cbz	r3, 80097a6 <_sbrk_r+0x1a>
 80097a4:	602b      	str	r3, [r5, #0]
 80097a6:	bd38      	pop	{r3, r4, r5, pc}
 80097a8:	200003d0 	.word	0x200003d0

080097ac <strncmp>:
 80097ac:	b510      	push	{r4, lr}
 80097ae:	b16a      	cbz	r2, 80097cc <strncmp+0x20>
 80097b0:	3901      	subs	r1, #1
 80097b2:	1884      	adds	r4, r0, r2
 80097b4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80097b8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80097bc:	4293      	cmp	r3, r2
 80097be:	d103      	bne.n	80097c8 <strncmp+0x1c>
 80097c0:	42a0      	cmp	r0, r4
 80097c2:	d001      	beq.n	80097c8 <strncmp+0x1c>
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d1f5      	bne.n	80097b4 <strncmp+0x8>
 80097c8:	1a98      	subs	r0, r3, r2
 80097ca:	bd10      	pop	{r4, pc}
 80097cc:	4610      	mov	r0, r2
 80097ce:	e7fc      	b.n	80097ca <strncmp+0x1e>

080097d0 <__ascii_wctomb>:
 80097d0:	b149      	cbz	r1, 80097e6 <__ascii_wctomb+0x16>
 80097d2:	2aff      	cmp	r2, #255	; 0xff
 80097d4:	bf85      	ittet	hi
 80097d6:	238a      	movhi	r3, #138	; 0x8a
 80097d8:	6003      	strhi	r3, [r0, #0]
 80097da:	700a      	strbls	r2, [r1, #0]
 80097dc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80097e0:	bf98      	it	ls
 80097e2:	2001      	movls	r0, #1
 80097e4:	4770      	bx	lr
 80097e6:	4608      	mov	r0, r1
 80097e8:	4770      	bx	lr

080097ea <memmove>:
 80097ea:	4288      	cmp	r0, r1
 80097ec:	b510      	push	{r4, lr}
 80097ee:	eb01 0302 	add.w	r3, r1, r2
 80097f2:	d807      	bhi.n	8009804 <memmove+0x1a>
 80097f4:	1e42      	subs	r2, r0, #1
 80097f6:	4299      	cmp	r1, r3
 80097f8:	d00a      	beq.n	8009810 <memmove+0x26>
 80097fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097fe:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009802:	e7f8      	b.n	80097f6 <memmove+0xc>
 8009804:	4283      	cmp	r3, r0
 8009806:	d9f5      	bls.n	80097f4 <memmove+0xa>
 8009808:	1881      	adds	r1, r0, r2
 800980a:	1ad2      	subs	r2, r2, r3
 800980c:	42d3      	cmn	r3, r2
 800980e:	d100      	bne.n	8009812 <memmove+0x28>
 8009810:	bd10      	pop	{r4, pc}
 8009812:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009816:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800981a:	e7f7      	b.n	800980c <memmove+0x22>

0800981c <__malloc_lock>:
 800981c:	4770      	bx	lr

0800981e <__malloc_unlock>:
 800981e:	4770      	bx	lr

08009820 <_realloc_r>:
 8009820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009822:	4607      	mov	r7, r0
 8009824:	4614      	mov	r4, r2
 8009826:	460e      	mov	r6, r1
 8009828:	b921      	cbnz	r1, 8009834 <_realloc_r+0x14>
 800982a:	4611      	mov	r1, r2
 800982c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009830:	f7ff be00 	b.w	8009434 <_malloc_r>
 8009834:	b922      	cbnz	r2, 8009840 <_realloc_r+0x20>
 8009836:	f7ff fdaf 	bl	8009398 <_free_r>
 800983a:	4625      	mov	r5, r4
 800983c:	4628      	mov	r0, r5
 800983e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009840:	f000 f814 	bl	800986c <_malloc_usable_size_r>
 8009844:	42a0      	cmp	r0, r4
 8009846:	d20f      	bcs.n	8009868 <_realloc_r+0x48>
 8009848:	4621      	mov	r1, r4
 800984a:	4638      	mov	r0, r7
 800984c:	f7ff fdf2 	bl	8009434 <_malloc_r>
 8009850:	4605      	mov	r5, r0
 8009852:	2800      	cmp	r0, #0
 8009854:	d0f2      	beq.n	800983c <_realloc_r+0x1c>
 8009856:	4631      	mov	r1, r6
 8009858:	4622      	mov	r2, r4
 800985a:	f7ff f985 	bl	8008b68 <memcpy>
 800985e:	4631      	mov	r1, r6
 8009860:	4638      	mov	r0, r7
 8009862:	f7ff fd99 	bl	8009398 <_free_r>
 8009866:	e7e9      	b.n	800983c <_realloc_r+0x1c>
 8009868:	4635      	mov	r5, r6
 800986a:	e7e7      	b.n	800983c <_realloc_r+0x1c>

0800986c <_malloc_usable_size_r>:
 800986c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009870:	1f18      	subs	r0, r3, #4
 8009872:	2b00      	cmp	r3, #0
 8009874:	bfbc      	itt	lt
 8009876:	580b      	ldrlt	r3, [r1, r0]
 8009878:	18c0      	addlt	r0, r0, r3
 800987a:	4770      	bx	lr

0800987c <_init>:
 800987c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800987e:	bf00      	nop
 8009880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009882:	bc08      	pop	{r3}
 8009884:	469e      	mov	lr, r3
 8009886:	4770      	bx	lr

08009888 <_fini>:
 8009888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800988a:	bf00      	nop
 800988c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800988e:	bc08      	pop	{r3}
 8009890:	469e      	mov	lr, r3
 8009892:	4770      	bx	lr
