#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Feb 15 22:32:36 2025
# Process ID: 29856
# Current directory: /home/nishantk24/give-environment-name/scripting-and-automation
# Command line: vivado -mode batch -source tcl_run.tcl -tclargs top_shift.v
# Log file: /home/nishantk24/give-environment-name/scripting-and-automation/vivado.log
# Journal file: /home/nishantk24/give-environment-name/scripting-and-automation/vivado.jou
#-----------------------------------------------------------
source tcl_run.tcl
# open_project [pwd]/Automation/Project_1.xpr 
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1388.527 ; gain = 122.020 ; free physical = 249581 ; free virtual = 483210
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1 
# set_property top [string trimright [lindex $argv 0] ".v"] [current_fileset]
# set_property source_mgmt_mode None [current_project]
# update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-742] The top module "top_shift" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
# reset_run synth_1  
# launch_runs synth_1 -jobs 20
[Sat Feb 15 22:33:35 2025] Launched synth_1...
Run output will be captured here: /home/nishantk24/give-environment-name/scripting-and-automation/Automation/Project_1.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Feb 15 22:33:36 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_knowles_bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_knowles_bit.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_knowles_bit.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1384.523 ; gain = 118.020 ; free physical = 249734 ; free virtual = 483350
Command: synth_design -top top_knowles_bit -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32330 
WARNING: [Synth 8-2490] overwriting previous definition of module BitwiseG [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_knowels_bit.v:334]
WARNING: [Synth 8-2490] overwriting previous definition of module BitwiseP [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_knowels_bit.v:345]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFFER [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_knowels_bit.v:355]
WARNING: [Synth 8-2490] overwriting previous definition of module BlackCell [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_knowels_bit.v:368]
WARNING: [Synth 8-2490] overwriting previous definition of module GrayCell [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_knowels_bit.v:385]
WARNING: [Synth 8-2490] overwriting previous definition of module SumGen [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_knowels_bit.v:400]
WARNING: [Synth 8-2490] overwriting previous definition of module BitwiseG [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:592]
WARNING: [Synth 8-2490] overwriting previous definition of module BitwiseP [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:603]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFFER [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:613]
WARNING: [Synth 8-2490] overwriting previous definition of module BlackCell [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:626]
WARNING: [Synth 8-2490] overwriting previous definition of module GrayCell [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:643]
WARNING: [Synth 8-2490] overwriting previous definition of module SumGen [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:658]
WARNING: [Synth 8-2490] overwriting previous definition of module clk_div [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_moore.v:76]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1494.348 ; gain = 98.250 ; free physical = 249169 ; free virtual = 482766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_knowles_bit' [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_knowels_bit.v:2]
INFO: [Synth 8-6157] synthesizing module 'BitwiseG' [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:592]
INFO: [Synth 8-6155] done synthesizing module 'BitwiseG' (1#1) [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:592]
INFO: [Synth 8-6157] synthesizing module 'BitwiseP' [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:603]
INFO: [Synth 8-6155] done synthesizing module 'BitwiseP' (2#1) [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:603]
INFO: [Synth 8-6157] synthesizing module 'BUFFER' [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:613]
INFO: [Synth 8-6155] done synthesizing module 'BUFFER' (3#1) [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:613]
INFO: [Synth 8-6157] synthesizing module 'GrayCell' [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:643]
INFO: [Synth 8-6155] done synthesizing module 'GrayCell' (4#1) [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:643]
INFO: [Synth 8-6157] synthesizing module 'BlackCell' [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:626]
INFO: [Synth 8-6155] done synthesizing module 'BlackCell' (5#1) [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:626]
INFO: [Synth 8-6157] synthesizing module 'SumGen' [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:658]
INFO: [Synth 8-6155] done synthesizing module 'SumGen' (6#1) [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_lander_fisher_bit.v:658]
INFO: [Synth 8-6155] done synthesizing module 'top_knowles_bit' (7#1) [/home/nishantk24/give-environment-name/scripting-and-automation/Modules/top_knowels_bit.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1523.480 ; gain = 127.383 ; free physical = 249036 ; free virtual = 482668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1523.480 ; gain = 127.383 ; free physical = 249028 ; free virtual = 482664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1531.480 ; gain = 135.383 ; free physical = 249028 ; free virtual = 482665
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1540.496 ; gain = 144.398 ; free physical = 249064 ; free virtual = 482701
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SumGen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module BitwiseP 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:02:01 . Memory (MB): peak = 1713.176 ; gain = 317.078 ; free physical = 248922 ; free virtual = 482540
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:02:01 . Memory (MB): peak = 1713.176 ; gain = 317.078 ; free physical = 248730 ; free virtual = 482347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:02:02 . Memory (MB): peak = 1713.176 ; gain = 317.078 ; free physical = 248866 ; free virtual = 482483
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:02:04 . Memory (MB): peak = 1713.176 ; gain = 317.078 ; free physical = 248843 ; free virtual = 482461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:02:04 . Memory (MB): peak = 1713.176 ; gain = 317.078 ; free physical = 248828 ; free virtual = 482446
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:02:04 . Memory (MB): peak = 1713.176 ; gain = 317.078 ; free physical = 248813 ; free virtual = 482431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:02:04 . Memory (MB): peak = 1713.176 ; gain = 317.078 ; free physical = 248800 ; free virtual = 482418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:02:04 . Memory (MB): peak = 1713.176 ; gain = 317.078 ; free physical = 248795 ; free virtual = 482412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:02:04 . Memory (MB): peak = 1713.176 ; gain = 317.078 ; free physical = 248795 ; free virtual = 482413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    11|
|2     |LUT3 |    26|
|3     |LUT4 |    52|
|4     |LUT5 |    68|
|5     |LUT6 |    34|
|6     |IBUF |    65|
|7     |OBUF |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   289|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:02:04 . Memory (MB): peak = 1713.176 ; gain = 317.078 ; free physical = 248785 ; free virtual = 482403
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:02:05 . Memory (MB): peak = 1713.176 ; gain = 317.078 ; free physical = 248772 ; free virtual = 482390
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:02:05 . Memory (MB): peak = 1713.180 ; gain = 317.078 ; free physical = 248784 ; free virtual = 482402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:02:15 . Memory (MB): peak = 1839.199 ; gain = 454.676 ; free physical = 249524 ; free virtual = 483156
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/nishantk24/give-environment-name/scripting-and-automation/Automation/Project_1.runs/synth_1/top_knowles_bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_knowles_bit_utilization_synth.rpt -pb top_knowles_bit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1863.219 ; gain = 0.000 ; free physical = 249424 ; free virtual = 483057
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 22:36:51 2025...
[Sat Feb 15 22:36:52 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:54 ; elapsed = 00:03:16 . Memory (MB): peak = 1404.102 ; gain = 0.000 ; free physical = 250009 ; free virtual = 483635
# reset_run impl_1
# launch_runs impl_1 -jobs 20
[Sat Feb 15 22:36:52 2025] Launched impl_1...
Run output will be captured here: /home/nishantk24/give-environment-name/scripting-and-automation/Automation/Project_1.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Feb 15 22:36:52 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_knowles_bit.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_knowles_bit.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_knowles_bit.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1384.020 ; gain = 114.020 ; free physical = 254474 ; free virtual = 488075
Command: link_design -top top_knowles_bit -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:49 . Memory (MB): peak = 1688.457 ; gain = 299.438 ; free physical = 250688 ; free virtual = 484288
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.488 ; gain = 94.031 ; free physical = 250553 ; free virtual = 484153

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b0be5164

Time (s): cpu = 00:00:25 ; elapsed = 00:02:26 . Memory (MB): peak = 2265.184 ; gain = 482.695 ; free physical = 252673 ; free virtual = 486223

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b0be5164

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2265.184 ; gain = 0.000 ; free physical = 252694 ; free virtual = 486245
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b0be5164

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2265.184 ; gain = 0.000 ; free physical = 252688 ; free virtual = 486238
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b0be5164

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2265.184 ; gain = 0.000 ; free physical = 252679 ; free virtual = 486230
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b0be5164

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2265.184 ; gain = 0.000 ; free physical = 252730 ; free virtual = 486281
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b0be5164

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2265.184 ; gain = 0.000 ; free physical = 252769 ; free virtual = 486320
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b0be5164

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2265.184 ; gain = 0.000 ; free physical = 252768 ; free virtual = 486319
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2265.184 ; gain = 0.000 ; free physical = 252766 ; free virtual = 486317
Ending Logic Optimization Task | Checksum: b0be5164

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2265.184 ; gain = 0.000 ; free physical = 252766 ; free virtual = 486317

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b0be5164

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2265.184 ; gain = 0.000 ; free physical = 252729 ; free virtual = 486280

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b0be5164

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2265.184 ; gain = 0.000 ; free physical = 252727 ; free virtual = 486277
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:02:32 . Memory (MB): peak = 2265.184 ; gain = 576.727 ; free physical = 252716 ; free virtual = 486267
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/nishantk24/give-environment-name/scripting-and-automation/Automation/Project_1.runs/impl_1/top_knowles_bit_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_knowles_bit_drc_opted.rpt -pb top_knowles_bit_drc_opted.pb -rpx top_knowles_bit_drc_opted.rpx
Command: report_drc -file top_knowles_bit_drc_opted.rpt -pb top_knowles_bit_drc_opted.pb -rpx top_knowles_bit_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nishantk24/give-environment-name/scripting-and-automation/Automation/Project_1.runs/impl_1/top_knowles_bit_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2337.219 ; gain = 40.016 ; free physical = 252558 ; free virtual = 486109
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2337.219 ; gain = 0.000 ; free physical = 252558 ; free virtual = 486109
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8304a16b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2337.219 ; gain = 0.000 ; free physical = 252554 ; free virtual = 486105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2337.219 ; gain = 0.000 ; free physical = 252554 ; free virtual = 486105

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f6d870a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2361.227 ; gain = 24.008 ; free physical = 252349 ; free virtual = 485901

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17766c26d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2361.227 ; gain = 24.008 ; free physical = 252362 ; free virtual = 485914

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17766c26d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2361.227 ; gain = 24.008 ; free physical = 252338 ; free virtual = 485890
Phase 1 Placer Initialization | Checksum: 17766c26d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2361.227 ; gain = 24.008 ; free physical = 252336 ; free virtual = 485888

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17766c26d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2361.227 ; gain = 24.008 ; free physical = 252305 ; free virtual = 485857
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 12c35595a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 251058 ; free virtual = 484668

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12c35595a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 251046 ; free virtual = 484656

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b436fa8a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 251123 ; free virtual = 484733

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11bc72b33

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 251105 ; free virtual = 484715

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11bc72b33

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 251106 ; free virtual = 484716

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1352ccd90

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 251041 ; free virtual = 484647

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1352ccd90

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 251011 ; free virtual = 484610

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1352ccd90

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 251002 ; free virtual = 484602
Phase 3 Detail Placement | Checksum: 1352ccd90

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 250993 ; free virtual = 484593

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1352ccd90

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 250979 ; free virtual = 484579

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1352ccd90

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 250981 ; free virtual = 484581

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1352ccd90

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 250979 ; free virtual = 484579

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1352ccd90

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 250979 ; free virtual = 484578
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1352ccd90

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 250976 ; free virtual = 484575
Ending Placer Task | Checksum: 8a28631b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 250984 ; free virtual = 484583
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2508.281 ; gain = 171.062 ; free physical = 250974 ; free virtual = 484573
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2508.281 ; gain = 0.000 ; free physical = 251069 ; free virtual = 484667
INFO: [Common 17-1381] The checkpoint '/home/nishantk24/give-environment-name/scripting-and-automation/Automation/Project_1.runs/impl_1/top_knowles_bit_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_knowles_bit_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:01 . Memory (MB): peak = 2508.281 ; gain = 0.000 ; free physical = 250713 ; free virtual = 484310
INFO: [runtcl-4] Executing : report_utilization -file top_knowles_bit_utilization_placed.rpt -pb top_knowles_bit_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2508.281 ; gain = 0.000 ; free physical = 250645 ; free virtual = 484236
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_knowles_bit_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2508.281 ; gain = 0.000 ; free physical = 250706 ; free virtual = 484296
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 723c1b0 ConstDB: 0 ShapeSum: 8304a16b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5b90ec78

Time (s): cpu = 00:02:08 ; elapsed = 00:03:34 . Memory (MB): peak = 2623.637 ; gain = 115.355 ; free physical = 251985 ; free virtual = 485589
Post Restoration Checksum: NetGraph: 20c09f6d NumContArr: 3ad04d0b Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 5b90ec78

Time (s): cpu = 00:02:08 ; elapsed = 00:03:35 . Memory (MB): peak = 2635.625 ; gain = 127.344 ; free physical = 251894 ; free virtual = 485498

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 5b90ec78

Time (s): cpu = 00:02:08 ; elapsed = 00:03:35 . Memory (MB): peak = 2635.625 ; gain = 127.344 ; free physical = 251890 ; free virtual = 485494
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: d592c722

Time (s): cpu = 00:02:09 ; elapsed = 00:03:36 . Memory (MB): peak = 2651.141 ; gain = 142.859 ; free physical = 251892 ; free virtual = 485497

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14afecfa8

Time (s): cpu = 00:02:10 ; elapsed = 00:03:37 . Memory (MB): peak = 2651.141 ; gain = 142.859 ; free physical = 251822 ; free virtual = 485427

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 9a839b04

Time (s): cpu = 00:02:12 ; elapsed = 00:03:38 . Memory (MB): peak = 2651.141 ; gain = 142.859 ; free physical = 251823 ; free virtual = 485428
Phase 4 Rip-up And Reroute | Checksum: 9a839b04

Time (s): cpu = 00:02:12 ; elapsed = 00:03:38 . Memory (MB): peak = 2651.141 ; gain = 142.859 ; free physical = 251825 ; free virtual = 485430

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 9a839b04

Time (s): cpu = 00:02:12 ; elapsed = 00:03:38 . Memory (MB): peak = 2651.141 ; gain = 142.859 ; free physical = 251823 ; free virtual = 485428

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 9a839b04

Time (s): cpu = 00:02:12 ; elapsed = 00:03:38 . Memory (MB): peak = 2651.141 ; gain = 142.859 ; free physical = 251819 ; free virtual = 485424
Phase 6 Post Hold Fix | Checksum: 9a839b04

Time (s): cpu = 00:02:12 ; elapsed = 00:03:38 . Memory (MB): peak = 2651.141 ; gain = 142.859 ; free physical = 251813 ; free virtual = 485418

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0635287 %
  Global Horizontal Routing Utilization  = 0.229114 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 9a839b04

Time (s): cpu = 00:02:13 ; elapsed = 00:03:38 . Memory (MB): peak = 2651.141 ; gain = 142.859 ; free physical = 251826 ; free virtual = 485431

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9a839b04

Time (s): cpu = 00:02:13 ; elapsed = 00:03:38 . Memory (MB): peak = 2651.141 ; gain = 142.859 ; free physical = 251811 ; free virtual = 485416

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7f7f7d2b

Time (s): cpu = 00:02:13 ; elapsed = 00:03:38 . Memory (MB): peak = 2651.141 ; gain = 142.859 ; free physical = 251792 ; free virtual = 485397
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:13 ; elapsed = 00:03:38 . Memory (MB): peak = 2651.141 ; gain = 142.859 ; free physical = 251834 ; free virtual = 485439

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:16 ; elapsed = 00:03:44 . Memory (MB): peak = 2651.145 ; gain = 142.863 ; free physical = 251833 ; free virtual = 485438
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2651.145 ; gain = 0.000 ; free physical = 251880 ; free virtual = 485485
INFO: [Common 17-1381] The checkpoint '/home/nishantk24/give-environment-name/scripting-and-automation/Automation/Project_1.runs/impl_1/top_knowles_bit_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_knowles_bit_drc_routed.rpt -pb top_knowles_bit_drc_routed.pb -rpx top_knowles_bit_drc_routed.rpx
Command: report_drc -file top_knowles_bit_drc_routed.rpt -pb top_knowles_bit_drc_routed.pb -rpx top_knowles_bit_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nishantk24/give-environment-name/scripting-and-automation/Automation/Project_1.runs/impl_1/top_knowles_bit_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2739.188 ; gain = 88.039 ; free physical = 251700 ; free virtual = 485297
INFO: [runtcl-4] Executing : report_methodology -file top_knowles_bit_methodology_drc_routed.rpt -pb top_knowles_bit_methodology_drc_routed.pb -rpx top_knowles_bit_methodology_drc_routed.rpx
Command: report_methodology -file top_knowles_bit_methodology_drc_routed.rpt -pb top_knowles_bit_methodology_drc_routed.pb -rpx top_knowles_bit_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nishantk24/give-environment-name/scripting-and-automation/Automation/Project_1.runs/impl_1/top_knowles_bit_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2739.188 ; gain = 0.000 ; free physical = 251711 ; free virtual = 485310
INFO: [runtcl-4] Executing : report_power -file top_knowles_bit_power_routed.rpt -pb top_knowles_bit_power_summary_routed.pb -rpx top_knowles_bit_power_routed.rpx
Command: report_power -file top_knowles_bit_power_routed.rpt -pb top_knowles_bit_power_summary_routed.pb -rpx top_knowles_bit_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2805.531 ; gain = 66.344 ; free physical = 251979 ; free virtual = 485584
INFO: [runtcl-4] Executing : report_route_status -file top_knowles_bit_route_status.rpt -pb top_knowles_bit_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_knowles_bit_timing_summary_routed.rpt -pb top_knowles_bit_timing_summary_routed.pb -rpx top_knowles_bit_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_knowles_bit_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_knowles_bit_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2805.531 ; gain = 0.000 ; free physical = 251804 ; free virtual = 485403
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_knowles_bit_bus_skew_routed.rpt -pb top_knowles_bit_bus_skew_routed.pb -rpx top_knowles_bit_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 22:46:16 2025...
[Sat Feb 15 22:46:21 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:09:29 . Memory (MB): peak = 1404.102 ; gain = 0.000 ; free physical = 252727 ; free virtual = 486329
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1697.973 ; gain = 5.000 ; free physical = 252786 ; free virtual = 486398
Restored from archive | CPU: 0.440000 secs | Memory: 1.223709 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1697.973 ; gain = 5.000 ; free physical = 252787 ; free virtual = 486399
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:01:49 . Memory (MB): peak = 1697.973 ; gain = 293.871 ; free physical = 252861 ; free virtual = 486473
# report_power > results/[string trimright [lindex $argv 0] ".v"]/power.txt
Command: report_power
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sat Feb 15 22:50:39 2025
| Host             : vlsi.iitgn.ac.in running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command          : report_power
| Design           : top_knowles_bit
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 25.791       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 25.431       |
| Device Static (W)        | 0.360        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 36.8         |
| Junction Temperature (C) | 73.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.777 |      191 |       --- |             --- |
|   LUT as Logic |     0.777 |      133 |    134600 |            0.10 |
| Signals        |     4.020 |      256 |       --- |             --- |
| I/O            |    20.633 |       98 |       400 |           24.50 |
| Static Power   |     0.360 |          |           |                 |
| Total          |    25.791 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     5.266 |       5.057 |      0.209 |
| Vccaux    |       1.800 |     1.723 |       1.668 |      0.055 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     9.656 |       9.651 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.000 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------+-----------+
| Name            | Power (W) |
+-----------------+-----------+
| top_knowles_bit |    25.431 |
+-----------------+-----------+


1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:02:29 . Memory (MB): peak = 2500.895 ; gain = 802.922 ; free physical = 251524 ; free virtual = 485122
# report_timing > results/[string trimright [lindex $argv 0] ".v"]/timing.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Feb 15 22:50:39 2025
| Host         : vlsi.iitgn.ac.in running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing
| Design       : top_knowles_bit
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 A[19]
                            (input port)
  Destination:            S[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.331ns  (logic 4.204ns (22.932%)  route 14.127ns (77.068%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 r  A[19] (IN)
                         net (fo=0)                   0.000     0.000    A[19]
    T7                   IBUF (Prop_ibuf_I_O)         0.874     0.874 r  A_IBUF[19]_inst/O
                         net (fo=11, routed)          4.841     5.715    A_IBUF[19]
    SLICE_X3Y127         LUT4 (Prop_lut4_I0_O)        0.115     5.830 r  S_OBUF[25]_inst_i_11/O
                         net (fo=2, routed)           0.673     6.503    S_OBUF[25]_inst_i_11_n_0
    SLICE_X1Y127         LUT5 (Prop_lut5_I4_O)        0.281     6.784 f  S_OBUF[29]_inst_i_11/O
                         net (fo=2, routed)           0.667     7.451    S_OBUF[29]_inst_i_11_n_0
    SLICE_X1Y126         LUT3 (Prop_lut3_I2_O)        0.289     7.740 r  S_OBUF[29]_inst_i_6/O
                         net (fo=2, routed)           0.667     8.407    S_OBUF[29]_inst_i_6_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I4_O)        0.275     8.682 r  S_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           7.279    15.961    S_OBUF[29]
    M4                   OBUF (Prop_obuf_I_O)         2.369    18.331 r  S_OBUF[29]_inst/O
                         net (fo=0)                   0.000    18.331    S[29]
    M4                                                                r  S[29] (OUT)
  -------------------------------------------------------------------    -------------------




# report_utilization > results/[string trimright [lindex $argv 0] ".v"]/utilization.txt
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Feb 15 22:50:40 2025
| Host         : vlsi.iitgn.ac.in running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_utilization
| Design       : top_knowles_bit
| Device       : 7a200tfbg676-2
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  133 |     0 |    134600 |  0.10 |
|   LUT as Logic          |  133 |     0 |    134600 |  0.10 |
|   LUT as Memory         |    0 |     0 |     46200 |  0.00 |
| Slice Registers         |    0 |     0 |    269200 |  0.00 |
|   Register as Flip Flop |    0 |     0 |    269200 |  0.00 |
|   Register as Latch     |    0 |     0 |    269200 |  0.00 |
| F7 Muxes                |    0 |     0 |     67300 |  0.00 |
| F8 Muxes                |    0 |     0 |     33650 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------+------+-------+-----------+-------+
|         Site Type        | Used | Fixed | Available | Util% |
+--------------------------+------+-------+-----------+-------+
| Slice                    |   41 |     0 |     33650 |  0.12 |
|   SLICEL                 |   35 |     0 |           |       |
|   SLICEM                 |    6 |     0 |           |       |
| LUT as Logic             |  133 |     0 |    134600 |  0.10 |
|   using O5 output only   |    0 |       |           |       |
|   using O6 output only   |   75 |       |           |       |
|   using O5 and O6        |   58 |       |           |       |
| LUT as Memory            |    0 |     0 |     46200 |  0.00 |
|   LUT as Distributed RAM |    0 |     0 |           |       |
|   LUT as Shift Register  |    0 |     0 |           |       |
| LUT Flip Flop Pairs      |    0 |     0 |    134600 |  0.00 |
| Unique Control Sets      |    0 |       |           |       |
+--------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       365 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       365 |  0.00 |
|   RAMB18       |    0 |     0 |       730 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       740 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   98 |     0 |       400 | 24.50 |
|   IOB Master Pads           |   47 |       |           |       |
|   IOB Slave Pads            |   48 |       |           |       |
| Bonded IPADs                |    0 |     0 |        26 |  0.00 |
| Bonded OPADs                |    0 |     0 |        16 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        10 |  0.00 |
| PHASER_REF                  |    0 |     0 |        10 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        40 |  0.00 |
| IN_FIFO                     |    0 |     0 |        40 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        10 |  0.00 |
| IBUFDS                      |    0 |     0 |       384 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         8 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        40 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        40 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       500 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         4 |  0.00 |
| ILOGIC                      |    0 |     0 |       400 |  0.00 |
| OLOGIC                      |    0 |     0 |       400 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    0 |     0 |        10 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        10 |  0.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        40 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT5     |   68 |                 LUT |
| IBUF     |   65 |                  IO |
| LUT4     |   52 |                 LUT |
| LUT6     |   34 |                 LUT |
| OBUF     |   33 |                  IO |
| LUT3     |   26 |                 LUT |
| LUT2     |   11 |                 LUT |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2500.895 ; gain = 0.000 ; free physical = 251441 ; free virtual = 485041
# update_compile_order -fileset sources_1
# close_project
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 22:50:41 2025...
