library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity spiker_50kHz is
  port(
    --input
      clock_50MHz:  in std_logic;
      reset: in std_logic;

    --output
      spike_50kHz:  out std_logic);
end entity;

architecture main of spiker_50kHz is
  signal counter: std_logic_vector (9 downto 0);

  begin
  divider: process ( clock_50MHz, reset)
    begin
 
    if reset = '0' then
      counter <= (others => '0');
    else
      counter <= counter + 1;
    end if;

  end divider;

end main;
