<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Simulating the Design</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part101.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part103.htm">Next &gt;</a></p><p class="s2" style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark107">&zwnj;</a>Simulating the Design</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="661" height="1" alt="image" src="Image_660.png"/></span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part103.htm">Supported Simulators</a><a class="toc0" href="part104.htm">Location</a><a class="toc0" href="part105.htm">Simulation Flows</a><a class="toc1" href="part106.htm">Standalone</a><a class="toc1" href="part107.htm">Full-Chip BFM</a><a class="toc1" href="part108.htm">Full-Chip RTL</a><a class="toc0" href="part109.htm">Build Options</a><a class="toc0" href="part110.htm">Prerequisites</a><a class="toc0" href="part111.htm">Auto File List Generation</a><a class="toc0" href="part112.htm">Files</a><a class="toc1" href="part113.htm">VCS Only</a><a class="toc1" href="part114.htm">QuestaSim and Riviera Only</a><a class="toc0" href="part115.htm">RTL Simulation Defines</a><a class="toc1" href="part116.htm">GDDR6 BFM Memory Size</a><a class="toc0" href="part117.htm">Runtime Programming Scripts</a><a class="toc1" href="part118.htm">Simulation Command Files</a><a class="toc1" href="part119.htm">Runtime Programming Scripts</a><a class="toc1" href="part120.htm">Simulation Command File Generation</a><a class="toc1" href="part121.htm">reg_lib_sim_generate</a><a class="toc1" href="part122.htm">Testbench Sequence</a><a class="toc0" href="part123.htm">Running the Simulation</a><a class="toc1" href="part124.htm">VCS</a><a class="toc1" href="part125.htm">QuestaSim and Riviera</a><a class="toc1" href="part126.htm">QuestaSim and Riviera Non-Makefile Flow</a><a class="toc1" href="part127.htm">Results Verification</a><a class="toc0" href="part128.htm">Changing Devices In Simulation</a><a class="toc1" href="part129.htm">Verilog Macro Defines</a><a class="toc1" href="part130.htm">Changes Required</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part101.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part103.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
