{"top":"global.Foo",
"namespaces":{
  "global":{
    "modules":{
      "DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",1]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["self.ASYNCRESET","reg_PR_inst0.arst"],
          ["self.CLK","reg_PR_inst0.clk"],
          ["self.I","reg_PR_inst0.in.0"],
          ["self.O","reg_PR_inst0.out.0"]
        ]
      },
      "Foo":{
        "type":["Record",[
          ["instr",["Record",[["a","BitIn"],["b",["Array",16,"BitIn"]]]]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"]
        ]],
        "instances":{
          "Foo_comb_inst0":{
            "modref":"global.Foo_comb"
          },
          "Register_inst0":{
            "modref":"global.Register"
          }
        },
        "connections":[
          ["Register_inst0.value","Foo_comb_inst0.O0"],
          ["Register_inst0.en","Foo_comb_inst0.O1"],
          ["self.O0","Foo_comb_inst0.O2"],
          ["self.O1","Foo_comb_inst0.O3"],
          ["self.instr","Foo_comb_inst0.instr"],
          ["Register_inst0.O","Foo_comb_inst0.self_s_O"],
          ["self.ASYNCRESET","Register_inst0.ASYNCRESET"],
          ["self.CLK","Register_inst0.CLK"]
        ]
      },
      "Foo_comb":{
        "type":["Record",[
          ["instr",["Record",[["a","BitIn"],["b",["Array",16,"BitIn"]]]]],
          ["self_s_O","BitIn"],
          ["O0","Bit"],
          ["O1","Bit"],
          ["O2",["Array",16,"Bit"]],
          ["O3","Bit"]
        ]],
        "instances":{
          "Invert16_inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",16]}
          },
          "Mux2xOutBit_inst0":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst1":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBit_inst2":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutBits16_inst0":{
            "modref":"global.Mux2xOutBits16"
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "not_inst0":{
            "modref":"corebit.not"
          }
        },
        "connections":[
          ["self.instr.b","Invert16_inst0.in"],
          ["Mux2xOutBits16_inst0.I0","Invert16_inst0.out"],
          ["self.instr.a","Mux2xOutBit_inst0.I0"],
          ["self.instr.a","Mux2xOutBit_inst0.I1"],
          ["self.O0","Mux2xOutBit_inst0.O"],
          ["self.instr.a","Mux2xOutBit_inst0.S"],
          ["bit_const_1_None.out","Mux2xOutBit_inst1.I0"],
          ["bit_const_1_None.out","Mux2xOutBit_inst1.I1"],
          ["self.O1","Mux2xOutBit_inst1.O"],
          ["self.instr.a","Mux2xOutBit_inst1.S"],
          ["not_inst0.out","Mux2xOutBit_inst2.I0"],
          ["self.self_s_O","Mux2xOutBit_inst2.I1"],
          ["self.O3","Mux2xOutBit_inst2.O"],
          ["self.instr.a","Mux2xOutBit_inst2.S"],
          ["self.instr.b","Mux2xOutBits16_inst0.I1"],
          ["self.O2","Mux2xOutBits16_inst0.O"],
          ["self.instr.a","Mux2xOutBits16_inst0.S"],
          ["self.instr.a","not_inst0.in"]
        ]
      },
      "Mux2xOutBit":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_commonlib_mux2x1_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",1]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x1_inst0.in.data.0.0"],
          ["self.I1","coreir_commonlib_mux2x1_inst0.in.data.1.0"],
          ["self.S","coreir_commonlib_mux2x1_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x1_inst0.out.0"]
        ]
      },
      "Mux2xOutBits16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Register":{
        "type":["Record",[
          ["value","BitIn"],
          ["en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue"
          },
          "Register_comb_inst0":{
            "modref":"global.Register_comb"
          }
        },
        "connections":[
          ["self.ASYNCRESET","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0.ASYNCRESET"],
          ["self.CLK","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0.CLK"],
          ["Register_comb_inst0.O0","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0.I"],
          ["Register_comb_inst0.self_value_O","DFF_init0_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0.O"],
          ["self.O","Register_comb_inst0.O1"],
          ["self.en","Register_comb_inst0.en"],
          ["self.value","Register_comb_inst0.value"]
        ]
      },
      "Register_comb":{
        "type":["Record",[
          ["value","BitIn"],
          ["en","BitIn"],
          ["self_value_O","BitIn"],
          ["O0","Bit"],
          ["O1","Bit"]
        ]],
        "instances":{
          "Mux2xOutBit_inst0":{
            "modref":"global.Mux2xOutBit"
          }
        },
        "connections":[
          ["self.self_value_O","Mux2xOutBit_inst0.I0"],
          ["self.value","Mux2xOutBit_inst0.I1"],
          ["self.O0","Mux2xOutBit_inst0.O"],
          ["self.en","Mux2xOutBit_inst0.S"],
          ["self.self_value_O","self.O1"]
        ]
      }
    }
  }
}
}
