{
	"author": ["Prashant J. Nair", "Chia-Chen Chou", "Bipin Rajendran", "Moinuddin K. Qureshi"],
	"booktitle": "Proceedings of the 21st International Symposium on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/2015",
	"dblpkey": "conf/hpca/NairCRQ15",
	"doi": "10.1109/HPCA.2015.7056042",
	"isbn": "978-1-4799-8930-0",
	"pages": "309-319",
	"publisher": "IEEE",
	"stemmed": ["reduc", "read", "latenc", "of", "phase", "chang", "memori", "via", "earli", "read", "and", "turbo", "read"],
	"tag": ["latency", "memory management"],
	"title": "Reducing read latency of phase change memory via early read and Turbo Read",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2015
}