// Seed: 654795275
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri  id_4;
  wire id_5;
  always_latch @(posedge id_5 or posedge 1) $display(id_4++, 1);
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1
    , id_20,
    output tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wor id_5,
    input supply0 id_6,
    output wand id_7,
    output supply1 id_8,
    input tri1 id_9,
    input wor id_10,
    input supply1 id_11,
    input supply0 id_12,
    input tri0 id_13
    , id_21,
    output wire id_14,
    input supply1 id_15,
    output tri0 id_16
    , id_22,
    input wire id_17,
    input wor id_18
);
  assign id_0 = 1 ? 1 - id_21 : id_15;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  wire id_23;
  wire id_24;
endmodule
