###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 03:56:39 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteHold -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][16] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][16] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [48]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.499
  Arrival Time                  0.687
  Slack Time                   -0.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [48] v |         | 0.000 |       |   0.600 |    1.413 | 
     | \tx_core/dma_reg_tx /U91                           | B v -> Y ^          | NAND2X1 | 0.039 | 0.042 |   0.642 |    1.455 | 
     | \tx_core/dma_reg_tx /U92                           | C ^ -> Y v          | OAI21X1 | 0.038 | 0.044 |   0.687 |    1.499 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.038 | 0.000 |   0.687 |    1.499 | 
     | _ptr][16]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.812 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.584 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.313 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.080 | 
     | FECTS_clks_clk___L4_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.222 |   0.954 |    0.141 | 
     | FECTS_clks_clk___L5_I132                           | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.250 |   1.203 |    0.391 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.167 | 0.005 |   1.208 |    0.396 | 
     | _ptr][16]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][18] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][18] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [50]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.206
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.497
  Arrival Time                  0.686
  Slack Time                   -0.811
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [50] v |         | 0.000 |       |   0.600 |    1.411 | 
     | \tx_core/dma_reg_tx /U85                           | B v -> Y ^          | NAND2X1 | 0.040 | 0.042 |   0.642 |    1.453 | 
     | \tx_core/dma_reg_tx /U86                           | C ^ -> Y v          | OAI21X1 | 0.037 | 0.044 |   0.686 |    1.497 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.037 | 0.000 |   0.686 |    1.497 | 
     | _ptr][18]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.811 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.583 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.312 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.079 | 
     | FECTS_clks_clk___L4_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.222 |   0.954 |    0.142 | 
     | FECTS_clks_clk___L5_I132                           | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.250 |   1.203 |    0.392 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.167 | 0.003 |   1.206 |    0.395 | 
     | _ptr][18]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][3] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][3] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [35]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.207
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.498
  Arrival Time                  0.687
  Slack Time                   -0.811
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [35] v |         | 0.000 |       |   0.600 |    1.411 | 
     | \tx_core/dma_reg_tx /U130                          | B v -> Y ^          | NAND2X1 | 0.039 | 0.041 |   0.641 |    1.452 | 
     | \tx_core/dma_reg_tx /U131                          | C ^ -> Y v          | OAI21X1 | 0.039 | 0.046 |   0.687 |    1.498 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.039 | 0.000 |   0.687 |    1.498 | 
     | _ptr][3]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.811 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.582 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.311 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.079 | 
     | FECTS_clks_clk___L4_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.222 |   0.954 |    0.143 | 
     | FECTS_clks_clk___L5_I132                           | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.250 |   1.203 |    0.393 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.167 | 0.004 |   1.207 |    0.396 | 
     | _ptr][3]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][20] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][20] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [52]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.499
  Arrival Time                  0.689
  Slack Time                   -0.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [52] v |         | 0.000 |       |   0.600 |    1.410 | 
     | \tx_core/dma_reg_tx /U79                           | B v -> Y ^          | NAND2X1 | 0.042 | 0.044 |   0.644 |    1.454 | 
     | \tx_core/dma_reg_tx /U80                           | C ^ -> Y v          | OAI21X1 | 0.038 | 0.045 |   0.689 |    1.499 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.038 | 0.000 |   0.689 |    1.499 | 
     | _ptr][20]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.810 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.582 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.310 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.078 | 
     | FECTS_clks_clk___L4_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.222 |   0.954 |    0.144 | 
     | FECTS_clks_clk___L5_I132                           | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.250 |   1.203 |    0.393 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.167 | 0.005 |   1.208 |    0.398 | 
     | _ptr][20]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][21] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][21] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [53]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.206
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.497
  Arrival Time                  0.687
  Slack Time                   -0.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [53] v |         | 0.000 |       |   0.600 |    1.410 | 
     | \tx_core/dma_reg_tx /U76                           | B v -> Y ^          | NAND2X1 | 0.039 | 0.041 |   0.641 |    1.451 | 
     | \tx_core/dma_reg_tx /U77                           | C ^ -> Y v          | OAI21X1 | 0.039 | 0.046 |   0.687 |    1.497 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.039 | 0.000 |   0.687 |    1.497 | 
     | _ptr][21]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.810 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.581 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.310 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.078 | 
     | FECTS_clks_clk___L4_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.222 |   0.954 |    0.144 | 
     | FECTS_clks_clk___L5_I133                           | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.248 |   1.202 |    0.392 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.170 | 0.004 |   1.206 |    0.396 | 
     | _ptr][21]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][17] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][17] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [49]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.498
  Arrival Time                  0.689
  Slack Time                   -0.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [49] v |         | 0.000 |       |   0.600 |    1.410 | 
     | \tx_core/dma_reg_tx /U88                           | B v -> Y ^          | NAND2X1 | 0.040 | 0.042 |   0.642 |    1.452 | 
     | \tx_core/dma_reg_tx /U89                           | C ^ -> Y v          | OAI21X1 | 0.040 | 0.046 |   0.688 |    1.498 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.040 | 0.000 |   0.689 |    1.498 | 
     | _ptr][17]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.810 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.581 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.310 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.078 | 
     | FECTS_clks_clk___L4_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.222 |   0.954 |    0.144 | 
     | FECTS_clks_clk___L5_I132                           | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.250 |   1.203 |    0.394 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.167 | 0.004 |   1.208 |    0.398 | 
     | _ptr][17]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][30] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][30] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [62]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.206
+ Hold                          0.042
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.497
  Arrival Time                  0.688
  Slack Time                   -0.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [62] v |         | 0.000 |       |   0.600 |    1.409 | 
     | \tx_core/dma_reg_tx /U49                           | B v -> Y ^          | NAND2X1 | 0.041 | 0.043 |   0.642 |    1.452 | 
     | \tx_core/dma_reg_tx /U50                           | C ^ -> Y v          | OAI21X1 | 0.038 | 0.045 |   0.688 |    1.497 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.038 | 0.000 |   0.688 |    1.497 | 
     | _ptr][30]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.809 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.581 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.310 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.077 | 
     | FECTS_clks_clk___L4_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.222 |   0.954 |    0.144 | 
     | FECTS_clks_clk___L5_I133                           | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.248 |   1.202 |    0.392 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.170 | 0.004 |   1.206 |    0.396 | 
     | _ptr][30]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][2] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [34]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.202
+ Hold                          0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.500
  Arrival Time                  0.691
  Slack Time                   -0.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [34] v |         | 0.000 |       |   0.600 |    1.409 | 
     | \tx_core/dma_reg_tx /U133                          | B v -> Y ^          | NAND2X1 | 0.044 | 0.045 |   0.645 |    1.454 | 
     | \tx_core/dma_reg_tx /U134                          | C ^ -> Y v          | OAI21X1 | 0.039 | 0.045 |   0.691 |    1.500 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.039 | 0.000 |   0.691 |    1.500 | 
     | _ptr][2]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.809 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.581 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.309 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.086 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.946 |    0.136 | 
     | FECTS_clks_clk___L5_I162                           | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.247 |   1.193 |    0.384 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.189 | 0.009 |   1.202 |    0.393 | 
     | _ptr][2]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][1] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][1] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [33]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Hold                          0.040
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.498
  Arrival Time                  0.692
  Slack Time                   -0.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [33] v |         | 0.000 |       |   0.600 |    1.406 | 
     | \tx_core/dma_reg_tx /U136                          | B v -> Y ^          | NAND2X1 | 0.039 | 0.041 |   0.641 |    1.447 | 
     | \tx_core/dma_reg_tx /U137                          | C ^ -> Y v          | OAI21X1 | 0.044 | 0.050 |   0.692 |    1.498 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.044 | 0.000 |   0.692 |    1.498 | 
     | _ptr][1]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.806 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.578 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.307 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.074 | 
     | FECTS_clks_clk___L4_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.222 |   0.954 |    0.147 | 
     | FECTS_clks_clk___L5_I133                           | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.248 |   1.202 |    0.395 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.170 | 0.006 |   1.208 |    0.402 | 
     | _ptr][1]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][5] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][5] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [37]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.201
+ Hold                          0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.499
  Arrival Time                  0.695
  Slack Time                   -0.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [37] v |         | 0.000 |       |   0.600 |    1.404 | 
     | \tx_core/dma_reg_tx /U124                          | B v -> Y ^          | NAND2X1 | 0.049 | 0.048 |   0.648 |    1.452 | 
     | \tx_core/dma_reg_tx /U125                          | C ^ -> Y v          | OAI21X1 | 0.041 | 0.047 |   0.695 |    1.499 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.041 | 0.000 |   0.695 |    1.499 | 
     | _ptr][5]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.804 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.575 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.304 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.080 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.946 |    0.142 | 
     | FECTS_clks_clk___L5_I162                           | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.247 |   1.193 |    0.389 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.189 | 0.009 |   1.201 |    0.397 | 
     | _ptr][5]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][24] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][24] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [56]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.197
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.493
  Arrival Time                  0.689
  Slack Time                   -0.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [56] v |         | 0.000 |       |   0.600 |    1.403 | 
     | \tx_core/dma_reg_tx /U67                           | B v -> Y ^          | NAND2X1 | 0.041 | 0.044 |   0.644 |    1.448 | 
     | \tx_core/dma_reg_tx /U68                           | C ^ -> Y v          | OAI21X1 | 0.038 | 0.045 |   0.689 |    1.492 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.038 | 0.000 |   0.689 |    1.493 | 
     | _ptr][24]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.803 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.575 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.304 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.080 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.946 |    0.142 | 
     | FECTS_clks_clk___L5_I160                           | A ^ -> Y ^   | CLKBUF1 | 0.180 | 0.242 |   1.188 |    0.384 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.181 | 0.009 |   1.197 |    0.394 | 
     | _ptr][24]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][13] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][13] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [45]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.197
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.488
  Arrival Time                  0.687
  Slack Time                   -0.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [45] v |         | 0.000 |       |   0.600 |    1.401 | 
     | \tx_core/dma_reg_tx /U100                          | B v -> Y ^          | NAND2X1 | 0.040 | 0.042 |   0.642 |    1.443 | 
     | \tx_core/dma_reg_tx /U101                          | C ^ -> Y v          | OAI21X1 | 0.038 | 0.045 |   0.687 |    1.488 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.038 | 0.000 |   0.687 |    1.488 | 
     | _ptr][13]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.801 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.572 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.301 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.077 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.948 |    0.147 | 
     | FECTS_clks_clk___L5_I156                           | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.242 |   1.191 |    0.390 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.168 | 0.006 |   1.197 |    0.396 | 
     | _ptr][13]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][6] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][6] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [38]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.487
  Arrival Time                  0.687
  Slack Time                   -0.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [38] v |         | 0.000 |       |   0.600 |    1.400 | 
     | \tx_core/dma_reg_tx /U121                          | B v -> Y ^          | NAND2X1 | 0.040 | 0.042 |   0.642 |    1.442 | 
     | \tx_core/dma_reg_tx /U122                          | C ^ -> Y v          | OAI21X1 | 0.038 | 0.045 |   0.687 |    1.487 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.038 | 0.000 |   0.687 |    1.487 | 
     | _ptr][6]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.800 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.571 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.300 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.076 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.948 |    0.148 | 
     | FECTS_clks_clk___L5_I156                           | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.242 |   1.191 |    0.391 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.168 | 0.005 |   1.196 |    0.396 | 
     | _ptr][6]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][9] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][9] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [41]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.487
  Arrival Time                  0.687
  Slack Time                   -0.799
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [41] v |         | 0.000 |       |   0.600 |    1.399 | 
     | \tx_core/dma_reg_tx /U112                          | B v -> Y ^          | NAND2X1 | 0.039 | 0.041 |   0.641 |    1.440 | 
     | \tx_core/dma_reg_tx /U113                          | C ^ -> Y v          | OAI21X1 | 0.040 | 0.046 |   0.687 |    1.487 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.040 | 0.000 |   0.687 |    1.487 | 
     | _ptr][9]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.799 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.571 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.300 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.076 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.948 |    0.149 | 
     | FECTS_clks_clk___L5_I156                           | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.242 |   1.191 |    0.391 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.168 | 0.005 |   1.196 |    0.396 | 
     | _ptr][9]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][14] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][14] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [46]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.195
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.486
  Arrival Time                  0.687
  Slack Time                   -0.799
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [46] v |         | 0.000 |       |   0.600 |    1.399 | 
     | \tx_core/dma_reg_tx /U97                           | B v -> Y ^          | NAND2X1 | 0.039 | 0.041 |   0.641 |    1.440 | 
     | \tx_core/dma_reg_tx /U98                           | C ^ -> Y v          | OAI21X1 | 0.039 | 0.045 |   0.686 |    1.486 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.039 | 0.000 |   0.687 |    1.486 | 
     | _ptr][14]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.799 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.571 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.299 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.076 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.948 |    0.149 | 
     | FECTS_clks_clk___L5_I156                           | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.242 |   1.191 |    0.391 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.168 | 0.004 |   1.195 |    0.396 | 
     | _ptr][14]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][29] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][29] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [61]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.194
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.484
  Arrival Time                  0.686
  Slack Time                   -0.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [61] v |         | 0.000 |       |   0.600 |    1.398 | 
     | \tx_core/dma_reg_tx /U52                           | B v -> Y ^          | NAND2X1 | 0.040 | 0.043 |   0.643 |    1.441 | 
     | \tx_core/dma_reg_tx /U53                           | C ^ -> Y v          | OAI21X1 | 0.036 | 0.043 |   0.686 |    1.484 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.036 | 0.000 |   0.686 |    1.484 | 
     | _ptr][29]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.798 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.570 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.299 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.066 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1 | 0.131 | 0.216 |   0.948 |    0.150 | 
     | FECTS_clks_clk___L5_I129                           | A ^ -> Y ^   | CLKBUF1 | 0.165 | 0.244 |   1.192 |    0.394 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.165 | 0.001 |   1.194 |    0.396 | 
     | _ptr][29]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][3] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][3] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [11]                                                   
(v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.198
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.487
  Arrival Time                  0.689
  Slack Time                   -0.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [11] v |         | 0.000 |       |   0.600 |    1.398 | 
     | \tx_core/dma_reg_tx /U154                          | B v -> Y ^          | NAND2X1 | 0.039 | 0.044 |   0.644 |    1.442 | 
     | \tx_core/dma_reg_tx /U155                          | C ^ -> Y v          | OAI21X1 | 0.037 | 0.044 |   0.689 |    1.487 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D v                 | DFFSR   | 0.037 | 0.000 |   0.689 |    1.487 | 
     | _data][last_bvalid][3]                             |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.798 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.569 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.298 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.066 | 
     | FECTS_clks_clk___L4_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.222 |   0.954 |    0.156 | 
     | FECTS_clks_clk___L5_I135                           | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.240 |   1.194 |    0.396 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR   | 0.159 | 0.004 |   1.198 |    0.400 | 
     | _data][last_bvalid][3]                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][25] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][25] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [57]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.199
+ Hold                          0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.496
  Arrival Time                  0.698
  Slack Time                   -0.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [57] v |         | 0.000 |       |   0.600 |    1.398 | 
     | \tx_core/dma_reg_tx /U64                           | B v -> Y ^          | NAND2X1 | 0.049 | 0.048 |   0.648 |    1.446 | 
     | \tx_core/dma_reg_tx /U65                           | C ^ -> Y v          | OAI21X1 | 0.044 | 0.050 |   0.698 |    1.496 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.044 | 0.000 |   0.698 |    1.496 | 
     | _ptr][25]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.798 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.569 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.298 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.074 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.946 |    0.148 | 
     | FECTS_clks_clk___L5_I162                           | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.247 |   1.193 |    0.395 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.189 | 0.006 |   1.199 |    0.401 | 
     | _ptr][25]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][11] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][11] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [43]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.487
  Arrival Time                  0.689
  Slack Time                   -0.797
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [43] v |         | 0.000 |       |   0.600 |    1.397 | 
     | \tx_core/dma_reg_tx /U106                          | B v -> Y ^          | NAND2X1 | 0.042 | 0.043 |   0.643 |    1.440 | 
     | \tx_core/dma_reg_tx /U107                          | C ^ -> Y v          | OAI21X1 | 0.040 | 0.046 |   0.689 |    1.487 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.040 | 0.000 |   0.689 |    1.487 | 
     | _ptr][11]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.797 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.569 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.298 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.074 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.948 |    0.151 | 
     | FECTS_clks_clk___L5_I156                           | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.242 |   1.191 |    0.393 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.168 | 0.005 |   1.196 |    0.398 | 
     | _ptr][11]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][10] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][10] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [42]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.198
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.489
  Arrival Time                  0.692
  Slack Time                   -0.797
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [42] v |         | 0.000 |       |   0.600 |    1.397 | 
     | \tx_core/dma_reg_tx /U109                          | B v -> Y ^          | NAND2X1 | 0.046 | 0.046 |   0.646 |    1.443 | 
     | \tx_core/dma_reg_tx /U110                          | C ^ -> Y v          | OAI21X1 | 0.040 | 0.046 |   0.692 |    1.489 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.040 | 0.000 |   0.692 |    1.489 | 
     | _ptr][10]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.797 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.568 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.297 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.073 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.948 |    0.151 | 
     | FECTS_clks_clk___L5_I159                           | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.245 |   1.193 |    0.396 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.170 | 0.005 |   1.198 |    0.401 | 
     | _ptr][10]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[28] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[28] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [28]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.204
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.492
  Arrival Time                  0.696
  Slack Time                   -0.796
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [28] v |         | 0.000 |       |   0.600 |    1.396 | 
     | U2932                           | D v -> Y ^                   | AOI22X1 | 0.051 | 0.055 |   0.655 |    1.451 | 
     | U2933                           | B ^ -> Y v                   | NAND2X1 | 0.035 | 0.041 |   0.696 |    1.492 | 
     | \tx_core/tx_rs/crc_tx_d_reg[28] | D v                          | DFFSR   | 0.035 | 0.000 |   0.696 |    1.492 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.796 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.567 | 
     | FECTS_clks_clk___L2_I1          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.293 | 
     | FECTS_clks_clk___L3_I7          | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.068 | 
     | FECTS_clks_clk___L4_I19         | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.231 |   0.958 |    0.162 | 
     | FECTS_clks_clk___L5_I75         | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.237 |   1.195 |    0.399 | 
     | \tx_core/tx_rs/crc_tx_d_reg[28] | CLK ^        | DFFSR   | 0.158 | 0.009 |   1.204 |    0.408 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][8] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][8] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [40]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.487
  Arrival Time                  0.692
  Slack Time                   -0.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [40] v |         | 0.000 |       |   0.600 |    1.395 | 
     | \tx_core/dma_reg_tx /U115                          | B v -> Y ^          | NAND2X1 | 0.048 | 0.047 |   0.647 |    1.442 | 
     | \tx_core/dma_reg_tx /U116                          | C ^ -> Y v          | OAI21X1 | 0.039 | 0.045 |   0.692 |    1.487 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.039 | 0.000 |   0.692 |    1.487 | 
     | _ptr][8]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.795 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.567 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.295 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.072 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.948 |    0.153 | 
     | FECTS_clks_clk___L5_I156                           | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.242 |   1.191 |    0.395 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.168 | 0.006 |   1.196 |    0.401 | 
     | _ptr][8]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][12] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][12] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [44]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.195
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.486
  Arrival Time                  0.691
  Slack Time                   -0.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [44] v |         | 0.000 |       |   0.600 |    1.394 | 
     | \tx_core/dma_reg_tx /U103                          | B v -> Y ^          | NAND2X1 | 0.043 | 0.044 |   0.644 |    1.438 | 
     | \tx_core/dma_reg_tx /U104                          | C ^ -> Y v          | OAI21X1 | 0.041 | 0.047 |   0.691 |    1.485 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.041 | 0.000 |   0.691 |    1.486 | 
     | _ptr][12]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.794 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.566 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.294 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.071 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.948 |    0.154 | 
     | FECTS_clks_clk___L5_I156                           | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.242 |   1.191 |    0.396 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.168 | 0.004 |   1.195 |    0.401 | 
     | _ptr][12]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][7] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][7] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [15]                                                   
(v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.200
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.488
  Arrival Time                  0.695
  Slack Time                   -0.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [15] v |         | 0.000 |       |   0.600 |    1.394 | 
     | \tx_core/dma_reg_tx /U142                          | B v -> Y ^          | NAND2X1 | 0.048 | 0.048 |   0.648 |    1.442 | 
     | \tx_core/dma_reg_tx /U143                          | C ^ -> Y v          | OAI21X1 | 0.038 | 0.046 |   0.694 |    1.488 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D v                 | DFFSR   | 0.038 | 0.000 |   0.695 |    1.488 | 
     | _data][last_bvalid][7]                             |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.794 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.565 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.294 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.062 | 
     | FECTS_clks_clk___L4_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.222 |   0.954 |    0.160 | 
     | FECTS_clks_clk___L5_I135                           | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.240 |   1.194 |    0.400 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR   | 0.159 | 0.006 |   1.200 |    0.407 | 
     | _data][last_bvalid][7]                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][19] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][19] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [51]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.195
+ Hold                          0.040
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.485
  Arrival Time                  0.692
  Slack Time                   -0.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [51] v |         | 0.000 |       |   0.600 |    1.394 | 
     | \tx_core/dma_reg_tx /U82                           | B v -> Y ^          | NAND2X1 | 0.043 | 0.044 |   0.644 |    1.438 | 
     | \tx_core/dma_reg_tx /U83                           | C ^ -> Y v          | OAI21X1 | 0.041 | 0.047 |   0.691 |    1.485 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.041 | 0.000 |   0.692 |    1.485 | 
     | _ptr][19]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.794 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.565 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.294 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.062 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1 | 0.131 | 0.216 |   0.948 |    0.155 | 
     | FECTS_clks_clk___L5_I129                           | A ^ -> Y ^   | CLKBUF1 | 0.165 | 0.244 |   1.192 |    0.399 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.165 | 0.003 |   1.195 |    0.402 | 
     | _ptr][19]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][5] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][5] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [13]                                                   
(v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.199
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.487
  Arrival Time                  0.694
  Slack Time                   -0.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [13] v |         | 0.000 |       |   0.600 |    1.393 | 
     | \tx_core/dma_reg_tx /U148                          | B v -> Y ^          | NAND2X1 | 0.043 | 0.047 |   0.647 |    1.439 | 
     | \tx_core/dma_reg_tx /U149                          | C ^ -> Y v          | OAI21X1 | 0.041 | 0.047 |   0.694 |    1.486 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D v                 | DFFSR   | 0.041 | 0.000 |   0.694 |    1.487 | 
     | _data][last_bvalid][5]                             |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.793 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.564 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.293 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.060 | 
     | FECTS_clks_clk___L4_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.222 |   0.954 |    0.161 | 
     | FECTS_clks_clk___L5_I135                           | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.240 |   1.194 |    0.402 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR   | 0.159 | 0.005 |   1.199 |    0.407 | 
     | _data][last_bvalid][5]                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][26] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][26] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [58]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.485
  Arrival Time                  0.693
  Slack Time                   -0.792
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [58] v |         | 0.000 |       |   0.600 |    1.392 | 
     | \tx_core/dma_reg_tx /U61                           | B v -> Y ^          | NAND2X1 | 0.043 | 0.045 |   0.645 |    1.437 | 
     | \tx_core/dma_reg_tx /U62                           | C ^ -> Y v          | OAI21X1 | 0.042 | 0.048 |   0.693 |    1.485 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.042 | 0.000 |   0.693 |    1.485 | 
     | _ptr][26]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.792 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.564 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.293 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.060 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1 | 0.131 | 0.216 |   0.948 |    0.156 | 
     | FECTS_clks_clk___L5_I129                           | A ^ -> Y ^   | CLKBUF1 | 0.165 | 0.244 |   1.192 |    0.400 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.165 | 0.003 |   1.196 |    0.403 | 
     | _ptr][26]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][0] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][0] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [32]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.487
  Arrival Time                  0.695
  Slack Time                   -0.792
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [32] v |         | 0.000 |       |   0.600 |    1.392 | 
     | \tx_core/dma_reg_tx /U139                          | B v -> Y ^          | NAND2X1 | 0.050 | 0.049 |   0.649 |    1.441 | 
     | \tx_core/dma_reg_tx /U140                          | C ^ -> Y v          | OAI21X1 | 0.041 | 0.046 |   0.695 |    1.487 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.041 | 0.000 |   0.695 |    1.487 | 
     | _ptr][0]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.792 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.563 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.292 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.068 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.948 |    0.156 | 
     | FECTS_clks_clk___L5_I159                           | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.245 |   1.193 |    0.401 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.170 | 0.003 |   1.196 |    0.404 | 
     | _ptr][0]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[23] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[23] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [23]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.485
  Arrival Time                  0.694
  Slack Time                   -0.791
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [23] v |         | 0.000 |       |   0.600 |    1.391 | 
     | U2873                           | D v -> Y ^                   | AOI22X1 | 0.049 | 0.054 |   0.654 |    1.445 | 
     | U2874                           | B ^ -> Y v                   | NAND2X1 | 0.034 | 0.040 |   0.694 |    1.485 | 
     | \tx_core/tx_rs/crc_tx_d_reg[23] | D v                          | DFFSR   | 0.034 | 0.000 |   0.694 |    1.485 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.791 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.563 | 
     | FECTS_clks_clk___L2_I1          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.289 | 
     | FECTS_clks_clk___L3_I7          | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.064 | 
     | FECTS_clks_clk___L4_I18         | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.163 | 
     | FECTS_clks_clk___L5_I72         | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.234 |   1.189 |    0.397 | 
     | \tx_core/tx_rs/crc_tx_d_reg[23] | CLK ^        | DFFSR   | 0.159 | 0.008 |   1.196 |    0.405 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][7] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][7] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [39]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.198
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.489
  Arrival Time                  0.698
  Slack Time                   -0.791
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [39] v |         | 0.000 |       |   0.600 |    1.391 | 
     | \tx_core/dma_reg_tx /U118                          | B v -> Y ^          | NAND2X1 | 0.052 | 0.050 |   0.650 |    1.441 | 
     | \tx_core/dma_reg_tx /U119                          | C ^ -> Y v          | OAI21X1 | 0.041 | 0.048 |   0.698 |    1.489 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.041 | 0.000 |   0.698 |    1.489 | 
     | _ptr][7]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.791 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.563 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.291 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.068 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.948 |    0.157 | 
     | FECTS_clks_clk___L5_I159                           | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.245 |   1.193 |    0.402 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.170 | 0.005 |   1.198 |    0.407 | 
     | _ptr][7]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][1] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][1] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [9]                                                    
(v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.199
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.487
  Arrival Time                  0.695
  Slack Time                   -0.791
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [9] v |         | 0.000 |       |   0.600 |    1.391 | 
     | \tx_core/dma_reg_tx /U160                          | B v -> Y ^         | NAND2X1 | 0.045 | 0.049 |   0.649 |    1.440 | 
     | \tx_core/dma_reg_tx /U161                          | C ^ -> Y v         | OAI21X1 | 0.039 | 0.046 |   0.695 |    1.486 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D v                | DFFSR   | 0.039 | 0.000 |   0.695 |    1.487 | 
     | _data][last_bvalid][1]                             |                    |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.791 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.563 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.291 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.059 | 
     | FECTS_clks_clk___L4_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.222 |   0.954 |    0.163 | 
     | FECTS_clks_clk___L5_I135                           | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.240 |   1.194 |    0.403 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR   | 0.159 | 0.004 |   1.199 |    0.408 | 
     | _data][last_bvalid][1]                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][4] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][4] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [36]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.197
+ Hold                          0.040
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.487
  Arrival Time                  0.696
  Slack Time                   -0.791
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [36] v |         | 0.000 |       |   0.600 |    1.391 | 
     | \tx_core/dma_reg_tx /U127                          | B v -> Y ^          | NAND2X1 | 0.050 | 0.049 |   0.649 |    1.439 | 
     | \tx_core/dma_reg_tx /U128                          | C ^ -> Y v          | OAI21X1 | 0.042 | 0.047 |   0.696 |    1.487 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.042 | 0.000 |   0.696 |    1.487 | 
     | _ptr][4]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.791 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.562 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.291 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.724 |   -0.067 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.948 |    0.157 | 
     | FECTS_clks_clk___L5_I156                           | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.242 |   1.191 |    0.400 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.168 | 0.006 |   1.197 |    0.406 | 
     | _ptr][4]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[21] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[21] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [21]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.485
  Arrival Time                  0.695
  Slack Time                   -0.790
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [21] v |         | 0.000 |       |   0.600 |    1.390 | 
     | U2867                           | D v -> Y ^                   | AOI22X1 | 0.049 | 0.054 |   0.654 |    1.444 | 
     | U2868                           | B ^ -> Y v                   | NAND2X1 | 0.034 | 0.041 |   0.695 |    1.484 | 
     | \tx_core/tx_rs/crc_tx_d_reg[21] | D v                          | DFFSR   | 0.034 | 0.000 |   0.695 |    1.485 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.790 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.561 | 
     | FECTS_clks_clk___L2_I1          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.287 | 
     | FECTS_clks_clk___L3_I7          | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.062 | 
     | FECTS_clks_clk___L4_I18         | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.164 | 
     | FECTS_clks_clk___L5_I72         | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.234 |   1.189 |    0.399 | 
     | \tx_core/tx_rs/crc_tx_d_reg[21] | CLK ^        | DFFSR   | 0.159 | 0.007 |   1.196 |    0.406 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[14] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[14] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [14]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.485
  Arrival Time                  0.696
  Slack Time                   -0.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [14] v |         | 0.000 |       |   0.600 |    1.389 | 
     | U2852                           | D v -> Y ^                   | AOI22X1 | 0.051 | 0.055 |   0.655 |    1.444 | 
     | U2853                           | B ^ -> Y v                   | NAND2X1 | 0.034 | 0.040 |   0.696 |    1.485 | 
     | \tx_core/tx_rs/crc_tx_d_reg[14] | D v                          | DFFSR   | 0.034 | 0.000 |   0.696 |    1.485 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.789 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.560 | 
     | FECTS_clks_clk___L2_I1          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.286 | 
     | FECTS_clks_clk___L3_I7          | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.061 | 
     | FECTS_clks_clk___L4_I18         | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.165 | 
     | FECTS_clks_clk___L5_I72         | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.234 |   1.189 |    0.400 | 
     | \tx_core/tx_rs/crc_tx_d_reg[14] | CLK ^        | DFFSR   | 0.159 | 0.007 |   1.196 |    0.407 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [10]                                                   
(v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.199
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.487
  Arrival Time                  0.698
  Slack Time                   -0.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [10] v |         | 0.000 |       |   0.600 |    1.389 | 
     | \tx_core/dma_reg_tx /U157                          | B v -> Y ^          | NAND2X1 | 0.051 | 0.051 |   0.651 |    1.440 | 
     | \tx_core/dma_reg_tx /U158                          | C ^ -> Y v          | OAI21X1 | 0.038 | 0.047 |   0.698 |    1.487 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D v                 | DFFSR   | 0.038 | 0.000 |   0.698 |    1.487 | 
     | _data][last_bvalid][2]                             |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.789 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.560 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.289 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.057 | 
     | FECTS_clks_clk___L4_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.222 |   0.954 |    0.165 | 
     | FECTS_clks_clk___L5_I135                           | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.240 |   1.194 |    0.405 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR   | 0.159 | 0.005 |   1.199 |    0.410 | 
     | _data][last_bvalid][2]                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[1] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf1.f0_rdata [1]         (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.198
+ Hold                          0.043
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.491
  Arrival Time                  0.704
  Slack Time                   -0.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf1.f0_rdata [1] v |         | 0.000 |       |   0.600 |    1.387 | 
     | U2819                          | D v -> Y ^                  | AOI22X1 | 0.060 | 0.061 |   0.661 |    1.448 | 
     | U2820                          | B ^ -> Y v                  | NAND2X1 | 0.037 | 0.042 |   0.704 |    1.491 | 
     | \tx_core/tx_rs/crc_tx_d_reg[1] | D v                         | DFFSR   | 0.037 | 0.000 |   0.704 |    1.491 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.787 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.559 | 
     | FECTS_clks_clk___L2_I1         | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.284 | 
     | FECTS_clks_clk___L3_I7         | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.060 | 
     | FECTS_clks_clk___L4_I18        | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.167 | 
     | FECTS_clks_clk___L5_I69        | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.228 |   1.183 |    0.396 | 
     | \tx_core/tx_rs/crc_tx_d_reg[1] | CLK ^        | DFFSR   | 0.174 | 0.015 |   1.198 |    0.411 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[12] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[12] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [12]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.485
  Arrival Time                  0.698
  Slack Time                   -0.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [12] v |         | 0.000 |       |   0.600 |    1.387 | 
     | U2846                           | D v -> Y ^                   | AOI22X1 | 0.053 | 0.057 |   0.657 |    1.443 | 
     | U2847                           | B ^ -> Y v                   | NAND2X1 | 0.035 | 0.041 |   0.698 |    1.485 | 
     | \tx_core/tx_rs/crc_tx_d_reg[12] | D v                          | DFFSR   | 0.035 | 0.000 |   0.698 |    1.485 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.787 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.558 | 
     | FECTS_clks_clk___L2_I1          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.284 | 
     | FECTS_clks_clk___L3_I7          | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.059 | 
     | FECTS_clks_clk___L4_I18         | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.167 | 
     | FECTS_clks_clk___L5_I72         | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.234 |   1.189 |    0.402 | 
     | \tx_core/tx_rs/crc_tx_d_reg[12] | CLK ^        | DFFSR   | 0.159 | 0.008 |   1.196 |    0.409 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[11] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[11] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [11]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.485
  Arrival Time                  0.699
  Slack Time                   -0.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [11] v |         | 0.000 |       |   0.600 |    1.386 | 
     | U2843                           | D v -> Y ^                   | AOI22X1 | 0.054 | 0.058 |   0.658 |    1.444 | 
     | U2844                           | B ^ -> Y v                   | NAND2X1 | 0.035 | 0.041 |   0.698 |    1.485 | 
     | \tx_core/tx_rs/crc_tx_d_reg[11] | D v                          | DFFSR   | 0.035 | 0.000 |   0.699 |    1.485 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.786 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.558 | 
     | FECTS_clks_clk___L2_I1          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.284 | 
     | FECTS_clks_clk___L3_I7          | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.059 | 
     | FECTS_clks_clk___L4_I18         | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.168 | 
     | FECTS_clks_clk___L5_I72         | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.234 |   1.189 |    0.402 | 
     | \tx_core/tx_rs/crc_tx_d_reg[11] | CLK ^        | DFFSR   | 0.159 | 0.008 |   1.196 |    0.410 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[15] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[15] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [15]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.197
+ Hold                          0.043
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.490
  Arrival Time                  0.704
  Slack Time                   -0.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf0.f0_rdata [15] v |         | 0.000 |       |   0.600 |    1.386 | 
     | U2854                           | C v -> Y ^                   | AOI22X1 | 0.061 | 0.059 |   0.659 |    1.446 | 
     | U2856                           | A ^ -> Y v                   | NAND2X1 | 0.036 | 0.044 |   0.704 |    1.490 | 
     | \tx_core/tx_rs/crc_tx_d_reg[15] | D v                          | DFFSR   | 0.036 | 0.000 |   0.704 |    1.490 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.786 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.558 | 
     | FECTS_clks_clk___L2_I1          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.284 | 
     | FECTS_clks_clk___L3_I7          | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.059 | 
     | FECTS_clks_clk___L4_I18         | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.168 | 
     | FECTS_clks_clk___L5_I69         | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.228 |   1.183 |    0.396 | 
     | \tx_core/tx_rs/crc_tx_d_reg[15] | CLK ^        | DFFSR   | 0.174 | 0.014 |   1.197 |    0.410 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[13] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[13] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [13]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.485
  Arrival Time                  0.699
  Slack Time                   -0.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [13] v |         | 0.000 |       |   0.600 |    1.386 | 
     | U2849                           | D v -> Y ^                   | AOI22X1 | 0.052 | 0.055 |   0.655 |    1.442 | 
     | U2850                           | B ^ -> Y v                   | NAND2X1 | 0.036 | 0.043 |   0.699 |    1.485 | 
     | \tx_core/tx_rs/crc_tx_d_reg[13] | D v                          | DFFSR   | 0.036 | 0.000 |   0.699 |    1.485 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.786 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.558 | 
     | FECTS_clks_clk___L2_I1          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.283 | 
     | FECTS_clks_clk___L3_I7          | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.059 | 
     | FECTS_clks_clk___L4_I18         | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.168 | 
     | FECTS_clks_clk___L5_I72         | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.234 |   1.189 |    0.402 | 
     | \tx_core/tx_rs/crc_tx_d_reg[13] | CLK ^        | DFFSR   | 0.159 | 0.008 |   1.196 |    0.410 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[4] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf1.f0_rdata [4]         (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.484
  Arrival Time                  0.698
  Slack Time                   -0.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf1.f0_rdata [4] v |         | 0.000 |       |   0.600 |    1.386 | 
     | U2828                          | D v -> Y ^                  | AOI22X1 | 0.052 | 0.056 |   0.656 |    1.442 | 
     | U2829                          | B ^ -> Y v                  | NAND2X1 | 0.036 | 0.042 |   0.698 |    1.484 | 
     | \tx_core/tx_rs/crc_tx_d_reg[4] | D v                         | DFFSR   | 0.036 | 0.000 |   0.698 |    1.484 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.786 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.558 | 
     | FECTS_clks_clk___L2_I1         | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.283 | 
     | FECTS_clks_clk___L3_I7         | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.059 | 
     | FECTS_clks_clk___L4_I18        | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.168 | 
     | FECTS_clks_clk___L5_I72        | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.234 |   1.189 |    0.403 | 
     | \tx_core/tx_rs/crc_tx_d_reg[4] | CLK ^        | DFFSR   | 0.159 | 0.007 |   1.196 |    0.410 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[16] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[16] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [16]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.193
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.481
  Arrival Time                  0.695
  Slack Time                   -0.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [16] v |         | 0.000 |       |   0.600 |    1.386 | 
     | U2786                           | D v -> Y ^                   | AOI22X1 | 0.048 | 0.053 |   0.653 |    1.439 | 
     | U2787                           | B ^ -> Y v                   | NAND2X1 | 0.035 | 0.042 |   0.695 |    1.481 | 
     | \tx_core/tx_rs/crc_tx_d_reg[16] | D v                          | DFFSR   | 0.035 | 0.000 |   0.695 |    1.481 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.786 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.557 | 
     | FECTS_clks_clk___L2_I1          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.283 | 
     | FECTS_clks_clk___L3_I7          | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.058 | 
     | FECTS_clks_clk___L4_I18         | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.169 | 
     | FECTS_clks_clk___L5_I71         | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.233 |   1.187 |    0.402 | 
     | \tx_core/tx_rs/crc_tx_d_reg[16] | CLK ^        | DFFSR   | 0.156 | 0.006 |   1.193 |    0.407 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[3] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf0.f0_rdata [3]         (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.197
+ Hold                          0.043
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.490
  Arrival Time                  0.705
  Slack Time                   -0.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf0.f0_rdata [3] v |         | 0.000 |       |   0.600 |    1.385 | 
     | U2824                          | C v -> Y ^                  | AOI22X1 | 0.060 | 0.059 |   0.659 |    1.445 | 
     | U2826                          | A ^ -> Y v                  | NAND2X1 | 0.036 | 0.045 |   0.704 |    1.490 | 
     | \tx_core/tx_rs/crc_tx_d_reg[3] | D v                         | DFFSR   | 0.036 | 0.000 |   0.705 |    1.490 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.786 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.557 | 
     | FECTS_clks_clk___L2_I1         | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.283 | 
     | FECTS_clks_clk___L3_I7         | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.058 | 
     | FECTS_clks_clk___L4_I18        | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.169 | 
     | FECTS_clks_clk___L5_I69        | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.228 |   1.183 |    0.397 | 
     | \tx_core/tx_rs/crc_tx_d_reg[3] | CLK ^        | DFFSR   | 0.174 | 0.014 |   1.197 |    0.411 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][4] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][4] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [12]                                                   
(v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.199
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.486
  Arrival Time                  0.701
  Slack Time                   -0.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [12] v |         | 0.000 |       |   0.600 |    1.385 | 
     | \tx_core/dma_reg_tx /U151                          | B v -> Y ^          | NAND2X1 | 0.053 | 0.052 |   0.652 |    1.438 | 
     | \tx_core/dma_reg_tx /U152                          | C ^ -> Y v          | OAI21X1 | 0.040 | 0.048 |   0.701 |    1.486 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D v                 | DFFSR   | 0.040 | 0.000 |   0.701 |    1.486 | 
     | _data][last_bvalid][4]                             |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.785 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.557 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.286 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.053 | 
     | FECTS_clks_clk___L4_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.222 |   0.954 |    0.168 | 
     | FECTS_clks_clk___L5_I135                           | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.240 |   1.194 |    0.409 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR   | 0.159 | 0.004 |   1.199 |    0.413 | 
     | _data][last_bvalid][4]                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[19] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[19] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [19]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.485
  Arrival Time                  0.700
  Slack Time                   -0.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [19] v |         | 0.000 |       |   0.600 |    1.385 | 
     | U2861                           | D v -> Y ^                   | AOI22X1 | 0.056 | 0.059 |   0.659 |    1.444 | 
     | U2862                           | B ^ -> Y v                   | NAND2X1 | 0.035 | 0.041 |   0.700 |    1.485 | 
     | \tx_core/tx_rs/crc_tx_d_reg[19] | D v                          | DFFSR   | 0.035 | 0.000 |   0.700 |    1.485 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.785 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.556 | 
     | FECTS_clks_clk___L2_I1          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.282 | 
     | FECTS_clks_clk___L3_I7          | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.057 | 
     | FECTS_clks_clk___L4_I18         | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.170 | 
     | FECTS_clks_clk___L5_I72         | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.234 |   1.189 |    0.404 | 
     | \tx_core/tx_rs/crc_tx_d_reg[19] | CLK ^        | DFFSR   | 0.159 | 0.008 |   1.196 |    0.412 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[6] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[6] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf1.f0_rdata [6]         (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.195
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.484
  Arrival Time                  0.699
  Slack Time                   -0.784
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf1.f0_rdata [6] v |         | 0.000 |       |   0.600 |    1.384 | 
     | U2834                          | D v -> Y ^                  | AOI22X1 | 0.056 | 0.058 |   0.658 |    1.443 | 
     | U2835                          | B ^ -> Y v                  | NAND2X1 | 0.035 | 0.041 |   0.699 |    1.484 | 
     | \tx_core/tx_rs/crc_tx_d_reg[6] | D v                         | DFFSR   | 0.035 | 0.000 |   0.699 |    1.484 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.784 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.556 | 
     | FECTS_clks_clk___L2_I1         | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.282 | 
     | FECTS_clks_clk___L3_I7         | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.057 | 
     | FECTS_clks_clk___L4_I18        | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.170 | 
     | FECTS_clks_clk___L5_I72        | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.234 |   1.189 |    0.404 | 
     | \tx_core/tx_rs/crc_tx_d_reg[6] | CLK ^        | DFFSR   | 0.159 | 0.007 |   1.195 |    0.411 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[8] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[8] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf1.f0_rdata [8]         (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.191
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.480
  Arrival Time                  0.696
  Slack Time                   -0.784
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf1.f0_rdata [8] v |         | 0.000 |       |   0.600 |    1.384 | 
     | U2792                          | D v -> Y ^                  | AOI22X1 | 0.050 | 0.055 |   0.655 |    1.439 | 
     | U2793                          | B ^ -> Y v                  | NAND2X1 | 0.035 | 0.041 |   0.696 |    1.480 | 
     | \tx_core/tx_rs/crc_tx_d_reg[8] | D v                         | DFFSR   | 0.035 | 0.000 |   0.696 |    1.480 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.784 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.556 | 
     | FECTS_clks_clk___L2_I1         | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.281 | 
     | FECTS_clks_clk___L3_I7         | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.057 | 
     | FECTS_clks_clk___L4_I18        | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.170 | 
     | FECTS_clks_clk___L5_I72        | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.234 |   1.189 |    0.404 | 
     | \tx_core/tx_rs/crc_tx_d_reg[8] | CLK ^        | DFFSR   | 0.159 | 0.003 |   1.191 |    0.407 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[10] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[10] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [10]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.484
  Arrival Time                  0.700
  Slack Time                   -0.784
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [10] v |         | 0.000 |       |   0.600 |    1.384 | 
     | U2804                           | D v -> Y ^                   | AOI22X1 | 0.048 | 0.053 |   0.653 |    1.437 | 
     | U2805                           | B ^ -> Y v                   | NAND2X1 | 0.040 | 0.046 |   0.700 |    1.483 | 
     | \tx_core/tx_rs/crc_tx_d_reg[10] | D v                          | DFFSR   | 0.040 | 0.000 |   0.700 |    1.484 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.784 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.555 | 
     | FECTS_clks_clk___L2_I1          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.281 | 
     | FECTS_clks_clk___L3_I7          | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.056 | 
     | FECTS_clks_clk___L4_I18         | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.170 | 
     | FECTS_clks_clk___L5_I72         | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.234 |   1.189 |    0.405 | 
     | \tx_core/tx_rs/crc_tx_d_reg[10] | CLK ^        | DFFSR   | 0.159 | 0.007 |   1.196 |    0.412 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][31] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][31] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [63]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.194
+ Hold                          0.040
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.484
  Arrival Time                  0.701
  Slack Time                   -0.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [63] v |         | 0.000 |       |   0.600 |    1.383 | 
     | \tx_core/dma_reg_tx /U46                           | A v -> Y ^          | NAND2X1 | 0.055 | 0.055 |   0.655 |    1.438 | 
     | \tx_core/dma_reg_tx /U47                           | C ^ -> Y v          | OAI21X1 | 0.040 | 0.046 |   0.700 |    1.483 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR   | 0.040 | 0.000 |   0.701 |    1.484 | 
     | _ptr][31]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.783 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.555 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |   -0.283 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.232 |   0.732 |   -0.051 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1 | 0.131 | 0.216 |   0.948 |    0.165 | 
     | FECTS_clks_clk___L5_I129                           | A ^ -> Y ^   | CLKBUF1 | 0.165 | 0.244 |   1.192 |    0.409 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.165 | 0.001 |   1.194 |    0.411 | 
     | _ptr][31]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[22] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[22] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [22]         (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.194
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.482
  Arrival Time                  0.700
  Slack Time                   -0.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [22] v |         | 0.000 |       |   0.600 |    1.382 | 
     | U2870                           | D v -> Y ^                   | AOI22X1 | 0.053 | 0.057 |   0.657 |    1.439 | 
     | U2871                           | B ^ -> Y v                   | NAND2X1 | 0.036 | 0.043 |   0.699 |    1.482 | 
     | \tx_core/tx_rs/crc_tx_d_reg[22] | D v                          | DFFSR   | 0.036 | 0.000 |   0.700 |    1.482 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.782 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.554 | 
     | FECTS_clks_clk___L2_I1          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.274 |   0.503 |   -0.280 | 
     | FECTS_clks_clk___L3_I7          | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.225 |   0.727 |   -0.055 | 
     | FECTS_clks_clk___L4_I18         | A ^ -> Y ^   | CLKBUF1 | 0.128 | 0.227 |   0.954 |    0.172 | 
     | FECTS_clks_clk___L5_I71         | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.233 |   1.187 |    0.405 | 
     | \tx_core/tx_rs/crc_tx_d_reg[22] | CLK ^        | DFFSR   | 0.156 | 0.007 |   1.194 |    0.412 | 
     +-----------------------------------------------------------------------------------------------+ 

