{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764917983747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764917983755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 00:59:43 2025 " "Processing started: Fri Dec 05 00:59:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764917983755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1764917983755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tank_game -c tank_game " "Command: quartus_sta tank_game -c tank_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1764917983755 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1764917983821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1764917983942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1764917983942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917984026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917984026 ""}
{ "Info" "ISTA_SDC_FOUND" "tank_game.sdc " "Reading SDC File: 'tank_game.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1764917984587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tank_game.sdc 39 DATA_BUS\[*\] port " "Ignored filter at tank_game.sdc(39): DATA_BUS\[*\] could not be matched with a port" {  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1764917984590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tank_game.sdc 39 Argument <to> is an empty collection " "Ignored set_false_path at tank_game.sdc(39): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to   \[get_ports \{DATA_BUS\[*\]\}\] " "set_false_path -to   \[get_ports \{DATA_BUS\[*\]\}\]" {  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764917984592 ""}  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764917984592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tank_game.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at tank_game.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{DATA_BUS\[*\]\}\] " "set_false_path -from \[get_ports \{DATA_BUS\[*\]\}\]" {  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764917984592 ""}  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764917984592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tank_game.sdc 41 *\|DATA_BUS_VALUE register " "Ignored filter at tank_game.sdc(41): *\|DATA_BUS_VALUE could not be matched with a register" {  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1764917984592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tank_game.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at tank_game.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|DATA_BUS_VALUE\}\] " "set_false_path -from \[get_registers \{*\|DATA_BUS_VALUE\}\]" {  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764917984592 ""}  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764917984592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tank_game.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at tank_game.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to   \[get_registers \{*\|DATA_BUS_VALUE\}\] " "set_false_path -to   \[get_registers \{*\|DATA_BUS_VALUE\}\]" {  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764917984592 ""}  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764917984592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tank_game.sdc 49 reset port " "Ignored filter at tank_game.sdc(49): reset could not be matched with a port" {  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1764917984592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tank_game.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at tank_game.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{reset\}\] " "set_false_path -from \[get_ports \{reset\}\]" {  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764917984592 ""}  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764917984592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tank_game.sdc 74 *scan_int* register " "Ignored filter at tank_game.sdc(74): *scan_int* could not be matched with a register" {  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1764917984594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tank_game.sdc 74 Argument <from> is an empty collection " "Ignored set_false_path at tank_game.sdc(74): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *scan_int*\] " "set_false_path -from \[get_registers *scan_int*\]" {  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764917984594 ""}  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764917984594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tank_game.sdc 77 *sync_cnt* register " "Ignored filter at tank_game.sdc(77): *sync_cnt* could not be matched with a register" {  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1764917984594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tank_game.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at tank_game.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *sync_cnt*\] " "set_false_path -from \[get_registers *sync_cnt*\]" {  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764917984594 ""}  } { { "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" "" { Text "C:/Users/zachtey/Documents/quartus_prime_projects/FPGA-tank-game/tank_game.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764917984594 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "CLK400 -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: CLK400 was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Timing Analyzer" 0 -1 1764917984598 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " "Node: vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_e481:auto_generated\|ram_block1a0~porta_address_reg0 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " "Register vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_e481:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917984600 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917984600 "|tank_game|vga_top_level:vga_top|vga_sync:videoSync|pixel_clock_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2:kb_ps2\|keyboard:u1\|scan_ready " "Node: ps2:kb_ps2\|keyboard:u1\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2:kb_ps2\|key_R_reg ps2:kb_ps2\|keyboard:u1\|scan_ready " "Register ps2:kb_ps2\|key_R_reg is being clocked by ps2:kb_ps2\|keyboard:u1\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917984600 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917984600 "|tank_game|ps2:kb_ps2|keyboard:u1|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " "Node: ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2:kb_ps2\|keyboard:u1\|scan_code\[5\] ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " "Register ps2:kb_ps2\|keyboard:u1\|scan_code\[5\] is being clocked by ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917984600 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917984600 "|tank_game|ps2:kb_ps2|keyboard:u1|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2:kb_ps2\|keyboard:u1\|ready_set " "Node: ps2:kb_ps2\|keyboard:u1\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2:kb_ps2\|keyboard:u1\|scan_ready ps2:kb_ps2\|keyboard:u1\|ready_set " "Register ps2:kb_ps2\|keyboard:u1\|scan_ready is being clocked by ps2:kb_ps2\|keyboard:u1\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917984600 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917984600 "|tank_game|ps2:kb_ps2|keyboard:u1|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "de2lcd:lcd\|CLK_400HZ " "Node: de2lcd:lcd\|CLK_400HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register de2lcd:lcd\|DATA_BUS_VALUE\[0\] de2lcd:lcd\|CLK_400HZ " "Register de2lcd:lcd\|DATA_BUS_VALUE\[0\] is being clocked by de2lcd:lcd\|CLK_400HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917984600 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917984600 "|tank_game|de2lcd:lcd|CLK_400HZ"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: VGA_CLK was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: VGA_CLK was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 2, found: 1), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 2, found: 1), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764917984601 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764917984601 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764917984601 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50 (Rise) CLK50 (Rise) setup and hold " "From CLK50 (Rise) to CLK50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764917984601 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_CLK (Rise) CLK50 (Rise) setup and hold " "From VGA_CLK (Rise) to CLK50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764917984601 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50 (Rise) VGA_CLK (Rise) setup and hold " "From CLK50 (Rise) to VGA_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764917984601 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_CLK (Rise) VGA_CLK (Rise) setup and hold " "From VGA_CLK (Rise) to VGA_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764917984601 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1764917984601 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1764917984601 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764917984614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.378 " "Worst-case setup slack is 8.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.378               0.000 CLK50  " "    8.378               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.872               0.000 VGA_CLK  " "   11.872               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917984638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 VGA_CLK  " "    0.403               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 CLK50  " "    0.404               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917984640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.495 " "Worst-case recovery slack is 11.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.495               0.000 VGA_CLK  " "   11.495               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917984647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.131 " "Worst-case removal slack is 3.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.131               0.000 VGA_CLK  " "    3.131               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917984649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.681 " "Worst-case minimum pulse width slack is 9.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.681               0.000 CLK50  " "    9.681               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 VGA_CLK  " "    9.708               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917984654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917984654 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764917984734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764917984752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764917985000 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "CLK400 -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: CLK400 was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Timing Analyzer" 0 -1 1764917985042 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " "Node: vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_e481:auto_generated\|ram_block1a0~porta_address_reg0 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " "Register vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_e481:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917985042 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917985042 "|tank_game|vga_top_level:vga_top|vga_sync:videoSync|pixel_clock_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2:kb_ps2\|keyboard:u1\|scan_ready " "Node: ps2:kb_ps2\|keyboard:u1\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2:kb_ps2\|key_R_reg ps2:kb_ps2\|keyboard:u1\|scan_ready " "Register ps2:kb_ps2\|key_R_reg is being clocked by ps2:kb_ps2\|keyboard:u1\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917985042 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917985042 "|tank_game|ps2:kb_ps2|keyboard:u1|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " "Node: ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2:kb_ps2\|keyboard:u1\|scan_code\[5\] ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " "Register ps2:kb_ps2\|keyboard:u1\|scan_code\[5\] is being clocked by ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917985042 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917985042 "|tank_game|ps2:kb_ps2|keyboard:u1|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2:kb_ps2\|keyboard:u1\|ready_set " "Node: ps2:kb_ps2\|keyboard:u1\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2:kb_ps2\|keyboard:u1\|scan_ready ps2:kb_ps2\|keyboard:u1\|ready_set " "Register ps2:kb_ps2\|keyboard:u1\|scan_ready is being clocked by ps2:kb_ps2\|keyboard:u1\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917985042 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917985042 "|tank_game|ps2:kb_ps2|keyboard:u1|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "de2lcd:lcd\|CLK_400HZ " "Node: de2lcd:lcd\|CLK_400HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register de2lcd:lcd\|DATA_BUS_VALUE\[0\] de2lcd:lcd\|CLK_400HZ " "Register de2lcd:lcd\|DATA_BUS_VALUE\[0\] is being clocked by de2lcd:lcd\|CLK_400HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917985042 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917985042 "|tank_game|de2lcd:lcd|CLK_400HZ"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: VGA_CLK was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: VGA_CLK was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 2, found: 1), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 2, found: 1), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764917985042 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764917985042 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764917985042 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50 (Rise) CLK50 (Rise) setup and hold " "From CLK50 (Rise) to CLK50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764917985042 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_CLK (Rise) CLK50 (Rise) setup and hold " "From VGA_CLK (Rise) to CLK50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764917985042 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50 (Rise) VGA_CLK (Rise) setup and hold " "From CLK50 (Rise) to VGA_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764917985042 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_CLK (Rise) VGA_CLK (Rise) setup and hold " "From VGA_CLK (Rise) to VGA_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764917985042 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1764917985042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.308 " "Worst-case setup slack is 9.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.308               0.000 CLK50  " "    9.308               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.522               0.000 VGA_CLK  " "   12.522               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917985062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 VGA_CLK  " "    0.355               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 CLK50  " "    0.356               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917985068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.564 " "Worst-case recovery slack is 12.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.564               0.000 VGA_CLK  " "   12.564               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917985072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.807 " "Worst-case removal slack is 2.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.807               0.000 VGA_CLK  " "    2.807               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917985078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 CLK50  " "    9.646               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.710               0.000 VGA_CLK  " "    9.710               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917985082 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764917985189 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "CLK400 -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: CLK400 was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Timing Analyzer" 0 -1 1764917985283 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " "Node: vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_e481:auto_generated\|ram_block1a0~porta_address_reg0 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " "Register vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_e481:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917985283 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917985283 "|tank_game|vga_top_level:vga_top|vga_sync:videoSync|pixel_clock_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2:kb_ps2\|keyboard:u1\|scan_ready " "Node: ps2:kb_ps2\|keyboard:u1\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2:kb_ps2\|key_R_reg ps2:kb_ps2\|keyboard:u1\|scan_ready " "Register ps2:kb_ps2\|key_R_reg is being clocked by ps2:kb_ps2\|keyboard:u1\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917985283 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917985283 "|tank_game|ps2:kb_ps2|keyboard:u1|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " "Node: ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2:kb_ps2\|keyboard:u1\|scan_code\[5\] ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " "Register ps2:kb_ps2\|keyboard:u1\|scan_code\[5\] is being clocked by ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917985283 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917985283 "|tank_game|ps2:kb_ps2|keyboard:u1|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2:kb_ps2\|keyboard:u1\|ready_set " "Node: ps2:kb_ps2\|keyboard:u1\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2:kb_ps2\|keyboard:u1\|scan_ready ps2:kb_ps2\|keyboard:u1\|ready_set " "Register ps2:kb_ps2\|keyboard:u1\|scan_ready is being clocked by ps2:kb_ps2\|keyboard:u1\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917985283 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917985283 "|tank_game|ps2:kb_ps2|keyboard:u1|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "de2lcd:lcd\|CLK_400HZ " "Node: de2lcd:lcd\|CLK_400HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register de2lcd:lcd\|DATA_BUS_VALUE\[0\] de2lcd:lcd\|CLK_400HZ " "Register de2lcd:lcd\|DATA_BUS_VALUE\[0\] is being clocked by de2lcd:lcd\|CLK_400HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1764917985283 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1764917985283 "|tank_game|de2lcd:lcd|CLK_400HZ"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: VGA_CLK was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: VGA_CLK was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 2, found: 1), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 2, found: 1), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764917985283 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764917985283 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764917985283 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50 (Rise) CLK50 (Rise) setup and hold " "From CLK50 (Rise) to CLK50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764917985283 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_CLK (Rise) CLK50 (Rise) setup and hold " "From VGA_CLK (Rise) to CLK50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764917985283 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK50 (Rise) VGA_CLK (Rise) setup and hold " "From CLK50 (Rise) to VGA_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764917985283 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_CLK (Rise) VGA_CLK (Rise) setup and hold " "From VGA_CLK (Rise) to VGA_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764917985283 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1764917985283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.974 " "Worst-case setup slack is 13.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.974               0.000 CLK50  " "   13.974               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.856               0.000 VGA_CLK  " "   15.856               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917985290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 VGA_CLK  " "    0.182               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 CLK50  " "    0.183               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917985302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.014 " "Worst-case recovery slack is 15.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.014               0.000 VGA_CLK  " "   15.014               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917985308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.476 " "Worst-case removal slack is 1.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.476               0.000 VGA_CLK  " "    1.476               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917985308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.437 " "Worst-case minimum pulse width slack is 9.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.437               0.000 CLK50  " "    9.437               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.779               0.000 VGA_CLK  " "    9.779               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764917985308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764917985308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764917985744 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764917985744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 55 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13321 " "Peak virtual memory: 13321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764917985834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 00:59:45 2025 " "Processing ended: Fri Dec 05 00:59:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764917985834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764917985834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764917985834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764917985834 ""}
