# 68020 ëª…ë ¹ì–´ ì„¸íŠ¸ ì²´í¬ë¦¬ìŠ¤íŠ¸

**ëª©í‘œ**: Motorola 68020 ì „ì²´ ìŠ¤í™ 100% êµ¬í˜„ (ì •ìˆ˜ ì—°ì‚° CPU ì½”ì–´)

**ì œì™¸**: FPU (68881/68882 ì½”í”„ë¡œì„¸ì„œ) - ë³„ë„ í™•ì¥ ê°€ëŠ¥

ì´ íŒŒì¼ì€ êµ¬í˜„ ì§„í–‰ ìƒí™©ì„ ì¶”ì í•©ë‹ˆë‹¤.

---

## ë°ì´í„° ì´ë™ (Data Movement) - 11/18

- [x] MOVE - Move data
- [x] MOVEA - Move address
- [x] MOVEQ - Move quick (immediate)
- [ ] MOVEM - Move multiple registers
- [ ] MOVEP - Move peripheral data
- [x] LEA - Load effective address
- [x] PEA - Push effective address
- [x] EXG - Exchange registers
- [x] SWAP - Swap register halves
- [x] EXT - Sign extend
- [x] EXTB - Sign extend byte to long (68020)
- [x] LINK - Link and allocate
- [x] UNLK - Unlink

---

## ì‚°ìˆ  ì—°ì‚° (Integer Arithmetic) - 21/25

- [x] ADD - Add
- [x] ADDA - Add address
- [x] ADDI - Add immediate
- [x] ADDQ - Add quick
- [x] ADDX - Add extended
- [x] SUB - Subtract
- [x] SUBA - Subtract address
- [x] SUBI - Subtract immediate
- [x] SUBQ - Subtract quick
- [x] SUBX - Subtract extended
- [x] MULS - Signed multiply (16/32-bit)
- [x] MULU - Unsigned multiply (16/32-bit)
- [x] DIVS - Signed divide
- [x] DIVU - Unsigned divide
- [ ] DIVSL - Signed divide long (68020)
- [ ] DIVUL - Unsigned divide long (68020)
- [x] NEG - Negate
- [x] NEGX - Negate with extend
- [x] CLR - Clear
- [x] CMP - Compare
- [x] CMPA - Compare address
- [x] CMPI - Compare immediate
- [x] CMPM - Compare memory
- [x] TST - Test

---

## ë…¼ë¦¬ ì—°ì‚° (Logical) - 8/8 âœ…

- [x] AND - Logical AND
- [x] ANDI - AND immediate
- [x] OR - Logical OR
- [x] ORI - OR immediate
- [x] EOR - Logical exclusive OR
- [x] EORI - EOR immediate
- [x] NOT - Logical complement

---

## ì‹œí”„íŠ¸/ë¡œí…Œì´íŠ¸ (Shift and Rotate) - 8/8 âœ…

- [x] ASL - Arithmetic shift left
- [x] ASR - Arithmetic shift right
- [x] LSL - Logical shift left
- [x] LSR - Logical shift right
- [x] ROL - Rotate left
- [x] ROR - Rotate right
- [x] ROXL - Rotate left with extend
- [x] ROXR - Rotate right with extend

---

## ë¹„íŠ¸ ì¡°ì‘ (Bit Manipulation) - 5/13

### ê¸°ë³¸ (68000)
- [x] BTST - Test bit
- [x] BSET - Set bit
- [x] BCLR - Clear bit
- [x] BCHG - Change bit

### ë¹„íŠ¸ í•„ë“œ (68020)
- [ ] BFCHG - Bit field change
- [ ] BFCLR - Bit field clear
- [ ] BFEXTS - Bit field extract signed
- [ ] BFEXTU - Bit field extract unsigned
- [ ] BFFFO - Bit field find first one
- [ ] BFINS - Bit field insert
- [ ] BFSET - Bit field set
- [ ] BFTST - Bit field test

### íŠ¹ìˆ˜
- [x] TAS - Test and set

---

## í”„ë¡œê·¸ë¨ ì œì–´ (Program Control) - 3/35

### ë¶„ê¸° (Branch)
- [x] BRA - Branch always
- [ ] BSR - Branch to subroutine
- [x] Bcc - Branch conditionally (16 conditions)
  - [ ] BHI, BLS, BCC, BCS
  - [ ] BNE, BEQ, BVC, BVS
  - [ ] BPL, BMI, BGE, BLT
  - [ ] BGT, BLE

### ì¡°ê±´ (Conditional)
- [ ] DBcc - Decrement and branch
- [ ] Scc - Set according to condition

### ì í”„ (Jump)
- [ ] JMP - Jump
- [x] JSR - Jump to subroutine
- [x] RTS - Return from subroutine
- [ ] RTR - Return and restore
- [ ] RTE - Return from exception

### ê¸°íƒ€
- [x] NOP - No operation

---

## ì‹œìŠ¤í…œ ì œì–´ (System Control) - 2/15

### íŠ¹ê¶Œ ëª…ë ¹ì–´ (Privileged)
- [ ] ANDI to SR - AND immediate to SR
- [ ] EORI to SR - EOR immediate to SR
- [ ] ORI to SR - OR immediate to SR
- [ ] MOVE to/from SR - Move to/from SR
- [ ] MOVE USP - Move user stack pointer
- [ ] STOP - Stop
- [ ] RESET - Reset external devices
- [ ] RTE - Return from exception

### ì˜ˆì™¸/íŠ¸ë© (Exception and Trap)
- [ ] TRAP - Trap
- [ ] TRAPV - Trap on overflow
- [ ] CHK - Check register against bounds
- [ ] CHK2 - Check register against bounds (68020)
- [ ] ILLEGAL - Illegal instruction

### 68020 ì „ìš©
- [ ] CALLM - Call module (68020)
- [ ] RTM - Return from module (68020)

---

## 68020 ì „ìš© ëª…ë ¹ì–´ - 0/12

### ë¹„íŠ¸ í•„ë“œ (ìœ„ì—ì„œ ì¤‘ë³µ)
- Bit field ëª…ë ¹ì–´ ì°¸ì¡°

### íŒ©/ì–¸íŒ© (Pack/Unpack)
- [ ] PACK - Pack BCD
- [ ] UNPK - Unpack BCD

### Compare-And-Swap
- [ ] CAS - Compare and swap operands
- [ ] CAS2 - Compare and swap dual operands

### ê¸°íƒ€
- [ ] CMP2 - Compare register against bounds
- [ ] EXTB - Extend byte to long
- [ ] DIVSL, DIVUL - 64-bit divide
- [ ] MULS.L, MULU.L - 32Ã—32â†’64-bit multiply
- [ ] CALLM, RTM - Module call/return

---

## ì–´ë“œë ˆì‹± ëª¨ë“œ (Addressing Modes) - 5/18

### ë ˆì§€ìŠ¤í„°
- [x] Dn - Data register direct
- [x] An - Address register direct

### ë ˆì§€ìŠ¤í„° ê°„ì ‘
- [x] (An) - Address register indirect
- [x] (An)+ - Postincrement
- [x] -(An) - Predecrement
- [ ] d16(An) - Displacement
- [ ] d8(An,Xn) - Indexed
- [ ] (bd,An,Xn) - Memory indirect (68020)

### ì ˆëŒ€
- [ ] (xxx).W - Absolute short
- [ ] (xxx).L - Absolute long

### PC ìƒëŒ€
- [ ] d16(PC) - PC displacement
- [ ] d8(PC,Xn) - PC indexed
- [ ] (bd,PC,Xn) - PC memory indirect (68020)

### ì¦‰ì‹œê°’
- [x] #<data> - Immediate

### íŠ¹ìˆ˜
- [ ] SR - Status register
- [ ] CCR - Condition code register
- [ ] USP - User stack pointer

---

## ì˜ˆì™¸ ì²˜ë¦¬ (Exception Processing) - 0/14

- [ ] Reset
- [ ] Bus Error
- [ ] Address Error
- [ ] Illegal Instruction
- [ ] Zero Divide
- [ ] CHK Instruction
- [ ] TRAPV Instruction
- [ ] Privilege Violation
- [ ] Trace
- [ ] Line A Emulator
- [ ] Line F Emulator
- [ ] Uninitialized Interrupt
- [ ] Spurious Interrupt
- [ ] Interrupt Autovectors (7 levels)
- [ ] TRAP Instructions (16 vectors)

---

## ì‹œìŠ¤í…œ ë ˆì§€ìŠ¤í„° - 0/10

- [ ] PC - Program Counter
- [ ] SR - Status Register
- [ ] CCR - Condition Code Register
- [ ] USP - User Stack Pointer
- [ ] SSP - Supervisor Stack Pointer
- [ ] VBR - Vector Base Register (68020)
- [ ] SFC - Source Function Code (68020)
- [ ] DFC - Destination Function Code (68020)
- [ ] CACR - Cache Control Register (68020)
- [ ] CAAR - Cache Address Register (68020)

---

## ì§„í–‰ ìƒí™© ìš”ì•½

| ì¹´í…Œê³ ë¦¬ | ì™„ë£Œ | ì „ì²´ | ì§„í–‰ë¥  |
|---------|------|------|--------|
| ë°ì´í„° ì´ë™ | 11 | 18 | 61% |
| ì‚°ìˆ  ì—°ì‚° | 21 | 25 | 84% |
| ë…¼ë¦¬ ì—°ì‚° | 8 | 8 | **100%** âœ… |
| ì‹œí”„íŠ¸/ë¡œí…Œì´íŠ¸ | 8 | 8 | **100%** âœ… |
| ë¹„íŠ¸ ì¡°ì‘ | 5 | 13 | 38% |
| í”„ë¡œê·¸ë¨ ì œì–´ | 3 | 35 | 9% |
| ì‹œìŠ¤í…œ ì œì–´ | 2 | 15 | 13% |
| ì–´ë“œë ˆì‹± ëª¨ë“œ | 5 | 18 | 28% |
| ì˜ˆì™¸ ì²˜ë¦¬ | 0 | 14 | 0% |
| ì‹œìŠ¤í…œ ë ˆì§€ìŠ¤í„° | 0 | 10 | 0% |
| **ì „ì²´** | **58** | **164** | **35%** |

---

**ëª©í‘œ**: 164ê°œ í•­ëª© ëª¨ë‘ ì²´í¬ = 68020 ì™„ì „ êµ¬í˜„!

**í˜„ì¬**: Phase 3 ì§„í–‰ ì¤‘
**ì™„ë£Œ**: 
- âœ… ë…¼ë¦¬ ì—°ì‚° 8/8 (100%)
- âœ… ì‹œí”„íŠ¸/ë¡œí…Œì´íŠ¸ 8/8 (100%)
- ğŸ”„ ì‚°ìˆ  ì—°ì‚° 21/25 (84% - ê±°ì˜ ì™„ì„±!)
- ğŸ”„ ë°ì´í„° ì´ë™ 11/18 (61%)
- ğŸ”„ ë¹„íŠ¸ ì¡°ì‘ 5/13 (38%)

**ë‹¤ìŒ**: 68020 ì „ìš© ê³±ì…ˆ/ë‚˜ëˆ—ì…ˆ (DIVSL, DIVUL) ë˜ëŠ” ë‹¤ë¥¸ ê·¸ë£¹

**ì‘ì„±ì¼**: 2026-02-12
**ë§ˆì§€ë§‰ ì—…ë°ì´íŠ¸**: 2026-02-12 17:40






