[View]
Entity=
Architecture=
TopLevelType=
[file:.\src\ClockGen.v]
Enabled=1
[file:.\src\mux2.v]
Enabled=1
[file:.\src\register.v]
Enabled=1
[file:.\src\testv1.hex]
Enabled=1
[file:.\src\testv1.ys]
Enabled=1
[file:.\src\y86_controller.v]
Enabled=1
[file:.\src\y86_cpu.bde]
Enabled=1
[file:.\src\y86_incrementPC.v]
Enabled=1
[file:.\src\y86_iram.v]
Enabled=1
[file:.\src\y86_SIM_top.bde]
Enabled=1
[file:.\src\y86_simtrace.v]
Enabled=1
[file:.\src\y86_splitInstruction.v]
Enabled=1
[file:.\compile\y86_cpu.v]
Generated=TRUE
Enabled=1
[file:.\compile\y86_SIM_top.v]
Generated=TRUE
Enabled=1
[file:.\src\add1.v]
Enabled=1
[file:.\src\add4.v]
Enabled=1
[file:.\src\add16.v]
Enabled=1
[file:.\src\add32.v]
Enabled=1
[file:.\src\alu.v]
Enabled=1
[file:.\src\cla4.v]
Enabled=1
[file:.\src\regfile8x32.v]
Enabled=1
