$date
	Sat Oct 22 19:39:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#102487
b1111 !
1"
#102490
b1111 &
b1111 %
1$
#102491
0"
#102494
b101110 &
b101110 %
#102498
b10111 &
b10111 %
#102502
b1000110 &
b1000110 %
#102506
b100011 &
b100011 %
#102510
b1101010 &
b1101010 %
#102514
b110101 &
b110101 %
#102518
b10100000 &
b10100000 %
#102522
b1010000 &
b1010000 %
#102526
b101000 &
b101000 %
#102530
b10100 &
b10100 %
#102534
b1010 &
b1010 %
#102538
b101 &
b101 %
#102542
b10000 &
b10000 %
#102546
b1000 &
b1000 %
#102550
b100 &
b100 %
#102554
b10 &
b10 %
#102558
b1 &
1#
b1 %
#102562
b0 &
b0 %
0#
0$
#1080794
b1 &
b1 %
1$
b1 !
1"
#1080795
0"
#1080798
1#
#1080802
b0 &
b0 %
0#
0$
#2168454
b100 &
b100 %
1$
b100 !
1"
#2168455
0"
#2168458
b10 &
b10 %
#2168462
b1 &
1#
b1 %
#2168466
b0 &
b0 %
0#
0$
#4500012
