drm_get_connector_status_name	,	F_296
flush_interrupt_count	,	V_564
"PP_DIR_BASE: 0x%08x\n"	,	L_295
GEN9_PGCTL_SSA_EU19_ACK	,	V_892
"Backlight off delay: %d\n"	,	L_572
"char *"	,	L_7
RING_CONTEXT_STATUS_BUF_HI	,	F_340
seq_puts	,	F_35
I915_BIT_6_SWIZZLE_9	,	V_484
max_gpu_freq	,	V_441
__user	,	T_6
"Panel power up delay: %d\n"	,	L_569
"\tuKernel status = 0x%x\n"	,	L_335
seq_putc	,	F_46
i915_max_freq_set	,	F_404
" pipe %c"	,	L_396
size	,	V_26
"%04x: %*ph\n"	,	L_568
"\tseqno = %x [current %x, last %x], inflight %d\n"	,	L_173
"pch: %d\n"	,	L_10
GEN8_DE_MISC_IIR	,	V_183
pri_wm_latency_show	,	F_369
max_freq	,	V_235
A	,	V_58
B	,	V_59
i915_cache_sharing_set	,	F_410
ssize_t	,	T_5
i915_gem_object_pin_pages	,	F_211
kernel_context	,	V_99
s_reg	,	V_888
downstream_ports	,	V_698
POWER_DOMAIN_TRANSCODER	,	F_264
max_dotclk_freq	,	V_296
PIDTYPE_PID	,	V_124
"Interrupt mask:      %08x\n"	,	L_96
"DDC2 = 0x%08x\n"	,	L_278
"DRRS_State: DRRS_HIGH_RR\n"	,	L_519
test_irq_rings	,	V_848
S_IRUSR	,	V_920
T	,	T_2
"\n\n"	,	L_514
i915_drop_caches_get	,	F_394
"DPLL%i: %s, id: %i\n"	,	L_489
drrs_status_per_crtc	,	F_349
intel_set_rps	,	F_406
a	,	V_60
b	,	V_61
"Pipe %c stat:         %08x\n"	,	L_97
"unknown\n"	,	L_198
i	,	V_164
"\tTotal flush interrupt count: %u\n"	,	L_343
j	,	V_91
INTEL_OUTPUT_HDMI	,	V_718
rpmodectl1	,	V_356
m	,	V_7
n	,	V_69
"FB tracking flip bits: 0x%08x\n"	,	L_233
i915_engine_info	,	F_323
p	,	V_775
s	,	V_887
w	,	V_162
x	,	V_9
timeline	,	V_151
MEMMODE_FSTART_MASK	,	V_338
i915_guc_stage_pool	,	F_248
num_fence_regs	,	V_201
" fp1:     0x%08x\n"	,	L_495
DSPFW3	,	V_432
dither	,	V_754
"Render p-state limit: %d\n"	,	L_129
i915_ggtt	,	V_104
i915_power_domains	,	V_652
GEN6_CAGF_SHIFT	,	V_285
"unsupported on this chipset\n"	,	L_248
"\tVBT: DRRS_type: FIXME: Unrecognized Value"	,	L_513
dpll_md	,	V_789
GEN9_CAGF_MASK	,	V_280
"  min hard:%d, soft:%d; max soft:%d, hard:%d\n"	,	L_309
process_desc	,	V_595
"\t%s LRC:\n"	,	L_367
i915_hangcheck_info	,	F_147
"Pipe %c stat:\t%08x\n"	,	L_68
gpu	,	V_215
RING_PP_DIR_BASE_READ	,	F_229
HAS_IPS	,	F_181
i915_huc_load_status_info	,	F_237
panel_power_down_delay	,	V_933
MEMMODE_FMAX_MASK	,	V_340
ht_bits	,	V_475
GEN8_DE_MISC_IER	,	V_184
drm_modeset_lock	,	F_319
"Display Engine misc interrupt enable:\t%08x\n"	,	L_86
GEN6_PCODE_READ_RC6VIDS	,	V_381
DROP_ALL	,	V_850
pipe_src_h	,	V_753
"\tWork queue full: %u\n"	,	L_348
"\tWorkqueue address: 0x%x, size: 0x%x\n"	,	L_366
attached_connector	,	V_813
"i915.%s=%d\n"	,	L_4
offp	,	V_821
"gen: %d\n"	,	L_8
root	,	V_936
"FLIPX "	,	L_444
SEAMLESS_DRRS_SUPPORT	,	V_810
header_size	,	V_543
spin_unlock	,	F_63
CHV_SS_PG_ENABLE	,	V_877
BIT	,	F_208
hangcheck_work	,	V_315
"\tcurrent seqno %x, last %x, hangcheck %x [%d ms], inflight %d\n"	,	L_461
GEN6_GT_GFX_RC6pp	,	V_399
get_global_flag	,	F_24
"Idle freq: %d MHz\n"	,	L_150
"self-refresh: %s\n"	,	L_243
gpu_state_read	,	F_113
pdp	,	V_509
"Gated voltage change: %s\n"	,	L_184
"PSR not supported\n"	,	L_387
"TG_ON"	,	L_386
"RC6 residency since boot:"	,	L_226
IS_I915GM	,	F_186
scaler_state	,	V_744
tmp	,	V_209
event_lock	,	V_133
DRRS_HIGH_RR	,	V_815
write	,	V_769
gt_core_status	,	V_370
HAS_HUC_UCODE	,	F_238
"Interrupt enable:    %08x\n"	,	L_94
i915_guc_load_status_info	,	F_240
i915_dpcd_fops	,	V_938
mode_config	,	V_463
i915_fbc_false_color_get	,	F_177
i915_gem_object_is_active	,	F_20
guc	,	V_550
"Display Engine port interrupt mask:\t%08x\n"	,	L_81
plane_type	,	F_311
GEN6_PMIIR	,	V_190
MEMMODE_HWIDLE_EN	,	V_335
pipe_src_w	,	V_752
describe_obj	,	F_31
pri_wm_latency_write	,	F_378
I915_BIT_6_SWIZZLE_9_10_11	,	V_487
"Reset in progress: reset handoff to waiter\n"	,	L_164
"\tcursor visible? %s, position (%d, %d), size %dx%d, addr 0x%08x\n"	,	L_455
I915_BIT_6_SWIZZLE_9_10_17	,	V_489
I915_PARAMS_FOR_EACH	,	F_17
"(kernel) "	,	L_257
to_intel_crtc_state	,	F_317
"eDRAM"	,	L_320
tot	,	V_568
"RP CUR DOWN EI: %d (%dus)\n"	,	L_140
cnt	,	V_217
intel_uc_fw	,	V_531
"Total %d objects, %llu bytes, %llu GTT size\n"	,	L_43
"0x%08llx (0x%02llx) "	,	L_486
has_eu_pg	,	V_908
slice_mask	,	V_878
frontbuffer_bits	,	V_32
"Up"	,	L_205
sr_enabled	,	V_425
execbuf_client	,	V_579
"  Last signal:"	,	L_485
BXT_CSR_DC3_DC5_COUNT	,	V_666
drm_dp_downstream_debug	,	F_301
"Hangcheck disabled\n"	,	L_167
read_domains	,	V_35
cpu_transcoder	,	V_626
num_levels	,	V_832
power_well	,	V_656
"90 "	,	L_441
minor	,	V_4
GEN6_PMIER	,	V_189
intel_engine_get_last_batch_head	,	F_333
cherryview_sseu_device_status	,	F_411
pid	,	V_123
PLANE_CURSOR	,	V_805
bit_6_swizzle_y	,	V_492
bit_6_swizzle_x	,	V_491
intel_dig_port	,	V_703
GEN6_RC_CTL_RC6_ENABLE	,	V_383
"Display Engine port interrupt enable:\t%08x\n"	,	L_83
GEN6_RCn_MASK	,	V_388
spin_lock_irq	,	F_73
pipe	,	V_130
"DPINVGTT:\t%08x\n"	,	L_71
cpp	,	V_461
i915_guc_log_info	,	F_243
print_context_stats	,	F_57
GEN9_PGCTL_SSA_EU08_ACK	,	V_891
"\tencoder %d: type: %s, connectors:\n"	,	L_422
seq_print_param	,	F_3
pipe_name	,	F_71
GEN8_DE_MISC_IMR	,	V_182
"South Display Interrupt mask:		%08x\n"	,	L_103
rpdeclimit	,	V_244
"--------------\n"	,	L_458
i915_min_freq_get	,	F_407
"Panel power down delay: %d\n"	,	L_570
list_for_each_entry	,	F_28
MEMMODE_RCLK_GATE	,	V_337
userfault_link	,	V_23
"CRTC info\n"	,	L_452
"plane-&gt;state is NULL!\n"	,	L_446
describe_ctx_ring	,	F_203
latency	,	V_833
rp_state_limits	,	V_239
units	,	V_645
tsk	,	V_163
cache_level	,	V_37
DROP_BOUND	,	V_853
timer	,	V_316
TAIL_ADDR	,	V_765
i915_gem_shrink_all	,	F_399
"i915_panel_timings"	,	L_574
"GT active? %s\n"	,	L_171
"South Display Interrupt identity:	%08x\n"	,	L_102
"Deep RC6 Enabled: %s\n"	,	L_216
crc	,	V_640
"unused"	,	L_110
backlight_on_delay	,	V_934
"Requested VID: %d\n"	,	L_113
write_domain	,	V_36
VLV_GT_RENDER_RC6	,	V_368
IS_BROADWELL	,	F_138
"\nHuC status 0x%08x:\n"	,	L_331
memdup_user_nul	,	F_357
i915_gem_pageflip_info	,	F_69
ILK_DPFC_COMP_SEG_MASK	,	V_412
port_name	,	F_354
pll	,	V_782
"RC1e Enabled: %s\n"	,	L_213
"Backlight on delay: %d\n"	,	L_571
IS_ERR	,	F_207
"i915_forcewake_user"	,	L_566
csr	,	V_660
"Re-enable work scheduled: %s\n"	,	L_393
latencies	,	V_834
"Use count"	,	L_410
len	,	V_820
stats	,	V_77
file_priv	,	V_87
state	,	V_96
"Nominal (RP1) frequency: %dMHz\n"	,	L_145
"version: %d.%d\n"	,	L_415
ctx	,	V_95
"fbcon size: %d x %d, depth %d, %d bpp, modifier 0x%llx, refcount %d, obj "	,	L_251
I915_WAIT_INTERRUPTIBLE	,	V_845
min_freq	,	V_236
IS_I945GM	,	F_185
loff_t	,	T_8
drm_get_format_name	,	F_315
DP_TEST_LINK_EDID_READ	,	V_826
GEN9_SLICE_PGCTL_ACK	,	F_414
"Starting frequency: P%d\n"	,	L_185
vlv_drpc_info	,	F_162
"Sink_Support: %s\n"	,	L_388
intel_engine_has_waiter	,	F_154
"\t\tContext id: 0x%x\n"	,	L_369
debugfs_entry	,	V_937
i915_cache_level_str	,	F_33
drm_fb	,	V_455
IS_CHERRYVIEW	,	F_95
MEMMODE_FMIN_MASK	,	V_342
"Busy frontbuffer bits: 0x%03x\n"	,	L_392
"\tRING_CTL:   0x%08x [%s]\n"	,	L_470
rgvstat	,	V_223
"\tuCode: offset is %d; size = %d\n"	,	L_329
"Flip pending (waiting for vsync) on pipe %c (plane %c)\n"	,	L_46
pos	,	V_204
print_request	,	F_84
"user size: %d x %d, depth %d, %d bpp, modifier 0x%llx, refcount %d, obj "	,	L_252
"%-25s %s\n"	,	L_408
"Current scanout address 0x%08x\n"	,	L_51
I915_HI_DISPBASE	,	F_78
intel_opregion	,	V_446
"Active: %s\n"	,	L_391
i915_sr_status	,	F_182
idle_work	,	V_847
ring_mask	,	V_849
"\tVBT: DRRS_type: Static"	,	L_510
GEN6_RC_CONTROL	,	V_360
GUC_ISR_LOG_BUFFER	,	V_560
"path: %s\n"	,	L_414
i915_displayport_test_data_open	,	F_364
subslice	,	V_300
"Manually setting min freq to %llu\n"	,	L_543
"id %d:\"%s\" freq %d clock %d hdisp %d hss %d hse %d htot %d vdisp %d vss %d vse %d vtot %d type 0x%x flags 0x%x\n"	,	L_421
GEN6_PMISR	,	V_286
"\nGuC execbuf client @ %p:\n"	,	L_357
drm_dp_mst_dump_topology	,	F_355
GEN6_MBCUNIT_SNPCR	,	V_863
"GPU busy? %s [%d requests]\n"	,	L_306
reenable_work	,	V_912
"%d prepares\n"	,	L_50
intel_engine_last_submit	,	F_74
rc6vids	,	V_371
for_each_connector_on_encoder	,	F_295
I915_SHRINK_BOUND	,	V_855
intel_crtc_state	,	V_741
GS_MIA_SHIFT	,	V_557
"Current freq: %d MHz\n"	,	L_148
"Current RC state: "	,	L_218
intel_plane_info	,	F_313
EDP_PSR2_STATUS_STATE_SHIFT	,	V_613
SDEIMR	,	V_200
GEN6_PMINTRMSK	,	V_287
intel_uncore_edram_size	,	F_236
drm_dp_dpcd_read	,	F_441
i915_min_freq_set	,	F_408
"Currently: disabled\n"	,	L_242
"GPU freq (MHz)\tEffective CPU freq (MHz)\tEffective Ring freq (MHz)\n"	,	L_249
enc_to_intel_dp	,	F_270
GEN6_RC0	,	V_389
i915_rps_boost_info	,	F_234
batch	,	V_762
GEN6_RC3	,	V_391
"\tinstdone read =\n"	,	L_178
GEN6_RC6	,	V_392
GEN6_RC7	,	V_393
i915_opregion	,	F_195
GEN9_PGCTL_SSB_EU08_ACK	,	V_895
FORCEWAKE_ALL	,	V_264
"current GPU freq: %d MHz\n"	,	L_119
"Usage count: %d\n"	,	L_405
"  Last wait:  "	,	L_487
page	,	V_477
GEN6_PMIMR	,	V_191
rgvmodectl	,	V_326
reg_state	,	V_480
"South Display Interrupt enable:		%08x\n"	,	L_101
"Threshold: %d\n"	,	L_561
"  %-23s %d\n"	,	L_412
guc_log_level	,	V_610
"Flip ioctl preparing on pipe %c (plane %c)\n"	,	L_45
"holds a forcewake reference \n"	,	L_211
GT_PM_INTERVAL_TO_US	,	F_143
gen6_drpc_info	,	F_164
psr	,	V_616
"\tTotal: %llu\n"	,	L_350
IVB_FBC_STATUS2	,	V_408
hotplug	,	V_910
"Current CD clock frequency: %d kHz\n"	,	L_155
"Wedged\n"	,	L_162
rpinclimit	,	V_243
GUC_NUM_DOORBELLS	,	V_580
vdisplay	,	V_677
rotation	,	V_724
start	,	V_41
ptr	,	V_75
idle_freq	,	V_237
print_batch_pool_stats	,	F_52
GS_UKERNEL_SHIFT	,	V_555
IPS_ENABLE	,	V_424
"not supported"	,	L_353
drm_format_name_buf	,	V_733
intel_crtc	,	V_128
flip_queued_req	,	V_137
link_standby	,	V_630
dpy_size	,	V_111
"  context %d:\n"	,	L_291
list_empty	,	F_25
total_obj_size	,	V_65
GEN8_PCU_IIR	,	V_177
i915_error_state_buf_release	,	F_117
" , fence: %d%s"	,	L_24
freq_sts	,	V_229
"RC1\n"	,	L_193
"CAPTURE"	,	L_377
SDEIIR	,	V_199
DRM_DEBUG_DRIVER	,	F_123
load_status	,	V_537
db_trigger_phy	,	V_592
i915_drrs_status	,	F_350
"Graphics Interrupt enable:		%08x\n"	,	L_104
DRM_MODE_ROTATE_0	,	V_725
i915_gem_shrink	,	F_398
sseu	,	V_867
"\tEngines used: 0x%x\n"	,	L_363
"fw loaded: %s\n"	,	L_413
priority	,	V_148
"RC information inaccurate because somebody "	,	L_210
i915_gem_object_unpin_map	,	F_254
intel_engine_cs	,	V_30
"\tphysical dimensions: %dx%dmm\n"	,	L_432
PRINT_FLAG	,	F_13
"North Display Interrupt enable:		%08x\n"	,	L_98
"\tSubmissions: %llu %s\n"	,	L_349
doorbell_offset	,	V_572
"%s cache[%d]: %d objects\n"	,	L_54
i915_capture_gpu_state	,	F_121
"RPNSWREQ: %dMHz\n"	,	L_134
primary	,	V_689
power_wells	,	V_657
"[k]contexts"	,	L_34
wq_offset	,	V_575
RING_HEAD	,	F_330
I915_BIT_6_SWIZZLE_9_17	,	V_488
db_trigger_cpu	,	V_593
tabs	,	V_669
i915_drop_caches_set	,	F_395
ggtt	,	V_105
"\tinstdone accu =\n"	,	L_179
I915_BIT_6_SWIZZLE_9_11	,	V_486
I915_BIT_6_SWIZZLE_9_10	,	V_485
"PP_DIR_DCLV: 0x%08x\n"	,	L_297
drm_plane_type	,	V_720
"\t\tQ "	,	L_480
"Semaphores are disabled\n"	,	L_484
i915_forcewake_open	,	F_427
i915_cache_sharing_get	,	F_409
"Render standby enabled: %s\n"	,	L_190
"htp: 0x%08x\n"	,	L_420
QUIRK_PIN_SWIZZLED_PAGES	,	V_505
no_wq_space	,	V_577
"\tPriority %d, GuC stage index: %u, PD offset 0x%x\n"	,	L_345
"%s: "	,	L_258
intel_scaler_info	,	F_316
GEN8_PCU_IER	,	V_178
intel_device_info	,	V_13
"eLLC"	,	L_321
wq_addr	,	V_596
forcewake_count	,	V_374
intel_hdmi	,	V_707
"\tnum_scalers=%d, scaler_users=%x scaler_id=%d"	,	L_449
"BUF_ON"	,	L_385
EDP_PSR2_ENABLE	,	V_622
rpmodectl	,	V_242
list_first_entry	,	F_324
"%s requests: %d\n"	,	L_57
ILK_DPFC_CONTROL	,	V_420
"\nproc: %s\n"	,	L_301
"CAGF: %dMHz\n"	,	L_135
"GT_PERF_STATUS: 0x%08x\n"	,	L_126
"Interrupt identity:  %08x\n"	,	L_95
lrc	,	V_600
hangcheck_action_to_str	,	F_155
"RC6 Enabled: %s\n"	,	L_203
SDEIER	,	V_198
hangcheck	,	V_320
num_rings	,	V_776
format	,	V_459
C1DRB3	,	V_496
HAS_FBC	,	F_174
enable_ips	,	V_422
intel_pipe_to_cpu_transcoder	,	F_263
I915_NUM_ENGINES	,	V_305
min_gpu_freq	,	V_442
"Masking interrupts on rings 0x%08llx\n"	,	L_539
hw_id	,	V_145
CHV_EU210_PG_ENABLE	,	V_882
request	,	V_116
INTEL_PCH_TYPE	,	F_12
vbt_size	,	V_451
pm_mask	,	V_258
i915_panel_open	,	F_445
POWER_DOMAIN_INIT	,	V_172
"FBC enabled\n"	,	L_235
DRM_MODE_ROTATE_90	,	V_726
htotal	,	V_676
"\t\tContext desc: 0x%x\n"	,	L_368
GEN8_LSLICESTAT_MASK	,	V_902
MEMMODE_FSTART_SHIFT	,	V_339
"RC6++ residency since boot:"	,	L_228
global_seqno	,	V_138
"HD boost: %s\n"	,	L_180
vrefresh	,	V_672
EDP_PSR2_CTL	,	V_621
BXT_RP_STATE_CAP	,	V_260
"\t\tELSP[%d] count=%d, "	,	L_477
temp	,	V_436
ddb	,	V_799
INTEL_OUTPUT_DP_MST	,	V_714
WARN_ON	,	F_440
GS_MIA_MASK	,	V_556
dmc_payload	,	V_661
"Pipe %c IER:\t%08x\n"	,	L_80
"%s\n"	,	L_292
stride	,	V_53
print_rc6_res	,	F_160
upper_32_bits	,	F_327
inode	,	V_213
"Device Power Management (CONFIG_PM) disabled\n"	,	L_406
path	,	V_535
"bit9/bit10"	,	L_268
EDP_PSR_PERF_CNT_MASK	,	V_632
dev	,	V_5
print_file_stats	,	F_55
"Max non-overclocked (RP0) frequency: %dMHz\n"	,	L_146
"FAIL"	,	L_501
i915_panel_show	,	F_444
ARRAY_SIZE	,	F_54
i915_gem_drain_freed_objects	,	F_402
IS_HASWELL	,	F_137
"GFX power: %ld\n"	,	L_246
active	,	V_88
"\tvma hashtable size=%u (actual %lu), count=%u\n"	,	L_259
intel_platform_name	,	F_11
GEN8_CSB_READ_PTR	,	F_337
yesno	,	F_6
"\tDoorbell trigger phy: 0x%llx, cpu: 0x%llx, uK: 0x%x\n"	,	L_364
RING_WAIT_SEMAPHORE	,	V_767
I915_READ16	,	F_131
"\nScratch registers:\n"	,	L_337
list_first_entry_or_null	,	F_64
for_each_intel_crtc	,	F_70
"hdisplay: %d\n"	,	L_532
"%-25s %d\n"	,	L_411
drm_plane	,	V_732
""	,	L_13
intel_engine_id	,	V_90
hdisplay	,	V_673
i915_gem_stolen_list_info	,	F_41
"RC information accurate: %s\n"	,	L_212
DEIMR	,	V_197
DEV_INFO_FOR_EACH_FLAG	,	F_14
"  %s EU Per Subslice: %u\n"	,	L_553
GEN6_CURICONT_MASK	,	V_272
cur_freq	,	V_234
IS_GEN7	,	F_141
IS_GEN9	,	F_136
uncore	,	V_375
IS_GEN4	,	F_220
I915_RESET_HANDOFF	,	V_310
IS_GEN3	,	F_219
IS_GEN6	,	F_140
IS_GEN5	,	F_130
intel_encoder_info	,	F_294
reset_queue	,	V_312
tail	,	V_468
"Display IIR_RW:\t%08x\n"	,	L_65
"Render p-state VID: %d\n"	,	L_128
intel_instdone	,	V_297
INTEL_OUTPUT_LVDS	,	V_716
num_shared_dpll	,	V_780
"\t\tELSP[%d] idle\n"	,	L_479
GEN6_RP_CUR_UP_EI	,	V_271
drm_modeset_unlock_all	,	F_273
CSR_SSP_BASE	,	V_667
intel_dp_mst_encoder	,	V_700
"Media Well Gating Enabled: %s\n"	,	L_215
vsync_end	,	V_679
jiffies	,	V_149
"\t\tVrefresh: %d"	,	L_522
gen6_ppgtt_info	,	F_226
"Max pixel clock frequency: %d kHz\n"	,	L_157
fence_regs	,	V_202
height_mm	,	V_710
intel_plane	,	V_731
intel_display_power_domain	,	V_170
pending_flip_obj	,	V_141
" (name: %d)"	,	L_15
MEMMODE_BOOST_FREQ_MASK	,	V_333
"Source_OK: %s\n"	,	L_389
input_buffer	,	V_822
plane_name	,	F_72
GUC_STATUS	,	V_551
GEN8_RING_PDP_UDW	,	F_224
"RPINCLIMIT: 0x%08x\n"	,	L_132
total_gtt_size	,	V_66
intel_panel	,	V_692
"FLIPY "	,	L_445
info	,	V_14
IS_SKYLAKE	,	F_289
flip_bits	,	V_403
put_task_struct	,	F_206
up_threshold	,	V_289
" purgeable"	,	L_14
count	,	V_68
table_lock	,	V_119
"\tWQ size %d, offset: 0x%x, tail %d\n"	,	L_347
"connector %d: type %s, status: %s\n"	,	L_430
lockdep_clear_current_reclaim_state	,	F_400
"Manually setting uncore sharing to %llu\n"	,	L_544
to_intel_connector	,	F_309
i915_ring_missed_irq_get	,	F_390
"mixed"	,	L_303
")"	,	L_26
HAS_RUNTIME_PM	,	F_277
skl_ddb_entry_size	,	F_348
client_lock	,	V_524
swizzle	,	V_482
drm_connector_list_iter_begin	,	F_268
wm_latency_show	,	F_367
i915_semaphore_status	,	F_342
title	,	V_354
minor_ver_wanted	,	V_539
DEIIR	,	V_196
"*"	,	L_25
"PM IER=0x%08x IMR=0x%08x ISR=0x%08x IIR=0x%08x, MASK=0x%08x\n"	,	L_124
spr_wm_latency_write	,	F_379
"max GPU freq: %d MHz\n"	,	L_120
DRM_MODE_CONNECTOR_HDMIA	,	V_717
"RC1E\n"	,	L_194
MEMMODE_BOOST_EN	,	V_332
HAS_DDI	,	F_262
HUC_STATUS2	,	V_548
pri_wm_latency_open	,	F_372
crstandvid	,	V_328
huc	,	V_533
"FBC disabled: %s\n"	,	L_236
"Disabling HPD storm detection\n"	,	L_565
GEN6_RC_CTL_EI_MODE	,	F_163
initialised	,	V_472
enable_execlists	,	V_481
ENOMEM	,	V_73
"New framebuffer address 0x%08lx\n"	,	L_52
"%lx"	,	L_531
RSX_STATUS_MASK	,	V_344
ggtt_offset	,	V_512
madv	,	V_39
downclock_mode	,	V_817
action	,	V_324
lock	,	V_405
s_max	,	V_886
ARB_MODE	,	V_502
", mode:\n"	,	L_424
drm_modeset_unlock	,	F_321
"bit9/bit10/bit11"	,	L_270
GEN6_RP_EI_MASK	,	V_529
refresh_rate_type	,	V_814
"PUNIT_REG_GPU_FREQ_STS: 0x%08x\n"	,	L_116
encoder	,	V_683
per_file_ctx_stats	,	F_56
mst_mgr	,	V_705
"bit9/bit17"	,	L_271
"GuC submission %s\n"	,	L_351
best_encoder	,	V_642
status	,	V_685
intel_engine_get_active_head	,	F_150
DRM_PLANE_TYPE_PRIMARY	,	V_722
"Render Well Gating Enabled: %s\n"	,	L_214
DEIER	,	V_195
"\tCapture miss count: %u\n"	,	L_344
file	,	V_86
FBC_STATUS	,	V_415
i915_context_status	,	F_204
waiters	,	V_160
GEN6_RC_CTL_RC1e_ENABLE	,	V_382
intel_uc_fw_status_repr	,	F_239
show_pin_display_only	,	V_126
"\tExeclist CSB read %d, write %d\n"	,	L_475
kstrtoint	,	F_358
GS_UKERNEL_MASK	,	V_554
intel_engine_get_seqno	,	F_75
"%pK: %c%c%c%c%c %8zdKiB %02x %02x %s%s%s"	,	L_11
intel_panel_info	,	F_299
intel_dp	,	V_639
trace_i915_reg_rw	,	F_168
rpup	,	V_527
intel_digital_port	,	V_702
GEN8_DE_PORT_IIR	,	V_180
purgeable_size	,	V_110
"SU_STANDBY"	,	L_382
i915_displayport_test_active_write	,	F_356
ppgtt	,	V_84
FBC_STAT_COMPRESSING	,	V_416
"%-15s%8s%8s%8s\n"	,	L_502
"FBC unsupported on this chipset\n"	,	L_234
i915_panel_fops	,	V_939
vsync_start	,	V_678
size_t	,	T_7
flip_queued_vblank	,	V_139
"\tACTHD = 0x%08llx [current 0x%08llx]\n"	,	L_176
i915_gem_request_completed	,	F_76
"\tBBADDR: 0x%08x_%08x\n"	,	L_473
"Pipe %c\n"	,	L_506
GEN9_PWRGT_MEDIA_STATUS_MASK	,	V_395
"0"	,	L_530
PORT_HOTPLUG_EN	,	V_173
FORCEWAKE_ACK	,	V_377
"\tFake context\n"	,	L_261
"\tDPCD rev: %x\n"	,	L_428
"RC6+ residency since boot:"	,	L_227
drm	,	V_63
"\n\t\t"	,	L_518
"DDR freq: %d MHz\n"	,	L_117
"actual GPU freq: %d MHz\n"	,	L_118
"Waiting (%s): %s [%d] on %x\n"	,	L_61
i915_emon_status	,	F_189
filp	,	V_216
doorbell_id	,	V_571
context_desc	,	V_601
sort	,	F_45
"CONTEXT: %s %u\n"	,	L_260
rb_first	,	F_88
task	,	V_118
"Currently: enabled\n"	,	L_241
"1"	,	L_529
"reset"	,	L_563
remap_slice	,	V_469
header	,	V_448
MEMSTAT_ILK	,	V_224
GUC_MAX_STAGE_DESCRIPTORS	,	V_587
"\t\tSAMPLER_INSTDONE[%d][%d]: 0x%08x\n"	,	L_160
dpcd	,	V_695
context_idr	,	V_103
fpriv	,	V_101
DRRS_LOW_RR	,	V_816
"Requested P-state: %d\n"	,	L_112
GEN6_RP_UP_THRESHOLD	,	V_268
drm_framebuffer_read_refcount	,	F_201
IS_GEN9_LP	,	F_134
false_color	,	V_419
active_mask	,	V_785
IS_G4X	,	F_176
intel_ring	,	V_465
"%s%s%s%s%s%s(0x%08x)"	,	L_439
i915_gem_object_get_tiling	,	F_23
i915_gem_object_get_page	,	F_212
request_list	,	V_121
GEN8_DE_PORT_IER	,	V_181
"PM IIR:\t\t%08x\n"	,	L_92
"bit9/bit11"	,	L_269
bytes	,	V_212
drm_file	,	V_98
check_guc_submission	,	F_245
i915_dump_lrc_obj	,	F_209
fence	,	V_54
rsa_size	,	V_547
"Flip queued on %s at seqno %x, last submitted seqno %x [current breadcrumb %x], completed? %d\n"	,	L_47
i915_fbc_false_color_set	,	F_178
"\tpath: %s\n"	,	L_323
intel_hdmi_info	,	F_305
GEN6_RP_CUR_UP	,	V_273
major_ver_wanted	,	V_538
"Max overclocked frequency: %dMHz\n"	,	L_147
"%d\t\t%d\t\t\t\t%d\n"	,	L_250
height	,	V_52
mapped_size	,	V_109
"CPU waiting? %d\n"	,	L_307
"\tRING_TAIL:  0x%08x [0x%08x]\n"	,	L_469
user_handle	,	V_506
I915_VMA_GLOBAL_BIND	,	V_478
snpcr	,	V_862
drm_get_subpixel_order_name	,	F_310
i915_ring_freq_table	,	F_193
"Performance_Counter: %u\n"	,	L_398
"\twaiters? %s, fake irq active? %s, stalled? %s\n"	,	L_174
"%s.wake_count = %u\n"	,	L_199
enc_to_intel_hdmi	,	F_306
semaphore	,	V_778
i915_gfx_val	,	F_192
uint8_t	,	T_14
num_scalers	,	V_743
shared	,	V_81
min_freq_softlimit	,	V_443
GUC_STAGE_DESC_ATTR_ACTIVE	,	V_589
drm_minor	,	V_917
panel_power_up_delay	,	V_932
src_h	,	V_740
cea_rev	,	V_712
fixed_mode	,	V_694
skl_hw	,	V_803
global	,	V_82
"Reset in progress: struct_mutex backoff\n"	,	L_163
major_ver_found	,	V_540
seq_printf	,	F_5
src_x	,	V_690
src_w	,	V_739
src_y	,	V_691
new_threshold	,	V_913
psr2_support	,	V_620
"\tprimary plane disabled\n"	,	L_426
dirty	,	V_38
stat	,	V_615
"RP CUR DOWN: %d (%dus)\n"	,	L_141
IS_VALLEYVIEW	,	F_108
"bit9/bit10/bit17"	,	L_272
"SLEEP"	,	L_379
drm_i915_private	,	V_1
dpy_count	,	V_108
i915_llc	,	F_235
"\tPriority: %d\n"	,	L_361
"Enabled by kernel parameter: %s\n"	,	L_239
"bit9"	,	L_267
" (pinned x %d)"	,	L_16
"OK"	,	L_500
"Render IIR:\t%08x\n"	,	L_89
i915_power_domain_info	,	F_281
GEN6_GT_CORE_STATUS	,	V_378
"i915.%s=%s\n"	,	L_2
", partial [%08llx+%x]"	,	L_22
irq_lock	,	V_916
intel_csr	,	V_659
"\tDoorbell id %d, offset: 0x%lx, cookie 0x%x\n"	,	L_346
GAMTARBMODE	,	V_501
"\tfetch: %s\n"	,	L_324
"struct_mutex blocked for reset\n"	,	L_166
"\tsubpixel order: %s\n"	,	L_433
i915_forcewake_release	,	F_428
VLV_GTLC_PW_RENDER_STATUS_MASK	,	V_366
ILK_DPFC_STATUS	,	V_411
"    "	,	L_58
test_data	,	V_827
connector_type	,	V_643
"Got %d for test active\n"	,	L_528
i915_next_seqno_set	,	F_127
"OVL"	,	L_436
work_busy	,	F_261
edram	,	V_530
I915_TILING_NONE	,	V_20
i915_display_info	,	F_318
i915_ppgtt_info	,	F_231
fb_lock	,	V_464
"%s %u (%llu us)\n"	,	L_200
"Doorbell next cacheline: 0x%x\n\n"	,	L_356
intel_uncore_forcewake_get	,	F_135
connector_status_connected	,	V_686
"CRTC %d: pipe: %c, active=%s, (size=%dx%d), dither=%s, bpp=%d\n"	,	L_454
idx	,	V_770
"ML_UP"	,	L_381
CSR_VERSION	,	F_290
"\tversion wanted: %d.%d\n"	,	L_326
"ssp base: 0x%08x\n"	,	L_419
expires	,	V_317
drm_connector_list_iter	,	V_637
has_audio	,	V_697
GEN8_RING_PDP_LDW	,	F_225
CHV_POWER_SS0_SIG2	,	V_874
CHV_POWER_SS0_SIG1	,	V_872
"\tBound in GGTT at 0x%08x\n"	,	L_262
"   "	,	L_31
"Display IMR:\t%08x\n"	,	L_66
"C1DRB3 = 0x%04x\n"	,	L_280
"Frequency requested %d\n"	,	L_308
"pp"	,	L_20
common	,	V_152
driver_priv	,	V_102
stalled	,	V_323
CHV_EU19_PG_ENABLE	,	V_881
i915_vm_to_ppgtt	,	F_50
plane_rotation	,	F_312
"\t\tlast   "	,	L_464
rps_power_to_str	,	F_233
"RP CUR UP: %d (%dus)\n"	,	L_137
mask	,	V_407
flip_work	,	V_134
skl_ddb_entry	,	V_800
GEN8_DE_PORT_IMR	,	V_179
sink_support	,	V_617
dentry	,	V_918
kernel_param_unlock	,	F_18
PINEVIEW_SELF_REFRESH_EN	,	V_433
"RS1 VID: %d\n"	,	L_188
intel_connector_info	,	F_308
rb_lock	,	V_159
i915_hpd_storm_ctl_write	,	F_430
idr_for_each	,	F_59
i915_fbc_status	,	F_173
i915_handle_error	,	F_385
base	,	V_29
FW_BLC_SELF_EN	,	V_429
quirks	,	V_504
"RP PREV UP: %d (%dus)\n"	,	L_138
GEN6_PCODE_READ_MIN_FREQ_TABLE	,	V_445
prefix	,	V_144
rcctl1	,	V_357
"Render Power Well: %s\n"	,	L_204
GEN6_RP_CUR_DOWN_EI	,	V_276
"\tfixed mode:\n"	,	L_427
drrs_type	,	V_808
"HW context %u "	,	L_254
val	,	V_219
dpll	,	V_788
i915	,	V_210
"failed to update RPS to new softlimit\n"	,	L_542
"int"	,	L_3
work	,	V_132
"Failed to pin object\n"	,	L_373
"WM%d %u (%u.%u usec)\n"	,	L_536
GEN9_SS23_EU_PGCTL_ACK	,	F_416
IS_KABYLAKE	,	F_288
broadwell_sseu_device_status	,	F_420
" tracked hardware state:\n"	,	L_491
eu_total	,	V_884
DPFC_COMP_SEG_MASK	,	V_414
GFX_MODE	,	V_510
GEN6_RP_MEDIA_SW_MODE	,	V_364
slice_info	,	V_900
ENODEV	,	V_418
cur_wm_latency_open	,	F_375
private_data	,	V_206
GEN6_MBC_SNPCR_MASK	,	V_864
"Cursor"	,	L_509
I915_READ	,	F_79
vbt	,	V_450
mutex	,	V_751
psr2_live_status	,	F_258
debugfs_create_file	,	F_436
"PP_DIR_BASE_READ: 0x%08x\n"	,	L_296
requests	,	V_760
POWER_DOMAIN_PIPE	,	F_97
"%s: %lluMB\n"	,	L_319
intel_fbc_is_active	,	F_175
gpu_freq	,	V_439
rpupei	,	V_248
count_irq_waiters	,	F_232
i915_swizzle_info	,	F_218
i915_guc_log_control_set	,	F_256
EAGAIN	,	V_841
GEN6_CORE_CPD_STATE_MASK	,	V_390
test_type	,	V_825
fetch_status	,	V_536
PRINT_PARAM	,	F_16
TASK_UNINTERRUPTIBLE	,	V_842
"\tCEA rev: %d\n"	,	L_434
vma_lut	,	V_473
DROP_UNBOUND	,	V_856
psr2	,	V_633
udelay	,	F_166
intel_rc6_residency_us	,	F_161
wake_count	,	V_353
I915_BIT_6_SWIZZLE_NONE	,	V_483
i915_first_error_state	,	F_126
space	,	V_466
power_domain	,	V_171
newline	,	V_914
enc_to_dig_port	,	F_353
intel_context	,	V_470
i915_debugfs_connector_add	,	F_446
IS_I945G	,	F_184
"C0DRB3 = 0x%04x\n"	,	L_279
intel_uncore_forcewake_domain	,	V_351
offset	,	V_46
S_IRUGO	,	V_924
DCC	,	V_493
"\tIndex: %u\n"	,	L_359
"GMCH temp: %ld\n"	,	L_244
i915_dump_lrc	,	F_216
eu_cnt	,	V_876
PTR_ERR	,	F_253
LOW_POWER	,	V_519
rdmsrl	,	F_275
drm_i915_error_state_buf	,	V_207
edp	,	V_931
"\nRPS Autotuning inactive\n"	,	L_317
"  %s Slice Total: %u\n"	,	L_548
STATIC_DRRS_SUPPORT	,	V_809
"\tDRRS Supported: Yes\n"	,	L_515
i915_gem_seqno_info	,	F_92
kvmalloc_array	,	F_43
i915_dpcd_show	,	F_439
"DEEP_SLEEP"	,	L_384
platform	,	V_15
"MAD_DIMM_C0 = 0x%08x\n"	,	L_281
intel_guc	,	V_558
pin_display	,	V_19
"Total fences = %d\n"	,	L_108
purgeable_count	,	V_107
plane_state	,	V_688
postfix	,	V_761
value	,	V_796
instdone	,	V_298
i915_energy_uJ	,	F_274
INTEL_GEN	,	F_10
GEN9_PWRGT_RENDER_STATUS_MASK	,	V_394
rcu_read_unlock	,	F_67
"End"	,	L_504
GEN9_PGCTL_SS_ACK	,	F_418
GEN6_GT_GFX_RC6p	,	V_398
i915_gem_fence_regs_info	,	F_112
MCH_SECP_NRG_STTS	,	V_647
DROP_FREED	,	V_859
stolen	,	V_57
RING_WAIT	,	V_766
wrpll	,	V_792
drm_i915_gem_request	,	V_115
aliasing_ppgtt	,	V_508
get_tiling_flag	,	F_22
"PM IER:\t\t%08x\n"	,	L_91
per_file_ctx	,	F_221
crtc_mask	,	V_784
"Start"	,	L_503
objects	,	V_64
"(%s [%d]) "	,	L_255
"bool"	,	L_1
"\t%s [%d] waiting for %x\n"	,	L_175
for_each_intel_plane_on_crtc	,	F_314
"\tMIA Core status = 0x%x\n"	,	L_336
fbdev	,	V_456
SKL_CSR_DC3_DC5_COUNT	,	V_664
i915_ring_test_irq_get	,	F_392
DRM_MODE_CONNECTOR_DisplayPort	,	V_713
"PCU interrupt enable:\t%08x\n"	,	L_77
"Flip not associated with any ring\n"	,	L_48
stage_id	,	V_569
"Display Engine misc interrupt mask:\t%08x\n"	,	L_84
drm_plane_state	,	V_687
version	,	V_663
"270 "	,	L_443
is_available_info	,	V_904
filelist_mutex	,	V_114
i915_gem_object_pin_map	,	F_251
HEAD_ADDR	,	V_764
unused	,	V_220
pci_power_name	,	F_280
"\t\tRing begin: 0x%x\n"	,	L_371
"Video Turbo Mode: %s\n"	,	L_201
VLV_GT_MEDIA_RC6	,	V_369
"Max CD clock frequency: %d kHz\n"	,	L_156
total_overflow_count	,	V_561
"rq: "	,	L_478
"%u bound objects, %llu bytes\n"	,	L_37
"GT Interrupt IIR %d:\t%08x\n"	,	L_73
gt_perf_status	,	V_240
"\t\tactive "	,	L_465
"Workarounds applied: %d\n"	,	L_497
scaler_id	,	V_746
wm_latency_write	,	F_376
"RC3\n"	,	L_220
drm_crtc	,	V_641
ucode_size	,	V_545
"  %s Slice Mask: %04x\n"	,	L_547
" dpll_md: 0x%08x\n"	,	L_493
"Lowest (RPN) frequency: %dMHz\n"	,	L_144
MEMSWCTL	,	V_222
RSX_STATUS_ON	,	V_345
irq	,	V_843
drm_i915_gem_object	,	V_17
RSX_STATUS_RS1	,	V_348
RSX_STATUS_RS2	,	V_349
RSX_STATUS_RS3	,	V_350
minor_ver_found	,	V_541
ilk_wm_max_level	,	F_368
drm_for_each_connector_iter	,	F_322
"DDC = 0x%08x\n"	,	L_277
i915_gem_request_info	,	F_86
cdclk	,	V_293
DRM_MODE_REFLECT_X	,	V_729
DRM_MODE_REFLECT_Y	,	V_730
"RC6++ voltage: %dmV\n"	,	L_231
"\tExeclist CSB[%d]: 0x%08x, context: %d\n"	,	L_476
GEN9_PGCTL_SSA_EU311_ACK	,	V_894
vma	,	V_28
drm_for_each_fb	,	F_202
lockdep_assert_held	,	F_32
rb_next	,	F_89
WM1_LP_SR_EN	,	V_427
"no P-state info available\n"	,	L_154
helper	,	V_457
reg	,	V_355
EDP_PSR2_STATUS_STATE_MASK	,	V_612
"\tBootrom status = 0x%x\n"	,	L_334
GEN9_PGCTL_SSB_EU210_ACK	,	V_897
req	,	V_153
gpu_state_release	,	F_118
live_status	,	V_611
ret	,	V_70
fw_domain	,	V_352
active_requests	,	V_523
i915_gem_wait_for_idle	,	F_388
i915_mch_val	,	F_190
RING_CONTEXT_STATUS_PTR	,	F_336
i915_displayport_test_type_show	,	F_365
huc_fw	,	V_532
I915_GGTT_VIEW_ROTATED	,	V_48
port	,	V_706
"\t\tfirst  "	,	L_463
flush_count	,	V_559
private	,	V_12
GEN9_SS01_EU_PGCTL_ACK	,	F_415
skl_latency	,	V_835
"Stolen:\n"	,	L_30
"\t[0x%04x] 0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_264
db_cacheline	,	V_582
VLV_PSRSTAT	,	F_265
I915_MAP_WC	,	V_608
priotree	,	V_147
engine	,	V_31
intel_seq_print_mode	,	F_293
busy_frontbuffer_bits	,	V_619
flip_ready_vblank	,	V_140
end	,	V_804
"Kernel (anonymous) boosts: %d\n"	,	L_313
"Runtime power management not supported\n"	,	L_402
GEN8_DE_PIPE_IER	,	F_107
stage_desc_pool_vaddr	,	V_585
pm_ier	,	V_254
TILECTL	,	V_500
GEN6_RPSTAT1	,	V_270
seqno	,	V_146
" dpll:    0x%08x\n"	,	L_492
ent	,	V_919
GEN6_RP_STATE_LIMITS	,	V_259
chipset	,	V_437
crtc_h	,	V_738
i915_dpcd_open	,	F_443
swizzle_string	,	F_217
crtc_y	,	V_736
"Manually setting wedged to %llu"	,	L_538
IS_PINEVIEW	,	F_187
FW_BLC_SELF_VLV	,	V_434
intel_runtime_pm_get	,	F_94
"\t%2d: \t0x%x\n"	,	L_338
"Total power: %ld\n"	,	L_247
crtc_w	,	V_737
DRM_DEBUG	,	F_252
crtc_x	,	V_735
per_file_stats	,	F_49
i915_wedged_set	,	F_383
"GPU idle: %s\n"	,	L_403
domain_use_count	,	V_658
DISP_ARB_CTL	,	V_503
GEN9_PGCTL_SLICE_ACK	,	V_899
EDP_PSR_PERF_CNT	,	V_631
i915_forcewake_fops	,	V_922
spr_wm_latency_show	,	F_370
"Available"	,	L_545
"\nGuC logging stats:\n"	,	L_339
mapping	,	V_25
gen9_sseu_device_status	,	F_413
emitted_jiffies	,	V_150
"\t\tSC_INSTDONE: 0x%08x\n"	,	L_159
GEN7_RC_CTL_TO_MODE	,	V_365
IS_CANNONLAKE	,	F_417
out_unlock	,	V_514
i915_reg_t	,	T_10
RING_TAIL	,	F_331
connector	,	V_636
__always_inline	,	T_1
partial	,	V_45
I915_BIT_6_SWIZZLE_UNKNOWN	,	V_490
"low power"	,	L_302
"Down"	,	L_206
psrperf	,	V_614
"HW whitelist count for %s: %d\n"	,	L_498
i915_print_sseu_info	,	F_424
"CAPTURE_FS"	,	L_378
"  Avg. up: %d%% [above threshold? %d%%]\n"	,	L_315
DRRS_NOT_SUPPORTED	,	V_811
"Media Power Well: %s\n"	,	L_207
gen8_ppgtt_info	,	F_223
for_each_instdone_slice_subslice	,	F_146
"  Has Subslice Power Gating: %s\n"	,	L_557
CSR_VERSION_MAJOR	,	F_286
"RPS enabled? %d\n"	,	L_305
i915_hw_ppgtt	,	V_83
err	,	V_400
rcu_read_lock	,	F_65
"HW Enabled &amp; Active bit: %s"	,	L_395
i915_workarounds	,	V_793
i915_gem_object_info	,	F_60
timer_pending	,	F_152
"TILECTL = 0x%08x\n"	,	L_284
"\theader: offset is %d; size = %d\n"	,	L_328
PIPESTAT	,	F_99
drm_debugfs_create_files	,	F_438
action_timestamp	,	V_325
I915_WEDGED	,	V_306
i915_gem_context	,	V_94
"Dropping caches: 0x%08llx\n"	,	L_540
"  Has Slice Power Gating: %s\n"	,	L_556
"Flip queued on frame %d, (was ready on frame %d), now %d\n"	,	L_49
modifier	,	V_462
flush_delayed_work	,	F_389
GEN6_GT_PERF_STATUS	,	V_263
wait_queue	,	V_311
"%s%x [%x:%x] prio=%d @ %dms: %s\n"	,	L_56
i915_terminally_wedged	,	F_382
mode	,	V_671
"\tNo scalers available on this platform\n"	,	L_451
"Enabled"	,	L_546
cagf	,	V_246
"RC6   voltage: %dmV\n"	,	L_229
gtt_offset	,	V_142
"%u unbound objects, %llu bytes\n"	,	L_36
"\tDoorbell id: %d\n"	,	L_362
IPS_CTL	,	V_423
intel_display_power_get	,	F_101
new	,	V_839
DROP_ACTIVE	,	V_851
"%u objects, %llu bytes\n"	,	L_35
read	,	V_768
GEN9_PGCTL_SSB_EU311_ACK	,	V_898
rstdbyctl	,	V_327
"Fence %d, pin count = %d, object = "	,	L_109
uint16_t	,	T_13
struct_mutex	,	V_34
hpd_storm_threshold	,	V_911
"EDP_PSR2_STATUS_CTL: %x [%s]\n"	,	L_399
ss_max	,	V_868
DRM_MODE_CONNECTOR_eDP	,	V_644
kmap_atomic	,	F_213
FBC_CTL_FALSE_COLOR	,	V_421
"RS2 VID: %d\n"	,	L_189
"IDLE"	,	L_376
GUC_DPC_LOG_BUFFER	,	V_562
"RC7\n"	,	L_222
power_domains	,	V_653
INTEL_OUTPUT_UNKNOWN	,	V_719
kunmap_atomic	,	F_214
intel_connector	,	V_635
hw_whitelist_count	,	V_795
db_id	,	V_590
"PCU interrupt mask:\t%08x\n"	,	L_75
I915_WAIT_LOCKED	,	V_844
i915_debugfs_list	,	V_927
row	,	V_303
"i915_dpcd"	,	L_573
"Current sequence (%s): %x\n"	,	L_60
"GT Interrupt IMR %d:\t%08x\n"	,	L_72
to_intel_plane	,	F_320
VLV_DPFLIPSTAT	,	V_174
"Resetting error state\n"	,	L_111
any	,	V_154
mmio_base	,	V_763
"\tExeclist status: 0x%08x %08x\n"	,	L_474
"Hangcheck active, work pending\n"	,	L_169
I915_MADV_DONTNEED	,	V_40
rps	,	V_230
"bit6 swizzle for X-tiling = %s\n"	,	L_275
" wrpll:   0x%08x\n"	,	L_496
drm_i915_file_private	,	V_100
context_id	,	V_602
pri_latency	,	V_836
"unknown"	,	L_273
node_to_i915	,	F_1
GEN6_RC_CTL_RC6p_ENABLE	,	V_386
drm_info_node	,	V_2
"Global active requests: %d\n"	,	L_460
ring_begin	,	V_604
last_fence	,	V_56
ring	,	V_97
hw_max	,	V_860
i915_gem_obj_total_ggtt_size	,	F_27
BETWEEN	,	V_520
"RP PREV DOWN: %d (%dus)\n"	,	L_142
"GT awake? %s\n"	,	L_459
pm_isr	,	V_256
mbox	,	V_779
"PCU interrupt identity:\t%08x\n"	,	L_76
rpcurup	,	V_249
C0DRB3	,	V_495
LONG_MAX	,	V_854
"FAST_SLEEP"	,	L_383
pin_count	,	V_33
load_err_log	,	V_607
vlv_punit_read	,	F_132
fault_irq_set	,	F_387
DRM_MODE_ROTATE_180	,	V_727
"Master IER:\t%08x\n"	,	L_87
SOFT_SCRATCH	,	F_242
SKL_CSR_DC5_DC6_COUNT	,	V_665
"BUFON_FW"	,	L_380
debug_dump	,	V_507
intel_dp_mst_info	,	F_302
delayed_work_pending	,	F_153
MSR_RAPL_POWER_UNIT	,	V_646
"\t%*pb\n"	,	L_355
HSW_CAGF_SHIFT	,	V_283
GFP_KERNEL	,	V_72
"DRRS_State: Unknown(%d)\n"	,	L_521
GEN6_MBC_SNPCR_SHIFT	,	V_865
"Max P-state: P%d\n"	,	L_186
"Boost freq: %d\n"	,	L_181
" (%s)"	,	L_28
source_ok	,	V_618
"RPMODECTL: 0x%08x\n"	,	L_131
"RS1\n"	,	L_195
BUILD_BUG	,	F_7
"\tFailed to get pages for context object\n\n"	,	L_263
i_private	,	V_214
BDW_FBC_COMP_SEG_MASK	,	V_409
mutex_unlock	,	F_47
"\tPP_DIR_BASE: 0x%08x\n"	,	L_481
"Unknown\n"	,	L_223
intel_attached_encoder	,	F_352
task_struct	,	V_117
GEN8_CSB_WRITE_PTR	,	F_338
attribute	,	V_588
DSPADDR	,	F_81
typeof	,	F_91
scaler_users	,	V_745
"  %-13s%8u%8u%8u\n"	,	L_508
RSX_STATUS_RC1	,	V_346
seq_file	,	V_6
"Up threshold: %d%%\n"	,	L_139
enableddisabled	,	F_188
for_each_power_domain	,	F_282
DSPSURF	,	F_80
i915_guc_log_control_get	,	F_255
HPD_STORM_DEFAULT_THRESHOLD	,	V_915
pm_intrmsk_mbz	,	V_288
port_unpack	,	F_341
"Power well/domain"	,	L_409
GEN6_RP_CUR_DOWN	,	V_278
mutex_lock	,	F_58
rp_state_cap	,	V_241
"ECOCHK: 0x%08x\n"	,	L_300
"\t\tRing end: 0x%x\n"	,	L_372
DROP_RETIRE	,	V_852
intel_uncore_forcewake_put	,	F_139
i915_ddb_info	,	F_346
cache_list	,	V_93
"Hangcheck active, timer fires in %dms\n"	,	L_168
"\tVBT: DRRS_type: None"	,	L_512
sandybridge_pcode_read	,	F_169
sseu_dev_info	,	V_866
"idle GPU freq: %d MHz\n"	,	L_122
obj_rank_by_stolen	,	F_40
IS_GEN9_BC	,	F_144
i915_shared_dplls_info	,	F_343
i915_gpu_state_put	,	F_119
"\t\t[head %04x, postfix %04x, tail %04x, batch 0x%08x_%08x]\n"	,	L_466
"Chipset power: %ld\n"	,	L_245
i915_guc_client	,	V_566
GTIER	,	V_186
"RC6 \"Locked to RPn\" residency since boot:"	,	L_225
i915_power_well	,	V_655
pci_dev	,	V_648
mutex_lock_interruptible	,	F_44
IER	,	V_192
name	,	V_8
" (frontbuffer: 0x%03x)"	,	L_29
intel_engine_get_instdone	,	F_151
aux	,	V_699
rpcurdown	,	V_252
GEN8_GT_SLICE_INFO	,	V_901
i915_vbt	,	F_197
"%llu"	,	L_401
mappable_end	,	V_113
"GT Interrupt IER %d:\t%08x\n"	,	L_74
HAS_GUC_UCODE	,	F_241
"\tload: %s\n"	,	L_325
"program base: 0x%08x\n"	,	L_418
skl_ddb_allocation	,	V_798
"\t\tLRCA: 0x%x\n"	,	L_370
guc_execlist_context	,	V_599
"SW control enabled: %s\n"	,	L_183
for_each_intel_connector_iter	,	F_269
GEN9_MEDIA_PG_ENABLE	,	V_385
"min GPU freq: %d MHz\n"	,	L_121
seq_write	,	F_196
intel_crtc_info	,	F_297
enc_to_mst	,	F_303
pw_status	,	V_358
eu_mask	,	V_890
"\tVBT: DRRS_type: Seamless"	,	L_511
HAS_CSR	,	F_285
"  %s Subslice Per Slice: %u\n"	,	L_551
GEN6_RP_CONTROL	,	V_267
ggtt_view	,	V_42
"ARB_MODE = 0x%08x\n"	,	L_286
GEN9_PGCTL_SSA_EU210_ACK	,	V_893
get_active_flag	,	F_19
HIGH_POWER	,	V_521
max_cdclk_freq	,	V_295
rpdown	,	V_528
HAS_PSR	,	F_260
"Render IER:\t%08x\n"	,	L_88
uint64_t	,	T_11
waitqueue_active	,	F_149
drm_device	,	V_62
kvfree	,	F_48
hw_min	,	V_861
slice	,	V_299
"Enabled: %s\n"	,	L_390
HAS_LLC	,	F_194
rsa_offset	,	V_546
guc_stage_desc	,	V_583
"bpc: %u\n"	,	L_534
"PCI device power state: %s [%d]\n"	,	L_407
fbc	,	V_404
object_count	,	V_71
GTIIR	,	V_187
"  default context:\n"	,	L_290
crtc	,	V_129
IIR	,	V_193
"Graphics Interrupt identity:		%08x\n"	,	L_105
i915_gem_find_active_request	,	F_326
"  idle:%d, efficient:%d, boost:%d\n"	,	L_310
I915_DEBUGFS_ENTRIES	,	V_928
GEN9_FREQ_SCALER	,	V_291
"  Plane%-8d%8u%8u%8u\n"	,	L_507
synchronize_rcu	,	F_401
format_name	,	V_734
FW_BLC_SELF	,	V_428
intel_scaler	,	V_747
gen9_powergate_enable	,	V_372
flags	,	V_308
I915_GGTT_VIEW_NORMAL	,	V_43
drm_connector_list_iter_end	,	F_272
i915_hpd_storm_ctl_show	,	F_429
CSR_HTP_SKL	,	V_668
enabled	,	V_522
GS_BOOTROM_MASK	,	V_552
GEN6_DECODE_RC6_VID	,	F_170
GEN6_RPNSWREQ	,	V_265
GEN9_PWRGT_DOMAIN_STATUS	,	V_380
rpprevup	,	V_250
pm_iir	,	V_257
slice_common	,	V_301
OPREGION_SIZE	,	V_449
i915_guc_log_dump	,	F_250
spin_unlock_irq	,	F_82
GEN6_GT_GFX_RC6	,	V_397
"%hu %hu %hu %hu %hu %hu %hu %hu"	,	L_537
i915_gem_set_global_seqno	,	F_128
debugfs_root	,	V_921
drm_dp_mst_port_has_audio	,	F_304
IS_I965GM	,	F_183
i915_ring_seqno_info	,	F_87
"Pipe %c IMR:\t%08x\n"	,	L_78
HSW_CAGF_MASK	,	V_282
"Actual freq: %d MHz\n"	,	L_149
EDP_PSR2_STATUS_CTL	,	V_634
width	,	V_51
"  %s EU Total: %u\n"	,	L_552
"RS2 (RC6)\n"	,	L_196
max_freq_softlimit	,	V_444
vtotal	,	V_680
"\n"	,	L_397
GEN6_TURBO_DISABLE	,	V_266
"L-shaped memory detected\n"	,	L_288
CSR_PROGRAM	,	F_292
"Graphics Interrupt mask:		%08x\n"	,	L_106
hweight8	,	F_423
ht_count	,	V_476
i915_ring_missed_irq_set	,	F_391
gpu_error	,	V_307
"Connector info\n"	,	L_457
"Port hotplug:\t%08x\n"	,	L_69
i915_error_state_write	,	F_122
"PRI"	,	L_437
RING_CTL	,	F_332
GEN9_PG_ENABLE	,	V_379
GEN9_CAGF_SHIFT	,	V_281
for_each_pipe	,	F_96
visible	,	V_757
i915_debugfs_files	,	V_923
GTIMR	,	V_188
IMR	,	V_194
inflight_seqnos	,	V_321
MEMSTAT_VID_MASK	,	V_225
intel_gpu_freq	,	F_133
VLV_EDP_PSR_ACTIVE_NORFB_UP	,	V_628
MEMMODE_FMAX_SHIFT	,	V_341
"%llu [%llu] gtt total\n"	,	L_41
reqf	,	V_247
FW_CSPWRDWNEN	,	V_435
GEN6_RP_MEDIA_MODE_MASK	,	V_363
ht_size	,	V_474
MEMMODE_BOOST_FREQ_SHIFT	,	V_334
"\nGuC status 0x%08x:\n"	,	L_333
"MST Source Port %c\n"	,	L_526
pm_imr	,	V_255
drm_connector	,	V_684
GEN6_RP_PREV_UP	,	V_275
intel_framebuffer	,	V_452
"\tISR:   flush count %10u, overflow count %10u\n"	,	L_340
"\tAttribute: 0x%x\n"	,	L_360
ppos	,	V_218
"Down threshold: %d%%\n"	,	L_143
"PM IMR:\t\t%08x\n"	,	L_93
"GAMTARBMODE = 0x%08x\n"	,	L_285
addr	,	V_136
"FB tracking busy bits: 0x%08x\n"	,	L_232
"DRRS_State: DRRS_LOW_RR\n"	,	L_520
CHV_EU08_PG_ENABLE	,	V_880
wq_tail	,	V_576
"platform: %s\n"	,	L_9
DPINVGTT	,	V_175
width_mm	,	V_709
i915_gem_context_is_default	,	F_222
GS_BOOTROM_SHIFT	,	V_553
"\taudio support: %s\n"	,	L_429
"Render RC6 residency since boot:"	,	L_208
"SSEU Device Info\n"	,	L_559
"Size"	,	L_505
active_crtc_cnt	,	V_818
i915_displayport_test_active_open	,	F_361
DROP_SHRINK_ALL	,	V_858
plane	,	V_50
unbound	,	V_79
"\tmodes:\n"	,	L_435
"%02lx"	,	L_535
i915_capabilities	,	F_8
"Display Engine port interrupt identity:\t%08x\n"	,	L_82
i915_gem_retire_requests	,	F_396
"---------\n"	,	L_453
awake	,	V_319
ring_end	,	V_605
IVB_FBC_COMP_SEG_MASK	,	V_410
i915_wedged_get	,	F_381
i915_hpd_storm_ctl_open	,	F_434
"Current VID: %d\n"	,	L_114
i915_displayport_test_type_open	,	F_366
"Current RS state: "	,	L_191
ucode_offset	,	V_544
cpu_fifo_underrun_disabled	,	V_758
"Min freq: %d MHz\n"	,	L_151
GEN6_CURIAVG_MASK	,	V_277
HAS_PCH_SPLIT	,	F_109
MEMSTAT_PSTATE_MASK	,	V_227
i915_hotplug	,	V_909
CONFIG_DRM_FBDEV_EMULATION	,	F_199
i915_runtime_pm_status	,	F_276
object_memory	,	V_112
submissions	,	V_578
"Detected: %s\n"	,	L_562
subpixel_order	,	V_711
dump_load_err	,	V_606
"g"	,	L_19
breadcrumbs	,	V_156
RCS	,	V_314
VLV_EDP_PSR_CURR_STATE_MASK	,	V_627
i915_sseu_status	,	F_426
test_bit	,	F_148
"LLC: %s\n"	,	L_318
GEN9_RENDER_PG_ENABLE	,	V_384
EDP_PSR_ENABLE	,	V_624
"Pipe %c power disabled\n"	,	L_67
"GuC firmware status:\n"	,	L_332
panel	,	V_693
hw_lock	,	V_231
"SSEU Device Status\n"	,	L_560
ia_freq	,	V_440
backlight_off_delay	,	V_935
ce	,	V_471
CHV_POWER_SS1_SIG1	,	V_873
CHV_POWER_SS1_SIG2	,	V_875
"bit6 swizzle for Y-tiling = %s\n"	,	L_276
current_state	,	V_651
i915_gem_object_unpin_pages	,	F_215
", active"	,	L_312
fls	,	F_422
"\tname: %s\n"	,	L_431
"%02x%02x%02x%02x%02x%02x\n"	,	L_400
"\t--Plane id %d: type=%s, crtc_pos=%4dx%4d, crtc_size=%4dx%4d, src_pos=%d.%04ux%d.%04u, src_size=%d.%04ux%d.%04u, format=%s, rotation=%s\n"	,	L_448
DRM_DEBUG_KMS	,	F_432
"Display IIR:\t%08x\n"	,	L_64
DPFC_STATUS	,	V_413
intel_runtime_pm_put	,	F_111
PUNIT_REG_GPU_FREQ_STS	,	V_232
" crtc_mask: 0x%08x, active: 0x%x, on: %s\n"	,	L_490
"Media RC6 residency since boot:"	,	L_209
i915_vma_is_ggtt	,	F_29
GEN8_PCU_IMR	,	V_176
"Currently: unknown\n"	,	L_240
acthd	,	V_304
dp	,	V_704
intel_dp_info	,	F_300
cur_wm_latency_show	,	F_371
"Manually setting max freq to %llu\n"	,	L_541
" (display)"	,	L_17
intel_shared_dpll	,	V_781
"  %s Subslice Mask: %04x\n"	,	L_550
doorbell_bitmap	,	V_581
fp1	,	V_791
fbdev_fb	,	V_453
fp0	,	V_790
"Render IMR:\t%08x\n"	,	L_90
DRM_MODE_CONNECTOR_LVDS	,	V_715
execlist_port	,	V_772
DRM_ERROR	,	F_442
i915_displayport_test_active_show	,	F_360
min_eu_in_pool	,	V_905
i915_drrs	,	V_806
boosts	,	V_525
fb	,	V_458
fops	,	V_926
i915_frequency_info	,	F_129
VLV_IMR	,	V_169
"0 "	,	L_440
cursor	,	V_756
"%s:\n"	,	L_172
"\tRequests:\n"	,	L_462
HAS_POOLED_EU	,	F_425
i915_gem_framebuffer_info	,	F_198
"HuC firmware status:\n"	,	L_322
"Current P-state: %d\n"	,	L_115
fw	,	V_534
"MAD_DIMM_C1 = 0x%08x\n"	,	L_282
MEMSTAT_PSTATE_SHIFT	,	V_228
GEN9_PGCTL_SSB_EU19_ACK	,	V_896
DP_TEST_LINK_VIDEO_PATTERN	,	V_829
i915_ggtt_offset	,	F_210
client	,	V_567
LRC_STATE_PN	,	V_479
drm_modeset_lock_all	,	F_267
"CUR"	,	L_438
eu_per_subslice	,	V_885
EDP_PSR_CTL	,	V_623
ring_lrca	,	V_603
mapped_count	,	V_106
get_pid_task	,	F_205
busy_bits	,	V_402
CHV_EU311_PG_ENABLE	,	V_883
rotated	,	V_49
i915_frontbuffer_tracking	,	F_172
gt	,	V_318
GEN6_RC_CTL_RC6pp_ENABLE	,	V_387
scalers	,	V_749
"[k]batch pool"	,	L_33
engines_used	,	V_591
obj	,	V_18
I915_SHRINK_UNBOUND	,	V_857
subslice_7eu	,	V_903
intel_irqs_enabled	,	F_278
MISSING_CASE	,	F_36
dev_priv	,	V_11
hw	,	V_294
FBC_STAT_COMPRESSED	,	V_417
header_offset	,	V_542
DCC2	,	V_494
inactive	,	V_89
MEMMODECTL	,	V_329
i915_drpc_info	,	F_171
for_each_fw_domain	,	F_158
"180 "	,	L_442
id	,	V_55
intel_wait	,	V_161
" dirty"	,	L_12
i915_max_freq_get	,	F_403
i915_priolist	,	V_774
VLV_IIR	,	V_167
"disabled"	,	L_352
RING_START	,	F_329
i915_error_state_to_str	,	F_115
index	,	V_586
i915_reset_error_state	,	F_124
i915_vma_is_pinned	,	F_34
"Display IER:\t%08x\n"	,	L_63
GEN8_MASTER_IRQ	,	V_165
intel_mst	,	V_701
IS_BROXTON	,	F_291
i915_displayport_test_data_show	,	F_363
sseu_subslice_total	,	F_421
"Min P-state: P%d\n"	,	L_187
HAS_GUC_SCHED	,	F_246
"unsigned int"	,	L_5
"Boost freq: %d MHz\n"	,	L_152
"none"	,	L_266
GEN8_GT_IIR	,	F_103
"\tRSA: offset is %d; size = %d\n"	,	L_330
usage_count	,	V_650
" fp0:     0x%08x\n"	,	L_494
test_active	,	V_824
strings	,	V_518
lockdep_set_current_reclaim_state	,	F_397
i915_gem_gtt_info	,	F_68
"MMIO update completed? %d\n"	,	L_53
u16	,	T_9
GEN6_RP_MEDIA_TURBO	,	V_361
"bug"	,	L_274
conn_iter	,	V_638
"Master Interrupt Control:\t%08x\n"	,	L_62
"RC6\n"	,	L_221
power_well_count	,	V_654
I915_GGTT_VIEW_PARTIAL	,	V_44
"\tversion found: %d.%d\n"	,	L_327
EFAULT	,	V_840
doorbell_cookie	,	V_573
to_i915	,	F_2
intel_display_power_put	,	F_100
i915_gpu_state	,	V_205
rpstat	,	V_245
"Core Power Down: %s\n"	,	L_224
"(deleted) "	,	L_256
"Graphics Interrupt mask (%s):	%08x\n"	,	L_107
hsync_end	,	V_675
semaphores	,	V_777
has_drrs	,	V_812
i915_vma	,	V_27
cur_wm_latency_write	,	F_380
pdev	,	V_649
drm_encoder	,	V_682
"\tfb: %d, pos: %dx%d, size: %dx%d\n"	,	L_425
for_each_encoder_on_crtc	,	F_298
"efficient (RPe) frequency: %d MHz\n"	,	L_123
get_pin_mapped_flag	,	F_26
u32	,	T_4
"North Display Interrupt mask:		%08x\n"	,	L_100
GEN6_RP_STATE_CAP	,	V_262
MAD_DIMM_C2	,	V_499
rb_node	,	V_157
MAD_DIMM_C1	,	V_498
MAD_DIMM_C0	,	V_497
mm	,	V_24
i915_debugfs_register	,	F_435
level	,	V_831
VLV_IER	,	V_166
GEN6_RP_DOWN_THRESHOLD	,	V_269
WM1_LP_ILK	,	V_426
THIS_MODULE	,	V_16
"  Min EU in pool: %u\n"	,	L_555
"\tRING_START: 0x%08x [0x%08x]\n"	,	L_467
entry	,	V_801
sig2	,	V_871
sig1	,	V_870
DRM_PLANE_TYPE_CURSOR	,	V_723
GEN8_GT_IER	,	F_104
list_last_entry	,	F_325
"not supported\n"	,	L_238
drm_framebuffer	,	V_454
kernel_param_lock	,	F_15
head	,	V_467
total	,	V_67
"MAD_DIMM_C2 = 0x%08x\n"	,	L_283
bpc	,	V_830
edid	,	V_828
I915_RESET_BACKOFF	,	V_309
drm_mm_node_allocated	,	F_30
"0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_375
ok	,	V_797
on	,	V_786
wait_on_bit	,	F_386
ubuf	,	V_203
"RPDECLIMIT: 0x%08x\n"	,	L_133
"GuC stage descriptor %u:\n"	,	L_358
spr_wm_latency_open	,	F_373
get_pin_flag	,	F_21
FW_DOMAIN_ID_RENDER	,	V_376
u64	,	T_3
pd	,	V_511
"Idleness DRRS: Disabled"	,	L_516
i915_gem_active_isset	,	F_37
capture_miss_count	,	V_565
GEN6_RP_PREV_DOWN	,	V_279
"on\n"	,	L_192
"IRQs disabled: %s\n"	,	L_404
VLV_MASTER_IER	,	V_185
GAM_ECOCHK	,	V_513
GEN6_RP_ENABLE	,	V_362
GEN6_CAGF_MASK	,	V_284
I915_TILING_X	,	V_21
batch_pool	,	V_92
"0x%08x\n"	,	L_488
guc_id	,	V_598
i915_dpcd_debug	,	V_929
"No active crtc found\n"	,	L_525
I915_WRITE	,	F_179
in_use	,	V_750
i915_guc_client_info	,	F_244
i915_edp_psr_status	,	F_259
PAGE_SHIFT	,	V_47
HAS_GMCH_DISPLAY	,	F_374
I915_TILING_Y	,	V_22
pipe_bpp	,	V_755
"Total %lu objects, %llu bytes, %llu GTT size\n"	,	L_32
BXT_GT_PERF_STATUS	,	V_261
i915_reset_backoff	,	F_384
"waiting"	,	L_471
for_each_engine	,	F_53
object_idr	,	V_120
"Main link in standby mode: %s\n"	,	L_394
i915_chipset_val	,	F_191
bind_count	,	V_78
rb	,	V_158
str	,	V_208
node	,	V_3
DRM_PLANE_TYPE_OVERLAY	,	V_721
RING_EXECLIST_STATUS_LO	,	F_334
efficient_freq	,	V_238
i915_interrupt_info	,	F_93
rgvswctl	,	V_221
", normal"	,	L_21
rq	,	V_143
CONFIG_PM	,	F_279
GEN6_GT_GFX_RC6_LOCKED	,	V_396
hw_state	,	V_787
display_info	,	V_708
GUC_CRASH_DUMP_LOG_BUFFER	,	V_563
i915_vma_is_active	,	F_51
client_link	,	V_122
"\tRING_HEAD:  0x%08x [0x%08x]\n"	,	L_468
err_unlock	,	V_846
sc	,	V_748
can_mst	,	V_819
RSX_STATUS_RC1E	,	V_347
pipe_config	,	V_742
intel_crtc_get_vblank_counter	,	F_77
"DISP_ARB_CTL = 0x%08x\n"	,	L_287
INTEL_INFO	,	F_9
RING_MODE_GEN7	,	F_227
ss	,	V_869
atomic_read	,	F_39
"Deepest RC6 Enabled: %s\n"	,	L_217
u8	,	T_12
hweight32	,	F_419
"pm_intrmsk_mbz: 0x%08x\n"	,	L_125
"aliasing PPGTT:\n"	,	L_298
buf	,	V_211
eu_reg	,	V_889
max_t	,	F_412
S_IWUSR	,	V_925
i915_mmio_reg_offset	,	F_345
guc_fw	,	V_549
"\nRPS Autotuning (current \"%s\" window):\n"	,	L_314
"%u mapped objects, %llu bytes\n"	,	L_39
DRM_MODE_ROTATE_270	,	V_728
"pd gtt offset: 0x%08x\n"	,	L_299
I915_READ_FW	,	F_167
fb_tracking	,	V_401
"Setting HPD storm detection threshold to %d\n"	,	L_564
has_slice_pg	,	V_906
"N/A"	,	L_447
"\tPP_DIR_BASE_READ: 0x%08x\n"	,	L_482
proc_desc_offset	,	V_570
"\tunderrun reporting: cpu=%s pch=%s \n"	,	L_456
i915_gpu_info_open	,	F_120
intel_uncore_forcewake_domain_to_str	,	F_159
hsync_start	,	V_674
transcoder	,	V_625
"RPSTAT1: 0x%08x\n"	,	L_130
RING_PP_DIR_BASE	,	F_228
i915_dmc_info	,	F_284
DP_DPCD_REV	,	V_696
boost_freq	,	V_292
drm_display_mode	,	V_670
i915_error_state_buf_init	,	F_114
" (%sgtt offset: %08llx, size: %08llx"	,	L_18
"DC5 -&gt; DC6 count: %d\n"	,	L_417
"\tACTHD:  0x%08x_%08x\n"	,	L_472
gen9_powergate_status	,	V_373
RING_EXECLIST_STATUS_HI	,	F_335
for_each_engine_masked	,	F_249
vm	,	V_85
" (stolen: %08llx)"	,	L_27
"Logical Ring Contexts are disabled\n"	,	L_265
pid_task	,	F_66
"\nCRTC %d:  "	,	L_524
"i915.%s=%u\n"	,	L_6
desc	,	V_584
"\tDPC:   flush count %10u, overflow count %10u\n"	,	L_341
GEN8_CSB_ENTRIES	,	V_771
i915_guc_log_control	,	F_257
intel_flip_work	,	V_131
pending	,	V_135
GEN8_GT_IMR	,	F_102
i915_dp_mst_info	,	F_351
for_each_hpd_pin	,	F_433
"  %s Subslice Total: %u\n"	,	L_549
wm	,	V_802
missed_irq_rings	,	V_322
VLV_GTLC_PW_MEDIA_STATUS_MASK	,	V_367
simple_read_from_buffer	,	F_116
"  no ppgtt for context %d\n"	,	L_289
" (ringbuffer, space: %d, head: %u, tail: %u)"	,	L_253
"  Avg. down: %d%% [below threshold? %d%%]\n"	,	L_316
fw_path	,	V_662
READ_ONCE	,	F_42
"Hangcheck inactive\n"	,	L_170
"\t\tINSTDONE: 0x%08x\n"	,	L_158
enable_hangcheck	,	V_313
intel_encoder	,	V_681
i915_ips_status	,	F_180
intel_display_power_domain_str	,	F_283
", scalers[%d]: use=%s, mode=%x"	,	L_450
jiffies_to_msecs	,	F_85
wq_size	,	V_574
"\taction = %s(%d) %d ms ago\n"	,	L_177
"(log data unaccessible)\n"	,	L_374
"\tPP_DIR_DCLV: 0x%08x\n"	,	L_483
"Max freq: %d MHz\n"	,	L_153
shared_dplls	,	V_783
subslice_mask	,	V_879
"No flip due on pipe %c (plane %c)\n"	,	L_44
RING_PP_DIR_DCLV	,	F_230
comm	,	V_125
intel_dp_sink_crc	,	F_271
RCX_SW_EXIT	,	V_343
single_open	,	F_362
rpprevdown	,	V_253
"RC3 (RC6+)\n"	,	L_197
i915_ring_test_irq_set	,	F_393
sampler	,	V_302
"DPFLIPSTAT:\t%08x\n"	,	L_70
"No requests\n"	,	L_59
"North Display Interrupt identity:	%08x\n"	,	L_99
ESRCH	,	V_515
RSTDBYCTL	,	V_330
"RP CUR UP EI: %d (%dus)\n"	,	L_136
"\t\tROW_INSTDONE[%d][%d]: 0x%08x\n"	,	L_161
kfree	,	F_359
"high power"	,	L_304
i915_error_state_open	,	F_125
ironlake_drpc_info	,	F_156
"Turbo enabled: %s\n"	,	L_202
"\tDRRS Supported : No"	,	L_523
out	,	V_74
"Display Engine misc interrupt identity:\t%08x\n"	,	L_85
intel_pipe_crc_create	,	F_437
spr_latency	,	V_837
has_subslice_pg	,	V_907
GEN6_CURBSYTAVG_MASK	,	V_274
GEN8_DE_PIPE_IIR	,	F_106
VLV_EDP_PSR_ACTIVE_SF_UPDATE	,	V_629
power	,	V_517
CSR_VERSION_MINOR	,	F_287
down_threshold	,	V_290
drrs	,	V_807
i915_gem_batch_pool_info	,	F_83
to_intel_framebuffer	,	F_200
"DC3 -&gt; DC5 count: %d\n"	,	L_416
"0x%X: 0x%08X, mask: 0x%08X, read: 0x%08x, status: %s\n"	,	L_499
"RC6+  voltage: %dmV\n"	,	L_230
"GFX_MODE: 0x%08x\n"	,	L_294
EINVAL	,	V_609
"Copied %d bytes from user\n"	,	L_527
"Core Power Down\n"	,	L_219
depth	,	V_460
out_rpm	,	V_516
gfx	,	V_438
info_ent	,	V_127
intel_display_power_get_if_enabled	,	F_98
rpdownei	,	V_251
I915_READ_IMR	,	F_110
VLV_GTLC_PW_STATUS	,	V_359
MEMMODE_SWMODE_EN	,	V_336
copy_from_user	,	F_377
MEMSTAT_VID_SHIFT	,	V_226
"Doorbell map:\n"	,	L_354
mem_freq	,	V_233
"Waiter holding struct mutex\n"	,	L_165
data	,	V_10
"\t\tBusy_frontbuffer_bits: 0x%X"	,	L_517
"Compressing: %s\n"	,	L_237
db_trigger_uk	,	V_594
intel_breadcrumbs	,	V_155
"%u purgeable objects, %llu bytes\n"	,	L_38
lower_32_bits	,	F_328
i915_wa_registers	,	F_344
GEN8_GT_ISR	,	F_142
"Render p-state ratio: %d\n"	,	L_127
pch_fifo_underrun_disabled	,	V_759
INSTPM_SELF_EN	,	V_431
i915_guc_info	,	F_247
I915_READ_NOTRACE	,	F_165
"\tCRASH: flush count %10u, overflow count %10u\n"	,	L_342
RING_CONTEXT_STATUS_BUF_LO	,	F_339
"Pipe %c IIR:\t%08x\n"	,	L_79
"vdisplay: %d\n"	,	L_533
i915_instdone_info	,	F_145
opregion	,	V_447
cur_latency	,	V_838
INSTPM	,	V_430
workarounds	,	V_794
"%u display objects (pinned), %llu bytes\n"	,	L_40
execlist_first	,	V_773
link	,	V_526
"total: %d\n"	,	L_55
guc_engine_id	,	V_597
file_stats	,	V_76
"  Has Pooled EU: %s\n"	,	L_554
"&lt;unknown&gt;"	,	L_42
for_each_universal_plane	,	F_347
intel_lvds_info	,	F_307
GEN8_DE_PIPE_IMR	,	F_105
"%s [%d]: %d boosts%s\n"	,	L_311
"\tProcess descriptor: 0x%x\n"	,	L_365
spin_lock	,	F_62
dma_buf	,	V_80
dpcd_block	,	V_930
"HW control enabled: %s\n"	,	L_182
"\tPDP%d 0x%016llx\n"	,	L_293
intel_freq_opcode	,	F_405
"dpcd read (%zu bytes at %u) failed (%zd)\n"	,	L_567
rb_entry	,	F_90
no_fbc_reason	,	V_406
"  Has EU Power Gating: %s\n"	,	L_558
list_for_each_entry_reverse	,	F_61
CRSTANDVID	,	V_331
"\t\tconnector %d: type: %s, status: %s"	,	L_423
i915_sink_crc	,	F_266
", rotated [(%ux%u, stride=%u, offset=%u), (%ux%u, stride=%u, offset=%u)]"	,	L_23
compliance	,	V_823
i915_gem_object_last_write_engine	,	F_38
kstrtouint	,	F_431
i915_forcewake_domains	,	F_157
VLV_IIR_RW	,	V_168
__builtin_strcmp	,	F_4
