digraph Diagram {
  node [shape=box]; # Comment
    "PE_U70_mul" -> "PE_U8_add";
    "PE_U6_add" -> "PE_U8_add";
    "const999" -> "PE_U72_mul";
    "lb_conv1_2_stencil_update_stream$reg_0_1" -> "PE_U72_mul";
    "const999" -> "PE_U70_mul";
    "lb_conv1_2_stencil_update_stream$mem_1" -> "PE_U70_mul";
    "const999" -> "PE_U68_mul";
    "lb_repeat_edge_2_stencil_update_stream$reg_0_1" -> "PE_U68_mul";
    "const999" -> "PE_U66_mul";
    "lb_conv1_2_stencil_update_stream$reg_2_1" -> "PE_U66_mul";
    "const999" -> "PE_U64_mul";
    "lb_repeat_edge_2_stencil_update_stream$reg_1_2" -> "PE_U64_mul";
    "const999" -> "PE_U62_mul";
    "lb_repeat_edge_2_stencil_update_stream$reg_1_1" -> "PE_U62_mul";
    "const999" -> "PE_U60_mul";
    "lb_repeat_edge_2_stencil_update_stream$reg_2_1" -> "PE_U60_mul";
    "PE_U58_mul" -> "PE_U6_add";
    "PE_U36_add" -> "PE_U6_add";
    "const999" -> "PE_U58_mul";
    "lb_conv1_2_stencil_update_stream$reg_1_1" -> "PE_U58_mul";
    "const999" -> "PE_U56_mul";
    "PE_U16_add" -> "PE_U56_mul";
    "const999" -> "PE_U54_mul";
    "lb_conv1_2_stencil_update_stream$reg_1_2" -> "PE_U54_mul";
    "const999" -> "PE_U52_mul";
    "lb_conv1_2_stencil_update_stream$reg_0_2" -> "PE_U52_mul";
    "const999" -> "PE_U50_mul";
    "lb_repeat_edge_2_stencil_update_stream$mem_1" -> "PE_U50_mul";
    "const999" -> "PE_U48_mul";
    "INPUT" -> "PE_U48_mul";
    "const999" -> "PE_U46_mul";
    "lb_repeat_edge_2_stencil_update_stream$reg_0_2" -> "PE_U46_mul";
    "const999" -> "PE_U44_mul";
    "PE_U16_add" -> "PE_U44_mul";
    "const999" -> "PE_U42_mul";
    "lb_repeat_edge_2_stencil_update_stream$reg_2_2" -> "PE_U42_mul";
    "const999" -> "PE_U40_mul";
    "lb_conv1_2_stencil_update_stream$mem_2" -> "PE_U40_mul";
    "PE_U56_mul" -> "PE_U4_add";
    "PE_U12_add" -> "PE_U4_add";
    "const999" -> "PE_U38_mul";
    "lb_repeat_edge_2_stencil_update_stream$mem_2" -> "PE_U38_mul";
    "PE_U54_mul" -> "PE_U36_add";
    "PE_U18_add" -> "PE_U36_add";
    "PE_U38_mul" -> "PE_U34_add";
    "PE_U20_add" -> "PE_U34_add";
    "PE_U68_mul" -> "PE_U32_add";
    "PE_U28_add" -> "PE_U32_add";
    "PE_U66_mul" -> "PE_U30_add";
    "PE_U26_add" -> "PE_U30_add";
    "PE_U46_mul" -> "PE_U28_add";
    "PE_U2_add" -> "PE_U28_add";
    "PE_U44_mul" -> "PE_U26_add";
    "const0" -> "PE_U26_add";
    "PE_U62_mul" -> "PE_U24_add";
    "PE_U22_add" -> "PE_U24_add";
    "PE_U64_mul" -> "PE_U22_add";
    "PE_U34_add" -> "PE_U22_add";
    "PE_U60_mul" -> "PE_U20_add";
    "PE_U14_add" -> "PE_U20_add";
    "PE_U50_mul" -> "PE_U2_add";
    "PE_U24_add" -> "PE_U2_add";
    "PE_U40_mul" -> "PE_U18_add";
    "PE_U30_add" -> "PE_U18_add";
    "PE_U48_mul" -> "PE_U16_add";
    "PE_U32_add" -> "PE_U16_add";
    "PE_U42_mul" -> "PE_U14_add";
    "const0" -> "PE_U14_add";
    "PE_U72_mul" -> "PE_U12_add";
    "PE_U10_add" -> "PE_U12_add";
    "PE_U52_mul" -> "PE_U10_add";
    "PE_U8_add" -> "PE_U10_add";
    "PE_U4_add" -> "OUTPUT";
    "PE_U16_add" -> "lb_conv1_2_stencil_update_stream$reg_0_1";
    "PE_U16_add" -> "lb_conv1_2_stencil_update_stream$mem_1";
    "lb_repeat_edge_2_stencil_update_stream$reg_2_1" -> "lb_repeat_edge_2_stencil_update_stream$reg_2_2";
    "lb_repeat_edge_2_stencil_update_stream$mem_2" -> "lb_repeat_edge_2_stencil_update_stream$reg_2_1";
    "lb_repeat_edge_2_stencil_update_stream$reg_1_1" -> "lb_repeat_edge_2_stencil_update_stream$reg_1_2";
    "lb_repeat_edge_2_stencil_update_stream$mem_1" -> "lb_repeat_edge_2_stencil_update_stream$reg_1_1";
    "lb_repeat_edge_2_stencil_update_stream$reg_0_1" -> "lb_repeat_edge_2_stencil_update_stream$reg_0_2";
    "INPUT" -> "lb_repeat_edge_2_stencil_update_stream$reg_0_1";
    "lb_repeat_edge_2_stencil_update_stream$mem_1" -> "lb_repeat_edge_2_stencil_update_stream$mem_2";
    "INPUT" -> "lb_repeat_edge_2_stencil_update_stream$mem_1";
    "lb_conv1_2_stencil_update_stream$reg_2_1" -> "lb_conv1_2_stencil_update_stream$reg_2_2";
    "lb_conv1_2_stencil_update_stream$mem_2" -> "lb_conv1_2_stencil_update_stream$reg_2_1";
    "lb_conv1_2_stencil_update_stream$reg_1_1" -> "lb_conv1_2_stencil_update_stream$reg_1_2";
    "lb_conv1_2_stencil_update_stream$mem_1" -> "lb_conv1_2_stencil_update_stream$reg_1_1";
    "lb_conv1_2_stencil_update_stream$reg_0_1" -> "lb_conv1_2_stencil_update_stream$reg_0_2";
    "lb_conv1_2_stencil_update_stream$mem_1" -> "lb_conv1_2_stencil_update_stream$mem_2";
}
