INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/VIVADO/VIVADO.srcs/sources_1/new/memory_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/VIVADO/VIVADO.srcs/sources_1/new/readPtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module readPtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/VIVADO/VIVADO.srcs/sources_1/new/writePtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writePtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/VIVADO/VIVADO.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO4_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/VIVADO/VIVADO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
