

================================================================
== Vitis HLS Report for 'random_write'
================================================================
* Date:           Tue May 23 21:28:26 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        hbm_kernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rand_write_loop  |        ?|        ?|       106|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      142|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     2283|     1738|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      942|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     3225|     1984|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+------+------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |urem_32ns_32ns_32_36_1_U8  |urem_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |Total                      |                        |        0|   0|  2283|  1738|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln97_fu_155_p2         |         +|   0|  0|  39|          32|           1|
    |add_ln99_fu_259_p2         |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln97_fu_150_p2        |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln62_1_fu_208_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln62_2_fu_202_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln62_fu_214_p2         |       xor|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 142|         134|         104|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |i_fu_86                  |   9|          2|   32|         64|
    |rng_state_fu_82          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   70|        140|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter100           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter101           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter102           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter103           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter104           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter105           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter106           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter84            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter85            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter86            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter87            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter88            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter89            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter90            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter91            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter92            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter93            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter94            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter95            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter96            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter97            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter98            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter99            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter100_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter101_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter102_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter103_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter104_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter105_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter75_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter76_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter77_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter78_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter79_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter80_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter81_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter82_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter83_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter84_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter85_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter86_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter87_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter88_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter89_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter90_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter91_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter92_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter93_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter94_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter95_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter96_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter97_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter98_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter99_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg    |    1|   0|    1|          0|
    |buffer_load_reg_337                 |  512|   0|  512|          0|
    |i_5_reg_313                         |   32|   0|   32|          0|
    |i_fu_86                             |   32|   0|   32|          0|
    |rng_state_fu_82                     |   32|   0|   32|          0|
    |trunc_ln99_s_reg_332                |   58|   0|   58|          0|
    |i_5_reg_313                         |   64|  32|   32|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  942|  32|  910|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  random_write|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  random_write|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  random_write|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  random_write|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  random_write|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  random_write|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  512|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  512|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
|maxi                 |   in|   64|     ap_none|          maxi|        scalar|
|buffer_r_address0    |  out|    9|   ap_memory|      buffer_r|         array|
|buffer_r_ce0         |  out|    1|   ap_memory|      buffer_r|         array|
|buffer_r_q0          |   in|  512|   ap_memory|      buffer_r|         array|
|size                 |   in|   32|     ap_none|          size|        scalar|
|range_r              |   in|   32|     ap_none|       range_r|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

