 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : crossbar_one_hot_seq
Version: Q-2019.12-SP2
Date   : Mon Apr 12 00:02:52 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140tt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: i_en (input port clocked by clk)
  Endpoint: output_mux_1__inner_first_stage_data_reg_reg_199_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crossbar_one_hot_seq
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.07       0.07 r
  i_en (in)                                               0.01       0.08 r
  U21673/ZN (ND2OPTIBD16BWP30P140)                        0.02       0.09 f
  U18690/Z (BUFFD6BWP30P140)                              0.03       0.12 f
  U18713/ZN (NR2OPTPAD12BWP30P140)                        0.02       0.14 r
  U20075/ZN (CKND2D4BWP30P140)                            0.02       0.15 f
  U21100/Z (BUFFD12BWP30P140)                             0.02       0.18 f
  U20391/ZN (OAI22D1BWP30P140)                            0.02       0.19 r
  U27076/ZN (AOI21OPTREPBD1BWP30P140)                     0.01       0.20 f
  U19128/ZN (ND3D1BWP30P140)                              0.01       0.21 r
  output_mux_1__inner_first_stage_data_reg_reg_199_/D (DFQD1BWP30P140)
                                                          0.00       0.21 r
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.33       0.33
  clock network delay (ideal)                             0.00       0.33
  clock uncertainty                                      -0.15       0.18
  output_mux_1__inner_first_stage_data_reg_reg_199_/CP (DFQD1BWP30P140)
                                                          0.00       0.18 r
  library setup time                                     -0.02       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


1
