
module tri_state_bridge_bridge_arbitrator(input  wire clk,
                                          input  wire reset,
                                          input  wire [N+(0-1):0] req,
                                          output reg [N+(0-1):0] grant);


endmodule

