// Seed: 60130964
module module_0;
  wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output uwire id_2,
    output wand void id_3,
    input tri1 id_4,
    output supply0 id_5,
    output tri0 id_6,
    output wire id_7,
    output supply1 id_8,
    input wire id_9,
    input wor id_10,
    output supply0 id_11,
    output supply0 id_12,
    output supply1 id_13,
    input supply1 id_14
);
  assign id_11 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4  = {1{id_6}};
  module_0();
  assign id_13 = id_5;
  assign id_14 = id_6;
  initial id_4 <= id_12.id_10;
  assign id_8 = 1'b0;
  assign id_8 = 1;
endmodule
