=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 4, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 115 --> 11 (28 --> 2, 84 --> 6, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 14.375 --> 1.375 (14 --> 1, 21 --> 1.5, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (3, 2, 2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 6 (44 --> 2, 22 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 8.625 --> 0.75 (14.6667 --> 0.666667, 11 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 60 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 28 (3, 7, 4, 4, 2, 4, 3, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1008 --> 50 (140 --> 2, 420 --> 14, 213 --> 8, 216 --> 7, 2 --> 2, 8 --> 8, 8 --> 8, 1 --> 1 )
[LOG] Average clause size reduction: 36 --> 1.78571 (46.6667 --> 0.666667, 60 --> 2, 53.25 --> 2, 54 --> 1.75, 1 --> 1, 2 --> 2, 2.66667 --> 2.66667, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (3, 3, 4, 3, 1, 1, 3, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 503 --> 27 (108 --> 3, 108 --> 4, 165 --> 7, 112 --> 3, 1 --> 1, 1 --> 1, 7 --> 7, 1 --> 1 )
[LOG] Average clause size reduction: 26.4737 --> 1.42105 (36 --> 1, 36 --> 1.33333, 41.25 --> 1.75, 37.3333 --> 1, 1 --> 1, 1 --> 1, 2.33333 --> 2.33333, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (2, 4, 2, 10, 3, 6, 1, 1, 1, 4, 1, 5 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2413 --> 81 (112 --> 1, 336 --> 6, 113 --> 1, 1026 --> 26, 220 --> 7, 580 --> 14, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8, 1 --> 1, 14 --> 14 )
[LOG] Average clause size reduction: 60.325 --> 2.025 (56 --> 0.5, 84 --> 1.5, 56.5 --> 0.5, 102.6 --> 2.6, 73.3333 --> 2.33333, 96.6667 --> 2.33333, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2.8 --> 2.8 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 61 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (3, 4, 3, 4, 3, 3, 2, 3, 2, 1, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1243 --> 40 (172 --> 2, 258 --> 6, 174 --> 3, 264 --> 7, 178 --> 2, 180 --> 3, 2 --> 2, 6 --> 6, 3 --> 3, 1 --> 1, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 38.8438 --> 1.25 (57.3333 --> 0.666667, 64.5 --> 1.5, 58 --> 1, 66 --> 1.75, 59.3333 --> 0.666667, 60 --> 1, 1 --> 1, 2 --> 2, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 126 AND gates.
[LOG] Size after ABC: 62 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 50 (2, 6, 10, 2, 3, 7, 2, 4, 1, 1, 7, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4391 --> 93 (154 --> 1, 770 --> 12, 1395 --> 25, 151 --> 2, 314 --> 3, 948 --> 15, 154 --> 1, 480 --> 9, 1 --> 1, 1 --> 1, 17 --> 17, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 87.82 --> 1.86 (77 --> 0.5, 128.333 --> 2, 139.5 --> 2.5, 75.5 --> 1, 104.667 --> 1, 135.429 --> 2.14286, 77 --> 0.5, 120 --> 2.25, 1 --> 1, 1 --> 1, 2.42857 --> 2.42857, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 225 16 2 1 205
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 28 (2, 3, 2, 2, 2, 4, 2, 2, 1, 1, 1, 1, 1, 2, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1336 --> 22 (118 --> 1, 236 --> 3, 119 --> 1, 120 --> 1, 121 --> 1, 366 --> 4, 123 --> 1, 124 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 47.7143 --> 0.785714 (59 --> 0.5, 78.6667 --> 1, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 91.5 --> 1, 61.5 --> 0.5, 62 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 83 new AND gates.
[LOG] Size before ABC: 163 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 74 (6, 8, 5, 8, 4, 5, 6, 2, 6, 6, 3, 1, 1, 7, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9106 --> 143 (980 --> 9, 1372 --> 21, 768 --> 11, 1316 --> 20, 597 --> 5, 800 --> 10, 1005 --> 10, 202 --> 1, 1015 --> 13, 1020 --> 12, 3 --> 3, 1 --> 1, 1 --> 1, 20 --> 20, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 123.054 --> 1.93243 (163.333 --> 1.5, 171.5 --> 2.625, 153.6 --> 2.2, 164.5 --> 2.5, 149.25 --> 1.25, 160 --> 2, 167.5 --> 1.66667, 101 --> 0.5, 169.167 --> 2.16667, 170 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2.85714 --> 2.85714, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 282 20 2 1 258
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 109 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 58 (3, 3, 4, 5, 3, 2, 5, 5, 4, 4, 2, 2, 3, 1, 2, 1, 3, 3, 2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4289 --> 82 (300 --> 2, 300 --> 4, 453 --> 5, 608 --> 9, 306 --> 2, 154 --> 1, 620 --> 11, 604 --> 8, 441 --> 4, 474 --> 7, 2 --> 2, 4 --> 4, 5 --> 5, 1 --> 1, 2 --> 2, 1 --> 1, 6 --> 6, 5 --> 5, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 73.9483 --> 1.41379 (100 --> 0.666667, 100 --> 1.33333, 113.25 --> 1.25, 121.6 --> 1.8, 102 --> 0.666667, 77 --> 0.5, 124 --> 2.2, 120.8 --> 1.6, 110.25 --> 1, 118.5 --> 1.75, 1 --> 1, 2 --> 2, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 236 20 2 1 211
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 189 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 61 (3, 4, 5, 5, 2, 2, 2, 5, 2, 2, 7, 3, 2, 3, 1, 2, 1, 1, 1, 3, 1, 1, 2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7306 --> 93 (476 --> 2, 714 --> 6, 956 --> 9, 960 --> 11, 241 --> 1, 242 --> 1, 243 --> 1, 976 --> 10, 245 --> 1, 246 --> 1, 1482 --> 17, 496 --> 4, 2 --> 2, 6 --> 6, 1 --> 1, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 6 --> 6, 1 --> 1, 1 --> 1, 4 --> 4, 1 --> 1 )
[LOG] Average clause size reduction: 119.77 --> 1.52459 (158.667 --> 0.666667, 178.5 --> 1.5, 191.2 --> 1.8, 192 --> 2.2, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 195.2 --> 2, 122.5 --> 0.5, 123 --> 0.5, 211.714 --> 2.42857, 165.333 --> 1.33333, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 97 new AND gates.
[LOG] Size before ABC: 134 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 79 (4, 5, 3, 6, 5, 2, 3, 7, 7, 5, 7, 2, 3, 1, 2, 2, 1, 1, 1, 3, 1, 2, 5, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 8171 --> 121 (546 --> 3, 728 --> 9, 366 --> 2, 920 --> 10, 740 --> 9, 186 --> 1, 374 --> 4, 1128 --> 14, 1134 --> 15, 740 --> 7, 1086 --> 15, 192 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5, 1 --> 1, 2 --> 2, 11 --> 11, 1 --> 1 )
[LOG] Average clause size reduction: 103.43 --> 1.53165 (136.5 --> 0.75, 145.6 --> 1.8, 122 --> 0.666667, 153.333 --> 1.66667, 148 --> 1.8, 93 --> 0.5, 124.667 --> 1.33333, 161.143 --> 2, 162 --> 2.14286, 148 --> 1.4, 155.143 --> 2.14286, 96 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 2.2 --> 2.2, 1 --> 1 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 283 24 2 1 254
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 118 new AND gates.
[LOG] Size before ABC: 224 AND gates.
[LOG] Size after ABC: 106 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 79 (3, 2, 4, 4, 4, 6, 3, 3, 3, 4, 5, 3, 6, 4, 2, 1, 1, 1, 1, 3, 2, 1, 1, 1, 1, 2, 5, 3 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11492 --> 133 (560 --> 3, 280 --> 1, 843 --> 5, 846 --> 6, 849 --> 7, 1420 --> 12, 570 --> 5, 572 --> 4, 574 --> 3, 864 --> 5, 1156 --> 10, 580 --> 4, 1455 --> 13, 876 --> 8, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 6 --> 6, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4, 13 --> 13, 8 --> 8 )
[LOG] Average clause size reduction: 145.468 --> 1.68354 (186.667 --> 1, 140 --> 0.5, 210.75 --> 1.25, 211.5 --> 1.5, 212.25 --> 1.75, 236.667 --> 2, 190 --> 1.66667, 190.667 --> 1.33333, 191.333 --> 1, 216 --> 1.25, 231.2 --> 2, 193.333 --> 1.33333, 242.5 --> 2.16667, 219 --> 2, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2.6 --> 2.6, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 401 28 2 1 369
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 157 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 78 (2, 5, 4, 2, 7, 2, 5, 4, 4, 3, 3, 3, 7, 3, 1, 1, 2, 1, 2, 1, 2, 1, 2, 2, 1, 1, 5, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 8812 --> 121 (214 --> 1, 856 --> 12, 630 --> 7, 216 --> 1, 1302 --> 15, 218 --> 1, 876 --> 8, 660 --> 5, 663 --> 4, 444 --> 2, 446 --> 3, 448 --> 4, 1350 --> 18, 452 --> 3, 1 --> 1, 1 --> 1, 4 --> 4, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 14 --> 14, 3 --> 3 )
[LOG] Average clause size reduction: 112.974 --> 1.55128 (107 --> 0.5, 171.2 --> 2.4, 157.5 --> 1.75, 108 --> 0.5, 186 --> 2.14286, 109 --> 0.5, 175.2 --> 1.6, 165 --> 1.25, 165.75 --> 1, 148 --> 0.666667, 148.667 --> 1, 149.333 --> 1.33333, 192.857 --> 2.57143, 150.667 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.8 --> 2.8, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 133 new AND gates.
[LOG] Size before ABC: 262 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 95 (3, 5, 3, 7, 5, 3, 5, 3, 3, 6, 4, 2, 5, 7, 2, 2, 2, 1, 2, 1, 4, 1, 3, 1, 1, 4, 1, 1, 1, 5, 1, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 16123 --> 165 (644 --> 4, 1288 --> 8, 646 --> 4, 1944 --> 17, 1300 --> 12, 642 --> 3, 1308 --> 10, 656 --> 3, 658 --> 3, 1650 --> 13, 993 --> 8, 332 --> 1, 1332 --> 8, 2004 --> 14, 335 --> 1, 336 --> 1, 4 --> 4, 1 --> 1, 4 --> 4, 1 --> 1, 12 --> 12, 1 --> 1, 6 --> 6, 1 --> 1, 1 --> 1, 9 --> 9, 1 --> 1, 1 --> 1, 1 --> 1, 10 --> 10, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 169.716 --> 1.73684 (214.667 --> 1.33333, 257.6 --> 1.6, 215.333 --> 1.33333, 277.714 --> 2.42857, 260 --> 2.4, 214 --> 1, 261.6 --> 2, 218.667 --> 1, 219.333 --> 1, 275 --> 2.16667, 248.25 --> 2, 166 --> 0.5, 266.4 --> 1.6, 286.286 --> 2, 167.5 --> 0.5, 168 --> 0.5, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2.25 --> 2.25, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 422
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 134 new AND gates.
[LOG] Size before ABC: 184 AND gates.
[LOG] Size after ABC: 123 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 93 (4, 3, 5, 2, 5, 3, 3, 5, 5, 6, 2, 5, 2, 5, 2, 3, 3, 1, 3, 1, 2, 1, 1, 2, 4, 4, 1, 3, 1, 3, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11150 --> 132 (738 --> 3, 492 --> 3, 988 --> 8, 248 --> 1, 996 --> 10, 500 --> 3, 502 --> 4, 1008 --> 9, 1012 --> 10, 1270 --> 11, 255 --> 1, 1024 --> 9, 257 --> 1, 1032 --> 7, 259 --> 1, 520 --> 2, 3 --> 3, 1 --> 1, 5 --> 5, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 2 --> 2, 10 --> 10, 7 --> 7, 1 --> 1, 5 --> 5, 1 --> 1, 5 --> 5, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 119.892 --> 1.41935 (184.5 --> 0.75, 164 --> 1, 197.6 --> 1.6, 124 --> 0.5, 199.2 --> 2, 166.667 --> 1, 167.333 --> 1.33333, 201.6 --> 1.8, 202.4 --> 2, 211.667 --> 1.83333, 127.5 --> 0.5, 204.8 --> 1.8, 128.5 --> 0.5, 206.4 --> 1.4, 129.5 --> 0.5, 173.333 --> 0.666667, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1.75 --> 1.75, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 386 32 2 1 347
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 152 new AND gates.
[LOG] Size before ABC: 288 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 85 (3, 2, 4, 2, 2, 5, 5, 2, 2, 2, 6, 2, 2, 7, 5, 4, 2, 2, 2, 1, 1, 1, 1, 4, 2, 1, 1, 1, 1, 1, 1, 1, 4, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 15294 --> 125 (728 --> 4, 364 --> 1, 1095 --> 6, 366 --> 1, 367 --> 1, 1472 --> 10, 1476 --> 10, 370 --> 1, 371 --> 1, 372 --> 1, 1865 --> 11, 374 --> 1, 375 --> 1, 2256 --> 16, 1508 --> 8, 1134 --> 6, 379 --> 3, 380 --> 1, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 10 --> 10, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8, 1 --> 1, 3 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 179.929 --> 1.47059 (242.667 --> 1.33333, 182 --> 0.5, 273.75 --> 1.5, 183 --> 0.5, 183.5 --> 0.5, 294.4 --> 2, 295.2 --> 2, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 310.833 --> 1.83333, 187 --> 0.5, 187.5 --> 0.5, 322.286 --> 2.28571, 301.6 --> 1.6, 283.5 --> 1.5, 189.5 --> 1.5, 190 --> 0.5, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 3 --> 3, 1 --> 1 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 479
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 200 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/1 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 100 (3, 5, 4, 3, 4, 4, 7, 2, 5, 4, 4, 2, 5, 7, 2, 2, 3, 3, 2, 4, 1, 1, 2, 1, 1, 1, 2, 3, 2, 1, 2, 2, 1, 1, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 14579 --> 143 (556 --> 2, 1112 --> 8, 837 --> 5, 560 --> 3, 843 --> 4, 846 --> 6, 1698 --> 15, 284 --> 1, 1140 --> 7, 858 --> 7, 861 --> 7, 288 --> 1, 1156 --> 10, 1740 --> 17, 291 --> 1, 292 --> 1, 586 --> 2, 588 --> 3, 2 --> 2, 8 --> 8, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 7 --> 7, 4 --> 4, 1 --> 1, 2 --> 2, 3 --> 3, 1 --> 1, 1 --> 1, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 145.79 --> 1.43 (185.333 --> 0.666667, 222.4 --> 1.6, 209.25 --> 1.25, 186.667 --> 1, 210.75 --> 1, 211.5 --> 1.5, 242.571 --> 2.14286, 142 --> 0.5, 228 --> 1.4, 214.5 --> 1.75, 215.25 --> 1.75, 144 --> 0.5, 231.2 --> 2, 248.571 --> 2.42857, 145.5 --> 0.5, 146 --> 0.5, 195.333 --> 0.666667, 196 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.33333 --> 2.33333, 2 --> 2, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 174 new AND gates.
[LOG] Size before ABC: 323 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 126 (2, 2, 3, 2, 2, 9, 3, 4, 2, 6, 6, 3, 6, 11, 8, 8, 4, 7, 6, 2, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 4, 3, 1, 5, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 31654 --> 220 (406 --> 1, 406 --> 2, 814 --> 4, 408 --> 1, 409 --> 1, 3280 --> 19, 822 --> 3, 1236 --> 5, 413 --> 1, 2070 --> 13, 2075 --> 9, 832 --> 5, 2085 --> 11, 4180 --> 29, 2933 --> 18, 2905 --> 20, 1263 --> 5, 2532 --> 16, 2115 --> 10, 424 --> 1, 1 --> 1, 2 --> 2, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8, 6 --> 6, 1 --> 1, 11 --> 11, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 251.222 --> 1.74603 (203 --> 0.5, 203 --> 1, 271.333 --> 1.33333, 204 --> 0.5, 204.5 --> 0.5, 364.444 --> 2.11111, 274 --> 1, 309 --> 1.25, 206.5 --> 0.5, 345 --> 2.16667, 345.833 --> 1.5, 277.333 --> 1.66667, 347.5 --> 1.83333, 380 --> 2.63636, 366.625 --> 2.25, 363.125 --> 2.5, 315.75 --> 1.25, 361.714 --> 2.28571, 352.5 --> 1.66667, 212 --> 0.5, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2.2 --> 2.2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 585 40 2 1 539
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 223 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 123 (3, 4, 8, 7, 4, 3, 3, 4, 4, 5, 5, 3, 4, 5, 5, 5, 3, 2, 8, 3, 2, 1, 2, 2, 2, 1, 2, 2, 1, 1, 4, 2, 1, 3, 1, 1, 2, 1, 2, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 21673 --> 181 (620 --> 2, 930 --> 7, 2177 --> 15, 1872 --> 15, 924 --> 8, 628 --> 3, 630 --> 2, 948 --> 4, 951 --> 5, 1272 --> 8, 1276 --> 10, 640 --> 3, 963 --> 5, 1288 --> 10, 1292 --> 7, 1296 --> 9, 650 --> 2, 326 --> 1, 2289 --> 17, 656 --> 3, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 10 --> 10, 3 --> 3, 1 --> 1, 5 --> 5, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 176.203 --> 1.47154 (206.667 --> 0.666667, 232.5 --> 1.75, 272.125 --> 1.875, 267.429 --> 2.14286, 231 --> 2, 209.333 --> 1, 210 --> 0.666667, 237 --> 1, 237.75 --> 1.25, 254.4 --> 1.6, 255.2 --> 2, 213.333 --> 1, 240.75 --> 1.25, 257.6 --> 2, 258.4 --> 1.4, 259.2 --> 1.8, 216.667 --> 0.666667, 163 --> 0.5, 286.125 --> 2.125, 218.667 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1.5 --> 1.5, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.58 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.68 sec (Real time) / 1.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.58 sec (Real time) / 6.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.33 sec (Real time) / 4.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1132.77 sec (Real time) / 1125.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1859.27 sec (Real time) / 1849.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.15 sec (Real time) / 1.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.21 sec (Real time) / 9969.22 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.19 sec (Real time) / 2.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.67 sec (Real time) / 9970.73 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1006.97 sec (Real time) / 1001.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9972.98 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 130 --> 5 (128 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 21.6667 --> 0.833333 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 68 --> 5 (66 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 11.3333 --> 0.833333 (22 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 74 --> 5 (72 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 12.3333 --> 0.833333 (24 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 5 (40 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7 --> 0.833333 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4870 --> 193 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 121.75 --> 4.825 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/1 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/1 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2342 --> 193 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.55 --> 4.825 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2438 --> 193 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 60.95 --> 4.825 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1286 --> 193 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.15 --> 4.825 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.48 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.44/1 sec (0.29/1 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.08/0 sec (0.07/0.07 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.22/1 sec (0.22/0.22 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122890 --> 5121 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.523 --> 9.7729 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.48 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.44 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.42/1 sec (0.26/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/1 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.08/0 sec (0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.2/0 sec (0.2/0.2 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57866 --> 5121 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.431 --> 9.7729 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.44 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.4 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.38/0 sec (0.22/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.07/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.18/0 sec (0.18/0.18 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59402 --> 5121 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.363 --> 9.7729 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.4 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.27 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0.09/0 sec, 0.04/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0.09/0.09 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30730 --> 5121 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.645 --> 9.7729 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.27 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 18.26 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 17.58/17 sec (8.56/9 sec, 1.97/2 sec, 2.75/2 sec, 0.65/1 sec, 0.37/1 sec, 0.34/0 sec, 0.26/0 sec, 0.31/1 sec, 0.34/0 sec, 0.32/0 sec, 0.31/1 sec, 0.32/0 sec, 0.34/0 sec, 0.31/0 sec, 0.33/0 sec, 0.09/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 5.3/7 sec (0.76/0.76 sec, 1.63/1.63 sec, 2.43/2.43 sec, 0.34/0.34 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.59/6 sec (7.59/7.59 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686990 --> 114689 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.362 --> 13.9728 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 18.27 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 18.46 sec (Real time) / 18.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 23.51 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 22.89/23 sec (6.44/6 sec, 9.91/10 sec, 2.15/2 sec, 0.7/1 sec, 0.44/0 sec, 0.3/1 sec, 0.31/0 sec, 0.31/1 sec, 0.31/0 sec, 0.31/0 sec, 0.31/1 sec, 0.31/0 sec, 0.34/0 sec, 0.32/1 sec, 0.33/0 sec, 0.1/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 12.65/13 sec (0.72/0.72 sec, 9.62/9.62 sec, 1.81/1.81 sec, 0.32/0.32 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.54/6 sec (5.54/5.54 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253390 --> 114689 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.703 --> 13.9728 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 23.51 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 23.73 sec (Real time) / 23.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 21.89 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 20.97/21 sec (6.08/6 sec, 8.28/8 sec, 1.85/2 sec, 0.66/1 sec, 0.47/0 sec, 0.38/1 sec, 0.37/0 sec, 0.31/0 sec, 0.33/1 sec, 0.37/0 sec, 0.34/1 sec, 0.35/0 sec, 0.35/0 sec, 0.36/1 sec, 0.34/0 sec, 0.13/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 10.56/12 sec (0.54/0.54 sec, 8/8 sec, 1.48/1.48 sec, 0.33/0.33 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.34/5 sec (5.34/5.34 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277966 --> 114689 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.698 --> 13.9728 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 21.9 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 22.09 sec (Real time) / 21.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 16.84 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.23/17 sec (3.08/3 sec, 6.87/7 sec, 1.65/1 sec, 0.78/1 sec, 0.39/1 sec, 0.37/0 sec, 0.34/0 sec, 0.33/1 sec, 0.34/0 sec, 0.33/1 sec, 0.34/0 sec, 0.33/0 sec, 0.33/1 sec, 0.33/0 sec, 0.32/0 sec, 0.1/1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 9.17/8 sec (0.55/0.55 sec, 6.61/6.61 sec, 1.35/1.35 sec, 0.48/0.48 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.38/3 sec (2.38/2.38 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655374 --> 114689 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8458 --> 13.9728 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 16.84 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.04 sec (Real time) / 16.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 945.75 sec CPU time.
[LOG] Relation determinization time: 946 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 933.37/936 sec (25.78/26 sec, 813.92/814 sec, 58.47/59 sec, 11.22/12 sec, 5.48/6 sec, 2.02/2 sec, 1.78/2 sec, 1.47/1 sec, 1.39/2 sec, 1.35/2 sec, 1.3/2 sec, 1.37/2 sec, 1.57/1 sec, 1.58/1 sec, 1.48/2 sec, 1.48/1 sec, 1.53/1 sec, 0.17/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 889.26/891 sec (4.93/4.93 sec, 812.62/812.62 sec, 57.09/57.09 sec, 9.69/9.69 sec, 3.84/3.84 sec, 0.49/0.49 sec, 0.16/0.16 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 19.88/20 sec (19.88/19.88 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767184 --> 524289 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.904 --> 15.9912 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 945.8 sec CPU time.
[LOG] Overall execution time: 946 sec real time.
Synthesis time: 946.02 sec (Real time) / 944.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1398.53 sec CPU time.
[LOG] Relation determinization time: 1399 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1388.7/1386 sec (18.4/18 sec, 1184.74/1185 sec, 155.4/155 sec, 10.62/10 sec, 3.14/3 sec, 1.8/1 sec, 1.41/1 sec, 1.36/1 sec, 1.34/1 sec, 1.32/1 sec, 1.29/1 sec, 1.28/1 sec, 1.28/1 sec, 1.28/1 sec, 1.28/2 sec, 1.35/2 sec, 1.26/2 sec, 0.14/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1353.23/1355 sec (4.11/4.11 sec, 1183/1183 sec, 153.96/153.96 sec, 9.31/9.31 sec, 1.85/1.85 sec, 0.52/0.52 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 12.95/10 sec (12.95/12.95 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949136 --> 524289 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9511 --> 15.9912 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1398.57 sec CPU time.
[LOG] Overall execution time: 1399 sec real time.
Synthesis time: 1398.76 sec (Real time) / 1396.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.41 sec (Real time) / 9995.12 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 6
Synthesis time: 7855.36 sec (Real time) / 7848.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.44 sec (Real time) / 9994.44 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 6
Synthesis time: 5107.56 sec (Real time) / 5095.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9995.71 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9994.95 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (3, 2, 2, 3, 2, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 159 --> 12 (50 --> 2, 26 --> 1, 27 --> 1, 50 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 9.9375 --> 0.75 (16.6667 --> 0.666667, 13 --> 0.5, 13.5 --> 0.5, 16.6667 --> 0.666667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 143 new AND gates.
[LOG] Size before ABC: 160 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 82 (5, 6, 6, 13, 2, 6, 11, 5, 2, 2, 4, 9, 1, 1, 8, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6196 --> 197 (548 --> 6, 685 --> 12, 695 --> 12, 1584 --> 42, 128 --> 1, 635 --> 18, 1320 --> 32, 536 --> 9, 2 --> 2, 2 --> 2, 8 --> 8, 27 --> 27, 1 --> 1, 1 --> 1, 23 --> 23, 1 --> 1 )
[LOG] Average clause size reduction: 75.561 --> 2.40244 (109.6 --> 1.2, 114.167 --> 2, 115.833 --> 2, 121.846 --> 3.23077, 64 --> 0.5, 105.833 --> 3, 120 --> 2.90909, 107.2 --> 1.8, 1 --> 1, 1 --> 1, 2 --> 2, 3 --> 3, 1 --> 1, 1 --> 1, 2.875 --> 2.875, 1 --> 1 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 285 8 0 1 271
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.25 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 204 new AND gates.
[LOG] Size before ABC: 255 AND gates.
[LOG] Size after ABC: 204 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.22/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 119 (2, 15, 9, 6, 5, 6, 6, 16, 7, 16, 1, 13, 4, 2, 1, 2, 1, 1, 1, 5 )
[LOG] Total clause computation time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.12/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17451 --> 372 (228 --> 1, 3192 --> 58, 1784 --> 25, 1115 --> 14, 872 --> 16, 1135 --> 15, 1135 --> 19, 3420 --> 75, 1242 --> 21, 3255 --> 55, 1 --> 1, 50 --> 50, 6 --> 6, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8 )
[LOG] Average clause size reduction: 146.647 --> 3.12605 (114 --> 0.5, 212.8 --> 3.86667, 198.222 --> 2.77778, 185.833 --> 2.33333, 174.4 --> 3.2, 189.167 --> 2.5, 189.167 --> 3.16667, 213.75 --> 4.6875, 177.429 --> 3, 203.438 --> 3.4375, 1 --> 1, 3.84615 --> 3.84615, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.6 --> 1.6 )
[LOG] Overall execution time: 0.25 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 441 10 0 1 421
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.93 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 290 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.91/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.11/0 sec, 0.09/0 sec, 0.11/0 sec, 0.12/0 sec, 0.09/1 sec, 0.1/0 sec, 0.05/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 163 (16, 7, 12, 9, 7, 26, 18, 6, 17, 19, 4, 3, 1, 1, 3, 2, 1, 2, 2, 1, 2, 2, 1, 1 )
[LOG] Total clause computation time: 0.32/1 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.54/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 42773 --> 666 (5070 --> 61, 2004 --> 30, 3762 --> 52, 2704 --> 37, 2004 --> 23, 8275 --> 135, 5406 --> 103, 1535 --> 24, 4832 --> 87, 5580 --> 77, 909 --> 10, 670 --> 5, 1 --> 1, 1 --> 1, 5 --> 5, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 262.411 --> 4.08589 (316.875 --> 3.8125, 286.286 --> 4.28571, 313.5 --> 4.33333, 300.444 --> 4.11111, 286.286 --> 3.28571, 318.269 --> 5.19231, 300.333 --> 5.72222, 255.833 --> 4, 284.235 --> 5.11765, 293.684 --> 4.05263, 227.25 --> 2.5, 223.333 --> 1.66667, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.93 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.24 sec (Real time) / 1.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 1.66 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 419 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.6/1 sec (0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.05/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.08/0 sec, 0.04/0 sec, 0/0 sec, 0.01/0 sec, 0.14/0 sec, 0.19/0 sec, 0.19/0 sec, 0.2/1 sec, 0.1/0 sec, 0.1/0 sec, 0.09/0 sec, 0.12/0 sec, 0.06/0 sec, 0.05/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 191 (6, 22, 5, 16, 29, 7, 3, 9, 2, 2, 35, 18, 3, 12, 1, 3, 1, 1, 1, 2, 1, 2, 1, 1, 2, 2, 1, 3 )
[LOG] Total clause computation time: 0.61/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.89/1 sec (0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72127 --> 856 (2375 --> 32, 9975 --> 126, 1868 --> 17, 7125 --> 79, 12824 --> 164, 2706 --> 27, 948 --> 6, 3616 --> 42, 444 --> 1, 459 --> 1, 16048 --> 203, 8041 --> 87, 878 --> 4, 4796 --> 43, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 5 --> 5 )
[LOG] Average clause size reduction: 377.628 --> 4.48168 (395.833 --> 5.33333, 453.409 --> 5.72727, 373.6 --> 3.4, 445.312 --> 4.9375, 442.207 --> 5.65517, 386.571 --> 3.85714, 316 --> 2, 401.778 --> 4.66667, 222 --> 0.5, 229.5 --> 0.5, 458.514 --> 5.8, 446.722 --> 4.83333, 292.667 --> 1.33333, 399.667 --> 3.58333, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 1.66 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.04 sec (Real time) / 1.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.78 sec (Real time) / 1.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.36 sec (Real time) / 7.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 4.91 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 479 new AND gates.
[LOG] Size before ABC: 566 AND gates.
[LOG] Size after ABC: 473 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.88/5 sec (0.01/0 sec, 0.05/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.07/0 sec, 0.01/0 sec, 0.09/0 sec, 0.08/0 sec, 0.01/0 sec, 0.06/0 sec, 0.02/0 sec, 0.06/0 sec, 0.09/1 sec, 0.47/0 sec, 0.49/1 sec, 0.42/0 sec, 0.4/0 sec, 0.48/1 sec, 0.39/0 sec, 0.44/1 sec, 0.28/0 sec, 0.23/0 sec, 0.29/0 sec, 0.09/1 sec, 0.08/0 sec, 0.07/0 sec, 0.05/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 231 (5, 29, 2, 3, 10, 14, 12, 17, 4, 22, 17, 2, 18, 2, 17, 31, 1, 1, 1, 1, 2, 1, 2, 2, 1, 2, 1, 1, 2, 1, 2, 5 )
[LOG] Total clause computation time: 2.05/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.25/0.25 sec, 0.26/0.26 sec, 0.2/0.2 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.19/0.19 sec, 0.17/0.17 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.63/4 sec (0/0 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0/0 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.29/0.29 sec, 0.2/0.2 sec, 0.27/0.27 sec, 0.17/0.17 sec, 0.12/0.12 sec, 0.19/0.19 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 117155 --> 1295 (2512 --> 15, 17584 --> 186, 624 --> 1, 1258 --> 7, 5643 --> 51, 8099 --> 81, 6853 --> 93, 9904 --> 122, 1827 --> 14, 13062 --> 139, 9952 --> 133, 604 --> 1, 10659 --> 114, 624 --> 1, 9920 --> 108, 18000 --> 199, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 9 --> 9 )
[LOG] Average clause size reduction: 507.165 --> 5.60606 (502.4 --> 3, 606.345 --> 6.41379, 312 --> 0.5, 419.333 --> 2.33333, 564.3 --> 5.1, 578.5 --> 5.78571, 571.083 --> 7.75, 582.588 --> 7.17647, 456.75 --> 3.5, 593.727 --> 6.31818, 585.412 --> 7.82353, 302 --> 0.5, 592.167 --> 6.33333, 312 --> 0.5, 583.529 --> 6.35294, 580.645 --> 6.41935, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.8 --> 1.8 )
[LOG] Overall execution time: 4.91 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.36 sec (Real time) / 5.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.62 sec (Real time) / 9.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 58.71 sec (Real time) / 58.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1109 16 0 1 1083
=====================  mult9.aag =====================
[LOG] Relation determinization time: 6.73 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 632 new AND gates.
[LOG] Size before ABC: 714 AND gates.
[LOG] Size after ABC: 625 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.71/6 sec (0.2/0 sec, 0.05/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.09/0 sec, 0.05/0 sec, 0.07/0 sec, 0.03/0 sec, 0.07/0 sec, 0.09/0 sec, 0.11/1 sec, 0.08/0 sec, 0.08/0 sec, 0.03/0 sec, 0.05/0 sec, 0.08/0 sec, 0.12/0 sec, 0.44/0 sec, 0.39/1 sec, 0.43/0 sec, 0.51/1 sec, 0.44/0 sec, 0.51/1 sec, 0.44/0 sec, 0.31/0 sec, 0.38/1 sec, 0.32/0 sec, 0.33/1 sec, 0.3/0 sec, 0.17/0 sec, 0.1/0 sec, 0.2/0 sec, 0.08/0 sec, 0.04/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 342 (74, 16, 8, 6, 5, 28, 14, 16, 7, 15, 18, 20, 13, 14, 5, 10, 15, 25, 5, 1, 1, 1, 1, 2, 2, 1, 2, 2, 2, 2, 2, 1, 1, 2, 2, 3 )
[LOG] Total clause computation time: 2.45/1 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.16/0.16 sec, 0.18/0.18 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.18/0.18 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.17/0.17 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 3.93/5 sec (0.17/0.17 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.27/0.27 sec, 0.19/0.19 sec, 0.22/0.22 sec, 0.31/0.31 sec, 0.26/0.26 sec, 0.31/0.31 sec, 0.27/0.27 sec, 0.13/0.13 sec, 0.23/0.23 sec, 0.21/0.21 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 224756 --> 2338 (57232 --> 600, 11685 --> 113, 5495 --> 56, 3900 --> 41, 3080 --> 19, 20979 --> 213, 10127 --> 100, 11625 --> 143, 4620 --> 49, 10906 --> 126, 13243 --> 162, 14345 --> 172, 9048 --> 104, 9607 --> 114, 3116 --> 28, 6588 --> 60, 10262 --> 78, 18864 --> 126, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 3 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 657.181 --> 6.83626 (773.405 --> 8.10811, 730.312 --> 7.0625, 686.875 --> 7, 650 --> 6.83333, 616 --> 3.8, 749.25 --> 7.60714, 723.357 --> 7.14286, 726.562 --> 8.9375, 660 --> 7, 727.067 --> 8.4, 735.722 --> 9, 717.25 --> 8.6, 696 --> 8, 686.214 --> 8.14286, 623.2 --> 5.6, 658.8 --> 6, 684.133 --> 5.2, 754.56 --> 5.04, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 6.73 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.19 sec (Real time) / 7.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 75.88 sec (Real time) / 73.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 990.89 sec (Real time) / 990.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1420 18 0 1 1391
=====================  mult10.aag =====================
[LOG] Relation determinization time: 34.28 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 785 new AND gates.
[LOG] Size before ABC: 919 AND gates.
[LOG] Size after ABC: 778 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 34.17/34 sec (0.01/0 sec, 0.12/0 sec, 0.12/0 sec, 0.08/0 sec, 0.03/0 sec, 0.08/0 sec, 0.1/0 sec, 0.06/0 sec, 0.22/1 sec, 0.14/0 sec, 0.03/0 sec, 0.32/0 sec, 0.1/0 sec, 0.19/1 sec, 0.05/0 sec, 0.61/0 sec, 0.3/0 sec, 0.13/1 sec, 0.32/0 sec, 0.08/0 sec, 2.75/3 sec, 2.61/2 sec, 2.92/3 sec, 2.67/3 sec, 2.68/3 sec, 2.45/2 sec, 2.93/3 sec, 2.09/2 sec, 2.25/2 sec, 1.88/2 sec, 1.64/2 sec, 1.32/1 sec, 0.94/1 sec, 0.67/1 sec, 0.6/0 sec, 0.32/1 sec, 0.16/0 sec, 0.1/0 sec, 0.04/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 475 (5, 35, 35, 18, 8, 19, 21, 10, 23, 22, 5, 22, 12, 18, 6, 62, 34, 20, 52, 13, 1, 1, 3, 2, 2, 1, 2, 1, 2, 2, 1, 1, 2, 1, 1, 2, 1, 2, 5, 2 )
[LOG] Total clause computation time: 12.71/8 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 1.06/1.06 sec, 1.39/1.39 sec, 0.82/0.82 sec, 1.3/1.3 sec, 1.08/1.08 sec, 1.08/1.08 sec, 0.95/0.95 sec, 0.86/0.86 sec, 0.83/0.83 sec, 0.73/0.73 sec, 0.52/0.52 sec, 0.56/0.56 sec, 0.32/0.32 sec, 0.29/0.29 sec, 0.25/0.25 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 21.07/24 sec (0.01/0.01 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.19/0.19 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.29/0.29 sec, 0.07/0.07 sec, 0.17/0.17 sec, 0.03/0.03 sec, 0.52/0.52 sec, 0.24/0.24 sec, 0.08/0.08 sec, 0.25/0.25 sec, 0.04/0.04 sec, 1.68/1.68 sec, 1.21/1.21 sec, 2.09/2.09 sec, 1.37/1.37 sec, 1.59/1.59 sec, 1.36/1.36 sec, 1.97/1.97 sec, 1.23/1.23 sec, 1.41/1.41 sec, 1.15/1.15 sec, 1.12/1.12 sec, 0.76/0.76 sec, 0.61/0.61 sec, 0.37/0.37 sec, 0.35/0.35 sec, 0.15/0.15 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 406939 --> 3639 (3968 --> 30, 33728 --> 283, 33830 --> 256, 16830 --> 155, 6888 --> 36, 17676 --> 139, 19640 --> 174, 8775 --> 92, 21494 --> 243, 20370 --> 200, 3852 --> 19, 20874 --> 211, 10571 --> 89, 16796 --> 149, 4940 --> 41, 58255 --> 550, 31350 --> 301, 18753 --> 143, 47226 --> 413, 11076 --> 68, 1 --> 1, 1 --> 1, 5 --> 5, 2 --> 2, 2 --> 2, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 4 --> 4, 11 --> 11, 3 --> 3 )
[LOG] Average clause size reduction: 856.714 --> 7.66105 (793.6 --> 6, 963.657 --> 8.08571, 966.571 --> 7.31429, 935 --> 8.61111, 861 --> 4.5, 930.316 --> 7.31579, 935.238 --> 8.28571, 877.5 --> 9.2, 934.522 --> 10.5652, 925.909 --> 9.09091, 770.4 --> 3.8, 948.818 --> 9.59091, 880.917 --> 7.41667, 933.111 --> 8.27778, 823.333 --> 6.83333, 939.597 --> 8.87097, 922.059 --> 8.85294, 937.65 --> 7.15, 908.192 --> 7.94231, 852 --> 5.23077, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2.2 --> 2.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 34.29 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 34.89 sec (Real time) / 34.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 224.28 sec (Real time) / 220.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4492.62 sec (Real time) / 4492.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1782 20 0 1 1749
=====================  mult11.aag =====================
[LOG] Relation determinization time: 31.57 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1049 AND gates.
[LOG] Size after ABC: 929 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 31.46/31 sec (0.02/0 sec, 0.06/0 sec, 0.12/0 sec, 0.06/0 sec, 0.05/0 sec, 0.04/0 sec, 0.16/0 sec, 0.05/0 sec, 0.35/1 sec, 0.09/0 sec, 0.44/0 sec, 0.15/0 sec, 0.18/0 sec, 0.04/0 sec, 0.1/1 sec, 0.06/0 sec, 0.12/0 sec, 0.65/0 sec, 0.06/0 sec, 0.03/1 sec, 0.18/0 sec, 0.07/0 sec, 1.61/1 sec, 2.3/3 sec, 2.17/2 sec, 2/2 sec, 2.41/2 sec, 3.16/3 sec, 2.82/3 sec, 2.15/2 sec, 2/2 sec, 1.31/2 sec, 1.53/1 sec, 1.24/2 sec, 1.1/1 sec, 0.72/0 sec, 0.58/1 sec, 0.5/0 sec, 0.46/1 sec, 0.12/0 sec, 0.07/0 sec, 0.07/0 sec, 0.04/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 429 (5, 9, 30, 10, 12, 7, 26, 7, 42, 12, 54, 16, 21, 6, 10, 6, 15, 65, 9, 4, 25, 4, 2, 1, 2, 1, 2, 2, 2, 1, 2, 1, 2, 2, 2, 1, 1, 1, 2, 2, 1, 1, 2, 1 )
[LOG] Total clause computation time: 11.73/11 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.53/0.53 sec, 1.15/1.15 sec, 1.1/1.1 sec, 0.84/0.84 sec, 0.95/0.95 sec, 1.05/1.05 sec, 0.99/0.99 sec, 1.2/1.2 sec, 0.61/0.61 sec, 0.59/0.59 sec, 0.55/0.55 sec, 0.46/0.46 sec, 0.35/0.35 sec, 0.28/0.28 sec, 0.25/0.25 sec, 0.27/0.27 sec, 0.17/0.17 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 19.38/19 sec (0.01/0.01 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.14/0.14 sec, 0.04/0.04 sec, 0.34/0.34 sec, 0.07/0.07 sec, 0.38/0.38 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.62/0.62 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0.04/0.04 sec, 1.07/1.07 sec, 1.15/1.15 sec, 1.07/1.07 sec, 1.15/1.15 sec, 1.46/1.46 sec, 2.11/2.11 sec, 1.83/1.83 sec, 0.94/0.94 sec, 1.39/1.39 sec, 0.71/0.71 sec, 0.98/0.98 sec, 0.77/0.77 sec, 0.75/0.75 sec, 0.43/0.43 sec, 0.32/0.32 sec, 0.23/0.23 sec, 0.29/0.29 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 422102 --> 3876 (4560 --> 19, 9120 --> 90, 33060 --> 260, 10224 --> 97, 12529 --> 85, 6810 --> 59, 28475 --> 259, 6744 --> 68, 45633 --> 477, 12430 --> 123, 60526 --> 602, 17070 --> 183, 22900 --> 222, 5670 --> 42, 10278 --> 100, 5400 --> 42, 14994 --> 139, 72960 --> 708, 9096 --> 53, 3204 --> 13, 26952 --> 189, 3432 --> 11, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 983.921 --> 9.03497 (912 --> 3.8, 1013.33 --> 10, 1102 --> 8.66667, 1022.4 --> 9.7, 1044.08 --> 7.08333, 972.857 --> 8.42857, 1095.19 --> 9.96154, 963.429 --> 9.71429, 1086.5 --> 11.3571, 1035.83 --> 10.25, 1120.85 --> 11.1481, 1066.88 --> 11.4375, 1090.48 --> 10.5714, 945 --> 7, 1027.8 --> 10, 900 --> 7, 999.6 --> 9.26667, 1122.46 --> 10.8923, 1010.67 --> 5.88889, 801 --> 3.25, 1078.08 --> 7.56, 858 --> 2.75, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 31.57 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.07 sec (Real time) / 31.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2080 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 125.32 sec CPU time.
[LOG] Relation determinization time: 126 sec real time.
[LOG] Final circuit size: 1156 new AND gates.
[LOG] Size before ABC: 1321 AND gates.
[LOG] Size after ABC: 1146 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 125.23/125 sec (0.03/0 sec, 0.13/0 sec, 0.11/0 sec, 0.15/0 sec, 0.25/0 sec, 0.37/1 sec, 0.13/0 sec, 0.12/0 sec, 0.03/0 sec, 0.96/1 sec, 0.24/0 sec, 0.05/0 sec, 0.7/1 sec, 0.04/0 sec, 0.38/1 sec, 0.03/0 sec, 0.54/0 sec, 0.06/0 sec, 0.77/1 sec, 0.79/1 sec, 0.07/0 sec, 0.16/0 sec, 0.64/1 sec, 0.73/0 sec, 6.62/7 sec, 6.35/6 sec, 8.24/9 sec, 8.08/8 sec, 7.04/7 sec, 10.69/10 sec, 6.92/7 sec, 12.09/12 sec, 6.59/7 sec, 8.7/9 sec, 5.18/5 sec, 5.13/5 sec, 7.28/7 sec, 3.94/4 sec, 4.6/5 sec, 2.73/3 sec, 2.27/2 sec, 1.78/2 sec, 1.21/1 sec, 0.72/1 sec, 0.51/0 sec, 0.45/0 sec, 0.35/1 sec, 0.28/0 sec )
[LOG] Nr of iterations: 735 (11, 26, 25, 26, 40, 44, 18, 18, 4, 81, 24, 4, 50, 3, 21, 2, 34, 5, 47, 51, 6, 16, 47, 90, 4, 2, 3, 1, 1, 2, 1, 2, 1, 2, 1, 1, 2, 1, 1, 1, 2, 1, 2, 2, 1, 2, 2, 4 )
[LOG] Total clause computation time: 47.55/48 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0.03/0.03 sec, 1.38/1.38 sec, 2.73/2.73 sec, 2.87/2.87 sec, 3.93/3.93 sec, 3.43/3.43 sec, 4.06/4.06 sec, 3.63/3.63 sec, 3.2/3.2 sec, 3.25/3.25 sec, 2.21/2.21 sec, 2.06/2.06 sec, 2.45/2.45 sec, 1.96/1.96 sec, 1.77/1.77 sec, 2.9/2.9 sec, 1.54/1.54 sec, 1/1 sec, 0.86/0.86 sec, 0.6/0.6 sec, 0.39/0.39 sec, 0.37/0.37 sec, 0.29/0.29 sec, 0.27/0.27 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 77.03/76 sec (0.01/0.01 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.23/0.23 sec, 0.34/0.34 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.89/0.89 sec, 0.21/0.21 sec, 0.03/0.03 sec, 0.64/0.64 sec, 0.02/0.02 sec, 0.35/0.35 sec, 0.01/0.01 sec, 0.49/0.49 sec, 0.04/0.04 sec, 0.69/0.69 sec, 0.73/0.73 sec, 0.04/0.04 sec, 0.13/0.13 sec, 0.57/0.57 sec, 0.66/0.66 sec, 5.23/5.23 sec, 3.61/3.61 sec, 5.35/5.35 sec, 4.15/4.15 sec, 3.6/3.6 sec, 6.63/6.63 sec, 3.28/3.28 sec, 8.88/8.88 sec, 3.33/3.33 sec, 6.48/6.48 sec, 3.11/3.11 sec, 2.67/2.67 sec, 5.31/5.31 sec, 2.16/2.16 sec, 1.69/1.69 sec, 1.18/1.18 sec, 1.26/1.26 sec, 0.92/0.92 sec, 0.6/0.6 sec, 0.33/0.33 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.08/0.08 sec, 0.25/0.25 sec )
[LOG] Total clause size reduction: 929282 --> 7090 (14150 --> 50, 35375 --> 225, 33864 --> 191, 35450 --> 247, 55029 --> 412, 60501 --> 501, 23987 --> 173, 23851 --> 158, 4197 --> 27, 112080 --> 1084, 32154 --> 282, 4206 --> 30, 68257 --> 687, 2772 --> 14, 27720 --> 269, 1382 --> 1, 46266 --> 433, 5640 --> 43, 63710 --> 482, 69050 --> 534, 6870 --> 46, 20565 --> 121, 62192 --> 350, 119972 --> 688, 4 --> 4, 2 --> 2, 3 --> 3, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 4 --> 4 )
[LOG] Average clause size reduction: 1264.33 --> 9.64626 (1286.36 --> 4.54545, 1360.58 --> 8.65385, 1354.56 --> 7.64, 1363.46 --> 9.5, 1375.72 --> 10.3, 1375.02 --> 11.3864, 1332.61 --> 9.61111, 1325.06 --> 8.77778, 1049.25 --> 6.75, 1383.7 --> 13.3827, 1339.75 --> 11.75, 1051.5 --> 7.5, 1365.14 --> 13.74, 924 --> 4.66667, 1320 --> 12.8095, 691 --> 0.5, 1360.76 --> 12.7353, 1128 --> 8.6, 1355.53 --> 10.2553, 1353.92 --> 10.4706, 1145 --> 7.66667, 1285.31 --> 7.5625, 1323.23 --> 7.44681, 1333.02 --> 7.64444, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 125.32 sec CPU time.
[LOG] Overall execution time: 126 sec real time.
Synthesis time: 125.91 sec (Real time) / 125.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2573 24 0 1 2535
=====================  mult13.aag =====================
[LOG] Relation determinization time: 98.42 sec CPU time.
[LOG] Relation determinization time: 99 sec real time.
[LOG] Final circuit size: 1295 new AND gates.
[LOG] Size before ABC: 1450 AND gates.
[LOG] Size after ABC: 1286 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 98.33/98 sec (0.03/0 sec, 0.05/0 sec, 0.08/0 sec, 0.09/0 sec, 0.07/0 sec, 0.11/0 sec, 0.06/0 sec, 0.48/1 sec, 0.32/0 sec, 0.12/0 sec, 0.26/1 sec, 0.26/0 sec, 0.05/0 sec, 0.13/0 sec, 0.04/0 sec, 0.46/0 sec, 0.6/1 sec, 0.27/0 sec, 0.79/1 sec, 0.6/1 sec, 0.05/0 sec, 0.11/0 sec, 0.05/0 sec, 0.87/1 sec, 0.05/0 sec, 0.15/0 sec, 4.3/4 sec, 6.03/6 sec, 5.05/5 sec, 6.65/7 sec, 6.84/7 sec, 8.08/8 sec, 6.59/7 sec, 5.45/5 sec, 7.04/7 sec, 4.92/5 sec, 3.93/4 sec, 4.22/4 sec, 3.6/4 sec, 4.07/4 sec, 3.6/3 sec, 4.99/5 sec, 2.56/3 sec, 1.54/1 sec, 0.9/1 sec, 0.43/1 sec, 0.36/0 sec, 0.4/1 sec, 0.31/0 sec, 0.18/0 sec, 0.11/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 513 (9, 9, 14, 15, 13, 19, 9, 49, 35, 11, 22, 23, 4, 10, 3, 28, 32, 16, 37, 29, 3, 9, 3, 64, 4, 5, 4, 2, 2, 1, 2, 1, 1, 1, 2, 1, 1, 1, 1, 2, 1, 2, 2, 1, 2, 1, 1, 1, 1, 2, 1, 1 )
[LOG] Total clause computation time: 38.57/37 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 1.05/1.05 sec, 2.14/2.14 sec, 2.37/2.37 sec, 2.53/2.53 sec, 3.26/3.26 sec, 4.69/4.69 sec, 3.25/3.25 sec, 2.3/2.3 sec, 2.08/2.08 sec, 2.18/2.18 sec, 1.79/1.79 sec, 1.72/1.72 sec, 1.71/1.71 sec, 1.46/1.46 sec, 1.62/1.62 sec, 1.24/1.24 sec, 0.85/0.85 sec, 0.59/0.59 sec, 0.39/0.39 sec, 0.21/0.21 sec, 0.18/0.18 sec, 0.23/0.23 sec, 0.2/0.2 sec, 0.15/0.15 sec, 0.08/0.08 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 59.09/60 sec (0.02/0.02 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.44/0.44 sec, 0.3/0.3 sec, 0.1/0.1 sec, 0.24/0.24 sec, 0.24/0.24 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.42/0.42 sec, 0.52/0.52 sec, 0.23/0.23 sec, 0.73/0.73 sec, 0.56/0.56 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.81/0.81 sec, 0.02/0.02 sec, 0.11/0.11 sec, 3.24/3.24 sec, 3.88/3.88 sec, 2.67/2.67 sec, 4.12/4.12 sec, 3.57/3.57 sec, 3.38/3.38 sec, 3.34/3.34 sec, 3.14/3.14 sec, 4.95/4.95 sec, 2.73/2.73 sec, 2.13/2.13 sec, 2.49/2.49 sec, 1.88/1.88 sec, 2.6/2.6 sec, 1.97/1.97 sec, 3.75/3.75 sec, 1.7/1.7 sec, 0.94/0.94 sec, 0.51/0.51 sec, 0.22/0.22 sec, 0.18/0.18 sec, 0.16/0.16 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 695949 --> 5345 (12512 --> 39, 12512 --> 63, 20371 --> 115, 21924 --> 161, 18720 --> 112, 28134 --> 199, 12480 --> 97, 74928 --> 592, 52904 --> 408, 15430 --> 127, 32739 --> 280, 34320 --> 297, 4662 --> 34, 14004 --> 107, 3112 --> 16, 42039 --> 384, 48019 --> 426, 23295 --> 216, 55908 --> 455, 43512 --> 351, 3112 --> 13, 12424 --> 78, 3106 --> 6, 95193 --> 697, 4521 --> 20, 6028 --> 12, 4 --> 4, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 1356.63 --> 10.4191 (1390.22 --> 4.33333, 1390.22 --> 7, 1455.07 --> 8.21429, 1461.6 --> 10.7333, 1440 --> 8.61538, 1480.74 --> 10.4737, 1386.67 --> 10.7778, 1529.14 --> 12.0816, 1511.54 --> 11.6571, 1402.73 --> 11.5455, 1488.14 --> 12.7273, 1492.17 --> 12.913, 1165.5 --> 8.5, 1400.4 --> 10.7, 1037.33 --> 5.33333, 1501.39 --> 13.7143, 1500.59 --> 13.3125, 1455.94 --> 13.5, 1511.03 --> 12.2973, 1500.41 --> 12.1034, 1037.33 --> 4.33333, 1380.44 --> 8.66667, 1035.33 --> 2, 1487.39 --> 10.8906, 1130.25 --> 5, 1205.6 --> 2.4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 98.42 sec CPU time.
[LOG] Overall execution time: 99 sec real time.
Synthesis time: 99.04 sec (Real time) / 98.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2858 26 0 1 2815
=====================  mult14.aag =====================
[LOG] Relation determinization time: 253.17 sec CPU time.
[LOG] Relation determinization time: 254 sec real time.
[LOG] Final circuit size: 1554 new AND gates.
[LOG] Size before ABC: 1773 AND gates.
[LOG] Size after ABC: 1548 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 253/253 sec (0.03/0 sec, 0.28/0 sec, 0.24/1 sec, 0.04/0 sec, 0.16/0 sec, 0.39/0 sec, 0.47/1 sec, 0.5/0 sec, 0.07/0 sec, 0.48/1 sec, 0.98/1 sec, 0.23/0 sec, 0.53/0 sec, 0.56/1 sec, 0.54/1 sec, 0.36/0 sec, 0.04/0 sec, 0.61/1 sec, 0.21/0 sec, 0.77/1 sec, 0.46/0 sec, 1.25/1 sec, 0.25/1 sec, 0.77/0 sec, 0.14/0 sec, 0.09/1 sec, 1.66/1 sec, 0.49/1 sec, 9.97/10 sec, 11.44/11 sec, 13.73/14 sec, 15.61/15 sec, 18.08/19 sec, 12.64/12 sec, 20.67/21 sec, 14.64/14 sec, 13.06/14 sec, 18.02/18 sec, 14.65/14 sec, 8.91/9 sec, 13.69/14 sec, 12.46/12 sec, 7.04/7 sec, 10.09/10 sec, 5.01/5 sec, 5.29/6 sec, 4.23/4 sec, 2.64/3 sec, 2.53/2 sec, 1.49/2 sec, 1.35/1 sec, 0.87/1 sec, 0.85/1 sec, 0.93/1 sec, 0.21/0 sec, 0.3/0 sec )
[LOG] Nr of iterations: 756 (5, 33, 27, 7, 22, 41, 43, 42, 6, 35, 65, 15, 31, 31, 20, 19, 2, 26, 12, 27, 10, 49, 12, 36, 8, 5, 54, 26, 2, 2, 3, 2, 2, 1, 2, 1, 1, 2, 2, 1, 2, 2, 1, 2, 1, 1, 2, 1, 2, 2, 1, 2, 1, 2, 2, 2 )
[LOG] Total clause computation time: 99.72/99 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 2.35/2.35 sec, 4.72/4.72 sec, 5.32/5.32 sec, 6.21/6.21 sec, 7.03/7.03 sec, 5.96/5.96 sec, 6.59/6.59 sec, 8.17/8.17 sec, 6.03/6.03 sec, 5.87/5.87 sec, 4.65/4.65 sec, 4.28/4.28 sec, 5.06/5.06 sec, 4.15/4.15 sec, 3.45/3.45 sec, 4.29/4.29 sec, 2.85/2.85 sec, 2.91/2.91 sec, 2.02/2.02 sec, 1.58/1.58 sec, 1.51/1.51 sec, 0.93/0.93 sec, 1.02/1.02 sec, 0.69/0.69 sec, 0.62/0.62 sec, 0.77/0.77 sec, 0.16/0.16 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 152.1/153 sec (0.02/0.02 sec, 0.26/0.26 sec, 0.21/0.21 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.36/0.36 sec, 0.43/0.43 sec, 0.46/0.46 sec, 0.04/0.04 sec, 0.43/0.43 sec, 0.89/0.89 sec, 0.19/0.19 sec, 0.5/0.5 sec, 0.52/0.52 sec, 0.48/0.48 sec, 0.28/0.28 sec, 0/0 sec, 0.56/0.56 sec, 0.16/0.16 sec, 0.71/0.71 sec, 0.42/0.42 sec, 1.15/1.15 sec, 0.17/0.17 sec, 0.69/0.69 sec, 0.08/0.08 sec, 0.04/0.04 sec, 1.59/1.59 sec, 0.43/0.43 sec, 7.6/7.6 sec, 6.7/6.7 sec, 8.4/8.4 sec, 9.38/9.38 sec, 11.03/11.03 sec, 6.67/6.67 sec, 14.07/14.07 sec, 6.46/6.46 sec, 7.02/7.02 sec, 12.14/12.14 sec, 9.99/9.99 sec, 4.62/4.62 sec, 8.62/8.62 sec, 8.3/8.3 sec, 3.58/3.58 sec, 5.79/5.79 sec, 2.15/2.15 sec, 2.37/2.37 sec, 2.2/2.2 sec, 1.05/1.05 sec, 1.02/1.02 sec, 0.55/0.55 sec, 0.32/0.32 sec, 0.17/0.17 sec, 0.22/0.22 sec, 0.15/0.15 sec, 0.05/0.05 sec, 0.26/0.26 sec )
[LOG] Total clause size reduction: 1278817 --> 8797 (7584 --> 26, 60672 --> 371, 49374 --> 304, 11388 --> 26, 39417 --> 210, 74920 --> 465, 78834 --> 529, 76793 --> 553, 9335 --> 51, 63988 --> 501, 120448 --> 907, 26292 --> 211, 56820 --> 472, 56370 --> 456, 35454 --> 291, 33660 --> 250, 1894 --> 1, 45725 --> 408, 20086 --> 145, 49192 --> 399, 16659 --> 103, 90720 --> 711, 20790 --> 143, 66185 --> 441, 12635 --> 76, 7164 --> 21, 99746 --> 473, 46625 --> 206, 2 --> 2, 2 --> 2, 3 --> 3, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 1691.56 --> 11.6362 (1516.8 --> 5.2, 1838.55 --> 11.2424, 1828.67 --> 11.2593, 1626.86 --> 3.71429, 1791.68 --> 9.54545, 1827.32 --> 11.3415, 1833.35 --> 12.3023, 1828.4 --> 13.1667, 1555.83 --> 8.5, 1828.23 --> 14.3143, 1853.05 --> 13.9538, 1752.8 --> 14.0667, 1832.9 --> 15.2258, 1818.39 --> 14.7097, 1772.7 --> 14.55, 1771.58 --> 13.1579, 947 --> 0.5, 1758.65 --> 15.6923, 1673.83 --> 12.0833, 1821.93 --> 14.7778, 1665.9 --> 10.3, 1851.43 --> 14.5102, 1732.5 --> 11.9167, 1838.47 --> 12.25, 1579.38 --> 9.5, 1432.8 --> 4.2, 1847.15 --> 8.75926, 1793.27 --> 7.92308, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 253.18 sec CPU time.
[LOG] Overall execution time: 254 sec real time.
Synthesis time: 253.87 sec (Real time) / 253.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3452 28 0 1 3402
=====================  mult15.aag =====================
[LOG] Relation determinization time: 681.78 sec CPU time.
[LOG] Relation determinization time: 682 sec real time.
[LOG] Final circuit size: 1723 new AND gates.
[LOG] Size before ABC: 1922 AND gates.
[LOG] Size after ABC: 1710 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 681.51/682 sec (0.05/0 sec, 0.03/0 sec, 0.14/0 sec, 0.61/1 sec, 1.25/1 sec, 0.17/0 sec, 0.43/1 sec, 0.28/0 sec, 1.87/2 sec, 0.63/0 sec, 0.25/1 sec, 0.44/0 sec, 1.46/2 sec, 0.2/0 sec, 0.22/0 sec, 0.8/1 sec, 1.33/1 sec, 0.95/1 sec, 0.26/0 sec, 0.26/1 sec, 2.31/2 sec, 0.44/0 sec, 0.54/1 sec, 0.2/0 sec, 1.91/2 sec, 0.8/1 sec, 0.41/0 sec, 0.51/1 sec, 4/4 sec, 1.48/1 sec, 26.49/27 sec, 27.82/28 sec, 37.22/37 sec, 34.67/35 sec, 42.15/42 sec, 43.85/44 sec, 31.96/32 sec, 43.21/43 sec, 33.42/33 sec, 46.96/47 sec, 32.08/32 sec, 45.7/46 sec, 25.24/25 sec, 26.72/27 sec, 23.32/23 sec, 28.94/29 sec, 24.04/24 sec, 17.55/18 sec, 12.78/12 sec, 11.46/12 sec, 8.23/8 sec, 6.77/7 sec, 6.42/6 sec, 6.38/7 sec, 3.68/3 sec, 3.03/3 sec, 2.26/3 sec, 2.04/2 sec, 1.55/1 sec, 1.34/2 sec )
[LOG] Nr of iterations: 1056 (6, 6, 17, 54, 119, 15, 33, 19, 110, 37, 15, 24, 49, 10, 9, 29, 44, 26, 6, 12, 55, 8, 15, 7, 61, 35, 16, 19, 102, 50, 2, 1, 2, 2, 2, 2, 1, 1, 1, 2, 1, 2, 1, 1, 1, 3, 2, 2, 1, 2, 2, 2, 2, 1, 2, 1, 1, 2, 1, 2 )
[LOG] Total clause computation time: 290.77/292 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.14/0.14 sec, 0.05/0.05 sec, 7.19/7.19 sec, 12.75/12.75 sec, 15.59/15.59 sec, 12.79/12.79 sec, 17.04/17.04 sec, 19.52/19.52 sec, 15.29/15.29 sec, 18.36/18.36 sec, 15.86/15.86 sec, 15.45/15.45 sec, 12.85/12.85 sec, 15.05/15.05 sec, 13.41/13.41 sec, 15.61/15.61 sec, 12.42/12.42 sec, 8.81/8.81 sec, 10.24/10.24 sec, 8.19/8.19 sec, 8.65/8.65 sec, 5.8/5.8 sec, 5.18/5.18 sec, 4.31/4.31 sec, 4.07/4.07 sec, 5.21/5.21 sec, 2.68/2.68 sec, 2.46/2.46 sec, 1.89/1.89 sec, 1.75/1.75 sec, 1.44/1.44 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 388.94/388 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.53/0.53 sec, 1.14/1.14 sec, 0.14/0.14 sec, 0.36/0.36 sec, 0.26/0.26 sec, 1.75/1.75 sec, 0.59/0.59 sec, 0.22/0.22 sec, 0.38/0.38 sec, 1.38/1.38 sec, 0.16/0.16 sec, 0.18/0.18 sec, 0.71/0.71 sec, 1.25/1.25 sec, 0.89/0.89 sec, 0.21/0.21 sec, 0.2/0.2 sec, 2.23/2.23 sec, 0.38/0.38 sec, 0.47/0.47 sec, 0.12/0.12 sec, 1.77/1.77 sec, 0.71/0.71 sec, 0.31/0.31 sec, 0.4/0.4 sec, 3.78/3.78 sec, 1.35/1.35 sec, 19.27/19.27 sec, 15.04/15.04 sec, 21.6/21.6 sec, 21.86/21.86 sec, 25.09/25.09 sec, 24.31/24.31 sec, 16.65/16.65 sec, 24.83/24.83 sec, 17.54/17.54 sec, 31.49/31.49 sec, 19.22/19.22 sec, 30.64/30.64 sec, 11.81/11.81 sec, 11.09/11.09 sec, 10.89/10.89 sec, 20.11/20.11 sec, 13.78/13.78 sec, 9.35/9.35 sec, 4.12/4.12 sec, 5.65/5.65 sec, 3.04/3.04 sec, 2.45/2.45 sec, 2.33/2.33 sec, 1.16/1.16 sec, 0.99/0.99 sec, 0.56/0.56 sec, 0.36/0.36 sec, 0.29/0.29 sec, 0.1/0.1 sec, 1.29/1.29 sec )
[LOG] Total clause size reduction: 1996385 --> 13425 (10270 --> 45, 10270 --> 20, 32928 --> 195, 109021 --> 693, 241664 --> 1456, 28560 --> 165, 65536 --> 434, 36594 --> 275, 222578 --> 1652, 73224 --> 574, 28476 --> 194, 46805 --> 365, 98496 --> 778, 18405 --> 130, 16392 --> 122, 56924 --> 472, 88365 --> 746, 51275 --> 405, 10255 --> 77, 21846 --> 157, 110376 --> 864, 14336 --> 69, 27650 --> 201, 11844 --> 68, 122040 --> 862, 69564 --> 436, 30540 --> 144, 35460 --> 218, 206141 --> 1039, 100499 --> 518, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5, 3 --> 3, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 1890.52 --> 12.7131 (1711.67 --> 7.5, 1711.67 --> 3.33333, 1936.94 --> 11.4706, 2018.91 --> 12.8333, 2030.79 --> 12.2353, 1904 --> 11, 1985.94 --> 13.1515, 1926 --> 14.4737, 2023.44 --> 15.0182, 1979.03 --> 15.5135, 1898.4 --> 12.9333, 1950.21 --> 15.2083, 2010.12 --> 15.8776, 1840.5 --> 13, 1821.33 --> 13.5556, 1962.9 --> 16.2759, 2008.3 --> 16.9545, 1972.12 --> 15.5769, 1709.17 --> 12.8333, 1820.5 --> 13.0833, 2006.84 --> 15.7091, 1792 --> 8.625, 1843.33 --> 13.4, 1692 --> 9.71429, 2000.66 --> 14.1311, 1987.54 --> 12.4571, 1908.75 --> 9, 1866.32 --> 11.4737, 2020.99 --> 10.1863, 2009.98 --> 10.36, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 681.79 sec CPU time.
[LOG] Overall execution time: 682 sec real time.
Synthesis time: 682.50 sec (Real time) / 682.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3773 30 0 1 3726
=====================  mult16.aag =====================
[LOG] Relation determinization time: 229.16 sec CPU time.
[LOG] Relation determinization time: 230 sec real time.
[LOG] Final circuit size: 2118 new AND gates.
[LOG] Size before ABC: 2367 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 228.94/229 sec (0.46/0 sec, 0.07/0 sec, 0.47/1 sec, 0.16/0 sec, 0.44/0 sec, 0.44/1 sec, 0.27/0 sec, 0.41/0 sec, 0.31/1 sec, 0.48/0 sec, 0.15/0 sec, 0.08/0 sec, 0.16/0 sec, 0.64/1 sec, 0.63/1 sec, 0.74/1 sec, 0.52/0 sec, 0.82/1 sec, 0.97/1 sec, 0.72/1 sec, 0.51/0 sec, 0.21/0 sec, 0.94/1 sec, 0.27/1 sec, 0.14/0 sec, 0.49/0 sec, 0.49/1 sec, 0.44/0 sec, 0.14/0 sec, 0.47/1 sec, 0.1/0 sec, 0.84/1 sec, 10.12/10 sec, 10.3/10 sec, 12.91/13 sec, 11.05/11 sec, 12.35/12 sec, 13.32/14 sec, 12.84/13 sec, 10.92/11 sec, 9.9/9 sec, 16.64/17 sec, 8.68/9 sec, 10.89/11 sec, 15.36/15 sec, 7.86/8 sec, 7.61/7 sec, 8.96/9 sec, 8.12/9 sec, 6.36/6 sec, 5.39/5 sec, 2.8/3 sec, 2.38/2 sec, 2.08/3 sec, 1.73/1 sec, 1.28/2 sec, 1.04/1 sec, 0.95/1 sec, 0.84/0 sec, 0.62/1 sec, 0.54/1 sec, 0.54/0 sec, 0.51/1 sec, 0.07/0 sec )
[LOG] Nr of iterations: 617 (56, 6, 39, 13, 26, 32, 18, 21, 17, 22, 8, 5, 10, 21, 20, 22, 18, 23, 16, 21, 12, 6, 32, 10, 4, 19, 17, 15, 7, 24, 4, 5, 7, 1, 1, 1, 1, 2, 1, 1, 1, 2, 1, 1, 2, 1, 1, 2, 2, 2, 1, 1, 1, 1, 2, 1, 1, 2, 1, 2, 1, 2, 1, 1 )
[LOG] Total clause computation time: 94.95/96 sec (0.06/0.06 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 4.7/4.7 sec, 5.65/5.65 sec, 4.96/4.96 sec, 5.27/5.27 sec, 5.98/5.98 sec, 4.73/4.73 sec, 5.46/5.46 sec, 4.87/4.87 sec, 4.79/4.79 sec, 5.21/5.21 sec, 4.29/4.29 sec, 5.15/5.15 sec, 4.9/4.9 sec, 3.92/3.92 sec, 3.77/3.77 sec, 2.88/2.88 sec, 2.73/2.73 sec, 2.15/2.15 sec, 3.39/3.39 sec, 1.54/1.54 sec, 1.26/1.26 sec, 1.26/1.26 sec, 0.94/0.94 sec, 0.76/0.76 sec, 0.71/0.71 sec, 0.67/0.67 sec, 0.56/0.56 sec, 0.37/0.37 sec, 0.44/0.44 sec, 0.48/0.48 sec, 0.43/0.43 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 132.44/132 sec (0.38/0.38 sec, 0.04/0.04 sec, 0.42/0.42 sec, 0.12/0.12 sec, 0.39/0.39 sec, 0.37/0.37 sec, 0.22/0.22 sec, 0.36/0.36 sec, 0.24/0.24 sec, 0.44/0.44 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.59/0.59 sec, 0.57/0.57 sec, 0.68/0.68 sec, 0.44/0.44 sec, 0.72/0.72 sec, 0.89/0.89 sec, 0.63/0.63 sec, 0.45/0.45 sec, 0.16/0.16 sec, 0.85/0.85 sec, 0.22/0.22 sec, 0.09/0.09 sec, 0.42/0.42 sec, 0.42/0.42 sec, 0.37/0.37 sec, 0.07/0.07 sec, 0.41/0.41 sec, 0.04/0.04 sec, 0.78/0.78 sec, 5.39/5.39 sec, 4.63/4.63 sec, 7.94/7.94 sec, 5.77/5.77 sec, 6.36/6.36 sec, 8.58/8.58 sec, 7.37/7.37 sec, 6.04/6.04 sec, 5.1/5.1 sec, 11.42/11.42 sec, 4.38/4.38 sec, 5.73/5.73 sec, 10.45/10.45 sec, 3.93/3.93 sec, 3.83/3.83 sec, 6.06/6.06 sec, 5.38/5.38 sec, 4.2/4.2 sec, 1.99/1.99 sec, 1.26/1.26 sec, 1.12/1.12 sec, 0.81/0.81 sec, 0.78/0.78 sec, 0.51/0.51 sec, 0.32/0.32 sec, 0.27/0.27 sec, 0.27/0.27 sec, 0.24/0.24 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 1339847 --> 7598 (137775 --> 454, 12525 --> 68, 95152 --> 469, 29928 --> 158, 62600 --> 361, 77717 --> 398, 42500 --> 251, 49480 --> 322, 39776 --> 244, 51702 --> 346, 17213 --> 121, 10020 --> 50, 22545 --> 113, 50020 --> 349, 47519 --> 342, 52521 --> 358, 42483 --> 292, 54912 --> 353, 37395 --> 268, 49780 --> 354, 27269 --> 196, 12440 --> 83, 77376 --> 439, 22176 --> 119, 7437 --> 36, 44568 --> 238, 39968 --> 232, 34916 --> 201, 15030 --> 68, 57546 --> 226, 7506 --> 19, 10004 --> 22, 7 --> 7, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 2171.55 --> 12.3144 (2460.27 --> 8.10714, 2087.5 --> 11.3333, 2439.79 --> 12.0256, 2302.15 --> 12.1538, 2407.69 --> 13.8846, 2428.66 --> 12.4375, 2361.11 --> 13.9444, 2356.19 --> 15.3333, 2339.76 --> 14.3529, 2350.09 --> 15.7273, 2151.62 --> 15.125, 2004 --> 10, 2254.5 --> 11.3, 2381.9 --> 16.619, 2375.95 --> 17.1, 2387.32 --> 16.2727, 2360.17 --> 16.2222, 2387.48 --> 15.3478, 2337.19 --> 16.75, 2370.48 --> 16.8571, 2272.42 --> 16.3333, 2073.33 --> 13.8333, 2418 --> 13.7188, 2217.6 --> 11.9, 1859.25 --> 9, 2345.68 --> 12.5263, 2351.06 --> 13.6471, 2327.73 --> 13.4, 2147.14 --> 9.71429, 2397.75 --> 9.41667, 1876.5 --> 4.75, 2000.8 --> 4.4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 229.17 sec CPU time.
[LOG] Overall execution time: 230 sec real time.
Synthesis time: 230.02 sec (Real time) / 229.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4568
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.6667 --> 0 (35.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23 --> 0 (34.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77.6667 --> 0 (116.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77 --> 0 (115.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184.667 --> 0 (277 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184 --> 0 (276 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 430.333 --> 0 (645.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 429.667 --> 0 (644.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.03/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 985.333 --> 0 (1478 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.03/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 984.667 --> 0 (1477 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.2 --> 0 (0 --> 0, 0 --> 0, 18 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.2 --> 0 (0 --> 0, 0 --> 0, 13 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.5714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 10.2857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.8889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 16.5556 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 36.2727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 49.7692 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 31.9231 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 63.9333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 40.1333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 78.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 48.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.32 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.29/0 sec (0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 93.4211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.32 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.14/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 57.0526 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.47 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.37/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 108.524 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.49 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.25 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.21/1 sec (0.01/1 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 65.6667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.26 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.7 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.61/1 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/1 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 123.783 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.72 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.37 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.32/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/1 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 74.3478 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.38 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.97 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.85/1 sec (0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/1 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 139.16 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.22 sec (Real time) / 1.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.52 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.42/1 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/1 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 83.08 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.54 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.37 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.23/2 sec (0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/1 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 154.63 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.41 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.63 sec (Real time) / 1.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.71 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.61/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 91.8519 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.73 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 111 AND gates.
[LOG] Size after ABC: 94 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 82 (11, 12, 3, 2, 8, 14, 9, 11, 2, 1, 7, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 5391 --> 154 (1380 --> 19, 1496 --> 29, 220 --> 3, 157 --> 0, 749 --> 13, 1326 --> 28, 16 --> 16, 29 --> 28, 3 --> 3, 0 --> 0, 13 --> 13, 2 --> 2 )
[LOG] Average clause size reduction: 65.7439 --> 1.87805 (125.455 --> 1.72727, 124.667 --> 2.41667, 73.3333 --> 1, 78.5 --> 0, 93.625 --> 1.625, 94.7143 --> 2, 1.77778 --> 1.77778, 2.63636 --> 2.54545, 1.5 --> 1.5, 0 --> 0, 1.85714 --> 1.85714, 1 --> 1 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 260 5 21 1 229
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.6 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 210 new AND gates.
[LOG] Size before ABC: 240 AND gates.
[LOG] Size after ABC: 210 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.54/0 sec (0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.04/0 sec, 0.06/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 149 (21, 24, 4, 4, 8, 16, 5, 16, 22, 3, 3, 6, 15, 2 )
[LOG] Total clause computation time: 0.15/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.38/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 11643 --> 368 (3540 --> 68, 3749 --> 79, 435 --> 4, 402 --> 4, 917 --> 12, 1935 --> 32, 496 --> 8, 45 --> 44, 74 --> 67, 4 --> 4, 4 --> 4, 8 --> 8, 32 --> 32, 2 --> 2 )
[LOG] Average clause size reduction: 78.1409 --> 2.4698 (168.571 --> 3.2381, 156.208 --> 3.29167, 108.75 --> 1, 100.5 --> 1, 114.625 --> 1.5, 120.938 --> 2, 99.2 --> 1.6, 2.8125 --> 2.75, 3.36364 --> 3.04545, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 2.13333 --> 2.13333, 1 --> 1 )
[LOG] Overall execution time: 0.6 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 416 6 24 1 379
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2.26 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 267 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 266 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.15/2 sec (0.05/0 sec, 0.08/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.21/0 sec, 0.11/0 sec, 0.01/0 sec, 0.16/1 sec, 0.14/0 sec, 0.15/0 sec, 0.16/0 sec, 0.21/0 sec, 0.27/0 sec, 0.16/1 sec, 0.18/0 sec, 0.14/0 sec )
[LOG] Nr of iterations: 185 (18, 28, 5, 4, 8, 7, 7, 27, 4, 15, 22, 3, 2, 6, 6, 5, 17, 1 )
[LOG] Total clause computation time: 0.47/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0/0 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 1.6/2 sec (0.04/0.04 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.17/0.17 sec, 0.05/0.05 sec, 0/0 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.14/0.14 sec, 0.14/0.14 sec, 0.12/0.12 sec )
[LOG] Total clause size reduction: 17639 --> 505 (3672 --> 58, 5454 --> 116, 716 --> 7, 489 --> 6, 1155 --> 14, 882 --> 14, 876 --> 11, 3770 --> 81, 420 --> 5, 46 --> 44, 82 --> 73, 4 --> 4, 3 --> 3, 9 --> 9, 14 --> 13, 8 --> 8, 38 --> 38, 1 --> 1 )
[LOG] Average clause size reduction: 95.3459 --> 2.72973 (204 --> 3.22222, 194.786 --> 4.14286, 143.2 --> 1.4, 122.25 --> 1.5, 144.375 --> 1.75, 126 --> 2, 125.143 --> 1.57143, 139.63 --> 3, 105 --> 1.25, 3.06667 --> 2.93333, 3.72727 --> 3.31818, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.5 --> 1.5, 2.33333 --> 2.16667, 1.6 --> 1.6, 2.23529 --> 2.23529, 1 --> 1 )
[LOG] Overall execution time: 2.26 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.50 sec (Real time) / 2.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.28 sec (Real time) / 1.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 511 7 27 1 469
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 5.33 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 313 new AND gates.
[LOG] Size before ABC: 366 AND gates.
[LOG] Size after ABC: 312 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.04/5 sec (0.15/0 sec, 0.2/0 sec, 0.07/0 sec, 0.05/0 sec, 0.07/0 sec, 0.07/1 sec, 0.12/0 sec, 0.14/0 sec, 0.19/0 sec, 0.01/0 sec, 0.44/0 sec, 0.36/1 sec, 0.34/0 sec, 0.32/0 sec, 0.33/1 sec, 0.38/0 sec, 0.48/1 sec, 0.46/0 sec, 0.43/1 sec, 0.43/0 sec )
[LOG] Nr of iterations: 227 (34, 30, 9, 4, 3, 6, 16, 7, 21, 2, 30, 13, 6, 3, 2, 5, 10, 5, 20, 1 )
[LOG] Total clause computation time: 0.96/1 sec (0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0/0 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.13/0.13 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 3.91/4 sec (0.14/0.14 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0/0 sec, 0.33/0.33 sec, 0.24/0.24 sec, 0.31/0.31 sec, 0.28/0.28 sec, 0.27/0.27 sec, 0.32/0.32 sec, 0.42/0.42 sec, 0.38/0.38 sec, 0.29/0.29 sec, 0.35/0.35 sec )
[LOG] Total clause size reduction: 26669 --> 657 (8679 --> 130, 7163 --> 136, 1704 --> 18, 603 --> 5, 396 --> 4, 940 --> 7, 2505 --> 57, 996 --> 18, 3280 --> 43, 159 --> 1, 107 --> 103, 34 --> 34, 7 --> 7, 5 --> 5, 4 --> 4, 7 --> 7, 24 --> 22, 12 --> 12, 43 --> 43, 1 --> 1 )
[LOG] Average clause size reduction: 117.485 --> 2.89427 (255.265 --> 3.82353, 238.767 --> 4.53333, 189.333 --> 2, 150.75 --> 1.25, 132 --> 1.33333, 156.667 --> 1.16667, 156.562 --> 3.5625, 142.286 --> 2.57143, 156.19 --> 2.04762, 79.5 --> 0.5, 3.56667 --> 3.43333, 2.61538 --> 2.61538, 1.16667 --> 1.16667, 1.66667 --> 1.66667, 2 --> 2, 1.4 --> 1.4, 2.4 --> 2.2, 2.4 --> 2.4, 2.15 --> 2.15, 1 --> 1 )
[LOG] Overall execution time: 5.34 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.56 sec (Real time) / 5.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.50 sec (Real time) / 1.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 602 8 30 1 555
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 17.28 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 786 new AND gates.
[LOG] Size before ABC: 921 AND gates.
[LOG] Size after ABC: 786 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.71/17 sec (0.02/0 sec, 0.03/1 sec, 0.24/0 sec, 0.06/0 sec, 0.12/0 sec, 0.11/0 sec, 0.13/0 sec, 0.42/1 sec, 0.55/0 sec, 1.84/2 sec, 1.36/1 sec, 1.75/2 sec, 0.65/1 sec, 0.72/0 sec, 1.26/2 sec, 0.73/0 sec, 0.65/1 sec, 0.81/1 sec, 0.78/1 sec, 0.79/0 sec, 0.73/1 sec, 1.27/1 sec, 0.74/1 sec, 0.95/1 sec )
[LOG] Nr of iterations: 521 (6, 12, 35, 8, 6, 10, 6, 41, 46, 68, 29, 17, 4, 10, 27, 7, 4, 8, 4, 36, 42, 53, 27, 15 )
[LOG] Total clause computation time: 2.48/2 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.43/0.43 sec, 0.09/0.09 sec, 0.19/0.19 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.18/0.18 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.15/0.15 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0.06/0.06 sec, 0.15/0.15 sec )
[LOG] Total clause minimization time: 13.92/13 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.21/0.21 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.28/0.28 sec, 0.44/0.44 sec, 1.39/1.39 sec, 1.25/1.25 sec, 1.54/1.54 sec, 0.54/0.54 sec, 0.57/0.57 sec, 1.06/1.06 sec, 0.67/0.67 sec, 0.53/0.53 sec, 0.73/0.73 sec, 0.67/0.67 sec, 0.63/0.63 sec, 0.51/0.51 sec, 1.05/1.05 sec, 0.67/0.67 sec, 0.79/0.79 sec )
[LOG] Total clause size reduction: 61340 --> 1849 (1640 --> 8, 3421 --> 29, 9078 --> 130, 1764 --> 9, 1195 --> 9, 2016 --> 17, 1130 --> 9, 10040 --> 195, 10755 --> 209, 11792 --> 371, 4900 --> 74, 2784 --> 36, 5 --> 5, 24 --> 24, 78 --> 78, 9 --> 9, 7 --> 7, 14 --> 14, 6 --> 6, 159 --> 145, 177 --> 159, 246 --> 206, 67 --> 67, 33 --> 33 )
[LOG] Average clause size reduction: 117.735 --> 3.54894 (273.333 --> 1.33333, 285.083 --> 2.41667, 259.371 --> 3.71429, 220.5 --> 1.125, 199.167 --> 1.5, 201.6 --> 1.7, 188.333 --> 1.5, 244.878 --> 4.7561, 233.804 --> 4.54348, 173.412 --> 5.45588, 168.966 --> 2.55172, 163.765 --> 2.11765, 1.25 --> 1.25, 2.4 --> 2.4, 2.88889 --> 2.88889, 1.28571 --> 1.28571, 1.75 --> 1.75, 1.75 --> 1.75, 1.5 --> 1.5, 4.41667 --> 4.02778, 4.21429 --> 3.78571, 4.64151 --> 3.88679, 2.48148 --> 2.48148, 2.2 --> 2.2 )
[LOG] Overall execution time: 17.28 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.61 sec (Real time) / 17.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.96 sec (Real time) / 5.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1124 9 33 1 1070
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 34.82 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 839 new AND gates.
[LOG] Size before ABC: 985 AND gates.
[LOG] Size after ABC: 839 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 33.95/34 sec (0.02/0 sec, 0.04/0 sec, 0.22/0 sec, 0.08/0 sec, 0.25/0 sec, 0.24/0 sec, 0.16/1 sec, 0.17/0 sec, 0.55/0 sec, 0.8/1 sec, 2.75/3 sec, 1.32/1 sec, 3.68/4 sec, 1.92/2 sec, 1.05/1 sec, 1.88/2 sec, 1.94/2 sec, 1.75/1 sec, 1.71/2 sec, 1.58/2 sec, 1.77/2 sec, 1.44/1 sec, 1.56/2 sec, 2.16/2 sec, 2.96/3 sec, 1.95/2 sec )
[LOG] Nr of iterations: 560 (6, 9, 44, 6, 13, 4, 13, 13, 32, 31, 44, 76, 10, 5, 2, 41, 5, 12, 3, 10, 12, 29, 29, 38, 64, 9 )
[LOG] Total clause computation time: 4.74/5 sec (0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.08/0.08 sec, 0.1/0.1 sec, 0.18/0.18 sec, 0.19/0.19 sec, 0.72/0.72 sec, 0.19/0.19 sec, 0.38/0.38 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.12/0.12 sec, 0.24/0.24 sec, 0.43/0.43 sec, 0.23/0.23 sec, 0.58/0.58 sec, 0.47/0.47 sec )
[LOG] Total clause minimization time: 28.76/28 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0.06/0.06 sec, 0.2/0.2 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.15/0.15 sec, 0.45/0.45 sec, 0.68/0.68 sec, 2.55/2.55 sec, 1.11/1.11 sec, 2.94/2.94 sec, 1.72/1.72 sec, 0.65/0.65 sec, 1.75/1.75 sec, 1.83/1.83 sec, 1.54/1.54 sec, 1.54/1.54 sec, 1.38/1.38 sec, 1.63/1.63 sec, 1.19/1.19 sec, 1.11/1.11 sec, 1.91/1.91 sec, 2.36/2.36 sec, 1.47/1.47 sec )
[LOG] Total clause size reduction: 70355 --> 1908 (1855 --> 8, 2800 --> 26, 12599 --> 137, 1415 --> 7, 3336 --> 18, 792 --> 6, 3024 --> 22, 3072 --> 21, 8556 --> 130, 7860 --> 136, 8213 --> 171, 14250 --> 390, 1701 --> 22, 8 --> 8, 2 --> 2, 120 --> 119, 7 --> 7, 18 --> 17, 6 --> 6, 16 --> 16, 21 --> 21, 111 --> 110, 124 --> 113, 138 --> 118, 289 --> 255, 22 --> 22 )
[LOG] Average clause size reduction: 125.634 --> 3.40714 (309.167 --> 1.33333, 311.111 --> 2.88889, 286.341 --> 3.11364, 235.833 --> 1.16667, 256.615 --> 1.38462, 198 --> 1.5, 232.615 --> 1.69231, 236.308 --> 1.61538, 267.375 --> 4.0625, 253.548 --> 4.3871, 186.659 --> 3.88636, 187.5 --> 5.13158, 170.1 --> 2.2, 1.6 --> 1.6, 1 --> 1, 2.92683 --> 2.90244, 1.4 --> 1.4, 1.5 --> 1.41667, 2 --> 2, 1.6 --> 1.6, 1.75 --> 1.75, 3.82759 --> 3.7931, 4.27586 --> 3.89655, 3.63158 --> 3.10526, 4.51562 --> 3.98438, 2.44444 --> 2.44444 )
[LOG] Overall execution time: 34.82 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.15 sec (Real time) / 35.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.36 sec (Real time) / 5.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1220 10 35 1 1162
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 62.57 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Final circuit size: 1288 new AND gates.
[LOG] Size before ABC: 1570 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 61.4/61 sec (0.03/0 sec, 0.04/0 sec, 0.54/0 sec, 0.21/1 sec, 0.22/0 sec, 0.24/0 sec, 0.28/0 sec, 0.34/1 sec, 1.42/1 sec, 0.44/1 sec, 1.77/1 sec, 2.48/3 sec, 2.97/3 sec, 4.63/4 sec, 2.89/3 sec, 2.06/2 sec, 2.93/3 sec, 3.59/4 sec, 3.01/3 sec, 2.95/3 sec, 3.74/4 sec, 3.67/3 sec, 3.62/4 sec, 3.46/3 sec, 2.68/3 sec, 4.64/5 sec, 3.7/3 sec, 2.85/3 sec )
[LOG] Nr of iterations: 792 (5, 6, 60, 7, 12, 8, 10, 9, 48, 11, 54, 92, 91, 15, 4, 1, 45, 6, 10, 7, 9, 7, 42, 8, 47, 82, 86, 10 )
[LOG] Total clause computation time: 10.94/8 sec (0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.17/0.17 sec, 0.02/0.02 sec, 0.18/0.18 sec, 0.38/0.38 sec, 0.79/0.79 sec, 1.47/1.47 sec, 0.4/0.4 sec, 0.63/0.63 sec, 0.16/0.16 sec, 0.37/0.37 sec, 0.3/0.3 sec, 0.29/0.29 sec, 0.38/0.38 sec, 0.26/0.26 sec, 0.59/0.59 sec, 0.25/0.25 sec, 0.78/0.78 sec, 1.46/1.46 sec, 0.85/0.85 sec, 1.04/1.04 sec )
[LOG] Total clause minimization time: 49.78/53 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.46/0.46 sec, 0.16/0.16 sec, 0.15/0.15 sec, 0.21/0.21 sec, 0.22/0.22 sec, 0.3/0.3 sec, 1.23/1.23 sec, 0.39/0.39 sec, 1.56/1.56 sec, 2.07/2.07 sec, 2.14/2.14 sec, 3.12/3.12 sec, 2.47/2.47 sec, 1.41/1.41 sec, 2.76/2.76 sec, 3.19/3.19 sec, 2.69/2.69 sec, 2.64/2.64 sec, 3.34/3.34 sec, 3.39/3.39 sec, 3.01/3.01 sec, 3.19/3.19 sec, 1.87/1.87 sec, 3.16/3.16 sec, 2.83/2.83 sec, 1.79/1.79 sec )
[LOG] Total clause size reduction: 103527 --> 3276 (1652 --> 8, 1940 --> 13, 18939 --> 214, 1866 --> 11, 3344 --> 28, 2107 --> 11, 2673 --> 17, 2256 --> 15, 11656 --> 247, 2390 --> 19, 12561 --> 282, 19019 --> 449, 18720 --> 514, 2898 --> 44, 8 --> 8, 1 --> 1, 135 --> 131, 11 --> 11, 21 --> 21, 11 --> 11, 17 --> 17, 12 --> 12, 198 --> 190, 13 --> 13, 216 --> 200, 371 --> 335, 468 --> 430, 24 --> 24 )
[LOG] Average clause size reduction: 130.716 --> 4.13636 (330.4 --> 1.6, 323.333 --> 2.16667, 315.65 --> 3.56667, 266.571 --> 1.57143, 278.667 --> 2.33333, 263.375 --> 1.375, 267.3 --> 1.7, 250.667 --> 1.66667, 242.833 --> 5.14583, 217.273 --> 1.72727, 232.611 --> 5.22222, 206.728 --> 4.88043, 205.714 --> 5.64835, 193.2 --> 2.93333, 2 --> 2, 1 --> 1, 3 --> 2.91111, 1.83333 --> 1.83333, 2.1 --> 2.1, 1.57143 --> 1.57143, 1.88889 --> 1.88889, 1.71429 --> 1.71429, 4.71429 --> 4.52381, 1.625 --> 1.625, 4.59574 --> 4.25532, 4.52439 --> 4.08537, 5.44186 --> 5, 2.4 --> 2.4 )
[LOG] Overall execution time: 62.57 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 63.16 sec (Real time) / 62.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.31 sec (Real time) / 11.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1710 11 37 1 1649
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 130.43 sec CPU time.
[LOG] Relation determinization time: 131 sec real time.
[LOG] Final circuit size: 1002 new AND gates.
[LOG] Size before ABC: 1195 AND gates.
[LOG] Size after ABC: 1001 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 127.14/127 sec (0.1/0 sec, 0.08/0 sec, 0.55/1 sec, 0.58/0 sec, 0.34/1 sec, 0.84/0 sec, 1.1/2 sec, 1.21/1 sec, 1.85/2 sec, 1.13/1 sec, 3.68/3 sec, 1.1/2 sec, 4.27/4 sec, 10.21/10 sec, 6.69/7 sec, 8.72/8 sec, 5.17/6 sec, 4.93/5 sec, 4.11/4 sec, 4.69/4 sec, 5.14/6 sec, 4.41/4 sec, 6.35/6 sec, 6.3/7 sec, 7.87/8 sec, 4.52/4 sec, 6.41/6 sec, 8.01/8 sec, 7.49/8 sec, 9.29/9 sec )
[LOG] Nr of iterations: 670 (11, 2, 40, 6, 5, 7, 8, 8, 29, 8, 43, 6, 86, 63, 34, 7, 1, 36, 5, 4, 5, 7, 7, 26, 6, 37, 5, 79, 58, 31 )
[LOG] Total clause computation time: 14.45/12 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0/0 sec, 0.24/0.24 sec, 0/0 sec, 0.01/0.01 sec, 0.55/0.55 sec, 0.01/0.01 sec, 0.43/0.43 sec, 0.01/0.01 sec, 0.98/0.98 sec, 1.2/1.2 sec, 0.84/0.84 sec, 0.75/0.75 sec, 0.89/0.89 sec, 0.91/0.91 sec, 0.48/0.48 sec, 0.62/0.62 sec, 0.78/0.78 sec, 0.55/0.55 sec, 0.3/0.3 sec, 1.13/1.13 sec, 0.29/0.29 sec, 1.3/1.3 sec, 0.38/0.38 sec, 0.43/0.43 sec, 0.58/0.58 sec, 0.62/0.62 sec )
[LOG] Total clause minimization time: 110.96/112 sec (0.02/0.02 sec, 0/0 sec, 0.39/0.39 sec, 0.48/0.48 sec, 0.28/0.28 sec, 0.53/0.53 sec, 1.04/1.04 sec, 1.14/1.14 sec, 1.24/1.24 sec, 1.06/1.06 sec, 3.18/3.18 sec, 1.02/1.02 sec, 3.22/3.22 sec, 8.95/8.95 sec, 5.78/5.78 sec, 7.93/7.93 sec, 4.22/4.22 sec, 3.98/3.98 sec, 3.58/3.58 sec, 4.02/4.02 sec, 4.31/4.31 sec, 3.82/3.82 sec, 6/6 sec, 5.13/5.13 sec, 7.51/7.51 sec, 3.17/3.17 sec, 5.98/5.98 sec, 7.52/7.52 sec, 6.85/6.85 sec, 8.61/8.61 sec )
[LOG] Total clause size reduction: 97937 --> 2309 (4630 --> 32, 434 --> 2, 14118 --> 132, 1750 --> 6, 1392 --> 6, 1980 --> 9, 2226 --> 9, 2044 --> 12, 9828 --> 114, 1939 --> 9, 14196 --> 216, 1210 --> 9, 19465 --> 430, 14136 --> 248, 7491 --> 91, 11 --> 11, 2 --> 2, 109 --> 104, 6 --> 6, 6 --> 6, 7 --> 7, 9 --> 9, 12 --> 12, 94 --> 91, 7 --> 7, 161 --> 153, 9 --> 9, 371 --> 305, 214 --> 182, 80 --> 80 )
[LOG] Average clause size reduction: 146.175 --> 3.44627 (420.909 --> 2.90909, 217 --> 1, 352.95 --> 3.3, 291.667 --> 1, 278.4 --> 1.2, 282.857 --> 1.28571, 278.25 --> 1.125, 255.5 --> 1.5, 338.897 --> 3.93103, 242.375 --> 1.125, 330.14 --> 5.02326, 201.667 --> 1.5, 226.337 --> 5, 224.381 --> 3.93651, 220.324 --> 2.67647, 1.57143 --> 1.57143, 2 --> 2, 3.02778 --> 2.88889, 1.2 --> 1.2, 1.5 --> 1.5, 1.4 --> 1.4, 1.28571 --> 1.28571, 1.71429 --> 1.71429, 3.61538 --> 3.5, 1.16667 --> 1.16667, 4.35135 --> 4.13514, 1.8 --> 1.8, 4.6962 --> 3.86076, 3.68966 --> 3.13793, 2.58065 --> 2.58065 )
[LOG] Overall execution time: 130.45 sec CPU time.
[LOG] Overall execution time: 131 sec real time.
Synthesis time: 130.81 sec (Real time) / 130.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.84 sec (Real time) / 8.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1474 12 40 1 1408
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 106.18 sec CPU time.
[LOG] Relation determinization time: 107 sec real time.
[LOG] Final circuit size: 1235 new AND gates.
[LOG] Size before ABC: 1496 AND gates.
[LOG] Size after ABC: 1234 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 104.53/105 sec (0.05/0 sec, 0.07/1 sec, 0.34/0 sec, 0.31/0 sec, 0.71/1 sec, 0.36/0 sec, 0.36/1 sec, 0.67/0 sec, 1.05/1 sec, 0.57/1 sec, 1.13/1 sec, 0.37/0 sec, 0.7/1 sec, 11.1/11 sec, 9.24/10 sec, 7.13/7 sec, 6.46/6 sec, 3.46/4 sec, 2.58/2 sec, 2.8/3 sec, 3.02/3 sec, 2.82/3 sec, 3.74/4 sec, 3.98/4 sec, 5/5 sec, 2.81/2 sec, 4.29/5 sec, 3.86/4 sec, 4.87/4 sec, 3.19/4 sec, 5.55/5 sec, 3.49/4 sec, 3.34/3 sec, 5.11/5 sec )
[LOG] Nr of iterations: 870 (5, 9, 36, 7, 16, 15, 9, 5, 53, 13, 43, 8, 12, 142, 56, 36, 22, 4, 3, 23, 5, 7, 8, 8, 4, 49, 7, 40, 6, 9, 109, 46, 35, 20 )
[LOG] Total clause computation time: 12.9/16 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.25/0.25 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0/0 sec, 0.01/0.01 sec, 2.88/2.88 sec, 0.65/0.65 sec, 0.42/0.42 sec, 0.69/0.69 sec, 0.22/0.22 sec, 0.79/0.79 sec, 0.22/0.22 sec, 0.28/0.28 sec, 0.17/0.17 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.28/0.28 sec, 0.6/0.6 sec, 0.19/0.19 sec, 1.17/1.17 sec, 0.22/0.22 sec, 0.24/0.24 sec, 0.85/0.85 sec, 0.34/0.34 sec, 0.65/0.65 sec, 0.95/0.95 sec )
[LOG] Total clause minimization time: 90.54/87 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.21/0.21 sec, 0.25/0.25 sec, 0.65/0.65 sec, 0.31/0.31 sec, 0.3/0.3 sec, 0.59/0.59 sec, 0.76/0.76 sec, 0.52/0.52 sec, 0.96/0.96 sec, 0.33/0.33 sec, 0.65/0.65 sec, 8.18/8.18 sec, 8.53/8.53 sec, 6.67/6.67 sec, 5.72/5.72 sec, 3.21/3.21 sec, 1.76/1.76 sec, 2.56/2.56 sec, 2.72/2.72 sec, 2.62/2.62 sec, 3.49/3.49 sec, 3.76/3.76 sec, 4.69/4.69 sec, 2.19/2.19 sec, 4.08/4.08 sec, 2.66/2.66 sec, 4.62/4.62 sec, 2.92/2.92 sec, 4.67/4.67 sec, 3.13/3.13 sec, 2.66/2.66 sec, 4.13/4.13 sec )
[LOG] Total clause size reduction: 150530 --> 3315 (2104 --> 8, 3944 --> 21, 14910 --> 124, 2448 --> 10, 5850 --> 31, 5208 --> 24, 2864 --> 11, 1400 --> 6, 21476 --> 230, 3780 --> 26, 16716 --> 192, 2051 --> 13, 3245 --> 21, 35391 --> 976, 13750 --> 230, 8715 --> 103, 5208 --> 48, 8 --> 8, 6 --> 6, 62 --> 60, 7 --> 7, 12 --> 12, 11 --> 11, 11 --> 11, 6 --> 6, 194 --> 165, 12 --> 11, 169 --> 154, 10 --> 10, 16 --> 13, 628 --> 468, 171 --> 153, 103 --> 102, 44 --> 44 )
[LOG] Average clause size reduction: 173.023 --> 3.81034 (420.8 --> 1.6, 438.222 --> 2.33333, 414.167 --> 3.44444, 349.714 --> 1.42857, 365.625 --> 1.9375, 347.2 --> 1.6, 318.222 --> 1.22222, 280 --> 1.2, 405.208 --> 4.33962, 290.769 --> 2, 388.744 --> 4.46512, 256.375 --> 1.625, 270.417 --> 1.75, 249.232 --> 6.87324, 245.536 --> 4.10714, 242.083 --> 2.86111, 236.727 --> 2.18182, 2 --> 2, 2 --> 2, 2.69565 --> 2.6087, 1.4 --> 1.4, 1.71429 --> 1.71429, 1.375 --> 1.375, 1.375 --> 1.375, 1.5 --> 1.5, 3.95918 --> 3.36735, 1.71429 --> 1.57143, 4.225 --> 3.85, 1.66667 --> 1.66667, 1.77778 --> 1.44444, 5.76147 --> 4.29358, 3.71739 --> 3.32609, 2.94286 --> 2.91429, 2.2 --> 2.2 )
[LOG] Overall execution time: 106.19 sec CPU time.
[LOG] Overall execution time: 107 sec real time.
Synthesis time: 106.59 sec (Real time) / 106.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.96 sec (Real time) / 17.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1770 13 43 1 1698
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 194.57 sec CPU time.
[LOG] Relation determinization time: 195 sec real time.
[LOG] Final circuit size: 1366 new AND gates.
[LOG] Size before ABC: 1653 AND gates.
[LOG] Size after ABC: 1366 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 192.39/192 sec (0.06/0 sec, 0.09/0 sec, 0.6/1 sec, 0.39/0 sec, 0.32/1 sec, 0.54/0 sec, 0.46/1 sec, 0.68/0 sec, 1.6/2 sec, 0.6/1 sec, 1.1/1 sec, 0.91/1 sec, 0.74/0 sec, 0.72/1 sec, 22.2/22 sec, 13.86/14 sec, 9.41/9 sec, 10.47/10 sec, 8.3/8 sec, 6.48/7 sec, 7.39/7 sec, 6.36/7 sec, 8.78/8 sec, 5.54/6 sec, 6.17/6 sec, 6.93/7 sec, 6.92/7 sec, 7.01/7 sec, 5.75/6 sec, 7.01/7 sec, 6.62/6 sec, 7.46/8 sec, 5.42/5 sec, 10.18/10 sec, 6.29/7 sec, 9.03/9 sec )
[LOG] Nr of iterations: 930 (4, 6, 40, 10, 11, 17, 20, 18, 52, 16, 40, 20, 7, 9, 89, 93, 35, 15, 3, 3, 36, 6, 7, 11, 16, 13, 47, 15, 37, 15, 5, 6, 77, 83, 34, 14 )
[LOG] Total clause computation time: 23.85/26 sec (0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.31/0.31 sec, 0.03/0.03 sec, 0.21/0.21 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.02/0.02 sec, 1.2/1.2 sec, 4.29/4.29 sec, 0.52/0.52 sec, 2.3/2.3 sec, 0.99/0.99 sec, 1/1 sec, 0.29/0.29 sec, 0.29/0.29 sec, 0.36/0.36 sec, 0.36/0.36 sec, 0.4/0.4 sec, 0.35/0.35 sec, 1.17/1.17 sec, 0.21/0.21 sec, 1.52/1.52 sec, 0.27/0.27 sec, 0.42/0.42 sec, 0.47/0.47 sec, 0.67/0.67 sec, 2.68/2.68 sec, 0.6/0.6 sec, 2.62/2.62 sec )
[LOG] Total clause minimization time: 167.06/166 sec (0.02/0.02 sec, 0.04/0.04 sec, 0.49/0.49 sec, 0.33/0.33 sec, 0.26/0.26 sec, 0.44/0.44 sec, 0.38/0.38 sec, 0.59/0.59 sec, 1.24/1.24 sec, 0.53/0.53 sec, 0.85/0.85 sec, 0.82/0.82 sec, 0.66/0.66 sec, 0.65/0.65 sec, 20.94/20.94 sec, 9.51/9.51 sec, 8.83/8.83 sec, 8.12/8.12 sec, 7.28/7.28 sec, 5.45/5.45 sec, 7.07/7.07 sec, 6.03/6.03 sec, 8.39/8.39 sec, 5.14/5.14 sec, 5.74/5.74 sec, 6.54/6.54 sec, 5.72/5.72 sec, 6.77/6.77 sec, 4.2/4.2 sec, 6.7/6.7 sec, 6.17/6.17 sec, 6.95/6.95 sec, 4.72/4.72 sec, 7.46/7.46 sec, 5.66/5.66 sec, 6.37/6.37 sec )
[LOG] Total clause size reduction: 164632 --> 3319 (1683 --> 3, 2620 --> 18, 17745 --> 115, 3960 --> 16, 4260 --> 17, 6832 --> 43, 7448 --> 32, 6375 --> 32, 20961 --> 201, 5205 --> 27, 15444 --> 172, 6156 --> 37, 1794 --> 10, 2392 --> 14, 23320 --> 489, 24288 --> 536, 8942 --> 107, 3668 --> 40, 3 --> 3, 8 --> 8, 96 --> 94, 9 --> 8, 10 --> 10, 19 --> 18, 26 --> 21, 19 --> 18, 164 --> 158, 27 --> 23, 148 --> 142, 25 --> 22, 8 --> 8, 10 --> 10, 385 --> 334, 435 --> 386, 107 --> 107, 40 --> 40 )
[LOG] Average clause size reduction: 177.024 --> 3.56882 (420.75 --> 0.75, 436.667 --> 3, 443.625 --> 2.875, 396 --> 1.6, 387.273 --> 1.54545, 401.882 --> 2.52941, 372.4 --> 1.6, 354.167 --> 1.77778, 403.096 --> 3.86538, 325.312 --> 1.6875, 386.1 --> 4.3, 307.8 --> 1.85, 256.286 --> 1.42857, 265.778 --> 1.55556, 262.022 --> 5.49438, 261.161 --> 5.76344, 255.486 --> 3.05714, 244.533 --> 2.66667, 1 --> 1, 2.66667 --> 2.66667, 2.66667 --> 2.61111, 1.5 --> 1.33333, 1.42857 --> 1.42857, 1.72727 --> 1.63636, 1.625 --> 1.3125, 1.46154 --> 1.38462, 3.48936 --> 3.3617, 1.8 --> 1.53333, 4 --> 3.83784, 1.66667 --> 1.46667, 1.6 --> 1.6, 1.66667 --> 1.66667, 5 --> 4.33766, 5.24096 --> 4.6506, 3.14706 --> 3.14706, 2.85714 --> 2.85714 )
[LOG] Overall execution time: 194.58 sec CPU time.
[LOG] Overall execution time: 195 sec real time.
Synthesis time: 195.01 sec (Real time) / 194.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.63 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.06 sec (Real time) / 24.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1937 14 45 1 1860
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 158.78 sec CPU time.
[LOG] Relation determinization time: 159 sec real time.
[LOG] Final circuit size: 818 new AND gates.
[LOG] Size before ABC: 968 AND gates.
[LOG] Size after ABC: 818 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 155.97/156 sec (3.99/4 sec, 1.25/1 sec, 0.12/0 sec, 1.09/1 sec, 1.56/2 sec, 0.71/0 sec, 0.66/1 sec, 0.61/1 sec, 0.53/0 sec, 0.78/1 sec, 0.9/1 sec, 0.79/1 sec, 0.73/0 sec, 1.05/1 sec, 0.65/1 sec, 1.02/1 sec, 1.02/1 sec, 15.52/16 sec, 11.94/12 sec, 4.57/4 sec, 6.03/6 sec, 6.03/6 sec, 4.47/5 sec, 5.22/5 sec, 3.95/4 sec, 4.28/4 sec, 5.71/6 sec, 4.24/4 sec, 6.93/7 sec, 4.48/5 sec, 9.9/9 sec, 5.99/6 sec, 6.91/7 sec, 7.51/8 sec, 4.24/4 sec, 3.65/4 sec, 9.42/9 sec, 7.52/8 sec )
[LOG] Nr of iterations: 612 (9, 8, 9, 50, 44, 6, 6, 11, 5, 12, 14, 9, 11, 13, 17, 21, 44, 23, 29, 6, 5, 8, 31, 34, 4, 5, 9, 4, 11, 11, 7, 10, 12, 13, 19, 34, 22, 26 )
[LOG] Total clause computation time: 32.78/32 sec (1.27/1.27 sec, 1.15/1.15 sec, 0.03/0.03 sec, 0.18/0.18 sec, 0.2/0.2 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.31/0.31 sec, 2.72/2.72 sec, 4.7/4.7 sec, 3.94/3.94 sec, 5.16/5.16 sec, 0.52/0.52 sec, 0.72/0.72 sec, 1.82/1.82 sec, 0.23/0.23 sec, 0.17/0.17 sec, 0.2/0.2 sec, 0.28/0.28 sec, 0.23/0.23 sec, 0.21/0.21 sec, 0.36/0.36 sec, 0.23/0.23 sec, 0.21/0.21 sec, 0.16/0.16 sec, 0.2/0.2 sec, 0.71/0.71 sec, 3.28/3.28 sec, 2.99/2.99 sec )
[LOG] Total clause minimization time: 121.41/124 sec (2.68/2.68 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.85/0.85 sec, 1.31/1.31 sec, 0.61/0.61 sec, 0.54/0.54 sec, 0.52/0.52 sec, 0.46/0.46 sec, 0.68/0.68 sec, 0.77/0.77 sec, 0.7/0.7 sec, 0.66/0.66 sec, 0.9/0.9 sec, 0.48/0.48 sec, 0.88/0.88 sec, 0.66/0.66 sec, 12.74/12.74 sec, 7.18/7.18 sec, 0.6/0.6 sec, 0.83/0.83 sec, 5.47/5.47 sec, 3.71/3.71 sec, 3.36/3.36 sec, 3.68/3.68 sec, 4.08/4.08 sec, 5.47/5.47 sec, 3.93/3.93 sec, 6.66/6.66 sec, 4.23/4.23 sec, 9.5/9.5 sec, 5.73/5.73 sec, 6.65/6.65 sec, 7.32/7.32 sec, 3.99/3.99 sec, 2.91/2.91 sec, 6.1/6.1 sec, 4.5/4.5 sec )
[LOG] Total clause size reduction: 128023 --> 1810 (4272 --> 24, 3731 --> 16, 4816 --> 17, 27538 --> 197, 23091 --> 237, 2075 --> 14, 2075 --> 6, 3900 --> 19, 1500 --> 7, 3971 --> 29, 4498 --> 31, 2664 --> 18, 3180 --> 17, 3888 --> 33, 4752 --> 47, 5760 --> 54, 11954 --> 144, 6006 --> 86, 7616 --> 102, 9 --> 9, 8 --> 8, 17 --> 17, 87 --> 80, 130 --> 116, 6 --> 6, 6 --> 6, 14 --> 14, 7 --> 7, 29 --> 29, 19 --> 19, 12 --> 12, 17 --> 17, 33 --> 33, 28 --> 28, 45 --> 45, 93 --> 93, 86 --> 83, 90 --> 90 )
[LOG] Average clause size reduction: 209.188 --> 2.95752 (474.667 --> 2.66667, 466.375 --> 2, 535.111 --> 1.88889, 550.76 --> 3.94, 524.795 --> 5.38636, 345.833 --> 2.33333, 345.833 --> 1, 354.545 --> 1.72727, 300 --> 1.4, 330.917 --> 2.41667, 321.286 --> 2.21429, 296 --> 2, 289.091 --> 1.54545, 299.077 --> 2.53846, 279.529 --> 2.76471, 274.286 --> 2.57143, 271.682 --> 3.27273, 261.13 --> 3.73913, 262.621 --> 3.51724, 1.5 --> 1.5, 1.6 --> 1.6, 2.125 --> 2.125, 2.80645 --> 2.58065, 3.82353 --> 3.41176, 1.5 --> 1.5, 1.2 --> 1.2, 1.55556 --> 1.55556, 1.75 --> 1.75, 2.63636 --> 2.63636, 1.72727 --> 1.72727, 1.71429 --> 1.71429, 1.7 --> 1.7, 2.75 --> 2.75, 2.15385 --> 2.15385, 2.36842 --> 2.36842, 2.73529 --> 2.73529, 3.90909 --> 3.77273, 3.46154 --> 3.46154 )
[LOG] Overall execution time: 158.79 sec CPU time.
[LOG] Overall execution time: 159 sec real time.
Synthesis time: 159.11 sec (Real time) / 158.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.72 sec (Real time) / 9.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1430 15 47 1 1349
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 135.77 sec CPU time.
[LOG] Relation determinization time: 136 sec real time.
[LOG] Final circuit size: 1339 new AND gates.
[LOG] Size before ABC: 1561 AND gates.
[LOG] Size after ABC: 1339 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 133.52/134 sec (0.79/1 sec, 0.74/1 sec, 0.06/0 sec, 0.62/1 sec, 1.14/1 sec, 0.26/0 sec, 0.28/0 sec, 0.26/0 sec, 0.25/1 sec, 0.4/0 sec, 0.42/1 sec, 0.45/0 sec, 0.41/0 sec, 0.5/1 sec, 0.68/1 sec, 1.02/1 sec, 1.07/1 sec, 1.08/1 sec, 14.37/14 sec, 7.86/8 sec, 4.91/5 sec, 5.89/6 sec, 5.6/6 sec, 3.44/3 sec, 3.27/3 sec, 3.84/4 sec, 3.44/4 sec, 4.22/4 sec, 5.14/5 sec, 5.01/5 sec, 4.79/5 sec, 4.97/5 sec, 5.15/5 sec, 5.71/6 sec, 6.62/6 sec, 6.56/7 sec, 3.89/4 sec, 4.75/4 sec, 7.93/8 sec, 5.73/6 sec )
[LOG] Nr of iterations: 850 (8, 3, 7, 25, 54, 7, 7, 8, 11, 13, 13, 11, 12, 18, 21, 27, 99, 39, 40, 19, 7, 2, 6, 23, 52, 6, 6, 6, 9, 12, 11, 10, 11, 17, 16, 26, 97, 36, 37, 18 )
[LOG] Total clause computation time: 26.16/28 sec (0.71/0.71 sec, 0.67/0.67 sec, 0/0 sec, 0.13/0.13 sec, 0.27/0.27 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.43/0.43 sec, 0.13/0.13 sec, 2.64/2.64 sec, 1.89/1.89 sec, 4.08/4.08 sec, 5.29/5.29 sec, 0.36/0.36 sec, 0.83/0.83 sec, 1.11/1.11 sec, 0.18/0.18 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0.22/0.22 sec, 0.18/0.18 sec, 0.29/0.29 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.26/0.26 sec, 0.24/0.24 sec, 0.22/0.22 sec, 0.66/0.66 sec, 0.2/0.2 sec, 2.55/2.55 sec, 1.36/1.36 sec )
[LOG] Total clause minimization time: 105.89/104 sec (0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.45/0.45 sec, 0.83/0.83 sec, 0.22/0.22 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0.29/0.29 sec, 0.33/0.33 sec, 0.38/0.38 sec, 0.35/0.35 sec, 0.31/0.31 sec, 0.58/0.58 sec, 0.87/0.87 sec, 0.59/0.59 sec, 0.9/0.9 sec, 11.67/11.67 sec, 5.92/5.92 sec, 0.8/0.8 sec, 0.57/0.57 sec, 5.21/5.21 sec, 2.58/2.58 sec, 2.13/2.13 sec, 3.62/3.62 sec, 3.2/3.2 sec, 3.99/3.99 sec, 4.89/4.89 sec, 4.8/4.8 sec, 4.47/4.47 sec, 4.78/4.78 sec, 4.93/4.93 sec, 5.41/5.41 sec, 6.35/6.35 sec, 6.32/6.32 sec, 3.21/3.21 sec, 4.52/4.52 sec, 5.35/5.35 sec, 4.34/4.34 sec )
[LOG] Total clause size reduction: 163125 --> 2832 (3934 --> 19, 1122 --> 2, 3816 --> 8, 14280 --> 102, 30740 --> 338, 2694 --> 8, 2616 --> 10, 3024 --> 13, 4070 --> 18, 4716 --> 33, 4548 --> 25, 3760 --> 17, 3861 --> 21, 5916 --> 53, 6640 --> 56, 8034 --> 64, 30086 --> 404, 11248 --> 137, 11349 --> 170, 5220 --> 52, 19 --> 19, 2 --> 2, 8 --> 8, 91 --> 77, 319 --> 227, 8 --> 8, 10 --> 10, 10 --> 10, 15 --> 15, 33 --> 29, 21 --> 21, 17 --> 17, 21 --> 21, 53 --> 49, 35 --> 35, 64 --> 61, 396 --> 371, 125 --> 125, 152 --> 125, 52 --> 52 )
[LOG] Average clause size reduction: 191.912 --> 3.33176 (491.75 --> 2.375, 374 --> 0.666667, 545.143 --> 1.14286, 571.2 --> 4.08, 569.259 --> 6.25926, 384.857 --> 1.14286, 373.714 --> 1.42857, 378 --> 1.625, 370 --> 1.63636, 362.769 --> 2.53846, 349.846 --> 1.92308, 341.818 --> 1.54545, 321.75 --> 1.75, 328.667 --> 2.94444, 316.19 --> 2.66667, 297.556 --> 2.37037, 303.899 --> 4.08081, 288.41 --> 3.51282, 283.725 --> 4.25, 274.737 --> 2.73684, 2.71429 --> 2.71429, 1 --> 1, 1.33333 --> 1.33333, 3.95652 --> 3.34783, 6.13462 --> 4.36538, 1.33333 --> 1.33333, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 2.75 --> 2.41667, 1.90909 --> 1.90909, 1.7 --> 1.7, 1.90909 --> 1.90909, 3.11765 --> 2.88235, 2.1875 --> 2.1875, 2.46154 --> 2.34615, 4.08247 --> 3.82474, 3.47222 --> 3.47222, 4.10811 --> 3.37838, 2.88889 --> 2.88889 )
[LOG] Overall execution time: 135.78 sec CPU time.
[LOG] Overall execution time: 136 sec real time.
Synthesis time: 136.19 sec (Real time) / 135.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.87 sec (Real time) / 19.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1985 16 49 1 1900
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 270 sec CPU time.
[LOG] Relation determinization time: 270 sec real time.
[LOG] Final circuit size: 1535 new AND gates.
[LOG] Size before ABC: 1778 AND gates.
[LOG] Size after ABC: 1535 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 266.62/267 sec (0.15/0 sec, 1.39/2 sec, 0.11/0 sec, 1.13/1 sec, 1.75/2 sec, 0.55/0 sec, 0.47/1 sec, 0.44/0 sec, 0.4/0 sec, 0.64/1 sec, 0.55/1 sec, 1.09/1 sec, 0.72/0 sec, 1.59/2 sec, 1.72/2 sec, 1.37/1 sec, 2.36/3 sec, 1.6/1 sec, 1.9/2 sec, 26.31/26 sec, 17.24/18 sec, 16.17/16 sec, 17.12/17 sec, 9.51/10 sec, 6.52/6 sec, 6.76/7 sec, 6.28/6 sec, 8.17/8 sec, 6.79/7 sec, 9.32/9 sec, 6.74/7 sec, 8.04/8 sec, 8.98/9 sec, 7.26/7 sec, 11.14/12 sec, 8.04/8 sec, 8.24/8 sec, 6.18/6 sec, 10.96/11 sec, 9.31/9 sec, 22.31/23 sec, 9.3/9 sec )
[LOG] Nr of iterations: 1107 (7, 7, 10, 47, 27, 7, 14, 12, 7, 21, 11, 11, 14, 20, 16, 13, 169, 52, 35, 51, 66, 6, 5, 8, 37, 14, 6, 13, 9, 6, 19, 9, 10, 13, 18, 14, 11, 109, 47, 34, 37, 65 )
[LOG] Total clause computation time: 48.57/46 sec (0.08/0.08 sec, 1.28/1.28 sec, 0.02/0.02 sec, 0.17/0.17 sec, 0.27/0.27 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.14/0.14 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.44/0.44 sec, 0.09/0.09 sec, 0.48/0.48 sec, 0.17/0.17 sec, 0.13/0.13 sec, 3.99/3.99 sec, 4.16/4.16 sec, 9.29/9.29 sec, 8.41/8.41 sec, 0.45/0.45 sec, 1.06/1.06 sec, 2.34/2.34 sec, 0.26/0.26 sec, 0.17/0.17 sec, 0.29/0.29 sec, 0.49/0.49 sec, 0.29/0.29 sec, 0.26/0.26 sec, 0.29/0.29 sec, 0.41/0.41 sec, 0.42/0.42 sec, 0.34/0.34 sec, 0.19/0.19 sec, 0.75/0.75 sec, 0.29/0.29 sec, 0.48/0.48 sec, 7.35/7.35 sec, 2.71/2.71 sec )
[LOG] Total clause minimization time: 215.83/219 sec (0.02/0.02 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.9/0.9 sec, 1.42/1.42 sec, 0.46/0.46 sec, 0.39/0.39 sec, 0.33/0.33 sec, 0.31/0.31 sec, 0.43/0.43 sec, 0.41/0.41 sec, 0.89/0.89 sec, 0.53/0.53 sec, 1.39/1.39 sec, 1.22/1.22 sec, 1.22/1.22 sec, 1.82/1.82 sec, 1.37/1.37 sec, 1.71/1.71 sec, 22.26/22.26 sec, 13/13 sec, 6.84/6.84 sec, 8.66/8.66 sec, 9.02/9.02 sec, 5.42/5.42 sec, 4.37/4.37 sec, 5.98/5.98 sec, 7.95/7.95 sec, 6.45/6.45 sec, 8.78/8.78 sec, 6.41/6.41 sec, 7.73/7.73 sec, 8.65/8.65 sec, 6.8/6.8 sec, 10.68/10.68 sec, 7.66/7.66 sec, 8.01/8.01 sec, 5.39/5.39 sec, 10.63/10.63 sec, 8.78/8.78 sec, 14.91/14.91 sec, 6.54/6.54 sec )
[LOG] Total clause size reduction: 230967 --> 3831 (3606 --> 11, 3600 --> 15, 6129 --> 22, 28934 --> 185, 15990 --> 196, 2838 --> 9, 6136 --> 22, 4917 --> 19, 2592 --> 9, 8540 --> 43, 4230 --> 23, 4100 --> 19, 4849 --> 25, 7030 --> 52, 5310 --> 34, 3984 --> 29, 55608 --> 884, 16065 --> 180, 10404 --> 111, 15050 --> 228, 19500 --> 234, 11 --> 11, 11 --> 11, 16 --> 16, 125 --> 119, 36 --> 35, 9 --> 9, 22 --> 22, 13 --> 13, 9 --> 9, 37 --> 37, 16 --> 16, 19 --> 19, 25 --> 25, 42 --> 42, 27 --> 27, 23 --> 23, 473 --> 425, 156 --> 156, 111 --> 111, 140 --> 121, 234 --> 234 )
[LOG] Average clause size reduction: 208.642 --> 3.4607 (515.143 --> 1.57143, 514.286 --> 2.14286, 612.9 --> 2.2, 615.617 --> 3.93617, 592.222 --> 7.25926, 405.429 --> 1.28571, 438.286 --> 1.57143, 409.75 --> 1.58333, 370.286 --> 1.28571, 406.667 --> 2.04762, 384.545 --> 2.09091, 372.727 --> 1.72727, 346.357 --> 1.78571, 351.5 --> 2.6, 331.875 --> 2.125, 306.462 --> 2.23077, 329.041 --> 5.23077, 308.942 --> 3.46154, 297.257 --> 3.17143, 295.098 --> 4.47059, 295.455 --> 3.54545, 1.83333 --> 1.83333, 2.2 --> 2.2, 2 --> 2, 3.37838 --> 3.21622, 2.57143 --> 2.5, 1.5 --> 1.5, 1.69231 --> 1.69231, 1.44444 --> 1.44444, 1.5 --> 1.5, 1.94737 --> 1.94737, 1.77778 --> 1.77778, 1.9 --> 1.9, 1.92308 --> 1.92308, 2.33333 --> 2.33333, 1.92857 --> 1.92857, 2.09091 --> 2.09091, 4.33945 --> 3.89908, 3.31915 --> 3.31915, 3.26471 --> 3.26471, 3.78378 --> 3.27027, 3.6 --> 3.6 )
[LOG] Overall execution time: 270 sec CPU time.
[LOG] Overall execution time: 270 sec real time.
Synthesis time: 270.41 sec (Real time) / 269.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.91 sec (Real time) / 24.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2226 17 51 1 2137
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 354.75 sec CPU time.
[LOG] Relation determinization time: 356 sec real time.
[LOG] Final circuit size: 1549 new AND gates.
[LOG] Size before ABC: 1809 AND gates.
[LOG] Size after ABC: 1549 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 350.6/351 sec (4.48/5 sec, 1.15/1 sec, 0.1/0 sec, 1.77/2 sec, 2.2/2 sec, 0.72/1 sec, 0.43/0 sec, 0.45/1 sec, 0.62/0 sec, 0.89/1 sec, 0.74/1 sec, 1.51/1 sec, 1.17/2 sec, 1.06/1 sec, 1.23/1 sec, 1.38/1 sec, 2.49/3 sec, 2.45/2 sec, 2.63/3 sec, 2.26/2 sec, 18.7/19 sec, 24.05/24 sec, 16.58/17 sec, 17.36/17 sec, 9.87/10 sec, 6.79/7 sec, 10.81/10 sec, 18.72/19 sec, 10.04/10 sec, 9.32/9 sec, 10.39/11 sec, 11.43/11 sec, 10.03/10 sec, 11/11 sec, 11.28/12 sec, 11.11/11 sec, 19.76/20 sec, 13.93/13 sec, 7.24/8 sec, 10.7/10 sec, 15.67/16 sec, 15.03/15 sec, 12.77/13 sec, 18.29/18 sec )
[LOG] Nr of iterations: 1024 (15, 7, 8, 38, 37, 12, 7, 12, 16, 10, 15, 17, 16, 20, 10, 9, 98, 53, 40, 12, 62, 26, 9, 5, 6, 37, 33, 11, 5, 11, 13, 8, 13, 15, 13, 19, 8, 7, 97, 52, 27, 11, 60, 24 )
[LOG] Total clause computation time: 45.81/39 sec (0.17/0.17 sec, 1.06/1.06 sec, 0.02/0.02 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.18/0.18 sec, 0.09/0.09 sec, 0.14/0.14 sec, 0.22/0.22 sec, 0.15/0.15 sec, 0.23/0.23 sec, 0.71/0.71 sec, 0.15/0.15 sec, 0.19/0.19 sec, 0.16/0.16 sec, 1.89/1.89 sec, 3.9/3.9 sec, 7.84/7.84 sec, 5.09/5.09 sec, 0.94/0.94 sec, 1.84/1.84 sec, 4.38/4.38 sec, 0.35/0.35 sec, 0.42/0.42 sec, 0.2/0.2 sec, 0.25/0.25 sec, 0.24/0.24 sec, 0.39/0.39 sec, 0.41/0.41 sec, 0.41/0.41 sec, 0.32/0.32 sec, 0.43/0.43 sec, 0.61/0.61 sec, 1.56/1.56 sec, 0.67/0.67 sec, 0.58/0.58 sec, 0.37/0.37 sec, 0.74/0.74 sec, 7.87/7.87 sec )
[LOG] Total clause minimization time: 302.07/309 sec (4.25/4.25 sec, 0.03/0.03 sec, 0.03/0.03 sec, 1.5/1.5 sec, 1.96/1.96 sec, 0.56/0.56 sec, 0.33/0.33 sec, 0.36/0.36 sec, 0.49/0.49 sec, 0.75/0.75 sec, 0.5/0.5 sec, 1.34/1.34 sec, 0.96/0.96 sec, 0.77/0.77 sec, 1.01/1.01 sec, 1.08/1.08 sec, 1.71/1.71 sec, 2.22/2.22 sec, 2.36/2.36 sec, 2.02/2.02 sec, 16.71/16.71 sec, 20.07/20.07 sec, 8.69/8.69 sec, 12.2/12.2 sec, 8.88/8.88 sec, 4.9/4.9 sec, 6.38/6.38 sec, 18.32/18.32 sec, 9.57/9.57 sec, 9.07/9.07 sec, 10.09/10.09 sec, 11.13/11.13 sec, 9.59/9.59 sec, 10.54/10.54 sec, 10.81/10.81 sec, 10.74/10.74 sec, 19.28/19.28 sec, 13.27/13.27 sec, 5.63/5.63 sec, 9.98/9.98 sec, 15.04/15.04 sec, 14.61/14.61 sec, 11.98/11.98 sec, 10.36/10.36 sec )
[LOG] Total clause size reduction: 221576 --> 3324 (8904 --> 56, 3810 --> 16, 5054 --> 15, 24790 --> 147, 23508 --> 165, 5544 --> 13, 2952 --> 10, 5258 --> 18, 6930 --> 28, 4032 --> 20, 6062 --> 31, 6736 --> 40, 6045 --> 40, 7600 --> 41, 3573 --> 21, 3064 --> 20, 34823 --> 492, 17836 --> 149, 12870 --> 153, 3520 --> 23, 19215 --> 243, 7850 --> 89, 21 --> 20, 10 --> 10, 12 --> 12, 147 --> 138, 124 --> 114, 13 --> 12, 7 --> 7, 18 --> 18, 22 --> 22, 15 --> 15, 24 --> 24, 33 --> 32, 25 --> 25, 41 --> 40, 17 --> 16, 16 --> 16, 492 --> 417, 149 --> 149, 73 --> 73, 23 --> 23, 235 --> 228, 83 --> 83 )
[LOG] Average clause size reduction: 216.383 --> 3.24609 (593.6 --> 3.73333, 544.286 --> 2.28571, 631.75 --> 1.875, 652.368 --> 3.86842, 635.351 --> 4.45946, 462 --> 1.08333, 421.714 --> 1.42857, 438.167 --> 1.5, 433.125 --> 1.75, 403.2 --> 2, 404.133 --> 2.06667, 396.235 --> 2.35294, 377.812 --> 2.5, 380 --> 2.05, 357.3 --> 2.1, 340.444 --> 2.22222, 355.337 --> 5.02041, 336.528 --> 2.81132, 321.75 --> 3.825, 293.333 --> 1.91667, 309.919 --> 3.91935, 301.923 --> 3.42308, 2.33333 --> 2.22222, 2 --> 2, 2 --> 2, 3.97297 --> 3.72973, 3.75758 --> 3.45455, 1.18182 --> 1.09091, 1.4 --> 1.4, 1.63636 --> 1.63636, 1.69231 --> 1.69231, 1.875 --> 1.875, 1.84615 --> 1.84615, 2.2 --> 2.13333, 1.92308 --> 1.92308, 2.15789 --> 2.10526, 2.125 --> 2, 2.28571 --> 2.28571, 5.07216 --> 4.29897, 2.86538 --> 2.86538, 2.7037 --> 2.7037, 2.09091 --> 2.09091, 3.91667 --> 3.8, 3.45833 --> 3.45833 )
[LOG] Overall execution time: 354.77 sec CPU time.
[LOG] Overall execution time: 356 sec real time.
Synthesis time: 355.19 sec (Real time) / 353.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 34.58 sec (Real time) / 34.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2281 18 53 1 2188
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 457.92 sec CPU time.
[LOG] Relation determinization time: 459 sec real time.
[LOG] Final circuit size: 1836 new AND gates.
[LOG] Size before ABC: 2184 AND gates.
[LOG] Size after ABC: 1836 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 453.31/454 sec (0.21/1 sec, 0.23/0 sec, 0.14/0 sec, 2.11/2 sec, 1.94/2 sec, 0.84/1 sec, 0.42/0 sec, 0.71/1 sec, 0.73/1 sec, 1/1 sec, 0.96/1 sec, 0.68/0 sec, 0.71/1 sec, 0.65/1 sec, 1.75/2 sec, 1.24/1 sec, 2.52/2 sec, 3.66/4 sec, 2.57/3 sec, 2.27/2 sec, 2.64/2 sec, 9.41/10 sec, 27.99/28 sec, 20.14/20 sec, 30.96/31 sec, 15.4/15 sec, 12.81/13 sec, 12.59/13 sec, 21.75/22 sec, 9.84/9 sec, 11.64/12 sec, 12.28/12 sec, 14.68/15 sec, 15.92/16 sec, 15.57/16 sec, 13.91/13 sec, 13.31/14 sec, 19.2/19 sec, 14.84/15 sec, 17.21/17 sec, 13.71/14 sec, 18.78/19 sec, 16.9/16 sec, 15.59/16 sec, 24.09/24 sec, 26.81/27 sec )
[LOG] Nr of iterations: 1175 (8, 8, 10, 31, 41, 10, 11, 8, 7, 16, 14, 9, 15, 18, 16, 13, 67, 54, 59, 8, 19, 156, 39, 5, 6, 7, 30, 22, 7, 10, 6, 6, 13, 12, 6, 13, 17, 13, 10, 54, 48, 55, 6, 16, 139, 37 )
[LOG] Total clause computation time: 70.3/73 sec (0.09/0.09 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.32/0.32 sec, 0.31/0.31 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.81/0.81 sec, 0.24/0.24 sec, 0.21/0.21 sec, 0.23/0.23 sec, 0.17/0.17 sec, 1.55/1.55 sec, 8.28/8.28 sec, 7.42/7.42 sec, 10.29/10.29 sec, 0.98/0.98 sec, 2.76/2.76 sec, 4.95/4.95 sec, 0.51/0.51 sec, 0.46/0.46 sec, 0.67/0.67 sec, 0.37/0.37 sec, 0.44/0.44 sec, 0.45/0.45 sec, 0.64/0.64 sec, 0.44/0.44 sec, 0.6/0.6 sec, 0.48/0.48 sec, 0.65/0.65 sec, 2.88/2.88 sec, 0.52/0.52 sec, 0.42/0.42 sec, 0.53/0.53 sec, 0.5/0.5 sec, 7.64/7.64 sec, 12.57/12.57 sec )
[LOG] Total clause minimization time: 379.99/378 sec (0.06/0.06 sec, 0.1/0.1 sec, 0.04/0.04 sec, 1.73/1.73 sec, 1.56/1.56 sec, 0.7/0.7 sec, 0.33/0.33 sec, 0.61/0.61 sec, 0.63/0.63 sec, 0.85/0.85 sec, 0.8/0.8 sec, 0.52/0.52 sec, 0.53/0.53 sec, 0.47/0.47 sec, 1.55/1.55 sec, 1.05/1.05 sec, 1.64/1.64 sec, 3.35/3.35 sec, 2.28/2.28 sec, 1.96/1.96 sec, 2.39/2.39 sec, 7.78/7.78 sec, 19.62/19.62 sec, 12.66/12.66 sec, 20.61/20.61 sec, 14.36/14.36 sec, 9.97/9.97 sec, 7.59/7.59 sec, 21.18/21.18 sec, 9.33/9.33 sec, 10.91/10.91 sec, 11.85/11.85 sec, 14.19/14.19 sec, 15.42/15.42 sec, 14.87/14.87 sec, 13.42/13.42 sec, 12.65/12.65 sec, 18.66/18.66 sec, 14.13/14.13 sec, 14.27/14.27 sec, 13.14/13.14 sec, 18.3/18.3 sec, 16.31/16.31 sec, 15.04/15.04 sec, 16.39/16.39 sec, 14.19/14.19 sec )
[LOG] Total clause size reduction: 265837 --> 4537 (4760 --> 24, 4753 --> 19, 6948 --> 20, 21540 --> 150, 27840 --> 290, 4815 --> 13, 5210 --> 14, 3619 --> 12, 2958 --> 9, 7185 --> 31, 6032 --> 24, 3688 --> 20, 6062 --> 31, 7497 --> 36, 6030 --> 41, 4668 --> 26, 27588 --> 365, 19716 --> 162, 20822 --> 187, 2408 --> 22, 6030 --> 49, 51150 --> 992, 12502 --> 142, 12 --> 12, 14 --> 14, 13 --> 13, 150 --> 137, 80 --> 69, 8 --> 8, 14 --> 14, 9 --> 9, 9 --> 9, 22 --> 22, 20 --> 20, 10 --> 10, 25 --> 25, 36 --> 36, 28 --> 28, 19 --> 19, 261 --> 236, 136 --> 136, 167 --> 167, 13 --> 13, 37 --> 37, 799 --> 690, 134 --> 134 )
[LOG] Average clause size reduction: 226.244 --> 3.86128 (595 --> 3, 594.125 --> 2.375, 694.8 --> 2, 694.839 --> 4.83871, 679.024 --> 7.07317, 481.5 --> 1.3, 473.636 --> 1.27273, 452.375 --> 1.5, 422.571 --> 1.28571, 449.062 --> 1.9375, 430.857 --> 1.71429, 409.778 --> 2.22222, 404.133 --> 2.06667, 416.5 --> 2, 376.875 --> 2.5625, 359.077 --> 2, 411.761 --> 5.44776, 365.111 --> 3, 352.915 --> 3.16949, 301 --> 2.75, 317.368 --> 2.57895, 327.885 --> 6.35897, 320.564 --> 3.64103, 2.4 --> 2.4, 2.33333 --> 2.33333, 1.85714 --> 1.85714, 5 --> 4.56667, 3.63636 --> 3.13636, 1.14286 --> 1.14286, 1.4 --> 1.4, 1.5 --> 1.5, 1.5 --> 1.5, 1.69231 --> 1.69231, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.92308 --> 1.92308, 2.11765 --> 2.11765, 2.15385 --> 2.15385, 1.9 --> 1.9, 4.83333 --> 4.37037, 2.83333 --> 2.83333, 3.03636 --> 3.03636, 2.16667 --> 2.16667, 2.3125 --> 2.3125, 5.7482 --> 4.96403, 3.62162 --> 3.62162 )
[LOG] Overall execution time: 457.93 sec CPU time.
[LOG] Overall execution time: 459 sec real time.
Synthesis time: 458.40 sec (Real time) / 457.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.90 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 42.42 sec (Real time) / 42.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2618 19 55 1 2521
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 404.86 sec CPU time.
[LOG] Relation determinization time: 405 sec real time.
[LOG] Final circuit size: 1579 new AND gates.
[LOG] Size before ABC: 1847 AND gates.
[LOG] Size after ABC: 1579 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 398.94/400 sec (7.89/8 sec, 2.21/3 sec, 0.13/0 sec, 1.64/1 sec, 2.3/3 sec, 0.35/0 sec, 0.78/1 sec, 0.38/0 sec, 0.49/1 sec, 0.61/0 sec, 0.89/1 sec, 1.18/1 sec, 0.95/1 sec, 0.98/1 sec, 1.31/2 sec, 1.19/1 sec, 2.25/2 sec, 1.62/2 sec, 1.81/2 sec, 1.88/1 sec, 1.74/2 sec, 1.53/2 sec, 11.29/11 sec, 7.57/8 sec, 18.6/18 sec, 16.57/17 sec, 15.69/16 sec, 10.52/10 sec, 13.24/13 sec, 16.53/17 sec, 13.74/14 sec, 15.09/15 sec, 10.69/10 sec, 11.52/12 sec, 19.99/20 sec, 10.59/11 sec, 14.36/14 sec, 13.99/14 sec, 16.65/17 sec, 20.26/20 sec, 12.55/12 sec, 13.9/14 sec, 13/13 sec, 14.87/15 sec, 14.11/14 sec, 11.43/12 sec, 17.42/17 sec, 10.66/11 sec )
[LOG] Nr of iterations: 1109 (15, 5, 8, 51, 45, 18, 5, 15, 11, 17, 10, 15, 8, 15, 12, 16, 90, 8, 48, 21, 13, 12, 79, 64, 7, 3, 7, 38, 37, 15, 4, 12, 9, 14, 9, 14, 7, 13, 9, 15, 63, 6, 46, 19, 12, 10, 77, 62 )
[LOG] Total clause computation time: 26.4/26 sec (0.05/0.05 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.17/0.17 sec, 0.22/0.22 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.17/0.17 sec, 0.23/0.23 sec, 0.12/0.12 sec, 0.23/0.23 sec, 0.1/0.1 sec, 0.29/0.29 sec, 0.48/0.48 sec, 0.21/0.21 sec, 0.18/0.18 sec, 0.21/0.21 sec, 0.17/0.17 sec, 0.15/0.15 sec, 1.98/1.98 sec, 1/1 sec, 1.23/1.23 sec, 1.39/1.39 sec, 1.02/1.02 sec, 1.77/1.77 sec, 5.29/5.29 sec, 0.48/0.48 sec, 0.48/0.48 sec, 0.24/0.24 sec, 0.4/0.4 sec, 0.19/0.19 sec, 0.46/0.46 sec, 0.23/0.23 sec, 0.39/0.39 sec, 0.31/0.31 sec, 0.33/0.33 sec, 0.49/0.49 sec, 1.76/1.76 sec, 0.52/0.52 sec, 0.55/0.55 sec, 0.37/0.37 sec, 0.36/0.36 sec, 0.31/0.31 sec, 0.84/0.84 sec, 0.66/0.66 sec )
[LOG] Total clause minimization time: 369.11/372 sec (7.77/7.77 sec, 2.05/2.05 sec, 0.03/0.03 sec, 1.41/1.41 sec, 2/2 sec, 0.22/0.22 sec, 0.64/0.64 sec, 0.27/0.27 sec, 0.33/0.33 sec, 0.47/0.47 sec, 0.63/0.63 sec, 0.86/0.86 sec, 0.75/0.75 sec, 0.67/0.67 sec, 1.12/1.12 sec, 0.81/0.81 sec, 1.68/1.68 sec, 1.32/1.32 sec, 1.54/1.54 sec, 1.59/1.59 sec, 1.48/1.48 sec, 1.3/1.3 sec, 9.22/9.22 sec, 6.47/6.47 sec, 17.31/17.31 sec, 15.11/15.11 sec, 14.62/14.62 sec, 8.69/8.69 sec, 7.88/7.88 sec, 15.99/15.99 sec, 13.2/13.2 sec, 14.79/14.79 sec, 10.23/10.23 sec, 11.28/11.28 sec, 19.48/19.48 sec, 10.3/10.3 sec, 13.91/13.91 sec, 13.62/13.62 sec, 16.26/16.26 sec, 19.71/19.71 sec, 10.72/10.72 sec, 13.32/13.32 sec, 12.4/12.4 sec, 14.44/14.44 sec, 13.69/13.69 sec, 11.06/11.06 sec, 16.52/16.52 sec, 9.95/9.95 sec )
[LOG] Total clause size reduction: 291669 --> 3601 (10178 --> 41, 2940 --> 6, 5775 --> 12, 38550 --> 202, 32912 --> 209, 9877 --> 31, 2276 --> 7, 7756 --> 27, 5480 --> 13, 8400 --> 39, 4581 --> 21, 7084 --> 26, 3423 --> 11, 6776 --> 35, 4950 --> 30, 6705 --> 34, 42186 --> 515, 3003 --> 16, 19928 --> 155, 8000 --> 53, 4740 --> 45, 4004 --> 26, 28002 --> 344, 22554 --> 214, 11 --> 11, 4 --> 4, 12 --> 12, 118 --> 113, 123 --> 111, 24 --> 24, 7 --> 7, 20 --> 20, 11 --> 11, 25 --> 25, 21 --> 21, 26 --> 26, 11 --> 11, 24 --> 24, 20 --> 20, 34 --> 32, 285 --> 258, 12 --> 12, 146 --> 146, 48 --> 48, 45 --> 44, 22 --> 22, 334 --> 281, 206 --> 206 )
[LOG] Average clause size reduction: 263.002 --> 3.24707 (678.533 --> 2.73333, 588 --> 1.2, 721.875 --> 1.5, 755.882 --> 3.96078, 731.378 --> 4.64444, 548.722 --> 1.72222, 455.2 --> 1.4, 517.067 --> 1.8, 498.182 --> 1.18182, 494.118 --> 2.29412, 458.1 --> 2.1, 472.267 --> 1.73333, 427.875 --> 1.375, 451.733 --> 2.33333, 412.5 --> 2.5, 419.062 --> 2.125, 468.733 --> 5.72222, 375.375 --> 2, 415.167 --> 3.22917, 380.952 --> 2.52381, 364.615 --> 3.46154, 333.667 --> 2.16667, 354.456 --> 4.35443, 352.406 --> 3.34375, 1.57143 --> 1.57143, 1.33333 --> 1.33333, 1.71429 --> 1.71429, 3.10526 --> 2.97368, 3.32432 --> 3, 1.6 --> 1.6, 1.75 --> 1.75, 1.66667 --> 1.66667, 1.22222 --> 1.22222, 1.78571 --> 1.78571, 2.33333 --> 2.33333, 1.85714 --> 1.85714, 1.57143 --> 1.57143, 1.84615 --> 1.84615, 2.22222 --> 2.22222, 2.26667 --> 2.13333, 4.52381 --> 4.09524, 2 --> 2, 3.17391 --> 3.17391, 2.52632 --> 2.52632, 3.75 --> 3.66667, 2.2 --> 2.2, 4.33766 --> 3.64935, 3.32258 --> 3.32258 )
[LOG] Overall execution time: 404.88 sec CPU time.
[LOG] Overall execution time: 405 sec real time.
Synthesis time: 405.28 sec (Real time) / 404.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.83 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.23 sec (Real time) / 20.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2414 20 58 1 2312
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 144 new AND gates.
[LOG] Size before ABC: 163 AND gates.
[LOG] Size after ABC: 143 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/1 sec (0.02/0 sec, 0/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 106 (18, 15, 7, 2, 9, 8, 13, 12, 6, 1, 8, 7 )
[LOG] Total clause computation time: 0.04/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.07/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 6999 --> 219 (2312 --> 42, 1792 --> 39, 666 --> 10, 109 --> 0, 864 --> 18, 1155 --> 15, 27 --> 25, 31 --> 28, 10 --> 9, 0 --> 0, 18 --> 18, 15 --> 15 )
[LOG] Average clause size reduction: 66.0283 --> 2.06604 (128.444 --> 2.33333, 119.467 --> 2.6, 95.1429 --> 1.42857, 54.5 --> 0, 96 --> 2, 144.375 --> 1.875, 2.07692 --> 1.92308, 2.58333 --> 2.33333, 1.66667 --> 1.5, 0 --> 0, 2.25 --> 2.25, 2.14286 --> 2.14286 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 318 5 23 1 285
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.29 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 173 new AND gates.
[LOG] Size before ABC: 206 AND gates.
[LOG] Size after ABC: 173 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.26/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 125 (18, 18, 4, 5, 5, 13, 7, 11, 16, 3, 3, 4, 12, 6 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.16/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 9786 --> 301 (2941 --> 65, 2941 --> 50, 432 --> 4, 564 --> 7, 516 --> 7, 1524 --> 28, 732 --> 13, 35 --> 28, 45 --> 43, 4 --> 4, 4 --> 4, 7 --> 7, 28 --> 28, 13 --> 13 )
[LOG] Average clause size reduction: 78.288 --> 2.408 (163.389 --> 3.61111, 163.389 --> 2.77778, 108 --> 1, 112.8 --> 1.4, 103.2 --> 1.4, 117.231 --> 2.15385, 104.571 --> 1.85714, 3.18182 --> 2.54545, 2.8125 --> 2.6875, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 1.75 --> 1.75, 2.33333 --> 2.33333, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 0.29 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 386 6 26 1 347
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 215 new AND gates.
[LOG] Size before ABC: 243 AND gates.
[LOG] Size after ABC: 215 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.97/1 sec (0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.12/1 sec, 0.05/0 sec, 0.01/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.1/0 sec, 0.04/0 sec, 0.1/0 sec )
[LOG] Nr of iterations: 179 (24, 25, 7, 4, 6, 7, 10, 17, 8, 13, 14, 5, 3, 4, 5, 6, 14, 7 )
[LOG] Total clause computation time: 0.23/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.69/1 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 17912 --> 450 (4922 --> 84, 4944 --> 100, 1068 --> 12, 513 --> 4, 885 --> 9, 870 --> 15, 1296 --> 20, 2288 --> 43, 966 --> 15, 30 --> 28, 42 --> 35, 9 --> 7, 4 --> 4, 6 --> 6, 11 --> 10, 10 --> 10, 33 --> 33, 15 --> 15 )
[LOG] Average clause size reduction: 100.067 --> 2.51397 (205.083 --> 3.5, 197.76 --> 4, 152.571 --> 1.71429, 128.25 --> 1, 147.5 --> 1.5, 124.286 --> 2.14286, 129.6 --> 2, 134.588 --> 2.52941, 120.75 --> 1.875, 2.30769 --> 2.15385, 3 --> 2.5, 1.8 --> 1.4, 1.33333 --> 1.33333, 1.5 --> 1.5, 2.2 --> 2, 1.66667 --> 1.66667, 2.35714 --> 2.35714, 2.14286 --> 2.14286 )
[LOG] Overall execution time: 1.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.22 sec (Real time) / 1.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.00 sec (Real time) / 0.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 469 7 30 1 423
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.42 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 395 new AND gates.
[LOG] Size before ABC: 454 AND gates.
[LOG] Size after ABC: 393 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.36/1 sec (0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.07/0 sec, 0.05/0 sec, 0.1/0 sec, 0.09/0 sec, 0.09/0 sec, 0.09/0 sec, 0.1/0 sec, 0.1/0 sec, 0.09/1 sec, 0.1/0 sec, 0.11/0 sec, 0.1/0 sec, 0.09/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 275 (2, 3, 17, 5, 8, 5, 30, 22, 39, 24, 1, 1, 15, 3, 3, 4, 23, 20, 31, 19 )
[LOG] Total clause computation time: 0.28/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 1.01/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 26778 --> 872 (286 --> 1, 546 --> 5, 3568 --> 44, 848 --> 7, 1463 --> 24, 752 --> 5, 5539 --> 145, 3843 --> 91, 5966 --> 145, 3588 --> 62, 1 --> 1, 1 --> 1, 39 --> 38, 5 --> 5, 4 --> 4, 5 --> 5, 99 --> 87, 83 --> 64, 97 --> 93, 45 --> 45 )
[LOG] Average clause size reduction: 97.3745 --> 3.17091 (143 --> 0.5, 182 --> 1.66667, 209.882 --> 2.58824, 169.6 --> 1.4, 182.875 --> 3, 150.4 --> 1, 184.633 --> 4.83333, 174.682 --> 4.13636, 152.974 --> 3.71795, 149.5 --> 2.58333, 1 --> 1, 1 --> 1, 2.6 --> 2.53333, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 1.25 --> 1.25, 4.30435 --> 3.78261, 4.15 --> 3.2, 3.12903 --> 3, 2.36842 --> 2.36842 )
[LOG] Overall execution time: 1.42 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.66 sec (Real time) / 1.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.23 sec (Real time) / 2.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 689 8 33 1 640
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 4.87 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 811 new AND gates.
[LOG] Size before ABC: 978 AND gates.
[LOG] Size after ABC: 809 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.73/5 sec (0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.13/0 sec, 0.11/0 sec, 0.57/1 sec, 0.46/0 sec, 0.52/1 sec, 0.18/0 sec, 0.18/0 sec, 0.15/0 sec, 0.26/1 sec, 0.2/0 sec, 0.25/0 sec, 0.28/0 sec, 0.26/1 sec, 0.24/0 sec, 0.3/0 sec, 0.2/0 sec, 0.3/1 sec )
[LOG] Nr of iterations: 585 (3, 5, 16, 14, 14, 7, 9, 30, 38, 135, 45, 16, 2, 1, 14, 6, 10, 3, 8, 26, 33, 95, 41, 14 )
[LOG] Total clause computation time: 0.61/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 4.01/4 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.53/0.53 sec, 0.4/0.4 sec, 0.47/0.47 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.23/0.23 sec, 0.18/0.18 sec, 0.23/0.23 sec, 0.24/0.24 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.26/0.26 sec, 0.18/0.18 sec, 0.24/0.24 sec )
[LOG] Total clause size reduction: 64277 --> 2328 (660 --> 4, 1252 --> 11, 3930 --> 33, 3211 --> 60, 3042 --> 23, 1314 --> 12, 1776 --> 14, 6641 --> 143, 8177 --> 184, 23182 --> 851, 7568 --> 122, 2565 --> 37, 4 --> 4, 1 --> 1, 29 --> 28, 8 --> 8, 16 --> 16, 5 --> 5, 14 --> 14, 116 --> 101, 147 --> 129, 477 --> 386, 109 --> 109, 33 --> 33 )
[LOG] Average clause size reduction: 109.875 --> 3.97949 (220 --> 1.33333, 250.4 --> 2.2, 245.625 --> 2.0625, 229.357 --> 4.28571, 217.286 --> 1.64286, 187.714 --> 1.71429, 197.333 --> 1.55556, 221.367 --> 4.76667, 215.184 --> 4.84211, 171.719 --> 6.3037, 168.178 --> 2.71111, 160.312 --> 2.3125, 2 --> 2, 1 --> 1, 2.07143 --> 2, 1.33333 --> 1.33333, 1.6 --> 1.6, 1.66667 --> 1.66667, 1.75 --> 1.75, 4.46154 --> 3.88462, 4.45455 --> 3.90909, 5.02105 --> 4.06316, 2.65854 --> 2.65854, 2.35714 --> 2.35714 )
[LOG] Overall execution time: 4.87 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.19 sec (Real time) / 5.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.16 sec (Real time) / 4.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1149 9 37 1 1093
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 10.31 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 1003 new AND gates.
[LOG] Size before ABC: 1288 AND gates.
[LOG] Size after ABC: 1002 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.1/10 sec (0.02/0 sec, 0.02/0 sec, 0.08/0 sec, 0.04/0 sec, 0.02/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.21/0 sec, 0.21/0 sec, 0.98/1 sec, 0.96/1 sec, 0.98/1 sec, 0.39/1 sec, 0.39/0 sec, 0.5/1 sec, 0.59/0 sec, 0.52/1 sec, 0.44/0 sec, 0.49/1 sec, 0.49/0 sec, 0.48/1 sec, 0.66/0 sec, 0.43/1 sec, 0.53/0 sec, 0.54/1 sec )
[LOG] Nr of iterations: 763 (8, 8, 47, 9, 10, 16, 7, 10, 39, 33, 79, 154, 16, 3, 1, 43, 7, 8, 10, 5, 9, 37, 32, 58, 99, 15 )
[LOG] Total clause computation time: 1.67/3 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.23/0.23 sec, 0.08/0.08 sec, 0.17/0.17 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.18/0.18 sec )
[LOG] Total clause minimization time: 8.24/7 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.86/0.86 sec, 0.83/0.83 sec, 0.74/0.74 sec, 0.3/0.3 sec, 0.22/0.22 sec, 0.45/0.45 sec, 0.56/0.56 sec, 0.48/0.48 sec, 0.39/0.39 sec, 0.4/0.4 sec, 0.45/0.45 sec, 0.36/0.36 sec, 0.52/0.52 sec, 0.37/0.37 sec, 0.45/0.45 sec, 0.35/0.35 sec )
[LOG] Total clause size reduction: 90164 --> 3209 (2625 --> 18, 2478 --> 24, 12880 --> 164, 2160 --> 13, 2403 --> 17, 3810 --> 25, 1380 --> 18, 2394 --> 13, 7676 --> 196, 6208 --> 164, 14274 --> 396, 27846 --> 991, 2715 --> 37, 3 --> 3, 1 --> 1, 134 --> 131, 10 --> 10, 14 --> 14, 15 --> 15, 10 --> 10, 13 --> 13, 186 --> 178, 164 --> 140, 218 --> 200, 510 --> 381, 37 --> 37 )
[LOG] Average clause size reduction: 118.17 --> 4.20577 (328.125 --> 2.25, 309.75 --> 3, 274.043 --> 3.48936, 240 --> 1.44444, 240.3 --> 1.7, 238.125 --> 1.5625, 197.143 --> 2.57143, 239.4 --> 1.3, 196.821 --> 5.02564, 188.121 --> 4.9697, 180.684 --> 5.01266, 180.818 --> 6.43506, 169.688 --> 2.3125, 1 --> 1, 1 --> 1, 3.11628 --> 3.04651, 1.42857 --> 1.42857, 1.75 --> 1.75, 1.5 --> 1.5, 2 --> 2, 1.44444 --> 1.44444, 5.02703 --> 4.81081, 5.125 --> 4.375, 3.75862 --> 3.44828, 5.15152 --> 3.84848, 2.46667 --> 2.46667 )
[LOG] Overall execution time: 10.31 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.66 sec (Real time) / 10.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.46 sec (Real time) / 5.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1387 10 40 1 1325
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 11.76 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1338 new AND gates.
[LOG] Size before ABC: 1693 AND gates.
[LOG] Size after ABC: 1337 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.57/12 sec (0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.05/0 sec, 0.06/0 sec, 0.24/1 sec, 0.08/0 sec, 0.23/0 sec, 0.66/1 sec, 0.89/0 sec, 1.09/2 sec, 0.6/0 sec, 0.5/1 sec, 0.45/0 sec, 0.68/1 sec, 0.56/0 sec, 0.63/1 sec, 0.86/1 sec, 0.57/0 sec, 0.54/1 sec, 0.51/0 sec, 0.51/1 sec, 0.6/1 sec, 0.59/0 sec, 0.5/1 sec )
[LOG] Nr of iterations: 837 (2, 10, 22, 8, 6, 9, 8, 21, 42, 15, 33, 132, 132, 20, 1, 3, 19, 7, 4, 7, 5, 17, 33, 13, 29, 104, 119, 16 )
[LOG] Total clause computation time: 2.27/5 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0/0 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.16/0.16 sec, 0.34/0.34 sec, 0.09/0.09 sec, 0.21/0.21 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.18/0.18 sec, 0.06/0.06 sec, 0.14/0.14 sec, 0.17/0.17 sec, 0.17/0.17 sec, 0.19/0.19 sec )
[LOG] Total clause minimization time: 9.07/7 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.17/0.17 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.56/0.56 sec, 0.72/0.72 sec, 0.73/0.73 sec, 0.5/0.5 sec, 0.28/0.28 sec, 0.4/0.4 sec, 0.63/0.63 sec, 0.52/0.52 sec, 0.59/0.59 sec, 0.79/0.79 sec, 0.53/0.53 sec, 0.35/0.35 sec, 0.44/0.44 sec, 0.35/0.35 sec, 0.42/0.42 sec, 0.41/0.41 sec, 0.31/0.31 sec )
[LOG] Total clause size reduction: 102576 --> 3971 (416 --> 1, 3519 --> 31, 6573 --> 57, 2135 --> 10, 1495 --> 10, 2208 --> 19, 1841 --> 17, 5680 --> 38, 9922 --> 227, 3248 --> 25, 7488 --> 163, 26331 --> 951, 26200 --> 818, 3781 --> 63, 1 --> 1, 6 --> 6, 48 --> 48, 10 --> 10, 6 --> 6, 14 --> 14, 10 --> 10, 27 --> 27, 143 --> 117, 21 --> 21, 132 --> 108, 591 --> 522, 682 --> 603, 48 --> 48 )
[LOG] Average clause size reduction: 122.552 --> 4.74432 (208 --> 0.5, 351.9 --> 3.1, 298.773 --> 2.59091, 266.875 --> 1.25, 249.167 --> 1.66667, 245.333 --> 2.11111, 230.125 --> 2.125, 270.476 --> 1.80952, 236.238 --> 5.40476, 216.533 --> 1.66667, 226.909 --> 4.93939, 199.477 --> 7.20455, 198.485 --> 6.19697, 189.05 --> 3.15, 1 --> 1, 2 --> 2, 2.52632 --> 2.52632, 1.42857 --> 1.42857, 1.5 --> 1.5, 2 --> 2, 2 --> 2, 1.58824 --> 1.58824, 4.33333 --> 3.54545, 1.61538 --> 1.61538, 4.55172 --> 3.72414, 5.68269 --> 5.01923, 5.73109 --> 5.06723, 3 --> 3 )
[LOG] Overall execution time: 11.76 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.16 sec (Real time) / 12.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.65 sec (Real time) / 8.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1763 11 43 1 1696
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 10.12 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 981 new AND gates.
[LOG] Size before ABC: 1167 AND gates.
[LOG] Size after ABC: 979 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.81/8 sec (0.01/0 sec, 0.03/0 sec, 0.08/0 sec, 0.05/0 sec, 0.04/0 sec, 0.09/0 sec, 0.04/0 sec, 0.03/0 sec, 0.28/0 sec, 0.05/0 sec, 0.22/0 sec, 0.11/0 sec, 0.67/0 sec, 0.64/1 sec, 0.54/0 sec, 0.46/1 sec, 0.5/0 sec, 0.48/1 sec, 0.44/0 sec, 0.48/1 sec, 0.36/0 sec, 0.44/1 sec, 0.55/0 sec, 0.4/1 sec, 0.49/0 sec, 0.42/1 sec, 0.52/0 sec, 0.49/1 sec, 0.46/0 sec, 0.44/0 sec )
[LOG] Nr of iterations: 724 (4, 5, 43, 7, 8, 14, 7, 6, 39, 8, 32, 8, 115, 81, 40, 1, 1, 42, 6, 5, 7, 5, 5, 36, 6, 28, 7, 67, 59, 32 )
[LOG] Total clause computation time: 1.33/2 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.1/0.1 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 8.22/6 sec (0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.17/0.17 sec, 0.04/0.04 sec, 0.15/0.15 sec, 0.1/0.1 sec, 0.58/0.58 sec, 0.5/0.5 sec, 0.44/0.44 sec, 0.38/0.38 sec, 0.39/0.39 sec, 0.46/0.46 sec, 0.39/0.39 sec, 0.45/0.45 sec, 0.34/0.34 sec, 0.4/0.4 sec, 0.52/0.52 sec, 0.25/0.25 sec, 0.45/0.45 sec, 0.32/0.32 sec, 0.48/0.48 sec, 0.42/0.42 sec, 0.4/0.4 sec, 0.35/0.35 sec )
[LOG] Total clause size reduction: 101681 --> 2831 (1374 --> 5, 1716 --> 7, 14322 --> 124, 1986 --> 9, 2240 --> 10, 3965 --> 41, 1752 --> 9, 1390 --> 7, 10906 --> 226, 1876 --> 10, 8494 --> 169, 1806 --> 10, 23940 --> 750, 16720 --> 357, 8112 --> 109, 1 --> 1, 1 --> 1, 124 --> 121, 9 --> 9, 6 --> 6, 12 --> 12, 6 --> 6, 7 --> 7, 200 --> 177, 8 --> 8, 131 --> 104, 10 --> 10, 270 --> 251, 223 --> 201, 74 --> 74 )
[LOG] Average clause size reduction: 140.443 --> 3.91022 (343.5 --> 1.25, 343.2 --> 1.4, 333.07 --> 2.88372, 283.714 --> 1.28571, 280 --> 1.25, 283.214 --> 2.92857, 250.286 --> 1.28571, 231.667 --> 1.16667, 279.641 --> 5.79487, 234.5 --> 1.25, 265.438 --> 5.28125, 225.75 --> 1.25, 208.174 --> 6.52174, 206.42 --> 4.40741, 202.8 --> 2.725, 1 --> 1, 1 --> 1, 2.95238 --> 2.88095, 1.5 --> 1.5, 1.2 --> 1.2, 1.71429 --> 1.71429, 1.2 --> 1.2, 1.4 --> 1.4, 5.55556 --> 4.91667, 1.33333 --> 1.33333, 4.67857 --> 3.71429, 1.42857 --> 1.42857, 4.02985 --> 3.74627, 3.77966 --> 3.40678, 2.3125 --> 2.3125 )
[LOG] Overall execution time: 10.12 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.46 sec (Real time) / 10.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.02 sec (Real time) / 7.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1447 12 46 1 1376
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 27.8 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 1407 new AND gates.
[LOG] Size before ABC: 1704 AND gates.
[LOG] Size after ABC: 1405 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 27.34/27 sec (0.01/0 sec, 0.02/0 sec, 0.09/0 sec, 0.05/0 sec, 0.08/0 sec, 0.07/0 sec, 0.04/0 sec, 0.07/0 sec, 0.51/1 sec, 0.09/0 sec, 0.28/0 sec, 0.12/0 sec, 0.12/0 sec, 2.38/3 sec, 2.38/2 sec, 3.28/3 sec, 2.4/3 sec, 0.82/0 sec, 0.64/1 sec, 0.95/1 sec, 1.02/1 sec, 0.83/1 sec, 0.99/1 sec, 0.97/1 sec, 0.89/1 sec, 0.89/1 sec, 0.9/1 sec, 0.89/0 sec, 0.98/1 sec, 0.86/1 sec, 1.03/1 sec, 0.77/1 sec, 0.87/1 sec, 1.05/1 sec )
[LOG] Nr of iterations: 1009 (3, 4, 28, 6, 6, 8, 5, 16, 43, 13, 49, 9, 9, 160, 82, 92, 28, 1, 1, 27, 5, 5, 7, 4, 11, 42, 10, 46, 6, 5, 107, 71, 85, 15 )
[LOG] Total clause computation time: 2.88/3 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0/0 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0/0 sec, 0.48/0.48 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.18/0.18 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.27/0.27 sec, 0.03/0.03 sec, 0.28/0.28 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.19/0.19 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.17/0.17 sec )
[LOG] Total clause minimization time: 24.04/24 sec (0.01/0.01 sec, 0/0 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.4/0.4 sec, 0.08/0.08 sec, 0.2/0.2 sec, 0.09/0.09 sec, 0.1/0.1 sec, 1.88/1.88 sec, 2.2/2.2 sec, 3.11/3.11 sec, 2.23/2.23 sec, 0.69/0.69 sec, 0.46/0.46 sec, 0.89/0.89 sec, 0.98/0.98 sec, 0.78/0.78 sec, 0.94/0.94 sec, 0.93/0.93 sec, 0.84/0.84 sec, 0.61/0.61 sec, 0.86/0.86 sec, 0.6/0.6 sec, 0.95/0.95 sec, 0.74/0.74 sec, 0.83/0.83 sec, 0.71/0.71 sec, 0.76/0.76 sec, 0.87/0.87 sec )
[LOG] Total clause size reduction: 149561 --> 4171 (1026 --> 3, 1440 --> 8, 10449 --> 82, 1855 --> 7, 1855 --> 9, 2499 --> 13, 1416 --> 6, 5265 --> 26, 15498 --> 233, 3828 --> 21, 17088 --> 291, 2424 --> 15, 2552 --> 18, 35934 --> 1175, 18225 --> 380, 20384 --> 313, 6021 --> 74, 1 --> 1, 1 --> 1, 82 --> 80, 7 --> 7, 9 --> 9, 13 --> 12, 6 --> 6, 18 --> 18, 233 --> 161, 16 --> 16, 261 --> 187, 10 --> 10, 10 --> 9, 552 --> 432, 277 --> 242, 277 --> 277, 29 --> 29 )
[LOG] Average clause size reduction: 148.227 --> 4.1338 (342 --> 1, 360 --> 2, 373.179 --> 2.92857, 309.167 --> 1.16667, 309.167 --> 1.5, 312.375 --> 1.625, 283.2 --> 1.2, 329.062 --> 1.625, 360.419 --> 5.4186, 294.462 --> 1.61538, 348.735 --> 5.93878, 269.333 --> 1.66667, 283.556 --> 2, 224.588 --> 7.34375, 222.256 --> 4.63415, 221.565 --> 3.40217, 215.036 --> 2.64286, 1 --> 1, 1 --> 1, 3.03704 --> 2.96296, 1.4 --> 1.4, 1.8 --> 1.8, 1.85714 --> 1.71429, 1.5 --> 1.5, 1.63636 --> 1.63636, 5.54762 --> 3.83333, 1.6 --> 1.6, 5.67391 --> 4.06522, 1.66667 --> 1.66667, 2 --> 1.8, 5.15888 --> 4.03738, 3.90141 --> 3.40845, 3.25882 --> 3.25882, 1.93333 --> 1.93333 )
[LOG] Overall execution time: 27.8 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 28.21 sec (Real time) / 28.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.20 sec (Real time) / 12.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 1928 13 50 1 1850
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 17.78 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 738 new AND gates.
[LOG] Size before ABC: 896 AND gates.
[LOG] Size after ABC: 737 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.13/17 sec (0.29/0 sec, 0.1/0 sec, 0.01/0 sec, 0.3/0 sec, 0.2/1 sec, 0.07/0 sec, 0.1/0 sec, 0.08/0 sec, 0.11/0 sec, 0.09/0 sec, 0.09/0 sec, 0.15/0 sec, 0.25/1 sec, 0.19/0 sec, 0.2/0 sec, 0.46/0 sec, 2.1/3 sec, 1.9/1 sec, 0.71/1 sec, 0.54/1 sec, 0.59/0 sec, 0.55/1 sec, 0.57/0 sec, 0.54/1 sec, 0.66/1 sec, 0.54/0 sec, 0.53/1 sec, 0.49/0 sec, 0.61/1 sec, 0.61/0 sec, 0.6/1 sec, 0.6/1 sec, 0.56/0 sec, 0.41/1 sec, 0.76/0 sec, 0.57/1 sec )
[LOG] Nr of iterations: 698 (6, 9, 2, 42, 36, 9, 8, 10, 13, 17, 17, 15, 23, 17, 20, 80, 53, 44, 5, 3, 1, 19, 22, 8, 7, 8, 11, 12, 14, 13, 16, 11, 10, 55, 30, 32 )
[LOG] Total clause computation time: 3.31/4 sec (0.12/0.12 sec, 0.09/0.09 sec, 0/0 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.25/0.25 sec, 0.29/0.29 sec, 0.59/0.59 sec, 0.45/0.45 sec, 0.08/0.08 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.15/0.15 sec, 0.23/0.23 sec, 0.14/0.14 sec )
[LOG] Total clause minimization time: 13.41/13 sec (0.16/0.16 sec, 0/0 sec, 0/0 sec, 0.25/0.25 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.22/0.22 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.33/0.33 sec, 1.84/1.84 sec, 1.59/1.59 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.5/0.5 sec, 0.39/0.39 sec, 0.45/0.45 sec, 0.49/0.49 sec, 0.64/0.64 sec, 0.52/0.52 sec, 0.5/0.5 sec, 0.46/0.46 sec, 0.56/0.56 sec, 0.58/0.58 sec, 0.54/0.54 sec, 0.56/0.56 sec, 0.55/0.55 sec, 0.25/0.25 sec, 0.52/0.52 sec, 0.42/0.42 sec )
[LOG] Total clause size reduction: 130088 --> 2244 (2440 --> 12, 3896 --> 20, 550 --> 1, 20746 --> 294, 17430 --> 184, 2864 --> 12, 2520 --> 11, 3015 --> 17, 3996 --> 21, 4944 --> 38, 4912 --> 33, 3990 --> 29, 6204 --> 65, 4304 --> 61, 4940 --> 55, 19592 --> 318, 12636 --> 247, 10406 --> 145, 12 --> 12, 4 --> 4, 1 --> 1, 57 --> 53, 65 --> 61, 12 --> 12, 11 --> 11, 13 --> 13, 19 --> 19, 21 --> 21, 26 --> 26, 25 --> 25, 38 --> 38, 26 --> 26, 21 --> 21, 156 --> 156, 109 --> 95, 87 --> 87 )
[LOG] Average clause size reduction: 186.372 --> 3.2149 (406.667 --> 2, 432.889 --> 2.22222, 275 --> 0.5, 493.952 --> 7, 484.167 --> 5.11111, 318.222 --> 1.33333, 315 --> 1.375, 301.5 --> 1.7, 307.385 --> 1.61538, 290.824 --> 2.23529, 288.941 --> 1.94118, 266 --> 1.93333, 269.739 --> 2.82609, 253.176 --> 3.58824, 247 --> 2.75, 244.9 --> 3.975, 238.415 --> 4.66038, 236.5 --> 3.29545, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1, 3 --> 2.78947, 2.95455 --> 2.77273, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.625 --> 1.625, 1.72727 --> 1.72727, 1.75 --> 1.75, 1.85714 --> 1.85714, 1.92308 --> 1.92308, 2.375 --> 2.375, 2.36364 --> 2.36364, 2.1 --> 2.1, 2.83636 --> 2.83636, 3.63333 --> 3.16667, 2.71875 --> 2.71875 )
[LOG] Overall execution time: 17.78 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.10 sec (Real time) / 18.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.55 sec (Real time) / 10.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1297 14 53 1 1213
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 24.21 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 770 new AND gates.
[LOG] Size before ABC: 922 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 23.38/23 sec (0.31/0 sec, 0.15/0 sec, 0.03/0 sec, 0.19/1 sec, 0.26/0 sec, 0.08/0 sec, 0.11/0 sec, 0.14/0 sec, 0.08/0 sec, 0.16/0 sec, 0.17/1 sec, 0.1/0 sec, 0.13/0 sec, 0.21/0 sec, 0.17/0 sec, 0.26/1 sec, 0.52/0 sec, 2.33/2 sec, 3.14/4 sec, 0.73/0 sec, 0.89/1 sec, 0.67/1 sec, 0.71/1 sec, 0.64/0 sec, 0.87/1 sec, 0.83/1 sec, 0.63/1 sec, 0.69/0 sec, 0.59/1 sec, 0.96/1 sec, 0.86/1 sec, 0.85/0 sec, 0.9/1 sec, 0.8/1 sec, 0.74/1 sec, 0.56/0 sec, 1.14/2 sec, 0.78/0 sec )
[LOG] Nr of iterations: 683 (7, 3, 7, 32, 42, 8, 10, 14, 9, 18, 25, 11, 5, 17, 13, 20, 81, 23, 62, 4, 1, 2, 16, 26, 7, 8, 9, 8, 12, 23, 10, 4, 12, 9, 14, 53, 19, 39 )
[LOG] Total clause computation time: 4.95/5 sec (0.11/0.11 sec, 0.12/0.12 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0/0 sec, 0.02/0.02 sec, 0.17/0.17 sec, 0.48/0.48 sec, 0.37/0.37 sec, 0.59/0.59 sec, 0.74/0.74 sec, 0.11/0.11 sec, 0.15/0.15 sec, 0.26/0.26 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.19/0.19 sec, 0.53/0.53 sec, 0.29/0.29 sec )
[LOG] Total clause minimization time: 17.92/18 sec (0.19/0.19 sec, 0.01/0.01 sec, 0/0 sec, 0.1/0.1 sec, 0.19/0.19 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.15/0.15 sec, 0.22/0.22 sec, 0.34/0.34 sec, 1.83/1.83 sec, 2.74/2.74 sec, 0.12/0.12 sec, 0.14/0.14 sec, 0.55/0.55 sec, 0.55/0.55 sec, 0.37/0.37 sec, 0.8/0.8 sec, 0.78/0.78 sec, 0.6/0.6 sec, 0.66/0.66 sec, 0.54/0.54 sec, 0.9/0.9 sec, 0.81/0.81 sec, 0.81/0.81 sec, 0.82/0.82 sec, 0.75/0.75 sec, 0.69/0.69 sec, 0.36/0.36 sec, 0.6/0.6 sec, 0.48/0.48 sec )
[LOG] Total clause size reduction: 133328 --> 2175 (3132 --> 17, 1042 --> 6, 3540 --> 11, 16678 --> 146, 21730 --> 269, 2646 --> 12, 3312 --> 15, 4732 --> 24, 2816 --> 13, 5763 --> 52, 7848 --> 64, 3050 --> 20, 1172 --> 8, 4960 --> 44, 3684 --> 30, 5092 --> 53, 20560 --> 359, 5544 --> 102, 15311 --> 240, 9 --> 9, 1 --> 1, 2 --> 2, 42 --> 41, 89 --> 76, 12 --> 12, 12 --> 12, 14 --> 14, 13 --> 13, 26 --> 26, 48 --> 48, 20 --> 20, 8 --> 8, 25 --> 25, 19 --> 19, 31 --> 31, 174 --> 174, 70 --> 58, 101 --> 101 )
[LOG] Average clause size reduction: 195.209 --> 3.18448 (447.429 --> 2.42857, 347.333 --> 2, 505.714 --> 1.57143, 521.188 --> 4.5625, 517.381 --> 6.40476, 330.75 --> 1.5, 331.2 --> 1.5, 338 --> 1.71429, 312.889 --> 1.44444, 320.167 --> 2.88889, 313.92 --> 2.56, 277.273 --> 1.81818, 234.4 --> 1.6, 291.765 --> 2.58824, 283.385 --> 2.30769, 254.6 --> 2.65, 253.827 --> 4.4321, 241.043 --> 4.43478, 246.952 --> 3.87097, 2.25 --> 2.25, 1 --> 1, 1 --> 1, 2.625 --> 2.5625, 3.42308 --> 2.92308, 1.71429 --> 1.71429, 1.5 --> 1.5, 1.55556 --> 1.55556, 1.625 --> 1.625, 2.16667 --> 2.16667, 2.08696 --> 2.08696, 2 --> 2, 2 --> 2, 2.08333 --> 2.08333, 2.11111 --> 2.11111, 2.21429 --> 2.21429, 3.28302 --> 3.28302, 3.68421 --> 3.05263, 2.58974 --> 2.58974 )
[LOG] Overall execution time: 24.22 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 24.53 sec (Real time) / 24.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.52 sec (Real time) / 5.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1370 15 56 1 1280
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 31.99 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 979 new AND gates.
[LOG] Size before ABC: 1144 AND gates.
[LOG] Size after ABC: 978 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.22/32 sec (0.05/0 sec, 0.18/1 sec, 0.03/0 sec, 0.45/0 sec, 0.36/0 sec, 0.11/0 sec, 0.24/1 sec, 0.17/0 sec, 0.13/0 sec, 0.16/0 sec, 0.21/0 sec, 0.17/1 sec, 0.22/0 sec, 0.19/0 sec, 0.21/0 sec, 0.22/0 sec, 0.8/1 sec, 0.42/1 sec, 3.74/3 sec, 2.07/2 sec, 1.17/2 sec, 0.87/1 sec, 0.82/0 sec, 0.97/1 sec, 1.18/1 sec, 1.32/2 sec, 0.89/1 sec, 1.02/1 sec, 0.94/1 sec, 1.16/1 sec, 0.95/1 sec, 1.04/1 sec, 1.23/1 sec, 0.83/1 sec, 0.98/1 sec, 1.32/1 sec, 0.84/1 sec, 1.22/1 sec, 1.24/1 sec, 1.1/2 sec )
[LOG] Nr of iterations: 750 (10, 7, 5, 36, 28, 8, 10, 15, 9, 13, 13, 9, 10, 20, 10, 16, 82, 59, 55, 25, 6, 5, 1, 24, 26, 6, 8, 13, 7, 11, 10, 8, 8, 15, 8, 13, 57, 48, 16, 20 )
[LOG] Total clause computation time: 5.8/5 sec (0.02/0.02 sec, 0.14/0.14 sec, 0/0 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.16/0.16 sec, 0.03/0.03 sec, 0.43/0.43 sec, 0.4/0.4 sec, 1/1 sec, 0.69/0.69 sec, 0.11/0.11 sec, 0.24/0.24 sec, 0.39/0.39 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.22/0.22 sec, 0.04/0.04 sec, 0.47/0.47 sec, 0.53/0.53 sec )
[LOG] Total clause minimization time: 24.74/25 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.29/0.29 sec, 0.22/0.22 sec, 0.08/0.08 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.18/0.18 sec, 0.12/0.12 sec, 0.18/0.18 sec, 0.14/0.14 sec, 0.14/0.14 sec, 0.17/0.17 sec, 0.62/0.62 sec, 0.36/0.36 sec, 3.28/3.28 sec, 1.64/1.64 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.7/0.7 sec, 0.72/0.72 sec, 0.78/0.78 sec, 1.28/1.28 sec, 0.83/0.83 sec, 0.98/0.98 sec, 0.88/0.88 sec, 1.1/1.1 sec, 0.89/0.89 sec, 0.96/0.96 sec, 1.17/1.17 sec, 0.79/0.79 sec, 0.91/0.91 sec, 1.27/1.27 sec, 0.61/0.61 sec, 1.17/1.17 sec, 0.75/0.75 sec, 0.55/0.55 sec )
[LOG] Total clause size reduction: 147071 --> 2626 (5022 --> 29, 3342 --> 12, 2528 --> 8, 18480 --> 298, 14040 --> 178, 2877 --> 11, 3708 --> 16, 5418 --> 23, 3000 --> 16, 4452 --> 24, 4308 --> 31, 2696 --> 15, 2925 --> 21, 5947 --> 46, 2700 --> 23, 4455 --> 32, 23085 --> 377, 16008 --> 178, 14634 --> 292, 6480 --> 101, 12 --> 12, 8 --> 8, 1 --> 1, 111 --> 98, 160 --> 116, 9 --> 9, 13 --> 13, 21 --> 21, 12 --> 12, 20 --> 20, 22 --> 22, 15 --> 15, 16 --> 16, 31 --> 31, 16 --> 16, 24 --> 24, 214 --> 208, 130 --> 128, 58 --> 52, 73 --> 73 )
[LOG] Average clause size reduction: 196.095 --> 3.50133 (502.2 --> 2.9, 477.429 --> 1.71429, 505.6 --> 1.6, 513.333 --> 8.27778, 501.429 --> 6.35714, 359.625 --> 1.375, 370.8 --> 1.6, 361.2 --> 1.53333, 333.333 --> 1.77778, 342.462 --> 1.84615, 331.385 --> 2.38462, 299.556 --> 1.66667, 292.5 --> 2.1, 297.35 --> 2.3, 270 --> 2.3, 278.438 --> 2, 281.524 --> 4.59756, 271.322 --> 3.01695, 266.073 --> 5.30909, 259.2 --> 4.04, 2 --> 2, 1.6 --> 1.6, 1 --> 1, 4.625 --> 4.08333, 6.15385 --> 4.46154, 1.5 --> 1.5, 1.625 --> 1.625, 1.61538 --> 1.61538, 1.71429 --> 1.71429, 1.81818 --> 1.81818, 2.2 --> 2.2, 1.875 --> 1.875, 2 --> 2, 2.06667 --> 2.06667, 2 --> 2, 1.84615 --> 1.84615, 3.75439 --> 3.64912, 2.70833 --> 2.66667, 3.625 --> 3.25, 3.65 --> 3.65 )
[LOG] Overall execution time: 31.99 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.35 sec (Real time) / 32.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.03 sec (Real time) / 14.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1620 16 59 1 1526
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 40.19 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 1477 new AND gates.
[LOG] Size before ABC: 1772 AND gates.
[LOG] Size after ABC: 1476 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 39.17/40 sec (0.25/1 sec, 0.05/0 sec, 0.03/0 sec, 0.46/0 sec, 0.42/1 sec, 0.1/0 sec, 0.14/0 sec, 0.13/0 sec, 0.21/0 sec, 0.26/0 sec, 0.19/1 sec, 0.2/0 sec, 0.17/0 sec, 0.25/0 sec, 0.31/1 sec, 0.26/0 sec, 1.34/1 sec, 0.5/1 sec, 0.64/0 sec, 3.4/4 sec, 3.57/3 sec, 1.95/2 sec, 2.41/3 sec, 1.1/1 sec, 1.08/1 sec, 1.18/1 sec, 1.18/1 sec, 0.94/1 sec, 0.91/1 sec, 1.17/1 sec, 1.33/2 sec, 0.96/1 sec, 1.37/1 sec, 0.97/1 sec, 1.09/1 sec, 1.37/1 sec, 1.09/1 sec, 0.92/1 sec, 1.1/1 sec, 1.17/2 sec, 1.46/1 sec, 1.54/2 sec )
[LOG] Nr of iterations: 1032 (11, 9, 2, 46, 32, 12, 9, 18, 11, 11, 19, 12, 12, 22, 14, 20, 159, 45, 45, 33, 31, 8, 7, 1, 21, 20, 10, 8, 12, 9, 10, 13, 9, 9, 19, 12, 15, 155, 42, 41, 16, 22 )
[LOG] Total clause computation time: 7.33/11 sec (0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.16/0.16 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.22/0.22 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.74/0.74 sec, 0.68/0.68 sec, 0.94/0.94 sec, 1.33/1.33 sec, 0.14/0.14 sec, 0.35/0.35 sec, 0.3/0.3 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.27/0.27 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.58/0.58 sec, 0.51/0.51 sec )
[LOG] Total clause minimization time: 31.09/29 sec (0.22/0.22 sec, 0.03/0.03 sec, 0/0 sec, 0.28/0.28 sec, 0.31/0.31 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.21/0.21 sec, 0.12/0.12 sec, 0.17/0.17 sec, 0.15/0.15 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.2/0.2 sec, 1.1/1.1 sec, 0.42/0.42 sec, 0.54/0.54 sec, 2.62/2.62 sec, 2.86/2.86 sec, 1/1 sec, 1.06/1.06 sec, 0.95/0.95 sec, 0.71/0.71 sec, 0.87/0.87 sec, 1.13/1.13 sec, 0.88/0.88 sec, 0.84/0.84 sec, 1.12/1.12 sec, 1.27/1.27 sec, 0.89/0.89 sec, 1.31/1.31 sec, 0.92/0.92 sec, 1.04/1.04 sec, 1.31/1.31 sec, 1.04/1.04 sec, 0.63/0.63 sec, 1.03/1.03 sec, 1.1/1.1 sec, 0.86/0.86 sec, 1.01/1.01 sec )
[LOG] Total clause size reduction: 209292 --> 3783 (5920 --> 27, 4728 --> 24, 672 --> 1, 27990 --> 277, 19034 --> 187, 4807 --> 18, 3408 --> 12, 7021 --> 34, 4110 --> 15, 3970 --> 17, 7110 --> 50, 3993 --> 23, 4081 --> 28, 7539 --> 59, 4511 --> 30, 5966 --> 52, 49296 --> 855, 13156 --> 163, 12760 --> 123, 9120 --> 150, 8520 --> 134, 20 --> 20, 13 --> 13, 1 --> 1, 66 --> 58, 53 --> 49, 15 --> 15, 12 --> 12, 20 --> 20, 12 --> 12, 17 --> 17, 27 --> 26, 15 --> 15, 19 --> 19, 47 --> 47, 27 --> 27, 33 --> 33, 802 --> 750, 137 --> 134, 108 --> 108, 58 --> 50, 78 --> 78 )
[LOG] Average clause size reduction: 202.802 --> 3.6657 (538.182 --> 2.45455, 525.333 --> 2.66667, 336 --> 0.5, 608.478 --> 6.02174, 594.812 --> 5.84375, 400.583 --> 1.5, 378.667 --> 1.33333, 390.056 --> 1.88889, 373.636 --> 1.36364, 360.909 --> 1.54545, 374.211 --> 2.63158, 332.75 --> 1.91667, 340.083 --> 2.33333, 342.682 --> 2.68182, 322.214 --> 2.14286, 298.3 --> 2.6, 310.038 --> 5.37736, 292.356 --> 3.62222, 283.556 --> 2.73333, 276.364 --> 4.54545, 274.839 --> 4.32258, 2.5 --> 2.5, 1.85714 --> 1.85714, 1 --> 1, 3.14286 --> 2.7619, 2.65 --> 2.45, 1.5 --> 1.5, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 1.7 --> 1.7, 2.07692 --> 2, 1.66667 --> 1.66667, 2.11111 --> 2.11111, 2.47368 --> 2.47368, 2.25 --> 2.25, 2.2 --> 2.2, 5.17419 --> 4.83871, 3.2619 --> 3.19048, 2.63415 --> 2.63415, 3.625 --> 3.125, 3.54545 --> 3.54545 )
[LOG] Overall execution time: 40.19 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 40.63 sec (Real time) / 40.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.57 sec (Real time) / 14.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2158 17 62 1 2059
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 54.11 sec CPU time.
[LOG] Relation determinization time: 55 sec real time.
[LOG] Final circuit size: 1374 new AND gates.
[LOG] Size before ABC: 1648 AND gates.
[LOG] Size after ABC: 1374 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 52.66/52 sec (0.11/0 sec, 0.1/0 sec, 0.05/0 sec, 0.7/1 sec, 0.67/0 sec, 0.16/0 sec, 0.25/1 sec, 0.26/0 sec, 0.18/0 sec, 0.25/0 sec, 0.16/0 sec, 0.17/1 sec, 0.32/0 sec, 0.37/0 sec, 0.41/1 sec, 0.29/0 sec, 1.09/1 sec, 0.86/1 sec, 1.08/1 sec, 0.78/1 sec, 3.44/3 sec, 5.81/6 sec, 2.17/2 sec, 1.9/2 sec, 1.31/2 sec, 1.64/1 sec, 1.69/2 sec, 1.38/1 sec, 1.1/1 sec, 1.12/2 sec, 1.47/1 sec, 1.28/1 sec, 1.62/2 sec, 1.42/1 sec, 1.93/2 sec, 1.9/2 sec, 1.8/2 sec, 1.52/1 sec, 1.38/2 sec, 1.78/2 sec, 1.66/1 sec, 1.67/2 sec, 1.38/1 sec, 2.03/2 sec )
[LOG] Nr of iterations: 1149 (18, 15, 5, 46, 25, 9, 8, 12, 10, 11, 6, 18, 16, 24, 16, 22, 108, 55, 79, 20, 92, 35, 9, 11, 4, 24, 12, 8, 7, 11, 7, 10, 5, 15, 13, 17, 12, 21, 85, 35, 74, 17, 78, 24 )
[LOG] Total clause computation time: 7.37/6 sec (0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.2/0.2 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.26/0.26 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.03/0.03 sec, 0.38/0.38 sec, 0.87/0.87 sec, 0.96/0.96 sec, 0.7/0.7 sec, 0.2/0.2 sec, 0.53/0.53 sec, 0.5/0.5 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.43/0.43 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.19/0.19 sec, 0.61/0.61 sec )
[LOG] Total clause minimization time: 44.18/45 sec (0.04/0.04 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.47/0.47 sec, 0.55/0.55 sec, 0.12/0.12 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.2/0.2 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.26/0.26 sec, 0.3/0.3 sec, 0.36/0.36 sec, 0.22/0.22 sec, 0.81/0.81 sec, 0.73/0.73 sec, 0.91/0.91 sec, 0.71/0.71 sec, 3.02/3.02 sec, 4.9/4.9 sec, 1.19/1.19 sec, 1.18/1.18 sec, 1.1/1.1 sec, 1.09/1.09 sec, 1.17/1.17 sec, 1.3/1.3 sec, 1.05/1.05 sec, 1.06/1.06 sec, 1.41/1.41 sec, 1.2/1.2 sec, 1.5/1.5 sec, 1.34/1.34 sec, 1.84/1.84 sec, 1.81/1.81 sec, 1.7/1.7 sec, 1.43/1.43 sec, 0.93/0.93 sec, 1.71/1.71 sec, 1.54/1.54 sec, 1.6/1.6 sec, 1.17/1.17 sec, 1.41/1.41 sec )
[LOG] Total clause size reduction: 238406 --> 3791 (10642 --> 65, 8750 --> 40, 2476 --> 8, 26505 --> 360, 13944 --> 97, 3656 --> 11, 3122 --> 10, 4763 --> 19, 3789 --> 17, 4070 --> 18, 1975 --> 8, 6681 --> 38, 5565 --> 31, 8487 --> 70, 5355 --> 38, 7665 --> 44, 35738 --> 550, 17334 --> 155, 24024 --> 260, 5681 --> 58, 26754 --> 397, 9962 --> 137, 21 --> 21, 26 --> 25, 8 --> 8, 78 --> 67, 31 --> 29, 11 --> 11, 10 --> 10, 19 --> 19, 11 --> 11, 18 --> 18, 8 --> 8, 29 --> 22, 23 --> 23, 41 --> 39, 25 --> 25, 44 --> 43, 362 --> 314, 72 --> 72, 234 --> 232, 44 --> 43, 288 --> 255, 65 --> 65 )
[LOG] Average clause size reduction: 207.49 --> 3.29939 (591.222 --> 3.61111, 583.333 --> 2.66667, 495.2 --> 1.6, 576.196 --> 7.82609, 557.76 --> 3.88, 406.222 --> 1.22222, 390.25 --> 1.25, 396.917 --> 1.58333, 378.9 --> 1.7, 370 --> 1.63636, 329.167 --> 1.33333, 371.167 --> 2.11111, 347.812 --> 1.9375, 353.625 --> 2.91667, 334.688 --> 2.375, 348.409 --> 2, 330.907 --> 5.09259, 315.164 --> 2.81818, 304.101 --> 3.29114, 284.05 --> 2.9, 290.804 --> 4.31522, 284.629 --> 3.91429, 2.33333 --> 2.33333, 2.36364 --> 2.27273, 2 --> 2, 3.25 --> 2.79167, 2.58333 --> 2.41667, 1.375 --> 1.375, 1.42857 --> 1.42857, 1.72727 --> 1.72727, 1.57143 --> 1.57143, 1.8 --> 1.8, 1.6 --> 1.6, 1.93333 --> 1.46667, 1.76923 --> 1.76923, 2.41176 --> 2.29412, 2.08333 --> 2.08333, 2.09524 --> 2.04762, 4.25882 --> 3.69412, 2.05714 --> 2.05714, 3.16216 --> 3.13514, 2.58824 --> 2.52941, 3.69231 --> 3.26923, 2.70833 --> 2.70833 )
[LOG] Overall execution time: 54.12 sec CPU time.
[LOG] Overall execution time: 55 sec real time.
Synthesis time: 54.72 sec (Real time) / 54.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 114.64 sec (Real time) / 114.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2096 18 65 1 1991
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 99.32 sec CPU time.
[LOG] Relation determinization time: 100 sec real time.
[LOG] Final circuit size: 2500 new AND gates.
[LOG] Size before ABC: 3057 AND gates.
[LOG] Size after ABC: 2500 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 97.77/98 sec (0.07/0 sec, 0.06/0 sec, 0.05/0 sec, 0.69/0 sec, 0.5/1 sec, 0.3/0 sec, 0.16/0 sec, 0.32/1 sec, 0.23/0 sec, 0.33/0 sec, 0.19/1 sec, 0.4/0 sec, 0.33/0 sec, 0.22/1 sec, 0.3/0 sec, 0.18/0 sec, 1.16/1 sec, 0.4/1 sec, 0.73/0 sec, 0.61/1 sec, 0.74/1 sec, 5.47/5 sec, 9.71/10 sec, 4.52/4 sec, 4.55/5 sec, 3.6/4 sec, 3.31/3 sec, 3.13/3 sec, 3.46/3 sec, 2.94/3 sec, 2.96/3 sec, 3.67/4 sec, 3.4/3 sec, 2.98/3 sec, 3.38/4 sec, 2.81/3 sec, 2.56/2 sec, 2.97/3 sec, 2.76/3 sec, 2.48/2 sec, 2.98/3 sec, 3.68/4 sec, 3.2/3 sec, 4.11/4 sec, 2.91/3 sec, 2.26/3 sec )
[LOG] Nr of iterations: 1609 (17, 8, 7, 35, 45, 10, 3, 12, 11, 15, 6, 15, 17, 24, 15, 11, 103, 56, 60, 20, 22, 306, 92, 8, 5, 6, 18, 21, 9, 2, 7, 9, 13, 5, 11, 16, 18, 13, 10, 90, 51, 50, 17, 16, 237, 67 )
[LOG] Total clause computation time: 13.59/11 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.19/0.19 sec, 0.19/0.19 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.15/0.15 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.71/0.71 sec, 1.95/1.95 sec, 1.28/1.28 sec, 1.59/1.59 sec, 0.56/0.56 sec, 1.24/1.24 sec, 0.83/0.83 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.18/0.18 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.28/0.28 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.18/0.18 sec, 0.86/0.86 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.07/0.07 sec, 0.21/0.21 sec, 0.77/0.77 sec, 0.94/0.94 sec )
[LOG] Total clause minimization time: 82.93/86 sec (0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.48/0.48 sec, 0.28/0.28 sec, 0.25/0.25 sec, 0.13/0.13 sec, 0.28/0.28 sec, 0.17/0.17 sec, 0.27/0.27 sec, 0.14/0.14 sec, 0.34/0.34 sec, 0.26/0.26 sec, 0.16/0.16 sec, 0.23/0.23 sec, 0.1/0.1 sec, 0.98/0.98 sec, 0.3/0.3 sec, 0.64/0.64 sec, 0.5/0.5 sec, 0.67/0.67 sec, 4.72/4.72 sec, 7.72/7.72 sec, 3.22/3.22 sec, 2.94/2.94 sec, 3.01/3.01 sec, 2.04/2.04 sec, 2.27/2.27 sec, 3.3/3.3 sec, 2.87/2.87 sec, 2.76/2.76 sec, 3.55/3.55 sec, 3.27/3.27 sec, 2.89/2.89 sec, 3.08/3.08 sec, 2.71/2.71 sec, 2.45/2.45 sec, 2.91/2.91 sec, 2.56/2.56 sec, 1.6/1.6 sec, 2.88/2.88 sec, 3.53/3.53 sec, 3.1/3.1 sec, 3.88/3.88 sec, 2.11/2.11 sec, 1.29/1.29 sec )
[LOG] Total clause size reduction: 339272 --> 7759 (10560 --> 60, 4613 --> 19, 4512 --> 12, 21420 --> 206, 27676 --> 331, 4401 --> 14, 956 --> 3, 5115 --> 28, 4530 --> 16, 6146 --> 29, 2185 --> 10, 5810 --> 33, 6448 --> 33, 9223 --> 68, 5446 --> 31, 3770 --> 20, 37230 --> 610, 19415 --> 175, 20060 --> 168, 6213 --> 56, 6678 --> 69, 95465 --> 2543, 28392 --> 468, 20 --> 20, 10 --> 10, 12 --> 12, 51 --> 46, 59 --> 57, 14 --> 14, 3 --> 3, 11 --> 11, 14 --> 14, 24 --> 24, 10 --> 10, 21 --> 21, 33 --> 33, 31 --> 31, 26 --> 26, 20 --> 20, 464 --> 433, 137 --> 137, 125 --> 125, 44 --> 42, 43 --> 43, 1561 --> 1350, 275 --> 275 )
[LOG] Average clause size reduction: 210.859 --> 4.82225 (621.176 --> 3.52941, 576.625 --> 2.375, 644.571 --> 1.71429, 612 --> 5.88571, 615.022 --> 7.35556, 440.1 --> 1.4, 318.667 --> 1, 426.25 --> 2.33333, 411.818 --> 1.45455, 409.733 --> 1.93333, 364.167 --> 1.66667, 387.333 --> 2.2, 379.294 --> 1.94118, 384.292 --> 2.83333, 363.067 --> 2.06667, 342.727 --> 1.81818, 361.456 --> 5.92233, 346.696 --> 3.125, 334.333 --> 2.8, 310.65 --> 2.8, 303.545 --> 3.13636, 311.977 --> 8.31046, 308.609 --> 5.08696, 2.5 --> 2.5, 2 --> 2, 2 --> 2, 2.83333 --> 2.55556, 2.80952 --> 2.71429, 1.55556 --> 1.55556, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.55556 --> 1.55556, 1.84615 --> 1.84615, 2 --> 2, 1.90909 --> 1.90909, 2.0625 --> 2.0625, 1.72222 --> 1.72222, 2 --> 2, 2 --> 2, 5.15556 --> 4.81111, 2.68627 --> 2.68627, 2.5 --> 2.5, 2.58824 --> 2.47059, 2.6875 --> 2.6875, 6.5865 --> 5.6962, 4.10448 --> 4.10448 )
[LOG] Overall execution time: 99.32 sec CPU time.
[LOG] Overall execution time: 100 sec real time.
Synthesis time: 99.91 sec (Real time) / 99.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.72 sec (Real time) / 36.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 3262 19 68 1 3152
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 74.81 sec CPU time.
[LOG] Relation determinization time: 75 sec real time.
[LOG] Final circuit size: 1874 new AND gates.
[LOG] Size before ABC: 2207 AND gates.
[LOG] Size after ABC: 1874 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 72.72/72 sec (0.06/0 sec, 0.82/1 sec, 0.04/0 sec, 0.59/0 sec, 0.69/1 sec, 0.25/0 sec, 0.21/1 sec, 0.29/0 sec, 0.54/0 sec, 0.3/1 sec, 0.23/0 sec, 0.2/0 sec, 0.27/0 sec, 0.39/1 sec, 0.21/0 sec, 0.28/0 sec, 0.96/1 sec, 0.36/1 sec, 0.7/0 sec, 0.65/1 sec, 0.48/0 sec, 0.86/1 sec, 4.01/4 sec, 2.17/2 sec, 3.15/3 sec, 2.76/2 sec, 1.83/2 sec, 2.5/3 sec, 2.38/2 sec, 2.89/3 sec, 2.59/3 sec, 2.78/2 sec, 2.01/2 sec, 2.1/3 sec, 2.2/2 sec, 2.81/3 sec, 1.93/1 sec, 1.77/2 sec, 2.37/3 sec, 1.86/1 sec, 1.78/2 sec, 2.92/3 sec, 1.81/2 sec, 2.07/2 sec, 2.31/2 sec, 3.58/4 sec, 2.51/2 sec, 2.25/3 sec )
[LOG] Nr of iterations: 1344 (12, 7, 6, 20, 35, 13, 8, 13, 11, 21, 10, 15, 16, 18, 11, 17, 92, 17, 54, 22, 16, 12, 195, 85, 8, 6, 4, 16, 24, 9, 7, 9, 10, 16, 9, 11, 10, 14, 9, 14, 78, 14, 51, 14, 13, 10, 186, 76 )
[LOG] Total clause computation time: 6.94/6 sec (0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.15/0.15 sec, 0.19/0.19 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0/0 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.63/0.63 sec, 0.43/0.43 sec, 0.27/0.27 sec, 0.31/0.31 sec, 0.27/0.27 sec, 1.01/1.01 sec, 0.55/0.55 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.5/0.5 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.24/0.24 sec, 0.43/0.43 sec )
[LOG] Total clause minimization time: 64.56/66 sec (0.02/0.02 sec, 0.78/0.78 sec, 0.01/0.01 sec, 0.42/0.42 sec, 0.47/0.47 sec, 0.2/0.2 sec, 0.18/0.18 sec, 0.24/0.24 sec, 0.48/0.48 sec, 0.21/0.21 sec, 0.2/0.2 sec, 0.14/0.14 sec, 0.21/0.21 sec, 0.32/0.32 sec, 0.15/0.15 sec, 0.21/0.21 sec, 0.79/0.79 sec, 0.28/0.28 sec, 0.61/0.61 sec, 0.55/0.55 sec, 0.36/0.36 sec, 0.78/0.78 sec, 3.35/3.35 sec, 1.7/1.7 sec, 2.86/2.86 sec, 2.43/2.43 sec, 1.55/1.55 sec, 1.47/1.47 sec, 1.81/1.81 sec, 2.79/2.79 sec, 2.53/2.53 sec, 2.67/2.67 sec, 1.93/1.93 sec, 1.98/1.98 sec, 2.11/2.11 sec, 2.69/2.69 sec, 1.87/1.87 sec, 1.66/1.66 sec, 2.27/2.27 sec, 1.75/1.75 sec, 1.26/1.26 sec, 2.84/2.84 sec, 1.7/1.7 sec, 1.98/1.98 sec, 2.22/2.22 sec, 3.5/3.5 sec, 2.24/2.24 sec, 1.79/1.79 sec )
[LOG] Total clause size reduction: 287206 --> 4788 (7634 --> 17, 4158 --> 8, 3960 --> 6, 13984 --> 84, 24548 --> 223, 6108 --> 25, 3486 --> 11, 5940 --> 23, 4830 --> 16, 9380 --> 44, 4113 --> 14, 6230 --> 29, 6345 --> 42, 6987 --> 45, 3990 --> 22, 6352 --> 36, 36036 --> 542, 6144 --> 50, 19186 --> 150, 7329 --> 58, 5040 --> 36, 3839 --> 30, 62468 --> 1087, 26964 --> 299, 10 --> 10, 8 --> 8, 4 --> 4, 49 --> 45, 68 --> 65, 12 --> 12, 11 --> 11, 14 --> 14, 16 --> 16, 27 --> 27, 14 --> 14, 17 --> 17, 19 --> 19, 33 --> 33, 18 --> 18, 28 --> 28, 357 --> 303, 37 --> 35, 140 --> 140, 29 --> 29, 30 --> 29, 22 --> 22, 965 --> 765, 227 --> 227 )
[LOG] Average clause size reduction: 213.695 --> 3.5625 (636.167 --> 1.41667, 594 --> 1.14286, 660 --> 1, 699.2 --> 4.2, 701.371 --> 6.37143, 469.846 --> 1.92308, 435.75 --> 1.375, 456.923 --> 1.76923, 439.091 --> 1.45455, 446.667 --> 2.09524, 411.3 --> 1.4, 415.333 --> 1.93333, 396.562 --> 2.625, 388.167 --> 2.5, 362.727 --> 2, 373.647 --> 2.11765, 391.696 --> 5.8913, 361.412 --> 2.94118, 355.296 --> 2.77778, 333.136 --> 2.63636, 315 --> 2.25, 319.917 --> 2.5, 320.349 --> 5.57436, 317.224 --> 3.51765, 1.25 --> 1.25, 1.33333 --> 1.33333, 1 --> 1, 3.0625 --> 2.8125, 2.83333 --> 2.70833, 1.33333 --> 1.33333, 1.57143 --> 1.57143, 1.55556 --> 1.55556, 1.6 --> 1.6, 1.6875 --> 1.6875, 1.55556 --> 1.55556, 1.54545 --> 1.54545, 1.9 --> 1.9, 2.35714 --> 2.35714, 2 --> 2, 2 --> 2, 4.57692 --> 3.88462, 2.64286 --> 2.5, 2.7451 --> 2.7451, 2.07143 --> 2.07143, 2.30769 --> 2.23077, 2.2 --> 2.2, 5.18817 --> 4.1129, 2.98684 --> 2.98684 )
[LOG] Overall execution time: 74.82 sec CPU time.
[LOG] Overall execution time: 75 sec real time.
Synthesis time: 75.26 sec (Real time) / 75.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.99 sec (Real time) / 20.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2676 20 71 1 2561
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 94 new AND gates.
[LOG] Size before ABC: 112 AND gates.
[LOG] Size after ABC: 92 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 79 (15, 15, 3, 2, 8, 2, 12, 11, 2, 1, 7, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 4870 --> 150 (1862 --> 33, 1750 --> 36, 222 --> 3, 109 --> 0, 756 --> 13, 103 --> 2, 25 --> 22, 25 --> 23, 3 --> 3, 0 --> 0, 13 --> 13, 2 --> 2 )
[LOG] Average clause size reduction: 61.6456 --> 1.89873 (124.133 --> 2.2, 116.667 --> 2.4, 74 --> 1, 54.5 --> 0, 94.5 --> 1.625, 51.5 --> 1, 2.08333 --> 1.83333, 2.27273 --> 2.09091, 1.5 --> 1.5, 0 --> 0, 1.85714 --> 1.85714, 2 --> 2 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 264 5 23 1 232
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.37 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 240 new AND gates.
[LOG] Size before ABC: 268 AND gates.
[LOG] Size after ABC: 240 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.34/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.04/0 sec, 0/0 sec, 0.04/0 sec, 0.04/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 165 (28, 23, 3, 5, 6, 22, 6, 22, 17, 2, 4, 5, 20, 2 )
[LOG] Total clause computation time: 0.09/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.24/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 13112 --> 455 (4509 --> 105, 3674 --> 77, 284 --> 3, 556 --> 5, 640 --> 8, 2646 --> 62, 605 --> 11, 74 --> 62, 51 --> 49, 3 --> 3, 5 --> 5, 8 --> 8, 55 --> 55, 2 --> 2 )
[LOG] Average clause size reduction: 79.4667 --> 2.75758 (161.036 --> 3.75, 159.739 --> 3.34783, 94.6667 --> 1, 111.2 --> 1, 106.667 --> 1.33333, 120.273 --> 2.81818, 100.833 --> 1.83333, 3.36364 --> 2.81818, 3 --> 2.88235, 1.5 --> 1.5, 1.25 --> 1.25, 1.6 --> 1.6, 2.75 --> 2.75, 1 --> 1 )
[LOG] Overall execution time: 0.37 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.14 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 447 6 26 1 408
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.73 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 432 new AND gates.
[LOG] Size before ABC: 497 AND gates.
[LOG] Size after ABC: 432 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.66/2 sec (0.06/1 sec, 0.08/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.15/0 sec, 0.09/0 sec, 0.01/0 sec, 0.13/0 sec, 0.15/0 sec, 0.11/0 sec, 0.1/0 sec, 0.16/1 sec, 0.17/0 sec, 0.15/0 sec, 0.1/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 285 (38, 52, 7, 7, 6, 13, 5, 30, 5, 28, 39, 4, 4, 5, 8, 3, 27, 4 )
[LOG] Total clause computation time: 0.46/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0/0 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 1.12/2 sec (0.04/0.04 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0/0 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 27867 --> 1004 (7622 --> 182, 10098 --> 246, 1050 --> 15, 960 --> 14, 755 --> 10, 1728 --> 36, 572 --> 8, 4118 --> 97, 548 --> 8, 118 --> 101, 158 --> 147, 7 --> 7, 6 --> 6, 10 --> 10, 19 --> 19, 5 --> 5, 85 --> 85, 8 --> 8 )
[LOG] Average clause size reduction: 97.7789 --> 3.52281 (200.579 --> 4.78947, 194.192 --> 4.73077, 150 --> 2.14286, 137.143 --> 2, 125.833 --> 1.66667, 132.923 --> 2.76923, 114.4 --> 1.6, 137.267 --> 3.23333, 109.6 --> 1.6, 4.21429 --> 3.60714, 4.05128 --> 3.76923, 1.75 --> 1.75, 1.5 --> 1.5, 2 --> 2, 2.375 --> 2.375, 1.66667 --> 1.66667, 3.14815 --> 3.14815, 2 --> 2 )
[LOG] Overall execution time: 1.73 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.96 sec (Real time) / 1.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.17 sec (Real time) / 3.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 678 7 30 1 632
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 8.92 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 925 new AND gates.
[LOG] Size before ABC: 1091 AND gates.
[LOG] Size after ABC: 924 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.74/9 sec (0.01/0 sec, 0.02/0 sec, 0.18/0 sec, 0.07/0 sec, 0.09/0 sec, 0.09/0 sec, 0.38/1 sec, 0.41/0 sec, 0.48/1 sec, 0.52/0 sec, 0.7/1 sec, 0.53/0 sec, 0.46/1 sec, 0.69/1 sec, 0.7/0 sec, 0.78/1 sec, 0.6/1 sec, 0.7/0 sec, 0.76/1 sec, 0.57/1 sec )
[LOG] Nr of iterations: 560 (2, 5, 48, 10, 19, 27, 49, 44, 58, 36, 1, 3, 41, 9, 13, 23, 48, 43, 46, 35 )
[LOG] Total clause computation time: 1.38/1 sec (0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 7.28/8 sec (0/0 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.32/0.32 sec, 0.3/0.3 sec, 0.36/0.36 sec, 0.43/0.43 sec, 0.59/0.59 sec, 0.42/0.42 sec, 0.34/0.34 sec, 0.61/0.61 sec, 0.66/0.66 sec, 0.75/0.75 sec, 0.44/0.44 sec, 0.56/0.56 sec, 0.67/0.67 sec, 0.5/0.5 sec )
[LOG] Total clause size reduction: 52269 --> 2147 (276 --> 1, 1052 --> 11, 10293 --> 206, 1881 --> 23, 3528 --> 49, 4862 --> 74, 8112 --> 230, 6923 --> 245, 8892 --> 231, 5425 --> 104, 1 --> 1, 7 --> 7, 162 --> 158, 23 --> 23, 29 --> 29, 60 --> 59, 230 --> 210, 245 --> 231, 164 --> 151, 104 --> 104 )
[LOG] Average clause size reduction: 93.3375 --> 3.83393 (138 --> 0.5, 210.4 --> 2.2, 214.438 --> 4.29167, 188.1 --> 2.3, 185.684 --> 2.57895, 180.074 --> 2.74074, 165.551 --> 4.69388, 157.341 --> 5.56818, 153.31 --> 3.98276, 150.694 --> 2.88889, 1 --> 1, 2.33333 --> 2.33333, 3.95122 --> 3.85366, 2.55556 --> 2.55556, 2.23077 --> 2.23077, 2.6087 --> 2.56522, 4.79167 --> 4.375, 5.69767 --> 5.37209, 3.56522 --> 3.28261, 2.97143 --> 2.97143 )
[LOG] Overall execution time: 8.92 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.26 sec (Real time) / 9.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.59 sec (Real time) / 18.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1210 8 33 1 1160
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 54.43 sec CPU time.
[LOG] Relation determinization time: 55 sec real time.
[LOG] Final circuit size: 1658 new AND gates.
[LOG] Size before ABC: 1989 AND gates.
[LOG] Size after ABC: 1657 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 53.92/54 sec (0.04/0 sec, 0.03/1 sec, 0.3/0 sec, 0.26/0 sec, 0.22/0 sec, 0.21/1 sec, 0.37/0 sec, 1.71/2 sec, 1.19/1 sec, 6.63/6 sec, 4.87/5 sec, 4.47/5 sec, 3.03/3 sec, 2.51/2 sec, 1.89/2 sec, 2.3/2 sec, 2.76/3 sec, 2.33/3 sec, 2.75/2 sec, 3.33/4 sec, 3/3 sec, 3.43/3 sec, 3.33/3 sec, 2.96/3 sec )
[LOG] Nr of iterations: 993 (3, 2, 64, 38, 32, 26, 31, 78, 59, 160, 32, 9, 2, 1, 58, 36, 31, 24, 27, 68, 52, 123, 29, 8 )
[LOG] Total clause computation time: 7.38/8 sec (0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.41/0.41 sec, 0.22/0.22 sec, 1.2/1.2 sec, 0.35/0.35 sec, 0.73/0.73 sec, 0.45/0.45 sec, 0.4/0.4 sec, 0.19/0.19 sec, 0.23/0.23 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.18/0.18 sec, 0.78/0.78 sec, 0.66/0.66 sec, 0.6/0.6 sec, 0.12/0.12 sec, 0.4/0.4 sec )
[LOG] Total clause minimization time: 46.22/46 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.21/0.21 sec, 0.22/0.22 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.33/0.33 sec, 1.28/1.28 sec, 0.95/0.95 sec, 5.41/5.41 sec, 4.5/4.5 sec, 3.71/3.71 sec, 2.57/2.57 sec, 2.1/2.1 sec, 1.69/1.69 sec, 2.06/2.06 sec, 2.63/2.63 sec, 2.16/2.16 sec, 2.56/2.56 sec, 2.55/2.55 sec, 2.32/2.32 sec, 2.83/2.83 sec, 3.2/3.2 sec, 2.54/2.54 sec )
[LOG] Total clause size reduction: 105665 --> 4580 (640 --> 4, 303 --> 1, 16317 --> 274, 9065 --> 127, 7223 --> 104, 5475 --> 69, 6300 --> 91, 14399 --> 475, 10382 --> 363, 26871 --> 1121, 5208 --> 103, 1336 --> 19, 4 --> 4, 1 --> 1, 232 --> 213, 119 --> 107, 104 --> 103, 64 --> 61, 75 --> 68, 384 --> 337, 308 --> 269, 744 --> 556, 92 --> 91, 19 --> 19 )
[LOG] Average clause size reduction: 106.41 --> 4.61229 (213.333 --> 1.33333, 151.5 --> 0.5, 254.953 --> 4.28125, 238.553 --> 3.34211, 225.719 --> 3.25, 210.577 --> 2.65385, 203.226 --> 2.93548, 184.603 --> 6.08974, 175.966 --> 6.15254, 167.944 --> 7.00625, 162.75 --> 3.21875, 148.444 --> 2.11111, 2 --> 2, 1 --> 1, 4 --> 3.67241, 3.30556 --> 2.97222, 3.35484 --> 3.32258, 2.66667 --> 2.54167, 2.77778 --> 2.51852, 5.64706 --> 4.95588, 5.92308 --> 5.17308, 6.04878 --> 4.52033, 3.17241 --> 3.13793, 2.375 --> 2.375 )
[LOG] Overall execution time: 54.44 sec CPU time.
[LOG] Overall execution time: 55 sec real time.
Synthesis time: 54.86 sec (Real time) / 54.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 46.02 sec (Real time) / 45.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1987 9 37 1 1930
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 262.72 sec CPU time.
[LOG] Relation determinization time: 263 sec real time.
[LOG] Final circuit size: 2469 new AND gates.
[LOG] Size before ABC: 3066 AND gates.
[LOG] Size after ABC: 2469 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 261.24/261 sec (0.05/0 sec, 0.09/0 sec, 1.27/1 sec, 0.79/1 sec, 0.9/1 sec, 0.75/1 sec, 0.86/1 sec, 1.46/1 sec, 5.19/5 sec, 6.27/7 sec, 21.64/21 sec, 19.33/20 sec, 24.54/24 sec, 17.04/17 sec, 11.94/12 sec, 7.93/8 sec, 17.73/18 sec, 13.28/13 sec, 11.89/12 sec, 10.84/11 sec, 16.41/16 sec, 13.54/14 sec, 16.06/16 sec, 10.8/11 sec, 15.01/15 sec, 15.63/15 sec )
[LOG] Nr of iterations: 1429 (3, 15, 81, 21, 29, 32, 30, 21, 82, 65, 72, 282, 26, 2, 4, 67, 20, 24, 30, 28, 18, 79, 62, 64, 248, 24 )
[LOG] Total clause computation time: 30.41/30 sec (0/0 sec, 0.01/0.01 sec, 0.24/0.24 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.79/0.79 sec, 0.8/0.8 sec, 2.13/2.13 sec, 2.2/2.2 sec, 3.52/3.52 sec, 1.65/1.65 sec, 2.04/2.04 sec, 1.31/1.31 sec, 1.13/1.13 sec, 0.74/0.74 sec, 0.61/0.61 sec, 0.73/0.73 sec, 0.51/0.51 sec, 3.56/3.56 sec, 2.53/2.53 sec, 0.64/0.64 sec, 2.41/2.41 sec, 2.35/2.35 sec )
[LOG] Total clause minimization time: 229.99/231 sec (0.02/0.02 sec, 0.05/0.05 sec, 1/1 sec, 0.64/0.64 sec, 0.78/0.78 sec, 0.58/0.58 sec, 0.74/0.74 sec, 1.35/1.35 sec, 4.37/4.37 sec, 5.43/5.43 sec, 19.47/19.47 sec, 17.08/17.08 sec, 20.97/20.97 sec, 15.36/15.36 sec, 9.88/9.88 sec, 6.6/6.6 sec, 16.57/16.57 sec, 12.51/12.51 sec, 11.25/11.25 sec, 10.08/10.08 sec, 15.87/15.87 sec, 9.95/9.95 sec, 13.49/13.49 sec, 10.13/10.13 sec, 12.57/12.57 sec, 13.25/13.25 sec )
[LOG] Total clause size reduction: 163093 --> 7109 (724 --> 2, 4774 --> 30, 22400 --> 385, 5420 --> 55, 7252 --> 92, 7657 --> 99, 6786 --> 77, 4500 --> 69, 16767 --> 560, 12736 --> 428, 13348 --> 334, 52547 --> 1997, 4650 --> 72, 2 --> 2, 4 --> 4, 273 --> 256, 55 --> 53, 72 --> 71, 93 --> 91, 72 --> 69, 59 --> 58, 537 --> 506, 406 --> 344, 271 --> 240, 1620 --> 1147, 68 --> 68 )
[LOG] Average clause size reduction: 114.131 --> 4.97481 (241.333 --> 0.666667, 318.267 --> 2, 276.543 --> 4.75309, 258.095 --> 2.61905, 250.069 --> 3.17241, 239.281 --> 3.09375, 226.2 --> 2.56667, 214.286 --> 3.28571, 204.476 --> 6.82927, 195.938 --> 6.58462, 185.389 --> 4.63889, 186.337 --> 7.08156, 178.846 --> 2.76923, 1 --> 1, 1 --> 1, 4.07463 --> 3.8209, 2.75 --> 2.65, 3 --> 2.95833, 3.1 --> 3.03333, 2.57143 --> 2.46429, 3.27778 --> 3.22222, 6.79747 --> 6.40506, 6.54839 --> 5.54839, 4.23438 --> 3.75, 6.53226 --> 4.625, 2.83333 --> 2.83333 )
[LOG] Overall execution time: 262.72 sec CPU time.
[LOG] Overall execution time: 263 sec real time.
Synthesis time: 263.26 sec (Real time) / 262.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.80 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 161.28 sec (Real time) / 161.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2841 10 40 1 2778
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 749.28 sec CPU time.
[LOG] Relation determinization time: 750 sec real time.
[LOG] Final circuit size: 3510 new AND gates.
[LOG] Size before ABC: 4502 AND gates.
[LOG] Size after ABC: 3509 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 745.65/745 sec (0.15/1 sec, 0.15/0 sec, 3.02/3 sec, 2.44/2 sec, 3.08/3 sec, 3.67/4 sec, 3.34/3 sec, 3.63/4 sec, 16.22/16 sec, 3.86/4 sec, 15.12/15 sec, 38.8/39 sec, 46.02/46 sec, 48.25/48 sec, 44.35/45 sec, 30.14/30 sec, 21.77/21 sec, 36.98/36 sec, 35.31/36 sec, 37.38/37 sec, 42.76/43 sec, 53.28/53 sec, 34.61/35 sec, 56.92/57 sec, 41.9/42 sec, 42.68/42 sec, 40.71/41 sec, 39.11/39 sec )
[LOG] Nr of iterations: 1783 (6, 3, 81, 31, 33, 28, 34, 32, 83, 38, 59, 226, 266, 13, 4, 1, 76, 28, 29, 22, 32, 31, 74, 33, 58, 205, 247, 10 )
[LOG] Total clause computation time: 78.72/84 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.56/0.56 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.23/0.23 sec, 0.15/0.15 sec, 3.96/3.96 sec, 0.32/0.32 sec, 2.33/2.33 sec, 5.32/5.32 sec, 5.74/5.74 sec, 7.26/7.26 sec, 5.2/5.2 sec, 6.64/6.64 sec, 2.24/2.24 sec, 2.57/2.57 sec, 1.58/1.58 sec, 1.3/1.3 sec, 1.62/1.62 sec, 1.66/1.66 sec, 7.84/7.84 sec, 1.96/1.96 sec, 6.6/6.6 sec, 4.01/4.01 sec, 4.71/4.71 sec, 4.4/4.4 sec )
[LOG] Total clause minimization time: 665.23/660 sec (0.09/0.09 sec, 0.07/0.07 sec, 2.4/2.4 sec, 2.23/2.23 sec, 2.85/2.85 sec, 3.44/3.44 sec, 3.05/3.05 sec, 3.42/3.42 sec, 12.19/12.19 sec, 3.46/3.46 sec, 12.73/12.73 sec, 33.4/33.4 sec, 40.21/40.21 sec, 40.89/40.89 sec, 39.1/39.1 sec, 23.45/23.45 sec, 19.48/19.48 sec, 34.36/34.36 sec, 33.67/33.67 sec, 36.03/36.03 sec, 41.08/41.08 sec, 51.57/51.57 sec, 26.72/26.72 sec, 54.91/54.91 sec, 35.24/35.24 sec, 38.6/38.6 sec, 35.95/35.95 sec, 34.64/34.64 sec )
[LOG] Total clause size reduction: 210541 --> 10088 (2010 --> 10, 754 --> 8, 24240 --> 420, 8880 --> 109, 9056 --> 106, 7263 --> 95, 8481 --> 105, 7564 --> 91, 18532 --> 609, 8029 --> 130, 12122 --> 401, 44325 --> 1655, 51940 --> 1980, 2340 --> 36, 7 --> 7, 1 --> 1, 379 --> 337, 91 --> 91, 86 --> 82, 61 --> 59, 100 --> 99, 91 --> 85, 513 --> 458, 102 --> 99, 401 --> 373, 1395 --> 1159, 1751 --> 1456, 27 --> 27 )
[LOG] Average clause size reduction: 118.082 --> 5.65788 (335 --> 1.66667, 251.333 --> 2.66667, 299.259 --> 5.18519, 286.452 --> 3.51613, 274.424 --> 3.21212, 259.393 --> 3.39286, 249.441 --> 3.08824, 236.375 --> 2.84375, 223.277 --> 7.33735, 211.289 --> 3.42105, 205.458 --> 6.79661, 196.128 --> 7.32301, 195.263 --> 7.44361, 180 --> 2.76923, 1.75 --> 1.75, 1 --> 1, 4.98684 --> 4.43421, 3.25 --> 3.25, 2.96552 --> 2.82759, 2.77273 --> 2.68182, 3.125 --> 3.09375, 2.93548 --> 2.74194, 6.93243 --> 6.18919, 3.09091 --> 3, 6.91379 --> 6.43103, 6.80488 --> 5.65366, 7.08907 --> 5.89474, 2.7 --> 2.7 )
[LOG] Overall execution time: 749.3 sec CPU time.
[LOG] Overall execution time: 750 sec real time.
Synthesis time: 749.98 sec (Real time) / 746.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.13 sec (Real time) / 1.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 276.20 sec (Real time) / 275.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3921 11 43 1 3854
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 3.83 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1439 new AND gates.
[LOG] Size before ABC: 1859 AND gates.
[LOG] Size after ABC: 1439 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.79/4 sec (0/1 sec, 0.03/0 sec, 0.02/0 sec, 0/0 sec, 0.06/0 sec, 0.01/0 sec, 0.63/0 sec, 0.36/1 sec, 0.23/0 sec, 0.23/0 sec, 0.3/0 sec, 0.33/1 sec, 0.42/0 sec, 0.32/0 sec, 0.49/1 sec, 0.36/0 sec )
[LOG] Nr of iterations: 685 (5, 11, 6, 14, 26, 12, 194, 92, 2, 10, 5, 13, 11, 7, 186, 91 )
[LOG] Total clause computation time: 1.29/1 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.14/0.14 sec, 0.17/0.17 sec, 0.17/0.17 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.17/0.17 sec, 0.07/0.07 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 2.45/3 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.49/0.49 sec, 0.3/0.3 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.19/0.19 sec, 0.29/0.29 sec, 0.15/0.15 sec, 0.42/0.42 sec, 0.27/0.27 sec )
[LOG] Total clause size reduction: 47145 --> 3786 (732 --> 18, 1810 --> 32, 860 --> 12, 2002 --> 29, 4025 --> 82, 1375 --> 41, 23932 --> 1331, 10556 --> 475, 4 --> 4, 32 --> 32, 12 --> 12, 29 --> 29, 22 --> 19, 20 --> 20, 1259 --> 1175, 475 --> 475 )
[LOG] Average clause size reduction: 68.8248 --> 5.52701 (146.4 --> 3.6, 164.545 --> 2.90909, 143.333 --> 2, 143 --> 2.07143, 154.808 --> 3.15385, 114.583 --> 3.41667, 123.361 --> 6.86082, 114.739 --> 5.16304, 2 --> 2, 3.2 --> 3.2, 2.4 --> 2.4, 2.23077 --> 2.23077, 2 --> 1.72727, 2.85714 --> 2.85714, 6.76882 --> 6.3172, 5.21978 --> 5.21978 )
[LOG] Overall execution time: 3.83 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.23 sec (Real time) / 4.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.75 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.58 sec (Real time) / 4.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1659 7 28 1 1616
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 17.39 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 2891 new AND gates.
[LOG] Size before ABC: 3716 AND gates.
[LOG] Size after ABC: 2891 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.25/18 sec (0.01/0 sec, 0.07/0 sec, 0.01/0 sec, 0.22/1 sec, 0.01/0 sec, 0.89/0 sec, 0.97/1 sec, 1.41/2 sec, 2.26/2 sec, 0.74/1 sec, 1.07/1 sec, 0.79/1 sec, 0.79/1 sec, 0.98/1 sec, 0.83/0 sec, 1.33/2 sec, 1.48/1 sec, 1.29/1 sec, 1.29/2 sec, 0.81/1 sec )
[LOG] Nr of iterations: 1603 (9, 9, 6, 79, 9, 239, 133, 171, 143, 51, 5, 8, 4, 37, 7, 219, 132, 159, 139, 44 )
[LOG] Total clause computation time: 6.02/8 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0/0 sec, 0.19/0.19 sec, 0.19/0.19 sec, 0.12/0.12 sec, 0.68/0.68 sec, 0.33/0.33 sec, 0.6/0.6 sec, 0.57/0.57 sec, 0.37/0.37 sec, 0.53/0.53 sec, 0.49/0.49 sec, 0.2/0.2 sec, 0.55/0.55 sec, 0.13/0.13 sec, 0.44/0.44 sec, 0.55/0.55 sec )
[LOG] Total clause minimization time: 11.08/9 sec (0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.16/0.16 sec, 0/0 sec, 0.69/0.69 sec, 0.77/0.77 sec, 1.28/1.28 sec, 1.56/1.56 sec, 0.4/0.4 sec, 0.46/0.46 sec, 0.22/0.22 sec, 0.41/0.41 sec, 0.45/0.45 sec, 0.34/0.34 sec, 1.13/1.13 sec, 0.91/0.91 sec, 1.16/1.16 sec, 0.84/0.84 sec, 0.25/0.25 sec )
[LOG] Total clause size reduction: 146947 --> 8049 (1976 --> 22, 2064 --> 21, 1010 --> 12, 18252 --> 502, 1528 --> 16, 41888 --> 1167, 21648 --> 835, 26010 --> 796, 21584 --> 826, 7200 --> 286, 9 --> 9, 21 --> 21, 8 --> 8, 166 --> 162, 13 --> 13, 1008 --> 913, 835 --> 786, 708 --> 665, 795 --> 765, 224 --> 224 )
[LOG] Average clause size reduction: 91.67 --> 5.02121 (219.556 --> 2.44444, 229.333 --> 2.33333, 168.333 --> 2, 231.038 --> 6.35443, 169.778 --> 1.77778, 175.264 --> 4.88285, 162.767 --> 6.2782, 152.105 --> 4.65497, 150.937 --> 5.77622, 141.176 --> 5.60784, 1.8 --> 1.8, 2.625 --> 2.625, 2 --> 2, 4.48649 --> 4.37838, 1.85714 --> 1.85714, 4.60274 --> 4.16895, 6.32576 --> 5.95455, 4.45283 --> 4.18239, 5.71942 --> 5.5036, 5.09091 --> 5.09091 )
[LOG] Overall execution time: 17.4 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.01 sec (Real time) / 17.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.12 sec (Real time) / 1.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.51 sec (Real time) / 22.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3181 9 34 1 3128
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 883.65 sec CPU time.
[LOG] Relation determinization time: 888 sec real time.
[LOG] Final circuit size: 20206 new AND gates.
[LOG] Size before ABC: 29300 AND gates.
[LOG] Size after ABC: 20206 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 883.22/883 sec (0.01/0 sec, 0.13/0 sec, 0.03/0 sec, 0.13/1 sec, 0.03/0 sec, 0.6/0 sec, 0.08/0 sec, 11.83/12 sec, 66.51/67 sec, 84.56/84 sec, 38.46/39 sec, 39.89/40 sec, 60.54/60 sec, 45.38/45 sec, 42.56/43 sec, 42.59/43 sec, 41.62/41 sec, 53.47/54 sec, 84.04/84 sec, 173.99/174 sec, 54.01/54 sec, 42.76/42 sec )
[LOG] Nr of iterations: 8171 (7, 6, 12, 22, 16, 61, 37, 1061, 1585, 1070, 295, 4, 3, 8, 9, 6, 22, 24, 1037, 1529, 1065, 292 )
[LOG] Total clause computation time: 299.92/302 sec (0/0 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0.95/0.95 sec, 2.98/2.98 sec, 12.84/12.84 sec, 17.39/17.39 sec, 26.28/26.28 sec, 54.69/54.69 sec, 27.58/27.58 sec, 29/29 sec, 27.02/27.02 sec, 19.53/19.53 sec, 35.83/35.83 sec, 4.04/4.04 sec, 3.54/3.54 sec, 5.59/5.59 sec, 32.34/32.34 sec )
[LOG] Total clause minimization time: 582.16/581 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.45/0.45 sec, 0.05/0.05 sec, 10.86/10.86 sec, 63.48/63.48 sec, 71.62/71.62 sec, 20.93/20.93 sec, 13.56/13.56 sec, 5.81/5.81 sec, 17.75/17.75 sec, 13.51/13.51 sec, 15.51/15.51 sec, 22.03/22.03 sec, 17.6/17.6 sec, 79.84/79.84 sec, 170.3/170.3 sec, 48.35/48.35 sec, 10.36/10.36 sec )
[LOG] Total clause size reduction: 735855 --> 62837 (1764 --> 20, 1445 --> 19, 2530 --> 31, 6489 --> 90, 3195 --> 41, 12360 --> 212, 6732 --> 144, 186560 --> 8480, 261360 --> 12808, 175316 --> 9662, 45864 --> 2160, 7 --> 7, 7 --> 7, 19 --> 19, 20 --> 20, 11 --> 11, 44 --> 33, 79 --> 79, 8190 --> 7339, 12128 --> 10606, 9602 --> 8916, 2133 --> 2133 )
[LOG] Average clause size reduction: 90.0569 --> 7.69025 (252 --> 2.85714, 240.833 --> 3.16667, 210.833 --> 2.58333, 294.955 --> 4.09091, 199.688 --> 2.5625, 202.623 --> 3.47541, 181.946 --> 3.89189, 175.834 --> 7.99246, 164.896 --> 8.08076, 163.847 --> 9.02991, 155.471 --> 7.32203, 1.75 --> 1.75, 2.33333 --> 2.33333, 2.375 --> 2.375, 2.22222 --> 2.22222, 1.83333 --> 1.83333, 2 --> 1.5, 3.29167 --> 3.29167, 7.89778 --> 7.07715, 7.93198 --> 6.93656, 9.01596 --> 8.37183, 7.30479 --> 7.30479 )
[LOG] Overall execution time: 883.65 sec CPU time.
[LOG] Overall execution time: 888 sec real time.
Synthesis time: 887.61 sec (Real time) / 885.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.39 sec (Real time) / 3.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1682.18 sec (Real time) / 1681.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 20545 11 38 1 20485
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 221.11 sec CPU time.
[LOG] Relation determinization time: 225 sec real time.
[LOG] Final circuit size: 15316 new AND gates.
[LOG] Size before ABC: 19420 AND gates.
[LOG] Size after ABC: 15315 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 220.52/220 sec (2.54/2 sec, 3.98/4 sec, 16.74/17 sec, 1.82/2 sec, 10.21/10 sec, 14.38/14 sec, 13.05/13 sec, 11.81/12 sec, 14.77/15 sec, 0.2/0 sec, 4.22/5 sec, 5.11/5 sec, 0.21/0 sec, 12.67/13 sec, 11.05/11 sec, 15.68/15 sec, 5.77/6 sec, 9.13/9 sec, 12.33/13 sec, 11.19/11 sec, 11.18/11 sec, 6.49/6 sec, 6.43/7 sec, 6.34/6 sec, 7.16/7 sec, 6.06/6 sec )
[LOG] Nr of iterations: 7040 (518, 423, 1589, 20, 256, 364, 286, 130, 37, 14, 15, 10, 9, 419, 399, 1481, 15, 253, 340, 285, 111, 32, 12, 11, 8, 3 )
[LOG] Total clause computation time: 61.28/60 sec (0.29/0.29 sec, 0.5/0.5 sec, 2.91/2.91 sec, 0.94/0.94 sec, 1.38/1.38 sec, 1.66/1.66 sec, 1.08/1.08 sec, 2.06/2.06 sec, 7.99/7.99 sec, 0.03/0.03 sec, 2.17/2.17 sec, 1.9/1.9 sec, 0.01/0.01 sec, 4.95/4.95 sec, 0.91/0.91 sec, 3.6/3.6 sec, 4.22/4.22 sec, 0.87/0.87 sec, 0.92/0.92 sec, 0.94/0.94 sec, 5.28/5.28 sec, 4.37/4.37 sec, 2.54/2.54 sec, 3.01/3.01 sec, 2.67/2.67 sec, 4.08/4.08 sec )
[LOG] Total clause minimization time: 157.52/158 sec (2.25/2.25 sec, 3.45/3.45 sec, 13.75/13.75 sec, 0.78/0.78 sec, 8.73/8.73 sec, 12.62/12.62 sec, 11.88/11.88 sec, 9.65/9.65 sec, 6.67/6.67 sec, 0.06/0.06 sec, 1.95/1.95 sec, 3.1/3.1 sec, 0.08/0.08 sec, 7.68/7.68 sec, 10.06/10.06 sec, 12.01/12.01 sec, 1.52/1.52 sec, 8.22/8.22 sec, 11.37/11.37 sec, 10.21/10.21 sec, 5.85/5.85 sec, 2.08/2.08 sec, 3.85/3.85 sec, 3.3/3.3 sec, 4.45/4.45 sec, 1.95/1.95 sec )
[LOG] Total clause size reduction: 1285306 --> 47326 (198011 --> 5514, 156140 --> 2293, 570092 --> 15175, 6251 --> 49, 81090 --> 1148, 111441 --> 1544, 84360 --> 1357, 35088 --> 770, 9756 --> 198, 2600 --> 27, 2730 --> 35, 1746 --> 22, 1528 --> 32, 4072 --> 3170, 2053 --> 1724, 13632 --> 9970, 27 --> 27, 1125 --> 1001, 1368 --> 1249, 1357 --> 1208, 598 --> 572, 169 --> 169, 24 --> 24, 24 --> 24, 18 --> 18, 6 --> 6 )
[LOG] Average clause size reduction: 182.572 --> 6.72244 (382.261 --> 10.6448, 369.125 --> 5.4208, 358.774 --> 9.55003, 312.55 --> 2.45, 316.758 --> 4.48438, 306.157 --> 4.24176, 294.965 --> 4.74476, 269.908 --> 5.92308, 263.676 --> 5.35135, 185.714 --> 1.92857, 182 --> 2.33333, 174.6 --> 2.2, 169.778 --> 3.55556, 9.71838 --> 7.56563, 5.14536 --> 4.3208, 9.20459 --> 6.73194, 1.8 --> 1.8, 4.44664 --> 3.95652, 4.02353 --> 3.67353, 4.7614 --> 4.2386, 5.38739 --> 5.15315, 5.28125 --> 5.28125, 2 --> 2, 2.18182 --> 2.18182, 2.25 --> 2.25, 2 --> 2 )
[LOG] Overall execution time: 221.11 sec CPU time.
[LOG] Overall execution time: 225 sec real time.
Synthesis time: 224.76 sec (Real time) / 223.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.50 sec (Real time) / 2.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 518.82 sec (Real time) / 518.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 15729 13 43 1 15661
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 513.39 sec CPU time.
[LOG] Relation determinization time: 522 sec real time.
[LOG] Final circuit size: 27097 new AND gates.
[LOG] Size before ABC: 35255 AND gates.
[LOG] Size after ABC: 27097 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 512.44/513 sec (5.76/6 sec, 5.77/6 sec, 39.85/39 sec, 5.59/6 sec, 19.56/20 sec, 38.57/38 sec, 35.65/36 sec, 33.29/33 sec, 18.5/19 sec, 29.04/29 sec, 0.37/0 sec, 0.32/1 sec, 13.86/13 sec, 0.3/1 sec, 35.66/35 sec, 22.14/23 sec, 35.79/35 sec, 11.61/12 sec, 14.72/15 sec, 20.31/20 sec, 22.29/22 sec, 20.39/21 sec, 22.08/22 sec, 14.56/14 sec, 11.29/12 sec, 9.62/9 sec, 13.91/14 sec, 11.64/12 sec )
[LOG] Nr of iterations: 11652 (1071, 376, 3015, 20, 275, 376, 383, 314, 150, 47, 14, 13, 16, 5, 910, 320, 2776, 16, 271, 371, 381, 313, 141, 42, 11, 11, 11, 3 )
[LOG] Total clause computation time: 116.38/121 sec (0.48/0.48 sec, 0.87/0.87 sec, 5.13/5.13 sec, 1.15/1.15 sec, 2.12/2.12 sec, 3.04/3.04 sec, 2.46/2.46 sec, 2.13/2.13 sec, 2.87/2.87 sec, 16.39/16.39 sec, 0.05/0.05 sec, 0.05/0.05 sec, 4.78/4.78 sec, 0.05/0.05 sec, 9.03/9.03 sec, 1.34/1.34 sec, 6.1/6.1 sec, 7.84/7.84 sec, 1.78/1.78 sec, 1.88/1.88 sec, 2.18/2.18 sec, 2.21/2.21 sec, 7.93/7.93 sec, 9.41/9.41 sec, 5.53/5.53 sec, 4.11/4.11 sec, 6.64/6.64 sec, 8.83/8.83 sec )
[LOG] Total clause minimization time: 392.69/389 sec (5.25/5.25 sec, 4.85/4.85 sec, 34.62/34.62 sec, 4.29/4.29 sec, 17.27/17.27 sec, 35.36/35.36 sec, 33/33 sec, 30.97/30.97 sec, 15.42/15.42 sec, 12.46/12.46 sec, 0.11/0.11 sec, 0.08/0.08 sec, 8.88/8.88 sec, 0.02/0.02 sec, 26.51/26.51 sec, 20.74/20.74 sec, 29.48/29.48 sec, 3.72/3.72 sec, 12.87/12.87 sec, 18.36/18.36 sec, 20.06/20.06 sec, 18.12/18.12 sec, 14.09/14.09 sec, 5.09/5.09 sec, 5.69/5.69 sec, 5.45/5.45 sec, 7.2/7.2 sec, 2.73/2.73 sec )
[LOG] Total clause size reduction: 2460760 --> 87780 (466520 --> 12306, 158625 --> 1918, 1235740 --> 31344, 7163 --> 51, 109326 --> 1091, 133125 --> 1605, 131408 --> 1775, 104229 --> 1387, 45445 --> 989, 13984 --> 245, 2782 --> 34, 2508 --> 25, 3135 --> 39, 796 --> 11, 9770 --> 7788, 1435 --> 1149, 27776 --> 19693, 33 --> 33, 1067 --> 943, 1568 --> 1378, 1765 --> 1566, 1387 --> 1252, 885 --> 870, 213 --> 213, 24 --> 24, 22 --> 22, 23 --> 23, 6 --> 6 )
[LOG] Average clause size reduction: 211.188 --> 7.53347 (435.593 --> 11.4902, 421.875 --> 5.10106, 409.864 --> 10.396, 358.15 --> 2.55, 397.549 --> 3.96727, 354.056 --> 4.26862, 343.102 --> 4.63446, 331.939 --> 4.4172, 302.967 --> 6.59333, 297.532 --> 5.21277, 198.714 --> 2.42857, 192.923 --> 1.92308, 195.938 --> 2.4375, 159.2 --> 2.2, 10.7363 --> 8.55824, 4.48438 --> 3.59063, 10.0058 --> 7.09402, 2.0625 --> 2.0625, 3.93727 --> 3.4797, 4.22642 --> 3.71429, 4.63255 --> 4.11024, 4.43131 --> 4, 6.2766 --> 6.17021, 5.07143 --> 5.07143, 2.18182 --> 2.18182, 2 --> 2, 2.09091 --> 2.09091, 2 --> 2 )
[LOG] Overall execution time: 513.39 sec CPU time.
[LOG] Overall execution time: 522 sec real time.
Synthesis time: 522.53 sec (Real time) / 520.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.84 sec (Real time) / 3.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1272.02 sec (Real time) / 1271.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 27568 15 47 1 27492
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1141.94 sec CPU time.
[LOG] Relation determinization time: 1156 sec real time.
[LOG] Final circuit size: 35171 new AND gates.
[LOG] Size before ABC: 45806 AND gates.
[LOG] Size after ABC: 35171 AND gates.
[LOG] Time for optimizing with ABC: 14 seconds.
[LOG] Total time for all control signals: 1140.51/1141 sec (8.73/9 sec, 8.14/8 sec, 68.93/69 sec, 15.46/15 sec, 66.17/66 sec, 73.21/74 sec, 57.24/57 sec, 70.38/70 sec, 62.03/62 sec, 16.59/17 sec, 95.12/95 sec, 0.76/1 sec, 0.5/1 sec, 0.57/0 sec, 0.36/1 sec, 57.52/57 sec, 51.94/52 sec, 75.31/75 sec, 30.58/31 sec, 43.07/43 sec, 39.26/39 sec, 47.95/48 sec, 47.61/48 sec, 31.82/32 sec, 38.95/39 sec, 37.03/37 sec, 23.66/23 sec, 24.24/25 sec, 24.41/24 sec, 22.97/23 sec )
[LOG] Nr of iterations: 15510 (1132, 406, 4478, 32, 429, 309, 397, 395, 383, 77, 139, 20, 14, 14, 3, 767, 331, 4023, 20, 426, 300, 395, 394, 378, 70, 136, 16, 13, 11, 2 )
[LOG] Total clause computation time: 247.16/247 sec (0.75/0.75 sec, 0.97/0.97 sec, 8.74/8.74 sec, 7.2/7.2 sec, 3.7/3.7 sec, 3.07/3.07 sec, 4.7/4.7 sec, 3.46/3.46 sec, 4.02/4.02 sec, 4.38/4.38 sec, 33.32/33.32 sec, 0.19/0.19 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.02/0.02 sec, 26.82/26.82 sec, 2.17/2.17 sec, 15.27/15.27 sec, 22.21/22.21 sec, 3.54/3.54 sec, 2.93/2.93 sec, 3.11/3.11 sec, 3.28/3.28 sec, 3.4/3.4 sec, 16.32/16.32 sec, 17.94/17.94 sec, 13.38/13.38 sec, 12.01/12.01 sec, 13.45/13.45 sec, 16.66/16.66 sec )
[LOG] Total clause minimization time: 887.42/884 sec (7.93/7.93 sec, 7.11/7.11 sec, 60/60 sec, 8.04/8.04 sec, 62.2/62.2 sec, 69.9/69.9 sec, 52.25/52.25 sec, 66.64/66.64 sec, 57.73/57.73 sec, 11.92/11.92 sec, 61.51/61.51 sec, 0.26/0.26 sec, 0.12/0.12 sec, 0.2/0.2 sec, 0.04/0.04 sec, 30.56/30.56 sec, 49.67/49.67 sec, 59.18/59.18 sec, 8.28/8.28 sec, 39.43/39.43 sec, 36.24/36.24 sec, 44.77/44.77 sec, 44.24/44.24 sec, 28.33/28.33 sec, 22.52/22.52 sec, 18.98/18.98 sec, 10.17/10.17 sec, 12.13/12.13 sec, 10.86/10.86 sec, 6.21/6.21 sec )
[LOG] Total clause size reduction: 3773790 --> 121012 (558714 --> 13734, 194805 --> 2005, 2086282 --> 49919, 13361 --> 110, 194740 --> 1800, 125972 --> 1290, 157608 --> 1752, 152478 --> 1775, 143632 --> 1708, 26068 --> 453, 47196 --> 868, 4579 --> 62, 3068 --> 29, 3055 --> 31, 452 --> 4, 8057 --> 6565, 1386 --> 1153, 42769 --> 28980, 36 --> 36, 1779 --> 1597, 1224 --> 1092, 1742 --> 1586, 1775 --> 1602, 1669 --> 1521, 392 --> 389, 847 --> 847, 48 --> 48, 29 --> 29, 23 --> 23, 4 --> 4 )
[LOG] Average clause size reduction: 243.313 --> 7.80219 (493.564 --> 12.1325, 479.815 --> 4.93842, 465.896 --> 11.1476, 417.531 --> 3.4375, 453.939 --> 4.1958, 407.676 --> 4.17476, 396.997 --> 4.4131, 386.02 --> 4.49367, 375.018 --> 4.45953, 338.545 --> 5.88312, 339.54 --> 6.2446, 228.95 --> 3.1, 219.143 --> 2.07143, 218.214 --> 2.21429, 150.667 --> 1.33333, 10.5046 --> 8.55932, 4.18731 --> 3.48338, 10.6311 --> 7.20358, 1.8 --> 1.8, 4.17606 --> 3.74883, 4.08 --> 3.64, 4.41013 --> 4.01519, 4.50508 --> 4.06599, 4.41534 --> 4.02381, 5.6 --> 5.55714, 6.22794 --> 6.22794, 3 --> 3, 2.23077 --> 2.23077, 2.09091 --> 2.09091, 2 --> 2 )
[LOG] Overall execution time: 1141.94 sec CPU time.
[LOG] Overall execution time: 1156 sec real time.
Synthesis time: 1155.72 sec (Real time) / 1151.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.75 sec (Real time) / 4.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3583.81 sec (Real time) / 3582.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 35704 17 52 1 35620
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9964.29 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9975.87 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9981.17 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 5.16 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1677 new AND gates.
[LOG] Size before ABC: 2134 AND gates.
[LOG] Size after ABC: 1677 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.09/5 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.1/0 sec, 0.02/0 sec, 0.87/1 sec, 0.53/1 sec, 0.29/0 sec, 0.27/0 sec, 0.33/1 sec, 0.34/0 sec, 0.45/0 sec, 0.57/1 sec, 0.79/1 sec, 0.49/0 sec )
[LOG] Nr of iterations: 770 (6, 2, 9, 7, 22, 17, 244, 96, 4, 1, 5, 4, 17, 9, 233, 94 )
[LOG] Total clause computation time: 1.73/1 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.19/0.19 sec, 0.23/0.23 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.15/0.15 sec, 0.35/0.35 sec, 0.12/0.12 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 3.3/4 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.09/0.09 sec, 0/0 sec, 0.75/0.75 sec, 0.44/0.44 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.2/0.2 sec, 0.14/0.14 sec, 0.29/0.29 sec, 0.21/0.21 sec, 0.66/0.66 sec, 0.37/0.37 sec )
[LOG] Total clause size reduction: 55129 --> 4424 (990 --> 10, 209 --> 1, 1496 --> 18, 924 --> 14, 3003 --> 63, 2144 --> 67, 32319 --> 1732, 11875 --> 483, 7 --> 7, 1 --> 1, 7 --> 7, 7 --> 7, 39 --> 38, 25 --> 25, 1609 --> 1477, 474 --> 474 )
[LOG] Average clause size reduction: 71.5961 --> 5.74545 (165 --> 1.66667, 104.5 --> 0.5, 166.222 --> 2, 132 --> 2, 136.5 --> 2.86364, 126.118 --> 3.94118, 132.455 --> 7.09836, 123.698 --> 5.03125, 1.75 --> 1.75, 1 --> 1, 1.4 --> 1.4, 1.75 --> 1.75, 2.29412 --> 2.23529, 2.77778 --> 2.77778, 6.90558 --> 6.33906, 5.04255 --> 5.04255 )
[LOG] Overall execution time: 5.16 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.70 sec (Real time) / 5.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.90 sec (Real time) / 0.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.96 sec (Real time) / 8.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1912 7 31 1 1866
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 20.36 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 3653 new AND gates.
[LOG] Size before ABC: 4736 AND gates.
[LOG] Size after ABC: 3653 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 20.22/20 sec (0.01/0 sec, 0.04/0 sec, 0.02/0 sec, 0.26/0 sec, 0.02/0 sec, 0.98/1 sec, 0.72/1 sec, 1.63/2 sec, 2.92/2 sec, 1.38/2 sec, 1.3/1 sec, 0.94/1 sec, 0.83/1 sec, 1.28/1 sec, 0.84/1 sec, 1.4/1 sec, 1.66/2 sec, 1.29/1 sec, 1.79/2 sec, 0.91/1 sec )
[LOG] Nr of iterations: 1900 (12, 6, 10, 92, 10, 268, 104, 235, 152, 101, 6, 4, 7, 71, 8, 264, 88, 215, 148, 99 )
[LOG] Total clause computation time: 6.38/4 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.08/0.08 sec, 0.28/0.28 sec, 0.72/0.72 sec, 0.42/0.42 sec, 0.72/0.72 sec, 0.78/0.78 sec, 0.49/0.49 sec, 0.49/0.49 sec, 0.41/0.41 sec, 0.11/0.11 sec, 0.51/0.51 sec, 0.15/0.15 sec, 0.49/0.49 sec, 0.47/0.47 sec )
[LOG] Total clause minimization time: 13.6/15 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.19/0.19 sec, 0/0 sec, 0.83/0.83 sec, 0.63/0.63 sec, 1.32/1.32 sec, 2.18/2.18 sec, 0.94/0.94 sec, 0.56/0.56 sec, 0.15/0.15 sec, 0.33/0.33 sec, 0.78/0.78 sec, 0.42/0.42 sec, 1.28/1.28 sec, 1.13/1.13 sec, 1.12/1.12 sec, 1.3/1.3 sec, 0.42/0.42 sec )
[LOG] Total clause size reduction: 163868 --> 10131 (2673 --> 37, 1205 --> 15, 1737 --> 22, 20930 --> 649, 1602 --> 24, 45657 --> 1342, 16377 --> 631, 33696 --> 1187, 21593 --> 901, 13500 --> 740, 12 --> 12, 10 --> 10, 14 --> 14, 412 --> 381, 19 --> 18, 1311 --> 1179, 496 --> 465, 1028 --> 909, 869 --> 868, 727 --> 727 )
[LOG] Average clause size reduction: 86.2463 --> 5.33211 (222.75 --> 3.08333, 200.833 --> 2.5, 173.7 --> 2.2, 227.5 --> 7.05435, 160.2 --> 2.4, 170.362 --> 5.00746, 157.471 --> 6.06731, 143.387 --> 5.05106, 142.059 --> 5.92763, 133.663 --> 7.32673, 2 --> 2, 2.5 --> 2.5, 2 --> 2, 5.80282 --> 5.3662, 2.375 --> 2.25, 4.96591 --> 4.46591, 5.63636 --> 5.28409, 4.7814 --> 4.22791, 5.87162 --> 5.86486, 7.34343 --> 7.34343 )
[LOG] Overall execution time: 20.36 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.21 sec (Real time) / 20.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.27 sec (Real time) / 1.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 50.74 sec (Real time) / 50.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3939 9 36 1 3884
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 6331.02 sec CPU time.
[LOG] Relation determinization time: 6339 sec real time.
[LOG] Final circuit size: 32626 new AND gates.
[LOG] Size before ABC: 48413 AND gates.
[LOG] Size after ABC: 32626 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 6330.08/6330 sec (0.03/0 sec, 0.45/0 sec, 0.04/0 sec, 0.49/1 sec, 0.03/0 sec, 4.6/4 sec, 0.22/1 sec, 31.16/31 sec, 263.56/263 sec, 372.51/373 sec, 248.97/249 sec, 325.6/325 sec, 490.73/491 sec, 309.27/309 sec, 272.7/273 sec, 293.12/293 sec, 334.27/334 sec, 366.96/367 sec, 687.81/688 sec, 1762.07/1762 sec, 324.68/325 sec, 240.81/241 sec )
[LOG] Nr of iterations: 12012 (5, 13, 10, 11, 4, 83, 49, 1381, 2093, 1972, 529, 3, 5, 6, 5, 3, 36, 24, 1338, 2048, 1868, 526 )
[LOG] Total clause computation time: 2050.27/2044 sec (0/0 sec, 0.23/0.23 sec, 0/0 sec, 0.44/0.44 sec, 0.01/0.01 sec, 0.59/0.59 sec, 0.04/0.04 sec, 3.04/3.04 sec, 7.04/7.04 sec, 39.62/39.62 sec, 95.87/95.87 sec, 256.74/256.74 sec, 472.95/472.95 sec, 200.22/200.22 sec, 170.76/170.76 sec, 137.77/137.77 sec, 171.97/171.97 sec, 248.62/248.62 sec, 24.31/24.31 sec, 11.36/11.36 sec, 20.3/20.3 sec, 188.39/188.39 sec )
[LOG] Total clause minimization time: 4276.73/4281 sec (0.01/0.01 sec, 0.21/0.21 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 3.99/3.99 sec, 0.16/0.16 sec, 28.07/28.07 sec, 256.38/256.38 sec, 332.67/332.67 sec, 152.84/152.84 sec, 68.77/68.77 sec, 17.67/17.67 sec, 108.94/108.94 sec, 101.81/101.81 sec, 155.22/155.22 sec, 162.18/162.18 sec, 118.22/118.22 sec, 663.19/663.19 sec, 1750.16/1750.16 sec, 303.88/303.88 sec, 52.31/52.31 sec )
[LOG] Total clause size reduction: 1131153 --> 105102 (1220 --> 9, 3600 --> 69, 2106 --> 28, 2210 --> 26, 651 --> 6, 17220 --> 331, 9360 --> 239, 253920 --> 12415, 361916 --> 18872, 339012 --> 20650, 86592 --> 4170, 5 --> 5, 12 --> 12, 14 --> 14, 7 --> 7, 6 --> 6, 86 --> 63, 83 --> 83, 11775 --> 10528, 18211 --> 15874, 19006 --> 17554, 4141 --> 4141 )
[LOG] Average clause size reduction: 94.1686 --> 8.74975 (244 --> 1.8, 276.923 --> 5.30769, 210.6 --> 2.8, 200.909 --> 2.36364, 162.75 --> 1.5, 207.47 --> 3.98795, 191.02 --> 4.87755, 183.867 --> 8.98986, 172.917 --> 9.01672, 171.913 --> 10.4716, 163.69 --> 7.8828, 1.66667 --> 1.66667, 2.4 --> 2.4, 2.33333 --> 2.33333, 1.4 --> 1.4, 2 --> 2, 2.38889 --> 1.75, 3.45833 --> 3.45833, 8.80045 --> 7.86846, 8.89209 --> 7.75098, 10.1745 --> 9.39722, 7.87262 --> 7.87262 )
[LOG] Overall execution time: 6331.02 sec CPU time.
[LOG] Overall execution time: 6339 sec real time.
Synthesis time: 6339.16 sec (Real time) / 6324.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.12 sec (Real time) / 4.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4183.01 sec (Real time) / 4181.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 32976 11 42 1 32912
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1107.79 sec CPU time.
[LOG] Relation determinization time: 1122 sec real time.
[LOG] Final circuit size: 31941 new AND gates.
[LOG] Size before ABC: 43591 AND gates.
[LOG] Size after ABC: 31941 AND gates.
[LOG] Time for optimizing with ABC: 15 seconds.
[LOG] Total time for all control signals: 1106.83/1107 sec (14.07/14 sec, 32.26/32 sec, 93.56/94 sec, 5.7/6 sec, 92.8/92 sec, 88.33/89 sec, 139.78/140 sec, 71.62/71 sec, 99.14/99 sec, 0.53/1 sec, 10.72/11 sec, 25.8/26 sec, 0.37/0 sec, 76.41/76 sec, 30.26/31 sec, 45.45/45 sec, 22.29/22 sec, 41.93/42 sec, 34.66/35 sec, 35.08/35 sec, 30.68/31 sec, 30.35/30 sec, 20.93/21 sec, 15.91/16 sec, 24.48/25 sec, 23.72/23 sec )
[LOG] Nr of iterations: 13198 (2974, 451, 2388, 14, 361, 402, 339, 175, 103, 13, 11, 11, 4, 2071, 407, 2112, 12, 358, 379, 332, 149, 99, 10, 10, 10, 3 )
[LOG] Total clause computation time: 209.93/205 sec (1.26/1.26 sec, 4.03/4.03 sec, 13.78/13.78 sec, 5.37/5.37 sec, 3.62/3.62 sec, 3.27/3.27 sec, 4.33/4.33 sec, 9.71/9.71 sec, 29.46/29.46 sec, 0.06/0.06 sec, 10.17/10.17 sec, 9.73/9.73 sec, 0.04/0.04 sec, 11.15/11.15 sec, 2.56/2.56 sec, 9.1/9.1 sec, 17.84/17.84 sec, 3.14/3.14 sec, 2.93/2.93 sec, 2.92/2.92 sec, 10.25/10.25 sec, 17.48/17.48 sec, 7.46/7.46 sec, 7.72/7.72 sec, 10.87/10.87 sec, 11.68/11.68 sec )
[LOG] Total clause minimization time: 891.9/893 sec (12.73/12.73 sec, 28.1/28.1 sec, 79.55/79.55 sec, 0.11/0.11 sec, 88.93/88.93 sec, 84.8/84.8 sec, 135.19/135.19 sec, 61.63/61.63 sec, 69.38/69.38 sec, 0.16/0.16 sec, 0.25/0.25 sec, 15.77/15.77 sec, 0.04/0.04 sec, 64.85/64.85 sec, 27.61/27.61 sec, 36.04/36.04 sec, 4.38/4.38 sec, 38.68/38.68 sec, 31.61/31.61 sec, 32.04/32.04 sec, 20.34/20.34 sec, 12.77/12.77 sec, 13.38/13.38 sec, 8.08/8.08 sec, 13.53/13.53 sec, 11.95/11.95 sec )
[LOG] Total clause size reduction: 2694748 --> 118310 (1147578 --> 40925, 167850 --> 2422, 864094 --> 24726, 4316 --> 24, 126360 --> 1629, 136340 --> 1870, 111202 --> 1566, 47850 --> 1132, 27948 --> 598, 2316 --> 31, 1880 --> 26, 1880 --> 22, 534 --> 6, 25699 --> 20047, 1998 --> 1667, 20553 --> 15871, 19 --> 19, 1610 --> 1433, 1685 --> 1482, 1503 --> 1371, 895 --> 819, 563 --> 549, 21 --> 21, 26 --> 26, 22 --> 22, 6 --> 6 )
[LOG] Average clause size reduction: 204.179 --> 8.96424 (385.87 --> 13.7609, 372.173 --> 5.37029, 361.848 --> 10.3543, 308.286 --> 1.71429, 350.028 --> 4.51247, 339.154 --> 4.65174, 328.029 --> 4.61947, 273.429 --> 6.46857, 271.34 --> 5.80583, 178.154 --> 2.38462, 170.909 --> 2.36364, 170.909 --> 2, 133.5 --> 1.5, 12.409 --> 9.67986, 4.90909 --> 4.09582, 9.73153 --> 7.51468, 1.58333 --> 1.58333, 4.49721 --> 4.00279, 4.44591 --> 3.91029, 4.52711 --> 4.12952, 6.00671 --> 5.49664, 5.68687 --> 5.54545, 2.1 --> 2.1, 2.6 --> 2.6, 2.2 --> 2.2, 2 --> 2 )
[LOG] Overall execution time: 1107.79 sec CPU time.
[LOG] Overall execution time: 1122 sec real time.
Synthesis time: 1122.60 sec (Real time) / 1118.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.60 sec (Real time) / 4.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2068.95 sec (Real time) / 2068.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 32358 13 47 1 32285
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 5122.58 sec CPU time.
[LOG] Relation determinization time: 5167 sec real time.
[LOG] Final circuit size: 55812 new AND gates.
[LOG] Size before ABC: 79819 AND gates.
[LOG] Size after ABC: 55812 AND gates.
[LOG] Time for optimizing with ABC: 44 seconds.
[LOG] Total time for all control signals: 5120.54/5121 sec (36.41/36 sec, 188/188 sec, 649.6/650 sec, 23.2/23 sec, 372.96/373 sec, 474.27/474 sec, 601.47/602 sec, 681.27/681 sec, 229.7/230 sec, 364.7/365 sec, 1.23/1 sec, 1.44/2 sec, 90.18/90 sec, 1.27/1 sec, 349.86/350 sec, 78.28/79 sec, 152.43/152 sec, 61.68/62 sec, 91.1/91 sec, 90.6/90 sec, 81.36/82 sec, 160.57/160 sec, 73.23/74 sec, 56.44/56 sec, 41.42/41 sec, 49.3/50 sec, 63/63 sec, 55.57/55 sec )
[LOG] Nr of iterations: 24889 (6801, 585, 5191, 17, 446, 475, 394, 452, 95, 114, 8, 18, 14, 10, 3542, 556, 4270, 15, 409, 445, 387, 432, 66, 110, 7, 15, 12, 3 )
[LOG] Total clause computation time: 661.49/657 sec (2.86/2.86 sec, 12.54/12.54 sec, 71.85/71.85 sec, 22.16/22.16 sec, 11.79/11.79 sec, 17.33/17.33 sec, 11.01/11.01 sec, 14.94/14.94 sec, 39.82/39.82 sec, 107.67/107.67 sec, 0.14/0.14 sec, 0.24/0.24 sec, 35.2/35.2 sec, 0.16/0.16 sec, 37.61/37.61 sec, 6.73/6.73 sec, 29.7/29.7 sec, 52.34/52.34 sec, 5.71/5.71 sec, 5.59/5.59 sec, 5.81/5.81 sec, 6.76/6.76 sec, 23.77/23.77 sec, 32.52/32.52 sec, 20.71/20.71 sec, 20.59/20.59 sec, 29.2/29.2 sec, 36.74/36.74 sec )
[LOG] Total clause minimization time: 4443.02/4444 sec (33.35/33.35 sec, 175.13/175.13 sec, 577.22/577.22 sec, 0.48/0.48 sec, 360.5/360.5 sec, 456.2/456.2 sec, 589.64/589.64 sec, 665.61/665.61 sec, 189.08/189.08 sec, 256.18/256.18 sec, 0.3/0.3 sec, 0.44/0.44 sec, 54.3/54.3 sec, 0.27/0.27 sec, 309.73/309.73 sec, 71.24/71.24 sec, 120.87/120.87 sec, 9.17/9.17 sec, 85.18/85.18 sec, 84.81/84.81 sec, 75.38/75.38 sec, 153.6/153.6 sec, 49.28/49.28 sec, 23.75/23.75 sec, 20.52/20.52 sec, 28.52/28.52 sec, 33.62/33.62 sec, 18.65/18.65 sec )
[LOG] Total clause size reduction: 6198058 --> 259067 (2971600 --> 105256, 247616 --> 3148, 2133090 --> 61552, 6048 --> 35, 178000 --> 2029, 184386 --> 2198, 148554 --> 1838, 150634 --> 2133, 28764 --> 543, 34465 --> 700, 1470 --> 20, 3485 --> 38, 2665 --> 32, 1755 --> 17, 47541 --> 37139, 2854 --> 2388, 46636 --> 32619, 29 --> 29, 1727 --> 1497, 1951 --> 1636, 1782 --> 1503, 1969 --> 1696, 293 --> 282, 661 --> 656, 20 --> 20, 30 --> 30, 28 --> 28, 5 --> 5 )
[LOG] Average clause size reduction: 249.028 --> 10.4089 (436.936 --> 15.4765, 423.275 --> 5.3812, 410.921 --> 11.8574, 355.765 --> 2.05882, 399.103 --> 4.54933, 388.181 --> 4.62737, 377.041 --> 4.66497, 333.261 --> 4.71903, 302.779 --> 5.71579, 302.325 --> 6.14035, 183.75 --> 2.5, 193.611 --> 2.11111, 190.357 --> 2.28571, 175.5 --> 1.7, 13.4221 --> 10.4853, 5.13309 --> 4.29496, 10.9218 --> 7.63911, 1.93333 --> 1.93333, 4.22249 --> 3.66015, 4.38427 --> 3.6764, 4.60465 --> 3.88372, 4.55787 --> 3.92593, 4.43939 --> 4.27273, 6.00909 --> 5.96364, 2.85714 --> 2.85714, 2 --> 2, 2.33333 --> 2.33333, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 5122.58 sec CPU time.
[LOG] Overall execution time: 5167 sec real time.
Synthesis time: 5166.62 sec (Real time) / 5150.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.67 sec (Real time) / 10.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5242.73 sec (Real time) / 5241.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 56284 15 52 1 56203
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9981.73 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.03 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 6
Synthesis time: 5404.77 sec (Real time) / 5397.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Command terminated by signal 6
Synthesis time: 5653.97 sec (Real time) / 5647.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 4.65 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1765 new AND gates.
[LOG] Size before ABC: 2224 AND gates.
[LOG] Size after ABC: 1764 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.6/5 sec (0/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.08/0 sec, 0.01/0 sec, 0.74/1 sec, 0.47/0 sec, 0.35/1 sec, 0.23/0 sec, 0.39/0 sec, 0.33/1 sec, 0.39/0 sec, 0.41/0 sec, 0.62/1 sec, 0.52/1 sec )
[LOG] Nr of iterations: 813 (5, 7, 13, 11, 44, 7, 243, 96, 4, 3, 5, 7, 37, 3, 233, 95 )
[LOG] Total clause computation time: 1.5/2 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.19/0.19 sec, 0.19/0.19 sec, 0.17/0.17 sec, 0.18/0.18 sec, 0.11/0.11 sec, 0.26/0.26 sec, 0.07/0.07 sec, 0.14/0.14 sec )
[LOG] Total clause minimization time: 3.02/3 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.65/0.65 sec, 0.38/0.38 sec, 0.16/0.16 sec, 0.03/0.03 sec, 0.21/0.21 sec, 0.14/0.14 sec, 0.28/0.28 sec, 0.14/0.14 sec, 0.54/0.54 sec, 0.37/0.37 sec )
[LOG] Total clause size reduction: 60782 --> 4530 (760 --> 8, 1128 --> 22, 2508 --> 35, 1510 --> 26, 8514 --> 163, 1098 --> 21, 31460 --> 1656, 11590 --> 494, 8 --> 8, 7 --> 7, 8 --> 8, 14 --> 14, 119 --> 108, 6 --> 6, 1558 --> 1460, 494 --> 494 )
[LOG] Average clause size reduction: 74.7626 --> 5.57196 (152 --> 1.6, 161.143 --> 3.14286, 192.923 --> 2.69231, 137.273 --> 2.36364, 193.5 --> 3.70455, 156.857 --> 3, 129.465 --> 6.81481, 120.729 --> 5.14583, 2 --> 2, 2.33333 --> 2.33333, 1.6 --> 1.6, 2 --> 2, 3.21622 --> 2.91892, 2 --> 2, 6.6867 --> 6.26609, 5.2 --> 5.2 )
[LOG] Overall execution time: 4.65 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.11 sec (Real time) / 4.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.72 sec (Real time) / 10.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1991 7 31 1 1946
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 157.75 sec CPU time.
[LOG] Relation determinization time: 159 sec real time.
[LOG] Final circuit size: 9946 new AND gates.
[LOG] Size before ABC: 13828 AND gates.
[LOG] Size after ABC: 9946 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 157.41/157 sec (0.04/0 sec, 0.46/0 sec, 0.04/0 sec, 0.46/1 sec, 0.02/0 sec, 4.03/4 sec, 3.31/3 sec, 13.78/14 sec, 25.87/26 sec, 8.45/8 sec, 9.24/10 sec, 6.87/6 sec, 6.49/7 sec, 11.88/12 sec, 6.99/7 sec, 10.18/10 sec, 11.56/12 sec, 10.91/11 sec, 19.52/19 sec, 7.31/7 sec )
[LOG] Nr of iterations: 4448 (10, 5, 21, 75, 7, 514, 124, 594, 758, 173, 3, 3, 15, 62, 4, 493, 99, 568, 756, 164 )
[LOG] Total clause computation time: 46.43/46 sec (0.02/0.02 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.59/0.59 sec, 0.78/0.78 sec, 0.88/0.88 sec, 4.25/4.25 sec, 3.18/3.18 sec, 5.26/5.26 sec, 5.48/5.48 sec, 2.94/2.94 sec, 3.5/3.5 sec, 4.1/4.1 sec, 1.24/1.24 sec, 4.77/4.77 sec, 1.15/1.15 sec, 3.32/3.32 sec, 4.76/4.76 sec )
[LOG] Total clause minimization time: 110.47/110 sec (0.01/0.01 sec, 0.34/0.34 sec, 0.03/0.03 sec, 0.37/0.37 sec, 0/0 sec, 3.42/3.42 sec, 2.51/2.51 sec, 12.88/12.88 sec, 21.59/21.59 sec, 5.22/5.22 sec, 3.96/3.96 sec, 1.37/1.37 sec, 3.53/3.53 sec, 8.36/8.36 sec, 2.87/2.87 sec, 8.92/8.92 sec, 6.75/6.75 sec, 9.7/9.7 sec, 16.14/16.14 sec, 2.5/2.5 sec )
[LOG] Total clause size reduction: 374504 --> 29267 (2178 --> 31, 960 --> 9, 3960 --> 58, 19314 --> 403, 1098 --> 16, 88236 --> 3550, 19680 --> 742, 88357 --> 4009, 112036 --> 5553, 24080 --> 1229, 6 --> 6, 6 --> 6, 30 --> 30, 290 --> 287, 8 --> 8, 3321 --> 2963, 518 --> 476, 3744 --> 3294, 5540 --> 5455, 1142 --> 1142 )
[LOG] Average clause size reduction: 84.196 --> 6.57981 (217.8 --> 3.1, 192 --> 1.8, 188.571 --> 2.7619, 257.52 --> 5.37333, 156.857 --> 2.28571, 171.665 --> 6.90661, 158.71 --> 5.98387, 148.749 --> 6.74916, 147.805 --> 7.32586, 139.191 --> 7.10405, 2 --> 2, 2 --> 2, 2 --> 2, 4.67742 --> 4.62903, 2 --> 2, 6.73631 --> 6.01014, 5.23232 --> 4.80808, 6.59155 --> 5.7993, 7.32804 --> 7.21561, 6.96341 --> 6.96341 )
[LOG] Overall execution time: 157.75 sec CPU time.
[LOG] Overall execution time: 159 sec real time.
Synthesis time: 159.77 sec (Real time) / 159.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.21 sec (Real time) / 2.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 416.81 sec (Real time) / 416.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 10231 9 37 1 10175
=====================  amba4f25y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9972.36 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9974.69 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9977.01 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
