verilog xil_defaultlib --include "../../../../EMU.gen/sources_1/bd/EMU_design/ipshared/ec67/hdl" --include "../../../../EMU.gen/sources_1/bd/EMU_design/ipshared/d0f7" \
"../../../bd/EMU_design/ip/EMU_design_lmb_bram_0/sim/EMU_design_lmb_bram_0.v" \
"../../../bd/EMU_design/ip/EMU_design_xbar_0/sim/EMU_design_xbar_0.v" \
"../../../bd/EMU_design/ip/EMU_design_microblaze_0_xlconcat_0/sim/EMU_design_microblaze_0_xlconcat_0.v" \
"../../../bd/EMU_design/ip/EMU_design_clk_wiz_1_0/EMU_design_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/EMU_design/ip/EMU_design_clk_wiz_1_0/EMU_design_clk_wiz_1_0.v" \
"../../../bd/EMU_design/sim/EMU_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
