<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='1062' type='llvm::ScheduleDAGMILive * llvm::createGenericSchedLive(llvm::MachineSchedContext * C)'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='326' u='c' c='_ZN12_GLOBAL__N_116MachineScheduler22createMachineSchedulerEv'/>
<def f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3299' ll='3309' type='llvm::ScheduleDAGMILive * llvm::createGenericSchedLive(llvm::MachineSchedContext * C)'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3312' u='c' c='_ZL20createConveringSchedPN4llvm19MachineSchedContextE'/>
<doc f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3297'>/// Create the standard converging machine scheduler. This will be used as the
/// default scheduler if the target does not set a default.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='1059'>/// Create the standard converging machine scheduler. This will be used as the
/// default scheduler if the target does not set a default.
/// Adds default DAG mutations.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='352' u='c' c='_ZNK12_GLOBAL__N_117AArch64PassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='551' u='c' c='_ZNK12_GLOBAL__N_116AMDGPUPassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='336' u='c' c='_ZNK12_GLOBAL__N_113ARMPassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='357' u='c' c='_ZNK12_GLOBAL__N_113X86PassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE'/>
