============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.17-s071_1
  Generated on:           May 05 2025  04:54:13 pm
  Module:                 mem
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1180 ps) Setup Check with Pin data_out_reg[7]/CK->D
          Group: clk
     Startpoint: (F) addr[4]
          Clock: (R) clk
       Endpoint: (F) data_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     182                  
     Required Time:=    4818                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1139                  
             Slack:=    1180                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[4]           -       -     F     (arrival)      8 24.8     0     0    2500    (-,-) 
  g522__7098/Y      -       AN->Y F     NOR2BX2        2  6.9    82    94    2594    (-,-) 
  g513__8428/Y      -       B->Y  F     AND2X2         4 13.1   126   146    2741    (-,-) 
  g503__2883/Y      -       B->Y  F     AND2X4         8 29.0   140   168    2909    (-,-) 
  g962__9945/Y      -       A1->Y R     AOI22X2        1  4.5   122   127    3035    (-,-) 
  g894__2802/Y      -       A->Y  R     AND2X1         1  5.4   102   180    3216    (-,-) 
  g1854/Y           -       C->Y  F     NAND3X2        1  4.5   173   126    3341    (-,-) 
  g851__2883/Y      -       C->Y  F     OR4X1          1  4.5   131   298    3639    (-,-) 
  data_out_reg[7]/D -       -     F     SDFFQX1        1    -     -     0    3639    (-,-) 
#------------------------------------------------------------------------------------------



Path 2: MET (1180 ps) Setup Check with Pin data_out_reg[6]/CK->D
          Group: clk
     Startpoint: (F) addr[4]
          Clock: (R) clk
       Endpoint: (F) data_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     182                  
     Required Time:=    4818                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1139                  
             Slack:=    1180                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[4]           -       -     F     (arrival)      8 24.8     0     0    2500    (-,-) 
  g522__7098/Y      -       AN->Y F     NOR2BX2        2  6.9    82    94    2594    (-,-) 
  g513__8428/Y      -       B->Y  F     AND2X2         4 13.1   126   146    2741    (-,-) 
  g503__2883/Y      -       B->Y  F     AND2X4         8 29.0   140   168    2909    (-,-) 
  g1022__7410/Y     -       A1->Y R     AOI22X2        1  4.5   122   127    3035    (-,-) 
  g937__1666/Y      -       A->Y  R     AND2X1         1  5.4   102   180    3216    (-,-) 
  g1884/Y           -       C->Y  F     NAND3X2        1  4.5   173   126    3341    (-,-) 
  g850__9945/Y      -       C->Y  F     OR4X1          1  4.5   131   298    3639    (-,-) 
  data_out_reg[6]/D -       -     F     SDFFQX1        1    -     -     0    3639    (-,-) 
#------------------------------------------------------------------------------------------



Path 3: MET (1180 ps) Setup Check with Pin data_out_reg[5]/CK->D
          Group: clk
     Startpoint: (F) addr[4]
          Clock: (R) clk
       Endpoint: (F) data_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     182                  
     Required Time:=    4818                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1139                  
             Slack:=    1180                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[4]           -       -     F     (arrival)      8 24.8     0     0    2500    (-,-) 
  g522__7098/Y      -       AN->Y F     NOR2BX2        2  6.9    82    94    2594    (-,-) 
  g513__8428/Y      -       B->Y  F     AND2X2         4 13.1   126   146    2741    (-,-) 
  g503__2883/Y      -       B->Y  F     AND2X4         8 29.0   140   168    2909    (-,-) 
  g965__1666/Y      -       A1->Y R     AOI22X2        1  4.5   122   127    3035    (-,-) 
  g895__1705/Y      -       A->Y  R     AND2X1         1  5.4   102   180    3216    (-,-) 
  g1857/Y           -       C->Y  F     NAND3X2        1  4.5   173   126    3341    (-,-) 
  g854__7410/Y      -       C->Y  F     OR4X1          1  4.5   131   298    3639    (-,-) 
  data_out_reg[5]/D -       -     F     SDFFQX1        1    -     -     0    3639    (-,-) 
#------------------------------------------------------------------------------------------



Path 4: MET (1180 ps) Setup Check with Pin data_out_reg[4]/CK->D
          Group: clk
     Startpoint: (F) addr[4]
          Clock: (R) clk
       Endpoint: (F) data_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     182                  
     Required Time:=    4818                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1139                  
             Slack:=    1180                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[4]           -       -     F     (arrival)      8 24.8     0     0    2500    (-,-) 
  g522__7098/Y      -       AN->Y F     NOR2BX2        2  6.9    82    94    2594    (-,-) 
  g513__8428/Y      -       B->Y  F     AND2X2         4 13.1   126   146    2741    (-,-) 
  g503__2883/Y      -       B->Y  F     AND2X4         8 29.0   140   168    2909    (-,-) 
  g1027__6260/Y     -       A1->Y R     AOI22X2        1  4.5   122   127    3035    (-,-) 
  g928__1881/Y      -       A->Y  R     AND2X1         1  5.4   102   180    3216    (-,-) 
  g1870/Y           -       C->Y  F     NAND3X2        1  4.5   173   126    3341    (-,-) 
  g849__9315/Y      -       C->Y  F     OR4X1          1  4.5   131   298    3639    (-,-) 
  data_out_reg[4]/D -       -     F     SDFFQX1        1    -     -     0    3639    (-,-) 
#------------------------------------------------------------------------------------------



Path 5: MET (1180 ps) Setup Check with Pin data_out_reg[3]/CK->D
          Group: clk
     Startpoint: (F) addr[4]
          Clock: (R) clk
       Endpoint: (F) data_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     182                  
     Required Time:=    4818                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1139                  
             Slack:=    1180                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[4]           -       -     F     (arrival)      8 24.8     0     0    2500    (-,-) 
  g522__7098/Y      -       AN->Y F     NOR2BX2        2  6.9    82    94    2594    (-,-) 
  g513__8428/Y      -       B->Y  F     AND2X2         4 13.1   126   146    2741    (-,-) 
  g503__2883/Y      -       B->Y  F     AND2X4         8 29.0   140   168    2909    (-,-) 
  g1067__6131/Y     -       A1->Y R     AOI22X2        1  4.5   122   127    3035    (-,-) 
  g946__5526/Y      -       A->Y  R     AND2X1         1  5.4   102   180    3216    (-,-) 
  g1881/Y           -       C->Y  F     NAND3X2        1  4.5   173   126    3341    (-,-) 
  g853__1666/Y      -       C->Y  F     OR4X1          1  4.5   131   298    3639    (-,-) 
  data_out_reg[3]/D -       -     F     SDFFQX1        1    -     -     0    3639    (-,-) 
#------------------------------------------------------------------------------------------



Path 6: MET (1180 ps) Setup Check with Pin data_out_reg[2]/CK->D
          Group: clk
     Startpoint: (F) addr[4]
          Clock: (R) clk
       Endpoint: (F) data_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     182                  
     Required Time:=    4818                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1139                  
             Slack:=    1180                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[4]           -       -     F     (arrival)      8 24.8     0     0    2500    (-,-) 
  g522__7098/Y      -       AN->Y F     NOR2BX2        2  6.9    82    94    2594    (-,-) 
  g513__8428/Y      -       B->Y  F     AND2X2         4 13.1   126   146    2741    (-,-) 
  g503__2883/Y      -       B->Y  F     AND2X4         8 29.0   140   168    2909    (-,-) 
  g968__5477/Y      -       A1->Y R     AOI22X2        1  4.5   122   127    3035    (-,-) 
  g898__7098/Y      -       A->Y  R     AND2X1         1  5.4   102   180    3216    (-,-) 
  g1858/Y           -       C->Y  F     NAND3X2        1  4.5   173   126    3341    (-,-) 
  g856__5477/Y      -       C->Y  F     OR4X1          1  4.5   131   298    3639    (-,-) 
  data_out_reg[2]/D -       -     F     SDFFQX1        1    -     -     0    3639    (-,-) 
#------------------------------------------------------------------------------------------



Path 7: MET (1180 ps) Setup Check with Pin data_out_reg[1]/CK->D
          Group: clk
     Startpoint: (F) addr[4]
          Clock: (R) clk
       Endpoint: (F) data_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     182                  
     Required Time:=    4818                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1139                  
             Slack:=    1180                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[4]           -       -     F     (arrival)      8 24.8     0     0    2500    (-,-) 
  g522__7098/Y      -       AN->Y F     NOR2BX2        2  6.9    82    94    2594    (-,-) 
  g513__8428/Y      -       B->Y  F     AND2X2         4 13.1   126   146    2741    (-,-) 
  g503__2883/Y      -       B->Y  F     AND2X4         8 29.0   140   168    2909    (-,-) 
  g1000__4319/Y     -       A1->Y R     AOI22X2        1  4.5   122   127    3035    (-,-) 
  g914__5107/Y      -       A->Y  R     AND2X1         1  5.4   102   180    3216    (-,-) 
  g1865/Y           -       C->Y  F     NAND3X2        1  4.5   173   126    3341    (-,-) 
  g852__2346/Y      -       C->Y  F     OR4X1          1  4.5   131   298    3639    (-,-) 
  data_out_reg[1]/D -       -     F     SDFFQX1        1    -     -     0    3639    (-,-) 
#------------------------------------------------------------------------------------------



Path 8: MET (1180 ps) Setup Check with Pin data_out_reg[0]/CK->D
          Group: clk
     Startpoint: (F) addr[4]
          Clock: (R) clk
       Endpoint: (F) data_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     182                  
     Required Time:=    4818                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1139                  
             Slack:=    1180                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[4]           -       -     F     (arrival)      8 24.8     0     0    2500    (-,-) 
  g522__7098/Y      -       AN->Y F     NOR2BX2        2  6.9    82    94    2594    (-,-) 
  g513__8428/Y      -       B->Y  F     AND2X2         4 13.1   126   146    2741    (-,-) 
  g503__2883/Y      -       B->Y  F     AND2X4         8 29.0   140   168    2909    (-,-) 
  g1031__6783/Y     -       A1->Y R     AOI22X2        1  4.5   122   127    3035    (-,-) 
  g929__5115/Y      -       A->Y  R     AND2X1         1  5.4   102   180    3216    (-,-) 
  g1872/Y           -       C->Y  F     NAND3X2        1  4.5   173   126    3341    (-,-) 
  g855__6417/Y      -       C->Y  F     OR4X1          1  4.5   131   298    3639    (-,-) 
  data_out_reg[0]/D -       -     F     SDFFQX1        1    -     -     0    3639    (-,-) 
#------------------------------------------------------------------------------------------



Path 9: MET (1559 ps) Setup Check with Pin mem_reg[28][7]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[28][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[1]           -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1635__5122/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[28][7]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 10: MET (1559 ps) Setup Check with Pin mem_reg[28][6]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[28][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[1]           -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1635__5122/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[28][6]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 11: MET (1559 ps) Setup Check with Pin mem_reg[28][5]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[28][5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[1]           -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1635__5122/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[28][5]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 12: MET (1559 ps) Setup Check with Pin mem_reg[28][4]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[28][4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[1]           -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1635__5122/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[28][4]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 13: MET (1559 ps) Setup Check with Pin mem_reg[28][3]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[28][3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[1]           -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1635__5122/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[28][3]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 14: MET (1559 ps) Setup Check with Pin mem_reg[28][2]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[28][2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[1]           -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1635__5122/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[28][2]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 15: MET (1559 ps) Setup Check with Pin mem_reg[28][1]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[28][1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[1]           -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1635__5122/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[28][1]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 16: MET (1559 ps) Setup Check with Pin mem_reg[28][0]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[28][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[1]           -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1635__5122/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[28][0]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 17: MET (1559 ps) Setup Check with Pin mem_reg[22][7]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[22][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[3]           -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1649__7410/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[22][7]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 18: MET (1559 ps) Setup Check with Pin mem_reg[22][6]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[22][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[3]           -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1649__7410/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[22][6]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 19: MET (1559 ps) Setup Check with Pin mem_reg[22][5]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[22][5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[3]           -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1649__7410/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[22][5]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 20: MET (1559 ps) Setup Check with Pin mem_reg[22][4]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[22][4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[3]           -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1649__7410/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[22][4]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 21: MET (1559 ps) Setup Check with Pin mem_reg[22][3]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[22][3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[3]           -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1649__7410/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[22][3]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 22: MET (1559 ps) Setup Check with Pin mem_reg[22][2]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[22][2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[3]           -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1649__7410/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[22][2]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 23: MET (1559 ps) Setup Check with Pin mem_reg[22][1]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[22][1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[3]           -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1649__7410/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[22][1]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 24: MET (1559 ps) Setup Check with Pin mem_reg[22][0]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[22][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[3]           -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y     -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y     -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y           -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1649__7410/Y     -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[22][0]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#------------------------------------------------------------------------------------------



Path 25: MET (1559 ps) Setup Check with Pin mem_reg[8][7]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[8][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[1]          -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1648__1666/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[8][7]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 26: MET (1559 ps) Setup Check with Pin mem_reg[8][6]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[8][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[1]          -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1648__1666/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[8][6]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 27: MET (1559 ps) Setup Check with Pin mem_reg[8][5]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[8][5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[1]          -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1648__1666/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[8][5]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 28: MET (1559 ps) Setup Check with Pin mem_reg[8][4]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[8][4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[1]          -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1648__1666/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[8][4]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 29: MET (1559 ps) Setup Check with Pin mem_reg[8][3]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[8][3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[1]          -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1648__1666/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[8][3]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 30: MET (1559 ps) Setup Check with Pin mem_reg[8][2]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[8][2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[1]          -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1648__1666/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[8][2]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 31: MET (1559 ps) Setup Check with Pin mem_reg[8][1]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[8][1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[1]          -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1648__1666/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[8][1]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 32: MET (1559 ps) Setup Check with Pin mem_reg[8][0]/CK->SE
          Group: clk
     Startpoint: (F) addr[1]
          Clock: (R) clk
       Endpoint: (F) mem_reg[8][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_3_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[1]          -       -     F     (arrival)      9 28.4     0     0    2500    (-,-) 
  g1677__8246/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1661__8428/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1827/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1648__1666/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[8][0]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 33: MET (1559 ps) Setup Check with Pin mem_reg[2][7]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[2][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[3]          -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1642__4733/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[2][7]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 34: MET (1559 ps) Setup Check with Pin mem_reg[2][6]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[2][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[3]          -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1642__4733/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[2][6]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 35: MET (1559 ps) Setup Check with Pin mem_reg[2][5]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[2][5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[3]          -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1642__4733/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[2][5]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 36: MET (1559 ps) Setup Check with Pin mem_reg[2][4]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[2][4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[3]          -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1642__4733/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[2][4]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 37: MET (1559 ps) Setup Check with Pin mem_reg[2][3]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[2][3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[3]          -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1642__4733/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[2][3]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 38: MET (1559 ps) Setup Check with Pin mem_reg[2][2]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[2][2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[3]          -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1642__4733/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[2][2]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 39: MET (1559 ps) Setup Check with Pin mem_reg[2][1]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[2][1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[3]          -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1642__4733/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[2][1]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 40: MET (1559 ps) Setup Check with Pin mem_reg[2][0]/CK->SE
          Group: clk
     Startpoint: (F) addr[3]
          Clock: (R) clk
       Endpoint: (F) mem_reg[2][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     669                  
             Slack:=    1559                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_1_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  addr[3]          -       -     F     (arrival)      8 29.5     0     0    2500    (-,-) 
  g1683__5115/Y    -       AN->Y F     NAND2BX2       2 10.4   197   158    2658    (-,-) 
  g1662__5526/Y    -       B->Y  R     NOR2X2         3 10.2   188   156    2814    (-,-) 
  g1825/Y          -       A->Y  F     INVX1          2  7.5   145   140    2954    (-,-) 
  g1642__4733/Y    -       B->Y  F     OR2X4          8 27.4   145   214    3169    (-,-) 
  mem_reg[2][0]/SE -       -     F     SDFFQX1        8    -     -     0    3169    (-,-) 
#-----------------------------------------------------------------------------------------



Path 41: MET (1571 ps) Setup Check with Pin mem_reg[11][7]/CK->SE
          Group: clk
     Startpoint: (F) addr[2]
          Clock: (R) clk
       Endpoint: (F) mem_reg[11][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     657                  
             Slack:=    1571                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_2_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[2]           -       -     F     (arrival)      8 24.7     0     0    2500    (-,-) 
  g1681__6131/Y     -       A->Y  R     NOR2X1         1  4.5   158    89    2589    (-,-) 
  g1674__1705/Y     -       B->Y  R     AND2X2         4 13.7   132   225    2814    (-,-) 
  g1821/Y           -       A->Y  F     INVX2          5 15.9   148   122    2936    (-,-) 
  g1653__5107/Y     -       A->Y  F     OR2X4          8 27.4   145   221    3157    (-,-) 
  mem_reg[11][7]/SE -       -     F     SDFFQX1        8    -     -     0    3157    (-,-) 
#------------------------------------------------------------------------------------------



Path 42: MET (1571 ps) Setup Check with Pin mem_reg[11][6]/CK->SE
          Group: clk
     Startpoint: (F) addr[2]
          Clock: (R) clk
       Endpoint: (F) mem_reg[11][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     657                  
             Slack:=    1571                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_2_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[2]           -       -     F     (arrival)      8 24.7     0     0    2500    (-,-) 
  g1681__6131/Y     -       A->Y  R     NOR2X1         1  4.5   158    89    2589    (-,-) 
  g1674__1705/Y     -       B->Y  R     AND2X2         4 13.7   132   225    2814    (-,-) 
  g1821/Y           -       A->Y  F     INVX2          5 15.9   148   122    2936    (-,-) 
  g1653__5107/Y     -       A->Y  F     OR2X4          8 27.4   145   221    3157    (-,-) 
  mem_reg[11][6]/SE -       -     F     SDFFQX1        8    -     -     0    3157    (-,-) 
#------------------------------------------------------------------------------------------



Path 43: MET (1571 ps) Setup Check with Pin mem_reg[11][5]/CK->SE
          Group: clk
     Startpoint: (F) addr[2]
          Clock: (R) clk
       Endpoint: (F) mem_reg[11][5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     657                  
             Slack:=    1571                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_2_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[2]           -       -     F     (arrival)      8 24.7     0     0    2500    (-,-) 
  g1681__6131/Y     -       A->Y  R     NOR2X1         1  4.5   158    89    2589    (-,-) 
  g1674__1705/Y     -       B->Y  R     AND2X2         4 13.7   132   225    2814    (-,-) 
  g1821/Y           -       A->Y  F     INVX2          5 15.9   148   122    2936    (-,-) 
  g1653__5107/Y     -       A->Y  F     OR2X4          8 27.4   145   221    3157    (-,-) 
  mem_reg[11][5]/SE -       -     F     SDFFQX1        8    -     -     0    3157    (-,-) 
#------------------------------------------------------------------------------------------



Path 44: MET (1571 ps) Setup Check with Pin mem_reg[11][4]/CK->SE
          Group: clk
     Startpoint: (F) addr[2]
          Clock: (R) clk
       Endpoint: (F) mem_reg[11][4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     657                  
             Slack:=    1571                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_2_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[2]           -       -     F     (arrival)      8 24.7     0     0    2500    (-,-) 
  g1681__6131/Y     -       A->Y  R     NOR2X1         1  4.5   158    89    2589    (-,-) 
  g1674__1705/Y     -       B->Y  R     AND2X2         4 13.7   132   225    2814    (-,-) 
  g1821/Y           -       A->Y  F     INVX2          5 15.9   148   122    2936    (-,-) 
  g1653__5107/Y     -       A->Y  F     OR2X4          8 27.4   145   221    3157    (-,-) 
  mem_reg[11][4]/SE -       -     F     SDFFQX1        8    -     -     0    3157    (-,-) 
#------------------------------------------------------------------------------------------



Path 45: MET (1571 ps) Setup Check with Pin mem_reg[11][3]/CK->SE
          Group: clk
     Startpoint: (F) addr[2]
          Clock: (R) clk
       Endpoint: (F) mem_reg[11][3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     657                  
             Slack:=    1571                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_2_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[2]           -       -     F     (arrival)      8 24.7     0     0    2500    (-,-) 
  g1681__6131/Y     -       A->Y  R     NOR2X1         1  4.5   158    89    2589    (-,-) 
  g1674__1705/Y     -       B->Y  R     AND2X2         4 13.7   132   225    2814    (-,-) 
  g1821/Y           -       A->Y  F     INVX2          5 15.9   148   122    2936    (-,-) 
  g1653__5107/Y     -       A->Y  F     OR2X4          8 27.4   145   221    3157    (-,-) 
  mem_reg[11][3]/SE -       -     F     SDFFQX1        8    -     -     0    3157    (-,-) 
#------------------------------------------------------------------------------------------



Path 46: MET (1571 ps) Setup Check with Pin mem_reg[11][2]/CK->SE
          Group: clk
     Startpoint: (F) addr[2]
          Clock: (R) clk
       Endpoint: (F) mem_reg[11][2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     657                  
             Slack:=    1571                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_2_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[2]           -       -     F     (arrival)      8 24.7     0     0    2500    (-,-) 
  g1681__6131/Y     -       A->Y  R     NOR2X1         1  4.5   158    89    2589    (-,-) 
  g1674__1705/Y     -       B->Y  R     AND2X2         4 13.7   132   225    2814    (-,-) 
  g1821/Y           -       A->Y  F     INVX2          5 15.9   148   122    2936    (-,-) 
  g1653__5107/Y     -       A->Y  F     OR2X4          8 27.4   145   221    3157    (-,-) 
  mem_reg[11][2]/SE -       -     F     SDFFQX1        8    -     -     0    3157    (-,-) 
#------------------------------------------------------------------------------------------



Path 47: MET (1571 ps) Setup Check with Pin mem_reg[11][1]/CK->SE
          Group: clk
     Startpoint: (F) addr[2]
          Clock: (R) clk
       Endpoint: (F) mem_reg[11][1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     657                  
             Slack:=    1571                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_2_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[2]           -       -     F     (arrival)      8 24.7     0     0    2500    (-,-) 
  g1681__6131/Y     -       A->Y  R     NOR2X1         1  4.5   158    89    2589    (-,-) 
  g1674__1705/Y     -       B->Y  R     AND2X2         4 13.7   132   225    2814    (-,-) 
  g1821/Y           -       A->Y  F     INVX2          5 15.9   148   122    2936    (-,-) 
  g1653__5107/Y     -       A->Y  F     OR2X4          8 27.4   145   221    3157    (-,-) 
  mem_reg[11][1]/SE -       -     F     SDFFQX1        8    -     -     0    3157    (-,-) 
#------------------------------------------------------------------------------------------



Path 48: MET (1571 ps) Setup Check with Pin mem_reg[11][0]/CK->SE
          Group: clk
     Startpoint: (F) addr[2]
          Clock: (R) clk
       Endpoint: (F) mem_reg[11][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     657                  
             Slack:=    1571                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_2_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[2]           -       -     F     (arrival)      8 24.7     0     0    2500    (-,-) 
  g1681__6131/Y     -       A->Y  R     NOR2X1         1  4.5   158    89    2589    (-,-) 
  g1674__1705/Y     -       B->Y  R     AND2X2         4 13.7   132   225    2814    (-,-) 
  g1821/Y           -       A->Y  F     INVX2          5 15.9   148   122    2936    (-,-) 
  g1653__5107/Y     -       A->Y  F     OR2X4          8 27.4   145   221    3157    (-,-) 
  mem_reg[11][0]/SE -       -     F     SDFFQX1        8    -     -     0    3157    (-,-) 
#------------------------------------------------------------------------------------------



Path 49: MET (1571 ps) Setup Check with Pin mem_reg[10][7]/CK->SE
          Group: clk
     Startpoint: (F) addr[2]
          Clock: (R) clk
       Endpoint: (F) mem_reg[10][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     657                  
             Slack:=    1571                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_2_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[2]           -       -     F     (arrival)      8 24.7     0     0    2500    (-,-) 
  g1681__6131/Y     -       A->Y  R     NOR2X1         1  4.5   158    89    2589    (-,-) 
  g1674__1705/Y     -       B->Y  R     AND2X2         4 13.7   132   225    2814    (-,-) 
  g1821/Y           -       A->Y  F     INVX2          5 15.9   148   122    2936    (-,-) 
  g1636__8246/Y     -       A->Y  F     OR2X4          8 27.4   145   221    3157    (-,-) 
  mem_reg[10][7]/SE -       -     F     SDFFQX1        8    -     -     0    3157    (-,-) 
#------------------------------------------------------------------------------------------



Path 50: MET (1571 ps) Setup Check with Pin mem_reg[10][6]/CK->SE
          Group: clk
     Startpoint: (F) addr[2]
          Clock: (R) clk
       Endpoint: (F) mem_reg[10][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     272                  
     Required Time:=    4728                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     657                  
             Slack:=    1571                  

Exceptions/Constraints:
  input_delay             2500            memory_gate.sdc_line_4_2_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  addr[2]           -       -     F     (arrival)      8 24.7     0     0    2500    (-,-) 
  g1681__6131/Y     -       A->Y  R     NOR2X1         1  4.5   158    89    2589    (-,-) 
  g1674__1705/Y     -       B->Y  R     AND2X2         4 13.7   132   225    2814    (-,-) 
  g1821/Y           -       A->Y  F     INVX2          5 15.9   148   122    2936    (-,-) 
  g1636__8246/Y     -       A->Y  F     OR2X4          8 27.4   145   221    3157    (-,-) 
  mem_reg[10][6]/SE -       -     F     SDFFQX1        8    -     -     0    3157    (-,-) 
#------------------------------------------------------------------------------------------

