

================================================================
== Vitis HLS Report for 'matrixmul_100_unopt'
================================================================
* Date:           Fri May 30 15:53:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        matrix_8_unopt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  13.301 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3111204|  3111204|  41.382 ms|  41.382 ms|  3111205|  3111205|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_input_A1    |    10300|    10300|       103|          -|          -|   100|        no|
        | + loop_input_A2   |      100|      100|         2|          1|          1|   100|       yes|
        |- loop_input_B1    |    10300|    10300|       103|          -|          -|   100|        no|
        | + loop_input_B2   |      100|      100|         2|          1|          1|   100|       yes|
        |- loop1            |  3080200|  3080200|     30802|          -|          -|   100|        no|
        | + loop2           |    30800|    30800|       308|          -|          -|   100|        no|
        |  ++ loop3         |      305|      305|         9|          3|          1|   100|       yes|
        |- loop_output_C1   |    10400|    10400|       104|          -|          -|   100|        no|
        | + loop_output_C2  |      101|      101|         3|          1|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     541|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     5|     355|     349|    -|
|Memory           |       66|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|     372|    -|
|Register         |        -|     -|     576|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       66|     5|     931|    1294|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U1  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U2   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  355|  349|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory   |         Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |input_A_U   |input_A_RAM_AUTO_1R1W  |       22|  0|   0|    0|  10000|   32|     1|       320000|
    |input_B_U   |input_A_RAM_AUTO_1R1W  |       22|  0|   0|    0|  10000|   32|     1|       320000|
    |output_C_U  |input_A_RAM_AUTO_1R1W  |       22|  0|   0|    0|  10000|   32|     1|       320000|
    +------------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total       |                       |       66|  0|   0|    0|  30000|   96|     3|       960000|
    +------------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln20_1_fu_338_p2                   |         +|   0|  0|  21|          14|           7|
    |add_ln20_fu_350_p2                     |         +|   0|  0|  14|           7|           1|
    |add_ln21_fu_372_p2                     |         +|   0|  0|  14|           7|           1|
    |add_ln25_fu_382_p2                     |         +|   0|  0|  21|          14|          14|
    |add_ln29_1_fu_410_p2                   |         +|   0|  0|  21|          14|           7|
    |add_ln29_fu_422_p2                     |         +|   0|  0|  14|           7|           1|
    |add_ln30_fu_444_p2                     |         +|   0|  0|  14|           7|           1|
    |add_ln34_fu_454_p2                     |         +|   0|  0|  21|          14|          14|
    |add_ln40_1_fu_482_p2                   |         +|   0|  0|  21|          14|           7|
    |add_ln40_fu_494_p2                     |         +|   0|  0|  14|           7|           1|
    |add_ln41_fu_516_p2                     |         +|   0|  0|  14|           7|           1|
    |add_ln43_fu_574_p2                     |         +|   0|  0|  14|           7|           1|
    |add_ln47_1_fu_564_p2                   |         +|   0|  0|  21|          14|          14|
    |add_ln47_2_fu_580_p2                   |         +|   0|  0|  21|          14|           7|
    |add_ln47_fu_554_p2                     |         +|   0|  0|  21|          14|          14|
    |add_ln49_fu_526_p2                     |         +|   0|  0|  21|          14|          14|
    |add_ln54_1_fu_592_p2                   |         +|   0|  0|  21|          14|           7|
    |add_ln54_fu_604_p2                     |         +|   0|  0|  14|           7|           1|
    |add_ln55_fu_622_p2                     |         +|   0|  0|  14|           7|           1|
    |add_ln61_fu_632_p2                     |         +|   0|  0|  21|          14|          14|
    |ap_block_pp0_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_state24_pp3_stage0_iter1      |       and|   0|  0|   2|           1|           1|
    |ap_block_state25_pp3_stage0_iter2      |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage0_iter1_grp2  |       and|   0|  0|   2|           1|           1|
    |out_element_last_fu_648_p2             |       and|   0|  0|   2|           1|           1|
    |cmp68_fu_610_p2                        |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln20_fu_344_p2                    |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln21_fu_366_p2                    |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln29_fu_416_p2                    |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln30_fu_438_p2                    |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln40_fu_488_p2                    |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln41_fu_510_p2                    |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln43_fu_544_p2                    |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln54_fu_598_p2                    |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln55_fu_616_p2                    |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln63_fu_642_p2                    |      icmp|   0|  0|  14|           7|           6|
    |ap_block_pp3_stage0_01001              |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1                |       xor|   0|  0|   2|           2|           1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 541|         312|         213|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  81|         17|    1|         17|
    |ap_enable_reg_pp0_iter1            |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1            |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2            |  14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_index_phi_fu_265_p4     |   9|          2|    7|         14|
    |ap_phi_mux_phi_mul3_phi_fu_277_p4  |   9|          2|   14|         28|
    |ap_phi_mux_res_phi_fu_290_p4       |   9|          2|   32|         64|
    |col_1_reg_239                      |   9|          2|    7|         14|
    |col_2_reg_250                      |   9|          2|    7|         14|
    |col_3_reg_298                      |   9|          2|    7|         14|
    |col_reg_228                        |   9|          2|    7|         14|
    |in_A_TDATA_blk_n                   |   9|          2|    1|          2|
    |index_reg_261                      |   9|          2|    7|         14|
    |input_A_address0_local             |  14|          3|   14|         42|
    |input_B_address0_local             |  14|          3|   14|         42|
    |out_C_TDATA_blk_n                  |   9|          2|    1|          2|
    |output_C_address0_local            |  14|          3|   14|         42|
    |phi_mul1_fu_118                    |   9|          2|   14|         28|
    |phi_mul3_reg_273                   |   9|          2|   14|         28|
    |phi_mul5_fu_126                    |   9|          2|   14|         28|
    |phi_mul7_fu_134                    |   9|          2|   14|         28|
    |phi_mul_fu_98                      |   9|          2|   14|         28|
    |res_reg_285                        |   9|          2|   32|         64|
    |row_1_fu_122                       |   9|          2|    7|         14|
    |row_2_fu_130                       |   9|          2|    7|         14|
    |row_3_fu_138                       |   9|          2|    7|         14|
    |row_fu_102                         |   9|          2|    7|         14|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 372|         81|  269|        598|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln20_1_reg_685               |  14|   0|   14|          0|
    |add_ln20_reg_694                 |   7|   0|    7|          0|
    |add_ln25_reg_722                 |  14|   0|   14|          0|
    |add_ln29_1_reg_732               |  14|   0|   14|          0|
    |add_ln29_reg_741                 |   7|   0|    7|          0|
    |add_ln34_reg_769                 |  14|   0|   14|          0|
    |add_ln40_1_reg_779               |  14|   0|   14|          0|
    |add_ln40_reg_787                 |   7|   0|    7|          0|
    |add_ln41_reg_810                 |   7|   0|    7|          0|
    |add_ln43_reg_849                 |   7|   0|    7|          0|
    |add_ln47_2_reg_854               |  14|   0|   14|          0|
    |add_ln54_1_reg_874               |  14|   0|   14|          0|
    |add_ln54_reg_883                 |   7|   0|    7|          0|
    |ap_CS_fsm                        |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2          |   1|   0|    1|          0|
    |cmp68_reg_888                    |   1|   0|    1|          0|
    |col_1_reg_239                    |   7|   0|    7|          0|
    |col_2_reg_250                    |   7|   0|    7|          0|
    |col_3_reg_298                    |   7|   0|    7|          0|
    |col_reg_228                      |   7|   0|    7|          0|
    |icmp_ln21_reg_713                |   1|   0|    1|          0|
    |icmp_ln30_reg_760                |   1|   0|    1|          0|
    |icmp_ln43_reg_825                |   1|   0|    1|          0|
    |icmp_ln55_reg_893                |   1|   0|    1|          0|
    |icmp_ln55_reg_893_pp3_iter1_reg  |   1|   0|    1|          0|
    |index_reg_261                    |   7|   0|    7|          0|
    |input_A_load_reg_839             |  32|   0|   32|          0|
    |input_B_load_reg_844             |  32|   0|   32|          0|
    |mul_reg_859                      |  32|   0|   32|          0|
    |out_element_last_reg_907         |   1|   0|    1|          0|
    |output_C_addr_1_reg_820          |  14|   0|   14|          0|
    |phi_mul1_fu_118                  |  14|   0|   14|          0|
    |phi_mul1_load_reg_727            |  14|   0|   14|          0|
    |phi_mul3_reg_273                 |  14|   0|   14|          0|
    |phi_mul5_fu_126                  |  14|   0|   14|          0|
    |phi_mul5_load_reg_774            |  14|   0|   14|          0|
    |phi_mul7_fu_134                  |  14|   0|   14|          0|
    |phi_mul7_load_reg_869            |  14|   0|   14|          0|
    |phi_mul_fu_98                    |  14|   0|   14|          0|
    |phi_mul_load_reg_680             |  14|   0|   14|          0|
    |res_reg_285                      |  32|   0|   32|          0|
    |row_1_fu_122                     |   7|   0|    7|          0|
    |row_2_fu_130                     |   7|   0|    7|          0|
    |row_3_fu_138                     |   7|   0|    7|          0|
    |row_fu_102                       |   7|   0|    7|          0|
    |zext_ln49_reg_815                |   7|   0|   14|          7|
    |icmp_ln43_reg_825                |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 576|  32|  520|          7|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+--------------+-----+-----+--------------+---------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|  matrixmul_100_unopt|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|  matrixmul_100_unopt|  return value|
|in_A_TDATA    |   in|   32|          axis|        in_A_V_data_V|       pointer|
|in_A_TVALID   |   in|    1|          axis|        in_A_V_last_V|       pointer|
|in_A_TREADY   |  out|    1|          axis|        in_A_V_last_V|       pointer|
|in_A_TLAST    |   in|    1|          axis|        in_A_V_last_V|       pointer|
|in_A_TKEEP    |   in|    4|          axis|        in_A_V_keep_V|       pointer|
|in_A_TSTRB    |   in|    4|          axis|        in_A_V_strb_V|       pointer|
|out_C_TDATA   |  out|   32|          axis|       out_C_V_data_V|       pointer|
|out_C_TVALID  |  out|    1|          axis|       out_C_V_last_V|       pointer|
|out_C_TREADY  |   in|    1|          axis|       out_C_V_last_V|       pointer|
|out_C_TLAST   |  out|    1|          axis|       out_C_V_last_V|       pointer|
|out_C_TKEEP   |  out|    4|          axis|       out_C_V_keep_V|       pointer|
|out_C_TSTRB   |  out|    4|          axis|       out_C_V_strb_V|       pointer|
+--------------+-----+-----+--------------+---------------------+--------------+

