# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ReactionGame_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /home/penacho/.intel_fpga_lite/22.1.2/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/penacho/LSD/LSD-final-project/Fase7/CounterNBits.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:51:37 on Jun 02,2024
# vcom -reportprogress 300 -93 -work work /home/penacho/LSD/LSD-final-project/Fase7/CounterNBits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CounterNBits
# -- Compiling architecture Behavioral of CounterNBits
# End time: 15:51:37 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /home/penacho/LSD/LSD-final-project/Fase7/CounterNBits_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:51:50 on Jun 02,2024
# vcom -reportprogress 300 -work work /home/penacho/LSD/LSD-final-project/Fase7/CounterNBits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CounterNBits_tb
# -- Compiling architecture Stimulus of CounterNBits_tb
# -- Loading package NUMERIC_STD
# -- Loading entity CounterNBits
# End time: 15:51:50 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -i -l msim_transcript work.counternbits_tb(stimulus) -voptargs=+acc
# vsim -i -l msim_transcript work.counternbits_tb(stimulus) -voptargs="+acc" 
# Start time: 15:52:04 on Jun 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counternbits_tb(stimulus)#1
# Loading work.counternbits(behavioral)#1
vsim work.counternbits_tb(stimulus)
# End time: 15:53:46 on Jun 02,2024, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
# vsim work.counternbits_tb(stimulus) 
# Start time: 15:53:46 on Jun 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counternbits_tb(stimulus)#1
# Loading work.counternbits(behavioral)#1
vsim work.counternbits_tb(stimulus) -voptargs=+acc
# End time: 15:54:41 on Jun 02,2024, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim work.counternbits_tb(stimulus) -voptargs="+acc" 
# Start time: 15:54:41 on Jun 02,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counternbits_tb(stimulus)#1
# Loading work.counternbits(behavioral)#1
add wave -position insertpoint  \
sim:/counternbits_tb/s_reset \
sim:/counternbits_tb/s_clk \
sim:/counternbits_tb/s_enable1 \
sim:/counternbits_tb/s_enable2 \
sim:/counternbits_tb/s_valOut \
sim:/counternbits_tb/s_term
run
run
