X86_64 WW+WW+WW+WR+po+po+mfence+mfence
"PodWW Coe PodWW Coe MFencedWW Coe MFencedWR Fre"
Cycle=Fre PodWW Coe PodWW Coe MFencedWW Coe MFencedWR
Relax=
Safe=Fre Coe PodWW MFencedWW MFencedWR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:a=W,3:a=F,3:x=T
Com=Co Co Co Fr
Orig=PodWW Coe PodWW Coe MFencedWW Coe MFencedWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 3:rax;

}
 P0          | P1          | P2          | P3            ;
 movq $1,(x) | movq $2,(y) | movq $2,(z) | movq $2,(a)   ;
 movq $1,(y) | movq $1,(z) | mfence      | mfence        ;
             |             | movq $1,(a) | movq (x),%rax ;
exists (a=2 /\ y=2 /\ z=2 /\ 3:rax=0)
