#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: joker.ece.northwestern.edu

# Wed Mar  6 14:52:50 2024

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv" (library work)
@I:"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv":"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/sub.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv" (library work)
@I::"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv" (library work)
Verilog syntax check successful!
Options changed - recompiling
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":4:0:4:9|Synthesizing module work_/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv_unit in library work.
Selecting top level module fm_radio
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000001000
	FIFO_BUFFER_SIZE=32'b00000000000000000000010000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001011
   Generated name = fifo_8s_1024s_11s
Running optimization stage 1 on fifo_8s_1024s_11s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":3:7:3:13|Synthesizing module read_iq in library work.

	DATA_SIZE=32'b00000000000000000000000000100000
	CHAR_SIZE=32'b00000000000000000000000000010000
	BYTE=32'b00000000000000000000000000001000
	BITS=32'b00000000000000000000000000001010
   Generated name = read_iq_32s_16s_8s_10s
Running optimization stage 1 on read_iq_32s_16s_8s_10s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000100000
	FIFO_BUFFER_SIZE=32'b00000000000000000000010000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001011
   Generated name = fifo_32s_1024s_11s
Running optimization stage 1 on fifo_32s_1024s_11s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":3:7:3:15|Synthesizing module fir_cmplx in library work.

	NUM_TAPS=32'b00000000000000000000000000010100
	DECIMATION=32'b00000000000000000000000000000001
	COEFFICIENTS_REAL=640'b0000000000000000000000000000000100000000000000000000000000001000111111111111111111111111111100110000000000000000000000000000100100000000000000000000000000001011111111111111111111111111110100110000000000000000000000000100010111111111111111111111111111010011111111111111111111111111101100010000000000000000000000100101011100000000000000000000001001010111111111111111111111111111101100011111111111111111111111111101001100000000000000000000000001000101111111111111111111111111110100110000000000000000000000000000101100000000000000000000000000001001111111111111111111111111111100110000000000000000000000000000100000000000000000000000000000000001
	COEFFICIENTS_IMAG=640'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = fir_cmplx_20s_1s_Z1
Running optimization stage 1 on fir_cmplx_20s_1s_Z1 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":1:7:1:9|Synthesizing module div in library work.

	DIVIDEND_WIDTH=32'b00000000000000000000000001000000
	DIVISOR_WIDTH=32'b00000000000000000000000000100000
   Generated name = div_64s_32s
@W: CG450 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":103:32:103:44|Size is out of range for this type, truncating to 32 bits
Running optimization stage 1 on div_64s_32s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":4:7:4:13|Synthesizing module qarctan in library work.
Running optimization stage 1 on qarctan .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv":4:7:4:16|Synthesizing module demodulate in library work.
Running optimization stage 1 on demodulate .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":3:7:3:9|Synthesizing module fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000001000
	COEFFICIENTS=1024'b1111111111111111111111111111110111111111111111111111111111111010111111111111111111111111111101001111111111111111111111111110110111111111111111111111111111100101111111111111111111111111110111111111111111111111111111111110001011111111111111111111111111110011000000000000000000000000000101010000000000000000000000000100001100000000000000000000000010011011000000000000000000000000111110010000000000000000000000010101110100000000000000000000000110111110000000000000000000000010000011100000000000000000000000100100001100000000000000000000001001000011000000000000000000000010000011100000000000000000000000011011111000000000000000000000000101011101000000000000000000000000111110010000000000000000000000001001101100000000000000000000000001001110000000000000000000000000000101011111111111111111111111111111001111111111111111111111111111100010111111111111111111111111110111111111111111111111111111111110010111111111111111111111111111101101111111111111111111111111111101001111111111111111111111111111101011111111111111111111111111111101
   Generated name = fir_32s_8s_Z2
Running optimization stage 1 on fir_32s_8s_Z2 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":3:7:3:9|Synthesizing module fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000000001
	COEFFICIENTS=1024'b0000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111001111111111111111111111111111100111111111111111111111111111111110000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000001111000000000000000000000000000110000111111111111111111111111111111001111111111111111111111111000110011111111111111111111111101011000111111111111111111111111110000110000000000000000000000001000101000000000000000000000000010001010111111111111111111111111110000111111111111111111111111110101100011111111111111111111111110001100111111111111111111111111111111000000000000000000000000000011000000000000000000000000000000011110000000000000000000000000000000110000000000000000000000000000001000000000000000000000000000001100000000000000000000000000000010001111111111111111111111111111111011111111111111111111111111111001111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000
   Generated name = fir_32s_1s_Z3
Running optimization stage 1 on fir_32s_1s_Z3 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":3:7:3:9|Synthesizing module fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000000001
	COEFFICIENTS=1024'b0000000000000000000000000000111000000000000000000000000000011111000000000000000000000000001101000000000000000000000000000100100000000000000000000000000001001110000000000000000000000000001101101111111111111111111111111111100011111111111111111111111110011000111111111111111111111111001011011111111111111111111111101101101011111111111111111111111011000011111111111111111111111110111111101111111111111111111111111000101000000000000000000000000001001010000000000000000000000001000011110000000000000000000000011010000100000000000000000000000110100001000000000000000000000001000011110000000000000000000000000100101011111111111111111111111110001010111111111111111111111110111111101111111111111111111111101100001111111111111111111111111011011010111111111111111111111111001011011111111111111111111111111001100011111111111111111111111111111000000000000000000000000000001101100000000000000000000000000100111000000000000000000000000001001000000000000000000000000000001101000000000000000000000000000001111100000000000000000000000000001110
   Generated name = fir_32s_1s_Z4
Running optimization stage 1 on fir_32s_1s_Z4 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":3:7:3:14|Synthesizing module multiply in library work.

	DATA_SIZE=32'b00000000000000000000000000100000
   Generated name = multiply_32s
Running optimization stage 1 on multiply_32s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":3:7:3:9|Synthesizing module fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000000001
	COEFFICIENTS=1024'b1111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000101100000000000000000000000000001100000000000000000000000000000010001111111111111111111111111111111111111111111111111111111111101110111111111111111111111111110101111111111111111111111111111011101111111111111111111111111110011111111111111111111111111111100001111111111111111111111111110111011011111111111111111111111101110110111111111111111111111111100001111111111111111111111111111001111111111111111111111111111110111011111111111111111111111111110101111111111111111111111111111110111011111111111111111111111111111111000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000001011000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111
   Generated name = fir_32s_1s_Z5
Running optimization stage 1 on fir_32s_1s_Z5 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":3:7:3:9|Synthesizing module fir in library work.

	NUM_TAPS=32'b00000000000000000000000000100000
	DECIMATION=32'b00000000000000000000000000001000
	COEFFICIENTS=1024'b1111111111111111111111111111110111111111111111111111111111111010111111111111111111111111111101001111111111111111111111111110110111111111111111111111111111100101111111111111111111111111110111111111111111111111111111111110001011111111111111111111111111110011000000000000000000000000000101010000000000000000000000000100111000000000000000000000000010011011000000000000000000000000111110010000000000000000000000010101110100000000000000000000000110111110000000000000000000000010000011100000000000000000000000100100001100000000000000000000001001000011000000000000000000000010000011100000000000000000000000011011111000000000000000000000000101011101000000000000000000000000111110010000000000000000000000001001101100000000000000000000000001001110000000000000000000000000000101011111111111111111111111111111001111111111111111111111111111100010111111111111111111111111110111111111111111111111111111111110010111111111111111111111111111101101111111111111111111111111111101001111111111111111111111111111101011111111111111111111111111111101
   Generated name = fir_32s_8s_Z6
Running optimization stage 1 on fir_32s_8s_Z6 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv":3:7:3:9|Synthesizing module add in library work.
Running optimization stage 1 on add .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/sub.sv":3:7:3:9|Synthesizing module sub in library work.
Running optimization stage 1 on sub .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":3:7:3:9|Synthesizing module iir in library work.

	NUM_TAPS=32'b00000000000000000000000000000010
	DECIMATION=32'b00000000000000000000000000000001
	IIR_Y_COEFFS=64'b0000000000000000000000000000000011111111111111111111110101100110
	IIR_X_COEFFS=64'b0000000000000000000000001011001000000000000000000000000010110010
   Generated name = iir_2s_1s_Z7
Running optimization stage 1 on iir_2s_1s_Z7 .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":3:7:3:10|Synthesizing module gain in library work.

	DATA_SIZE=32'b00000000000000000000000000100000
	BITS=32'b00000000000000000000000000001010
   Generated name = gain_32s_10s
Running optimization stage 1 on gain_32s_10s .......
@N: CG364 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Synthesizing module fm_radio in library work.
Running optimization stage 1 on fm_radio .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 81MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar  6 14:52:51 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork/layer0.srs changed - recompiling
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Selected library: work cell: fm_radio view verilog as top level
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Selected library: work cell: fm_radio view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar  6 14:52:51 2024

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Divided design in to 1 groups
@L:"/home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.log" "Log file for distribution node work.fm_radio.verilog "
Compiling work_fm_radio_verilog as a separate process
Compilation of node work.fm_radio finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:03s, Total real run time = 0h:00m:03s

Distributed Compiler Report
***************************

DP Name                   Status      Start time     End Time       Total Real Time     Log File                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.fm_radio.verilog     Success     0h:00m:00s     0h:00m:03s     0h:00m:03s          /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.log
=========================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar  6 14:52:55 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 6MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime

Process completed successfully.
# Wed Mar  6 14:52:55 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
File /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork/proj_1_comp.srs changed - recompiling
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Selected library: work cell: fm_radio view verilog as top level
@N: NF107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":3:7:3:14|Selected library: work cell: fm_radio view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar  6 14:52:56 2024

###########################################################]
# Wed Mar  6 14:52:56 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 129MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 129MB)

@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.y_in_rd_en because it is equivalent to instance mult_demod_lmr_inst.x_in_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.

Running FSM Explorer ...

@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":25:0:25:8|Removing sequential instance square_bp_pilot_inst.in2[31:0] because it is equivalent to instance square_bp_pilot_inst.in1[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 214MB)

@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":25:0:25:8|Removing sequential instance square_bp_pilot_inst.in1[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Found counter in view:work.fir_cmplx_20s_1s_Z1(verilog) instance taps_counter[4:0] 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 214MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 214MB)

@N: FA331 :"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv":3:7:3:9|Found black box add without a syn_resources attribute. Reports exclude any lcells for this instance 
@N: FA331 :"/home/mwp8699/CE387-Assignments/final_project/sv/sub.sv":3:7:3:9|Found black box sub without a syn_resources attribute. Reports exclude any lcells for this instance 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[8] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[9] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[10] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[11] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[12] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[13] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[14] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[15] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[16] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[17] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[18] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[19] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[20] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[21] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[22] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[23] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[24] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[25] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[26] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[27] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[28] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[29] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[30] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[31] (in view: work.fifo_32s_1024s_11s_17(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[8] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[9] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[10] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[11] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[12] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[13] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[14] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[15] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[16] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[17] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[18] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[19] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[20] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[21] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[22] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[23] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[24] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[25] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[26] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[27] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[28] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[29] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[30] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[31] (in view: work.fifo_32s_1024s_11s_16(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[8] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[9] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[10] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[11] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[12] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[13] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[14] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[15] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[16] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[17] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[18] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[19] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[20] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[21] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[22] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[23] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[24] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[25] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[26] (in view: work.fifo_32s_1024s_11s_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synlog/proj_1_fsm_explorer_job.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[0] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[1] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[2] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[3] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[4] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[5] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[6] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[7] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[8] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[9] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[10] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[11] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[12] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[13] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[14] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[15] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[16] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[17] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[18] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[19] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[20] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[21] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[22] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[23] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[24] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[25] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[26] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[27] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[28] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[29] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[30] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[31] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[0] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[1] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[2] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[3] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[4] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[5] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[6] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[7] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[8] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[9] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[10] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[11] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[12] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[13] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[14] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[15] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[16] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[17] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[18] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[19] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[20] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[21] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[22] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[23] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[24] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[25] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[26] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[27] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[28] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[29] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[30] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[31] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_17(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[7:0] (in view: work.fifo_8s_1024s_11s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_1s_Z4(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_1s_Z5(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_8s_Z6(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_8s_Z2(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|RAM imagshift_reg_CR31[31:0] (in view: work.fir_cmplx_20s_1s_Z1(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_1s_Z3(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|RAM realshift_reg_CR31[31:0] (in view: work.fir_cmplx_20s_1s_Z1(verilog)) is 32 words by 32 bits.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[31:0] (in view: work.fifo_32s_1024s_11s_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[31:0] (in view: work.fifo_32s_1024s_11s_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 214MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 155MB peak: 214MB)

@W: BN114 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Removing instance left_deemph_fifo_inst.fifo_buf (in view: work.fm_radio(verilog)) of black box view:LPM_LIBRARY.synplicity_altsyncram_RAM_R_W_2(LPM) because it does not drive other instances.
@W: BN114 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Removing instance right_deemph_fifo_inst.fifo_buf (in view: work.fm_radio(verilog)) of black box view:LPM_LIBRARY.synplicity_altsyncram_RAM_R_W_2(LPM) because it does not drive other instances.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[3] because it is equivalent to instance left_gain_inst.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[2] because it is equivalent to instance left_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[31] because it is equivalent to instance read_iq_inst.i_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[30] because it is equivalent to instance read_iq_inst.i_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[29] because it is equivalent to instance read_iq_inst.i_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[28] because it is equivalent to instance read_iq_inst.i_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[27] because it is equivalent to instance read_iq_inst.i_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[3] because it is equivalent to instance right_gain_inst.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[2] because it is equivalent to instance right_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[31] because it is equivalent to instance read_iq_inst.q_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[30] because it is equivalent to instance read_iq_inst.q_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[29] because it is equivalent to instance read_iq_inst.q_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[28] because it is equivalent to instance read_iq_inst.q_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[27] because it is equivalent to instance read_iq_inst.q_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[31] because it is equivalent to instance right_gain_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[30] because it is equivalent to instance right_gain_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[29] because it is equivalent to instance right_gain_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[28] because it is equivalent to instance right_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[27] because it is equivalent to instance right_gain_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[31] because it is equivalent to instance left_gain_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[30] because it is equivalent to instance left_gain_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[29] because it is equivalent to instance left_gain_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[28] because it is equivalent to instance left_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[27] because it is equivalent to instance left_gain_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[31] because it is equivalent to instance square_bp_pilot_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[30] because it is equivalent to instance square_bp_pilot_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[29] because it is equivalent to instance square_bp_pilot_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[28] because it is equivalent to instance square_bp_pilot_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[27] because it is equivalent to instance square_bp_pilot_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[26] because it is equivalent to instance square_bp_pilot_inst.dout[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[25] because it is equivalent to instance square_bp_pilot_inst.dout[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[24] because it is equivalent to instance square_bp_pilot_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[23] because it is equivalent to instance square_bp_pilot_inst.dout[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[31] because it is equivalent to instance mult_demod_lmr_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[30] because it is equivalent to instance mult_demod_lmr_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[29] because it is equivalent to instance mult_demod_lmr_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[28] because it is equivalent to instance mult_demod_lmr_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[27] because it is equivalent to instance mult_demod_lmr_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[26] because it is equivalent to instance mult_demod_lmr_inst.dout[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[25] because it is equivalent to instance mult_demod_lmr_inst.dout[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[24] because it is equivalent to instance mult_demod_lmr_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[23] because it is equivalent to instance mult_demod_lmr_inst.dout[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[9] because it is equivalent to instance read_iq_inst.i_out[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[8] because it is equivalent to instance read_iq_inst.i_out[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[7] because it is equivalent to instance read_iq_inst.i_out[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[6] because it is equivalent to instance read_iq_inst.i_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[5] because it is equivalent to instance read_iq_inst.i_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[4] because it is equivalent to instance read_iq_inst.i_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[3] because it is equivalent to instance read_iq_inst.i_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[2] because it is equivalent to instance read_iq_inst.i_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[1] because it is equivalent to instance read_iq_inst.q_out[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[0] because it is equivalent to instance read_iq_inst.q_out[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[9] because it is equivalent to instance read_iq_inst.q_out[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[8] because it is equivalent to instance read_iq_inst.q_out[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[7] because it is equivalent to instance read_iq_inst.q_out[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[6] because it is equivalent to instance read_iq_inst.q_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[5] because it is equivalent to instance read_iq_inst.q_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[4] because it is equivalent to instance read_iq_inst.q_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[3] because it is equivalent to instance read_iq_inst.q_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[2] because it is equivalent to instance read_iq_inst.q_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[26] because it is equivalent to instance read_iq_inst.i_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[22] because it is equivalent to instance square_bp_pilot_inst.dout[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[22] because it is equivalent to instance mult_demod_lmr_inst.dout[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[26] because it is equivalent to instance right_gain_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[1] because it is equivalent to instance left_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[26] because it is equivalent to instance read_iq_inst.q_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[2] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[26] because it is equivalent to instance left_gain_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[3] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[0] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[1] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[4] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[1] because it is equivalent to instance read_iq_inst.q_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[1] because it is equivalent to instance right_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_0 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_17 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_17. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_27 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_27. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_16 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_16. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_28 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_28. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_3 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_3. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_4 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_4. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_8 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_8. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_31 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_31. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_14 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_23 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_23. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_6 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_6. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_24 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_24. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_18 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_18. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_13 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_12 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_19 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_19. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_10 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_5 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_5. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_9 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_9. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_20 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_20. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_15 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_2 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Removing sequential instance fir_cmplx_inst.realshift_reg_CR31rff_1 because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CR31rff_1. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synlog/proj_1_fsm_explorer_job.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance read_iq_fifo_in_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance i_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance q_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance real_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance imag_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance demod_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance lpr_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance bp_lmr_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance bp_pilot_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance square_bp_pilot_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance hp_pilot_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance mult_demod_lmr_fifo.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance lmr_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance left_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance right_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance left_deemph_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance right_deemph_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance left_gain_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance right_gain_fifo_inst.wr_addr[10:0] 
@W: MO160 :|Register bit right_deemph_inst.ytap_value_0_0[18] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit left_deemph_inst.ytap_value_0_0[18] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MF564 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":87:71:87:106|No value specified for address 00000 for ROM lmr_fir_inst.y_15[10:0] (in view: work.fm_radio(verilog)). Assuming value of zero for this address. 
@W: MF564 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":87:71:87:106|No value specified for address 00000 for ROM bp_pilot_fir_inst.y_9[9:0] (in view: work.fm_radio(verilog)). Assuming value of zero for this address. 
@W: MF564 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":87:71:87:106|No value specified for address 00000 for ROM bp_lmr_fir_inst.y_6[8:0] (in view: work.fm_radio(verilog)). Assuming value of zero for this address. 
@W: MF564 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":87:71:87:106|No value specified for address 00000 for ROM lpr_fir_inst.y_3[10:0] (in view: work.fm_radio(verilog)). Assuming value of zero for this address. 
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM lmr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Ram lmr_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM hp_pilot_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Ram hp_pilot_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM bp_pilot_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Ram bp_pilot_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM bp_lmr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Ram bp_lmr_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM lpr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Ram lpr_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|RAM fir_cmplx_inst.imagshift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Ram fir_cmplx_inst.imagshift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|RAM fir_cmplx_inst.realshift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Ram fir_cmplx_inst.realshift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
Encoding state machine demodulate_inst.qarctan_inst.divider_inst.state[4:0] (in view: ScratchLib.demodulate_inst.qarctan_inst.divider_inst.state_4_0cc(gate_dflt))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine fir_cmplx_inst.state[2:0] (in view: ScratchLib.fir_cmplx_inst.state_2_0cc(gate_dflt))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine lpr_fir_inst.state[2:0] (in view: ScratchLib.lpr_fir_inst.state_2_0cc(gate_dflt))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine lmr_fir_inst.state[2:0] (in view: ScratchLib.lmr_fir_inst.state_2_0cc(gate_dflt))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine bp_lmr_fir_inst.state[2:0] (in view: ScratchLib.bp_lmr_fir_inst.state_2_0cc(gate_dflt))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine bp_pilot_fir_inst.state[2:0] (in view: ScratchLib.bp_pilot_fir_inst.state_2_0cc(gate_dflt))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine hp_pilot_fir_inst.state[2:0] (in view: ScratchLib.hp_pilot_fir_inst.state_2_0cc(gate_dflt))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine demodulate_inst.state[4:0] (in view: ScratchLib.demodulate_inst.state_4_0cc(gate_dflt))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine left_deemph_inst.state[3:0] (in view: ScratchLib.left_deemph_inst.state_3_0cc(gate_dflt))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":40:0:40:8|There are no possible illegal states for state machine left_deemph_inst.state[3:0] (in view: ScratchLib.left_deemph_inst.state_3_0cc(gate_dflt)); safe FSM implementation is not required.
Encoding state machine right_deemph_inst.state[3:0] (in view: ScratchLib.right_deemph_inst.state_3_0cc(gate_dflt))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":40:0:40:8|There are no possible illegal states for state machine right_deemph_inst.state[3:0] (in view: ScratchLib.right_deemph_inst.state_3_0cc(gate_dflt)); safe FSM implementation is not required.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 266MB peak: 287MB)

@N: MF578 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Incompatible asynchronous control logic preventing generated clock conversion of square_bp_pilot_inst.dout[21] (in view: work.fm_radio(verilog)). Check "Force Generated Clock Conversion with Asynchronous Signals" in "GCC & Prototyping Tools" tab or set force_async_genclk_conv option to 1 in project file to enable. This should only be set if asynchronous control logic cannot cause a clock edge.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 266MB peak: 287MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 285MB peak: 304MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 290MB peak: 304MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 290MB peak: 304MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 285MB peak: 304MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 285MB peak: 304MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 285MB peak: 304MB)


Finished preparing to map (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 285MB peak: 304MB)


Finished technology mapping (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:38s; Memory used current: 320MB peak: 372MB)

@N: FA101 |Net "q_fifo_out[31]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[30]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[29]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[28]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[27]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[26]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[25]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[24]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[23]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[22]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[21]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[20]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[19]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[18]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[17]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[16]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[15]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[14]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[13]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[12]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[11]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[10]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[9]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[8]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[7]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[6]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[5]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[4]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[3]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[2]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[1]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[0]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[31]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[30]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[29]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[28]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[27]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[26]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[25]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[24]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[23]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[22]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[21]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[20]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[19]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[18]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[17]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[16]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[15]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[14]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[13]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[12]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[11]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[10]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[9]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[8]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[7]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[6]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[5]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[4]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[3]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[2]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[1]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[0]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "reset" with "2134" loads has been buffered by "71" buffers due to hard fanout limit of "30" 
@N: MF321 |224 registers to be packed into RAMs/DSPs blocks 
		bp_lmr_fir_inst.tap_value[0]
		bp_lmr_fir_inst.tap_value[1]
		bp_lmr_fir_inst.tap_value[2]
		bp_lmr_fir_inst.tap_value[3]
		bp_lmr_fir_inst.tap_value[4]
		bp_lmr_fir_inst.tap_value[5]
		bp_lmr_fir_inst.tap_value[6]
		bp_lmr_fir_inst.tap_value[7]
		bp_lmr_fir_inst.tap_value[8]
		bp_lmr_fir_inst.tap_value[9]
		bp_lmr_fir_inst.tap_value[10]
		bp_lmr_fir_inst.tap_value[11]
		bp_lmr_fir_inst.tap_value[12]
		bp_lmr_fir_inst.tap_value[13]
		bp_lmr_fir_inst.tap_value[14]
		bp_lmr_fir_inst.tap_value[15]
		bp_lmr_fir_inst.tap_value[16]
		bp_lmr_fir_inst.tap_value[17]
		bp_lmr_fir_inst.tap_value[18]
		bp_lmr_fir_inst.tap_value[19]
		bp_lmr_fir_inst.tap_value[20]
		bp_lmr_fir_inst.tap_value[21]
		bp_lmr_fir_inst.tap_value[22]
		bp_lmr_fir_inst.tap_value[23]
		bp_lmr_fir_inst.tap_value[24]
		bp_lmr_fir_inst.tap_value[25]
		bp_lmr_fir_inst.tap_value[26]
		bp_lmr_fir_inst.tap_value[27]
		bp_lmr_fir_inst.tap_value[28]
		bp_lmr_fir_inst.tap_value[29]
		bp_lmr_fir_inst.tap_value[30]
		bp_lmr_fir_inst.tap_value[31]
		bp_pilot_fir_inst.tap_value[0]
		bp_pilot_fir_inst.tap_value[1]
		bp_pilot_fir_inst.tap_value[2]
		bp_pilot_fir_inst.tap_value[3]
		bp_pilot_fir_inst.tap_value[4]
		bp_pilot_fir_inst.tap_value[5]
		bp_pilot_fir_inst.tap_value[6]
		bp_pilot_fir_inst.tap_value[7]
		bp_pilot_fir_inst.tap_value[8]
		bp_pilot_fir_inst.tap_value[9]
		bp_pilot_fir_inst.tap_value[10]
		bp_pilot_fir_inst.tap_value[11]
		bp_pilot_fir_inst.tap_value[12]
		bp_pilot_fir_inst.tap_value[13]
		bp_pilot_fir_inst.tap_value[14]
		bp_pilot_fir_inst.tap_value[15]
		bp_pilot_fir_inst.tap_value[16]
		bp_pilot_fir_inst.tap_value[17]
		bp_pilot_fir_inst.tap_value[18]
		bp_pilot_fir_inst.tap_value[19]
		bp_pilot_fir_inst.tap_value[20]
		bp_pilot_fir_inst.tap_value[21]
		bp_pilot_fir_inst.tap_value[22]
		bp_pilot_fir_inst.tap_value[23]
		bp_pilot_fir_inst.tap_value[24]
		bp_pilot_fir_inst.tap_value[25]
		bp_pilot_fir_inst.tap_value[26]
		bp_pilot_fir_inst.tap_value[27]
		bp_pilot_fir_inst.tap_value[28]
		bp_pilot_fir_inst.tap_value[29]
		bp_pilot_fir_inst.tap_value[30]
		bp_pilot_fir_inst.tap_value[31]
		fir_cmplx_inst.imagtap_value[0]
		fir_cmplx_inst.imagtap_value[1]
		fir_cmplx_inst.imagtap_value[2]
		fir_cmplx_inst.imagtap_value[3]
		fir_cmplx_inst.imagtap_value[4]
		fir_cmplx_inst.imagtap_value[5]
		fir_cmplx_inst.imagtap_value[6]
		fir_cmplx_inst.imagtap_value[7]
		fir_cmplx_inst.imagtap_value[8]
		fir_cmplx_inst.imagtap_value[9]
		fir_cmplx_inst.imagtap_value[10]
		fir_cmplx_inst.imagtap_value[11]
		fir_cmplx_inst.imagtap_value[12]
		fir_cmplx_inst.imagtap_value[13]
		fir_cmplx_inst.imagtap_value[14]
		fir_cmplx_inst.imagtap_value[15]
		fir_cmplx_inst.imagtap_value[16]
		fir_cmplx_inst.imagtap_value[17]
		fir_cmplx_inst.imagtap_value[18]
		fir_cmplx_inst.imagtap_value[19]
		fir_cmplx_inst.imagtap_value[20]
		fir_cmplx_inst.imagtap_value[21]
		fir_cmplx_inst.imagtap_value[22]
		fir_cmplx_inst.imagtap_value[23]
		fir_cmplx_inst.imagtap_value[24]
		fir_cmplx_inst.imagtap_value[25]
		fir_cmplx_inst.imagtap_value[26]
		fir_cmplx_inst.imagtap_value[27]
		fir_cmplx_inst.imagtap_value[28]
		fir_cmplx_inst.imagtap_value[29]
		fir_cmplx_inst.imagtap_value[30]
		fir_cmplx_inst.imagtap_value[31]
		fir_cmplx_inst.realtap_value[0]
		fir_cmplx_inst.realtap_value[1]
		fir_cmplx_inst.realtap_value[2]
		fir_cmplx_inst.realtap_value[3]
		fir_cmplx_inst.realtap_value[4]
		fir_cmplx_inst.realtap_value[5]
		fir_cmplx_inst.realtap_value[6]
		fir_cmplx_inst.realtap_value[7]
		fir_cmplx_inst.realtap_value[8]
		fir_cmplx_inst.realtap_value[9]
		fir_cmplx_inst.realtap_value[10]
		fir_cmplx_inst.realtap_value[11]
		fir_cmplx_inst.realtap_value[12]
		fir_cmplx_inst.realtap_value[13]
		fir_cmplx_inst.realtap_value[14]
		fir_cmplx_inst.realtap_value[15]
		fir_cmplx_inst.realtap_value[16]
		fir_cmplx_inst.realtap_value[17]
		fir_cmplx_inst.realtap_value[18]
		fir_cmplx_inst.realtap_value[19]
		fir_cmplx_inst.realtap_value[20]
		fir_cmplx_inst.realtap_value[21]
		fir_cmplx_inst.realtap_value[22]
		fir_cmplx_inst.realtap_value[23]
		fir_cmplx_inst.realtap_value[24]
		fir_cmplx_inst.realtap_value[25]
		fir_cmplx_inst.realtap_value[26]
		fir_cmplx_inst.realtap_value[27]
		fir_cmplx_inst.realtap_value[28]
		fir_cmplx_inst.realtap_value[29]
		fir_cmplx_inst.realtap_value[30]
		fir_cmplx_inst.realtap_value[31]
		hp_pilot_fir_inst.tap_value[0]
		hp_pilot_fir_inst.tap_value[1]
		hp_pilot_fir_inst.tap_value[2]
		hp_pilot_fir_inst.tap_value[3]
		hp_pilot_fir_inst.tap_value[4]
		hp_pilot_fir_inst.tap_value[5]
		hp_pilot_fir_inst.tap_value[6]
		hp_pilot_fir_inst.tap_value[7]
		hp_pilot_fir_inst.tap_value[8]
		hp_pilot_fir_inst.tap_value[9]
		hp_pilot_fir_inst.tap_value[10]
		hp_pilot_fir_inst.tap_value[11]
		hp_pilot_fir_inst.tap_value[12]
		hp_pilot_fir_inst.tap_value[13]
		hp_pilot_fir_inst.tap_value[14]
		hp_pilot_fir_inst.tap_value[15]
		hp_pilot_fir_inst.tap_value[16]
		hp_pilot_fir_inst.tap_value[17]
		hp_pilot_fir_inst.tap_value[18]
		hp_pilot_fir_inst.tap_value[19]
		hp_pilot_fir_inst.tap_value[20]
		hp_pilot_fir_inst.tap_value[21]
		hp_pilot_fir_inst.tap_value[22]
		hp_pilot_fir_inst.tap_value[23]
		hp_pilot_fir_inst.tap_value[24]
		hp_pilot_fir_inst.tap_value[25]
		hp_pilot_fir_inst.tap_value[26]
		hp_pilot_fir_inst.tap_value[27]
		hp_pilot_fir_inst.tap_value[28]
		hp_pilot_fir_inst.tap_value[29]
		hp_pilot_fir_inst.tap_value[30]
		hp_pilot_fir_inst.tap_value[31]
		lmr_fir_inst.tap_value[0]
		lmr_fir_inst.tap_value[1]
		lmr_fir_inst.tap_value[2]
		lmr_fir_inst.tap_value[3]
		lmr_fir_inst.tap_value[4]
		lmr_fir_inst.tap_value[5]
		lmr_fir_inst.tap_value[6]
		lmr_fir_inst.tap_value[7]
		lmr_fir_inst.tap_value[8]
		lmr_fir_inst.tap_value[9]
		lmr_fir_inst.tap_value[10]
		lmr_fir_inst.tap_value[11]
		lmr_fir_inst.tap_value[12]
		lmr_fir_inst.tap_value[13]
		lmr_fir_inst.tap_value[14]
		lmr_fir_inst.tap_value[15]
		lmr_fir_inst.tap_value[16]
		lmr_fir_inst.tap_value[17]
		lmr_fir_inst.tap_value[18]
		lmr_fir_inst.tap_value[19]
		lmr_fir_inst.tap_value[20]
		lmr_fir_inst.tap_value[21]
		lmr_fir_inst.tap_value[22]
		lmr_fir_inst.tap_value[23]
		lmr_fir_inst.tap_value[24]
		lmr_fir_inst.tap_value[25]
		lmr_fir_inst.tap_value[26]
		lmr_fir_inst.tap_value[27]
		lmr_fir_inst.tap_value[28]
		lmr_fir_inst.tap_value[29]
		lmr_fir_inst.tap_value[30]
		lmr_fir_inst.tap_value[31]
		lpr_fir_inst.tap_value[0]
		lpr_fir_inst.tap_value[1]
		lpr_fir_inst.tap_value[2]
		lpr_fir_inst.tap_value[3]
		lpr_fir_inst.tap_value[4]
		lpr_fir_inst.tap_value[5]
		lpr_fir_inst.tap_value[6]
		lpr_fir_inst.tap_value[7]
		lpr_fir_inst.tap_value[8]
		lpr_fir_inst.tap_value[9]
		lpr_fir_inst.tap_value[10]
		lpr_fir_inst.tap_value[11]
		lpr_fir_inst.tap_value[12]
		lpr_fir_inst.tap_value[13]
		lpr_fir_inst.tap_value[14]
		lpr_fir_inst.tap_value[15]
		lpr_fir_inst.tap_value[16]
		lpr_fir_inst.tap_value[17]
		lpr_fir_inst.tap_value[18]
		lpr_fir_inst.tap_value[19]
		lpr_fir_inst.tap_value[20]
		lpr_fir_inst.tap_value[21]
		lpr_fir_inst.tap_value[22]
		lpr_fir_inst.tap_value[23]
		lpr_fir_inst.tap_value[24]
		lpr_fir_inst.tap_value[25]
		lpr_fir_inst.tap_value[26]
		lpr_fir_inst.tap_value[27]
		lpr_fir_inst.tap_value[28]
		lpr_fir_inst.tap_value[29]
		lpr_fir_inst.tap_value[30]
		lpr_fir_inst.tap_value[31]

New registers created by packing :
		bp_lmr_fir_inst.tap_value_ret
		bp_lmr_fir_inst.tap_value_ret_1
		bp_lmr_fir_inst.tap_value_ret_2
		bp_lmr_fir_inst.tap_value_ret_3
		bp_lmr_fir_inst.tap_value_ret_4
		bp_lmr_fir_inst.tap_value_ret_5
		bp_lmr_fir_inst.tap_value_ret_6
		bp_lmr_fir_inst.tap_value_ret_7
		bp_lmr_fir_inst.tap_value_ret_8
		bp_lmr_fir_inst.tap_value_ret_9
		bp_lmr_fir_inst.tap_value_ret_10
		bp_lmr_fir_inst.tap_value_ret_11
		bp_lmr_fir_inst.tap_value_ret_12
		bp_lmr_fir_inst.tap_value_ret_13
		bp_lmr_fir_inst.tap_value_ret_14
		bp_lmr_fir_inst.tap_value_ret_15
		bp_lmr_fir_inst.tap_value_ret_16
		bp_lmr_fir_inst.tap_value_ret_17
		bp_lmr_fir_inst.tap_value_ret_18
		bp_lmr_fir_inst.tap_value_ret_19
		bp_lmr_fir_inst.tap_value_ret_20
		bp_lmr_fir_inst.tap_value_ret_21
		bp_lmr_fir_inst.tap_value_ret_22
		bp_lmr_fir_inst.tap_value_ret_23
		bp_lmr_fir_inst.tap_value_ret_24
		bp_lmr_fir_inst.tap_value_ret_25
		bp_lmr_fir_inst.tap_value_ret_26
		bp_lmr_fir_inst.tap_value_ret_27
		bp_lmr_fir_inst.tap_value_ret_28
		bp_lmr_fir_inst.tap_value_ret_29
		bp_lmr_fir_inst.tap_value_ret_30
		bp_lmr_fir_inst.tap_value_ret_31
		bp_lmr_fir_inst.tap_value_ret_32
		bp_lmr_fir_inst.tap_value_ret_33
		bp_lmr_fir_inst.tap_value_ret_34_0
		bp_pilot_fir_inst.tap_value_ret
		bp_pilot_fir_inst.tap_value_ret_1
		bp_pilot_fir_inst.tap_value_ret_2
		bp_pilot_fir_inst.tap_value_ret_3
		bp_pilot_fir_inst.tap_value_ret_4
		bp_pilot_fir_inst.tap_value_ret_5
		bp_pilot_fir_inst.tap_value_ret_6
		bp_pilot_fir_inst.tap_value_ret_7
		bp_pilot_fir_inst.tap_value_ret_8
		bp_pilot_fir_inst.tap_value_ret_9
		bp_pilot_fir_inst.tap_value_ret_10
		bp_pilot_fir_inst.tap_value_ret_11
		bp_pilot_fir_inst.tap_value_ret_12
		bp_pilot_fir_inst.tap_value_ret_13
		bp_pilot_fir_inst.tap_value_ret_14
		bp_pilot_fir_inst.tap_value_ret_15
		bp_pilot_fir_inst.tap_value_ret_16
		bp_pilot_fir_inst.tap_value_ret_17
		bp_pilot_fir_inst.tap_value_ret_18
		bp_pilot_fir_inst.tap_value_ret_19
		bp_pilot_fir_inst.tap_value_ret_20
		bp_pilot_fir_inst.tap_value_ret_21
		bp_pilot_fir_inst.tap_value_ret_22
		bp_pilot_fir_inst.tap_value_ret_23
		bp_pilot_fir_inst.tap_value_ret_24
		bp_pilot_fir_inst.tap_value_ret_25
		bp_pilot_fir_inst.tap_value_ret_26
		bp_pilot_fir_inst.tap_value_ret_27
		bp_pilot_fir_inst.tap_value_ret_28
		bp_pilot_fir_inst.tap_value_ret_29
		bp_pilot_fir_inst.tap_value_ret_30
		bp_pilot_fir_inst.tap_value_ret_31
		bp_pilot_fir_inst.tap_value_ret_32
		bp_pilot_fir_inst.tap_value_ret_33
		bp_pilot_fir_inst.tap_value_ret_34_0
		fir_cmplx_inst.imagtap_value_ret
		fir_cmplx_inst.imagtap_value_ret_1
		fir_cmplx_inst.imagtap_value_ret_3
		fir_cmplx_inst.imagtap_value_ret_4
		fir_cmplx_inst.imagtap_value_ret_5
		fir_cmplx_inst.imagtap_value_ret_6
		fir_cmplx_inst.imagtap_value_ret_7
		fir_cmplx_inst.imagtap_value_ret_8
		fir_cmplx_inst.imagtap_value_ret_9
		fir_cmplx_inst.imagtap_value_ret_10
		fir_cmplx_inst.imagtap_value_ret_11
		fir_cmplx_inst.imagtap_value_ret_12
		fir_cmplx_inst.imagtap_value_ret_13
		fir_cmplx_inst.imagtap_value_ret_14
		fir_cmplx_inst.imagtap_value_ret_15
		fir_cmplx_inst.imagtap_value_ret_16
		fir_cmplx_inst.imagtap_value_ret_17
		fir_cmplx_inst.imagtap_value_ret_18
		fir_cmplx_inst.imagtap_value_ret_19
		fir_cmplx_inst.imagtap_value_ret_20
		fir_cmplx_inst.imagtap_value_ret_21
		fir_cmplx_inst.imagtap_value_ret_22
		fir_cmplx_inst.imagtap_value_ret_23
		fir_cmplx_inst.imagtap_value_ret_24
		fir_cmplx_inst.imagtap_value_ret_25
		fir_cmplx_inst.imagtap_value_ret_26
		fir_cmplx_inst.imagtap_value_ret_27
		fir_cmplx_inst.imagtap_value_ret_28
		fir_cmplx_inst.imagtap_value_ret_29
		fir_cmplx_inst.imagtap_value_ret_30
		fir_cmplx_inst.imagtap_value_ret_31
		fir_cmplx_inst.imagtap_value_ret_32
		fir_cmplx_inst.imagtap_value_ret_33
		fir_cmplx_inst.imagtap_value_ret_34_0
		fir_cmplx_inst.realtap_value_ret
		fir_cmplx_inst.realtap_value_ret_1
		fir_cmplx_inst.realtap_value_ret_2
		fir_cmplx_inst.realtap_value_ret_3
		fir_cmplx_inst.realtap_value_ret_4
		fir_cmplx_inst.realtap_value_ret_5
		fir_cmplx_inst.realtap_value_ret_6
		fir_cmplx_inst.realtap_value_ret_7
		fir_cmplx_inst.realtap_value_ret_8
		fir_cmplx_inst.realtap_value_ret_9
		fir_cmplx_inst.realtap_value_ret_10
		fir_cmplx_inst.realtap_value_ret_11
		fir_cmplx_inst.realtap_value_ret_12
		fir_cmplx_inst.realtap_value_ret_13
		fir_cmplx_inst.realtap_value_ret_14
		fir_cmplx_inst.realtap_value_ret_15
		fir_cmplx_inst.realtap_value_ret_16
		fir_cmplx_inst.realtap_value_ret_17
		fir_cmplx_inst.realtap_value_ret_18
		fir_cmplx_inst.realtap_value_ret_19
		fir_cmplx_inst.realtap_value_ret_20
		fir_cmplx_inst.realtap_value_ret_21
		fir_cmplx_inst.realtap_value_ret_22
		fir_cmplx_inst.realtap_value_ret_23
		fir_cmplx_inst.realtap_value_ret_24
		fir_cmplx_inst.realtap_value_ret_25
		fir_cmplx_inst.realtap_value_ret_26
		fir_cmplx_inst.realtap_value_ret_27
		fir_cmplx_inst.realtap_value_ret_28
		fir_cmplx_inst.realtap_value_ret_29
		fir_cmplx_inst.realtap_value_ret_30
		fir_cmplx_inst.realtap_value_ret_31
		fir_cmplx_inst.realtap_value_ret_32
		fir_cmplx_inst.realtap_value_ret_33
		fir_cmplx_inst.realtap_value_ret_34_0
		hp_pilot_fir_inst.tap_value_ret
		hp_pilot_fir_inst.tap_value_ret_1
		hp_pilot_fir_inst.tap_value_ret_2
		hp_pilot_fir_inst.tap_value_ret_3
		hp_pilot_fir_inst.tap_value_ret_4
		hp_pilot_fir_inst.tap_value_ret_5
		hp_pilot_fir_inst.tap_value_ret_6
		hp_pilot_fir_inst.tap_value_ret_7
		hp_pilot_fir_inst.tap_value_ret_8
		hp_pilot_fir_inst.tap_value_ret_9
		hp_pilot_fir_inst.tap_value_ret_10
		hp_pilot_fir_inst.tap_value_ret_11
		hp_pilot_fir_inst.tap_value_ret_12
		hp_pilot_fir_inst.tap_value_ret_13
		hp_pilot_fir_inst.tap_value_ret_14
		hp_pilot_fir_inst.tap_value_ret_15
		hp_pilot_fir_inst.tap_value_ret_16
		hp_pilot_fir_inst.tap_value_ret_17
		hp_pilot_fir_inst.tap_value_ret_18
		hp_pilot_fir_inst.tap_value_ret_19
		hp_pilot_fir_inst.tap_value_ret_20
		hp_pilot_fir_inst.tap_value_ret_21
		hp_pilot_fir_inst.tap_value_ret_22
		hp_pilot_fir_inst.tap_value_ret_23
		hp_pilot_fir_inst.tap_value_ret_24
		hp_pilot_fir_inst.tap_value_ret_25
		hp_pilot_fir_inst.tap_value_ret_26
		hp_pilot_fir_inst.tap_value_ret_27
		hp_pilot_fir_inst.tap_value_ret_28
		hp_pilot_fir_inst.tap_value_ret_29
		hp_pilot_fir_inst.tap_value_ret_30
		hp_pilot_fir_inst.tap_value_ret_31
		hp_pilot_fir_inst.tap_value_ret_32
		hp_pilot_fir_inst.tap_value_ret_33
		hp_pilot_fir_inst.tap_value_ret_34_0
		lmr_fir_inst.tap_value_ret
		lmr_fir_inst.tap_value_ret_1
		lmr_fir_inst.tap_value_ret_2
		lmr_fir_inst.tap_value_ret_3
		lmr_fir_inst.tap_value_ret_4
		lmr_fir_inst.tap_value_ret_5
		lmr_fir_inst.tap_value_ret_6
		lmr_fir_inst.tap_value_ret_7
		lmr_fir_inst.tap_value_ret_8
		lmr_fir_inst.tap_value_ret_9
		lmr_fir_inst.tap_value_ret_10
		lmr_fir_inst.tap_value_ret_11
		lmr_fir_inst.tap_value_ret_12
		lmr_fir_inst.tap_value_ret_13
		lmr_fir_inst.tap_value_ret_14
		lmr_fir_inst.tap_value_ret_15
		lmr_fir_inst.tap_value_ret_16
		lmr_fir_inst.tap_value_ret_17
		lmr_fir_inst.tap_value_ret_18
		lmr_fir_inst.tap_value_ret_19
		lmr_fir_inst.tap_value_ret_20
		lmr_fir_inst.tap_value_ret_21
		lmr_fir_inst.tap_value_ret_22
		lmr_fir_inst.tap_value_ret_23
		lmr_fir_inst.tap_value_ret_24
		lmr_fir_inst.tap_value_ret_25
		lmr_fir_inst.tap_value_ret_26
		lmr_fir_inst.tap_value_ret_27
		lmr_fir_inst.tap_value_ret_28
		lmr_fir_inst.tap_value_ret_29
		lmr_fir_inst.tap_value_ret_30
		lmr_fir_inst.tap_value_ret_31
		lmr_fir_inst.tap_value_ret_32
		lmr_fir_inst.tap_value_ret_33
		lmr_fir_inst.tap_value_ret_34_0
		lpr_fir_inst.tap_value_ret
		lpr_fir_inst.tap_value_ret_1
		lpr_fir_inst.tap_value_ret_2
		lpr_fir_inst.tap_value_ret_3
		lpr_fir_inst.tap_value_ret_4
		lpr_fir_inst.tap_value_ret_5
		lpr_fir_inst.tap_value_ret_6
		lpr_fir_inst.tap_value_ret_7
		lpr_fir_inst.tap_value_ret_8
		lpr_fir_inst.tap_value_ret_9
		lpr_fir_inst.tap_value_ret_10
		lpr_fir_inst.tap_value_ret_11
		lpr_fir_inst.tap_value_ret_12
		lpr_fir_inst.tap_value_ret_13
		lpr_fir_inst.tap_value_ret_14
		lpr_fir_inst.tap_value_ret_15
		lpr_fir_inst.tap_value_ret_16
		lpr_fir_inst.tap_value_ret_17
		lpr_fir_inst.tap_value_ret_18
		lpr_fir_inst.tap_value_ret_19
		lpr_fir_inst.tap_value_ret_20
		lpr_fir_inst.tap_value_ret_21
		lpr_fir_inst.tap_value_ret_22
		lpr_fir_inst.tap_value_ret_23
		lpr_fir_inst.tap_value_ret_24
		lpr_fir_inst.tap_value_ret_25
		lpr_fir_inst.tap_value_ret_26
		lpr_fir_inst.tap_value_ret_27
		lpr_fir_inst.tap_value_ret_28
		lpr_fir_inst.tap_value_ret_29
		lpr_fir_inst.tap_value_ret_30
		lpr_fir_inst.tap_value_ret_31
		lpr_fir_inst.tap_value_ret_32
		lpr_fir_inst.tap_value_ret_33
		lpr_fir_inst.tap_value_ret_34_0
		read_iq_inst.state_ret_2
		read_iq_inst.state_ret_5

@N: MF322 |Retiming summary: 224 registers retimed to 463 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 224 registers retimed to 463

Original and Pipelined registers replaced by retiming :

New registers created by retiming :


		#####   END RETIMING REPORT  #####


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:44s; Memory used current: 328MB peak: 372MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:45s; Memory used current: 332MB peak: 372MB)

FSM Explorer successful!
Process took 0h:00m:45s realtime, 0h:00m:45s cputime
# Wed Mar  6 14:53:42 2024

###########################################################]
Premap Report

# Wed Mar  6 14:53:42 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Reading constraint file: /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_fsm.sdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_scck.rpt 
Printing clock  summary report in "/home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_scck.rpt" file 
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF474 |No compile point is identified in Automatic Compile Point mode
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 129MB)

@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.y_in_rd_en because it is equivalent to instance mult_demod_lmr_inst.x_in_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":63:8:63:11|Removing sequential instance remainder[31:0] (in view: work.div_64s_32s(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":63:8:63:11|Removing sequential instance overflow (in view: work.div_64s_32s(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[31:0] (in view: work.fifo_32s_1024s_11s_3(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[31:0] (in view: work.fifo_32s_1024s_11s_2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Removing sequential instance fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Removing sequential instance fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 219MB)



Clock Summary
******************

          Start                                               Requested     Requested     Clock                             Clock                     Clock
Level     Clock                                               Frequency     Period        Type                              Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                              1.0 MHz       1000.000      system                            system_clkgroup           290  
                                                                                                                                                           
0 -       fm_radio|clock                                      1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     3410 
1 .         div_64s_32s|state_derived_clock[4]                1.0 MHz       1000.000      derived (from fm_radio|clock)     Autoconstr_clkgroup_0     220  
1 .         read_iq_32s_16s_8s_10s|state_derived_clock[0]     1.0 MHz       1000.000      derived (from fm_radio|clock)     Autoconstr_clkgroup_0     176  
1 .         multiply_32s_0|state_derived_clock[0]             1.0 MHz       1000.000      derived (from fm_radio|clock)     Autoconstr_clkgroup_0     129  
1 .         multiply_32s_1|state_derived_clock[0]             1.0 MHz       1000.000      derived (from fm_radio|clock)     Autoconstr_clkgroup_0     129  
1 .         gain_32s_10s_0|state_derived_clock[0]             1.0 MHz       1000.000      derived (from fm_radio|clock)     Autoconstr_clkgroup_0     98   
1 .         gain_32s_10s_1|state_derived_clock[0]             1.0 MHz       1000.000      derived (from fm_radio|clock)     Autoconstr_clkgroup_0     98   
===========================================================================================================================================================



Clock Load Summary
***********************

                                                  Clock     Source                                                                      Clock Pin                                                      Non-clock Pin                                      Non-clock Pin                                                     
Clock                                             Load      Pin                                                                         Seq Example                                                    Seq Example                                        Comb Example                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            290       -                                                                           right_gain_inst.out_wr_en.C                                    -                                                  -                                                                 
                                                                                                                                                                                                                                                                                                                            
fm_radio|clock                                    3410      clock(port)                                                                 right_gain_fifo_inst.fifo_buf[31:0].CLK                        -                                                  -                                                                 
div_64s_32s|state_derived_clock[4]                220       demodulate_inst.qarctan_inst.divider_inst.state[4:0].Q[4](statemachine)     demodulate_inst.qarctan_inst.divider_inst.quotient[63:0].C     demodulate_inst.state[4:0].I[1]                    demodulate_inst.state_c13.I[0](inv)                               
read_iq_32s_16s_8s_10s|state_derived_clock[0]     176       read_iq_inst.state[0].Q[0](dffr)                                            read_iq_inst.i_buff[7:0].C                                     q_fifo_inst.fifo_buf[31:0].WE[0]                   q_fifo_inst.p_write_buffer\.un11_wr_addr_t.I[1](and)              
multiply_32s_0|state_derived_clock[0]             129       mult_demod_lmr_inst.state[0].Q[0](dffr)                                     mult_demod_lmr_inst.x_in_rd_en.C                               mult_demod_lmr_fifo.fifo_buf[31:0].WE[0]           mult_demod_lmr_fifo.p_write_buffer\.un11_wr_addr_t.I[1](and)      
multiply_32s_1|state_derived_clock[0]             129       square_bp_pilot_inst.state[0].Q[0](dffr)                                    square_bp_pilot_inst.x_in_rd_en.C                              square_bp_pilot_fifo_inst.fifo_buf[31:0].WE[0]     square_bp_pilot_fifo_inst.p_write_buffer\.un11_wr_addr_t.I[1](and)
gain_32s_10s_0|state_derived_clock[0]             98        right_gain_inst.state[0].Q[0](dffr)                                         right_gain_inst.dout[31:0].C                                   right_gain_inst.temp_in[31:0].E                    right_gain_inst.un1_state_1.I[0](inv)                             
gain_32s_10s_1|state_derived_clock[0]             98        left_gain_inst.state[0].Q[0](dffr)                                          left_gain_inst.dout[31:0].C                                    left_gain_inst.temp_in[31:0].E                     left_gain_inst.un1_state_1.I[0](inv)                              
============================================================================================================================================================================================================================================================================================================================

@W: MT531 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":87:4:87:7|Found signal identified as System clock which controls 290 sequential elements including fir_cmplx_inst.yreal_out_din[31:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":63:4:63:12|Found inferred clock fm_radio|clock which controls 3410 sequential elements including read_iq_fifo_in_inst.empty. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 219MB)

Encoding state machine state[2:0] (in view: work.fir_cmplx_20s_1s_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[4:0] (in view: work.div_64s_32s(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
Encoding state machine state[4:0] (in view: work.demodulate(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[2:0] (in view: work.fir_32s_8s_Z2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.fir_32s_1s_Z3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.fir_32s_1s_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.fir_32s_1s_Z5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.fir_32s_8s_Z6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.iir_2s_1s_Z7_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":40:0:40:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_1s_Z7_1(verilog)); safe FSM implementation is not required.
Encoding state machine state[3:0] (in view: work.iir_2s_1s_Z7_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":40:0:40:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_1s_Z7_0(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 219MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 219MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 59MB peak: 219MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar  6 14:53:44 2024

###########################################################]
Map & Optimize Report

# Wed Mar  6 14:53:44 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)

@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":25:0:25:8|Removing sequential instance square_bp_pilot_inst.in2[31:0] because it is equivalent to instance square_bp_pilot_inst.in1[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 213MB)

@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":25:0:25:8|Removing sequential instance square_bp_pilot_inst.in1[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Found counter in view:work.fir_cmplx_20s_1s_Z1(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_cmplx_20s_1s_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[4:0] (in view: work.demodulate(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[4:0] (in view: work.div_64s_32s(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
Encoding state machine state[2:0] (in view: work.fir_32s_8s_Z2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.fir_32s_1s_Z3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.fir_32s_1s_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.fir_32s_1s_Z5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.fir_32s_8s_Z6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.iir_2s_1s_Z7_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":40:0:40:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_1s_Z7_1(verilog)); safe FSM implementation is not required.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fifo_32s_1024s_11s_1(verilog) instance wr_addr[10:0] 
Encoding state machine state[3:0] (in view: work.iir_2s_1s_Z7_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":40:0:40:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_1s_Z7_0(verilog)); safe FSM implementation is not required.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fifo_32s_1024s_11s_0(verilog) instance wr_addr[10:0] 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 213MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 213MB)

@N: FA331 :"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv":3:7:3:9|Found black box add without a syn_resources attribute. Reports exclude any lcells for this instance 
@N: FA331 :"/home/mwp8699/CE387-Assignments/final_project/sv/sub.sv":3:7:3:9|Found black box sub without a syn_resources attribute. Reports exclude any lcells for this instance 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_8s_1024s_11s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[8] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[9] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[10] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[11] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[12] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[13] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[14] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[15] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[16] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[17] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[18] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[19] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[20] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[21] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[22] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[23] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[24] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[25] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[26] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[27] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[28] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[29] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[30] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[31] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[8] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[9] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[10] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[11] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[12] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[13] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[14] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[15] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[16] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[17] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[18] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[19] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[20] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[21] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[22] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[23] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[24] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[25] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[26] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[27] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[28] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[29] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[30] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[31] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[8] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[9] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[10] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[11] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[12] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[13] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[14] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[15] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[16] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[17] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[18] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[19] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[20] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[21] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[22] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[23] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[24] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[25] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[26] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synlog/proj_1_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[0] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[1] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[2] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[3] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[4] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[5] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[6] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[7] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[8] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[9] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[10] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[11] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[12] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[13] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[14] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[15] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[16] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[17] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[18] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[19] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[20] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[21] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[22] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[23] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[24] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[25] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[26] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[27] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[28] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[29] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[30] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[31] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[0] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[1] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[2] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[3] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[4] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[5] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[6] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[7] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[8] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[9] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[10] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[11] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[12] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[13] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[14] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[15] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[16] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[17] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[18] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[19] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[20] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[21] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[22] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[23] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[24] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[25] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[26] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[27] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[28] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[29] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[30] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[31] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM fifo_buf[7:0] (in view: work.fifo_8s_1024s_11s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_1s_Z4(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_1s_Z5(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_8s_Z6(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_8s_Z2(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|RAM imagshift_reg_CR31[31:0] (in view: work.fir_cmplx_20s_1s_Z1(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_1s_Z3(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|RAM realshift_reg_CR31[31:0] (in view: work.fir_cmplx_20s_1s_Z1(verilog)) is 32 words by 32 bits.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[31:0] (in view: work.fifo_32s_1024s_11s_3_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register dout[31:0] (in view: work.fifo_32s_1024s_11s_3_1(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 213MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 213MB)

@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[3] because it is equivalent to instance left_gain_inst.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[2] because it is equivalent to instance left_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[3] because it is equivalent to instance right_gain_inst.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[2] because it is equivalent to instance right_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[31] because it is equivalent to instance right_gain_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[30] because it is equivalent to instance right_gain_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[29] because it is equivalent to instance right_gain_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[28] because it is equivalent to instance right_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[27] because it is equivalent to instance right_gain_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[31] because it is equivalent to instance read_iq_inst.i_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[30] because it is equivalent to instance read_iq_inst.i_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[29] because it is equivalent to instance read_iq_inst.i_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[28] because it is equivalent to instance read_iq_inst.i_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[27] because it is equivalent to instance read_iq_inst.i_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[31] because it is equivalent to instance left_gain_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[30] because it is equivalent to instance left_gain_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[29] because it is equivalent to instance left_gain_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[28] because it is equivalent to instance left_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[27] because it is equivalent to instance left_gain_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[31] because it is equivalent to instance read_iq_inst.q_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[30] because it is equivalent to instance read_iq_inst.q_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[29] because it is equivalent to instance read_iq_inst.q_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[28] because it is equivalent to instance read_iq_inst.q_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[27] because it is equivalent to instance read_iq_inst.q_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[31] because it is equivalent to instance square_bp_pilot_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[30] because it is equivalent to instance square_bp_pilot_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[29] because it is equivalent to instance square_bp_pilot_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[28] because it is equivalent to instance square_bp_pilot_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[27] because it is equivalent to instance square_bp_pilot_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[26] because it is equivalent to instance square_bp_pilot_inst.dout[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[25] because it is equivalent to instance square_bp_pilot_inst.dout[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[24] because it is equivalent to instance square_bp_pilot_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[23] because it is equivalent to instance square_bp_pilot_inst.dout[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[31] because it is equivalent to instance mult_demod_lmr_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[30] because it is equivalent to instance mult_demod_lmr_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[29] because it is equivalent to instance mult_demod_lmr_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[28] because it is equivalent to instance mult_demod_lmr_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[27] because it is equivalent to instance mult_demod_lmr_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[26] because it is equivalent to instance mult_demod_lmr_inst.dout[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[25] because it is equivalent to instance mult_demod_lmr_inst.dout[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[24] because it is equivalent to instance mult_demod_lmr_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[23] because it is equivalent to instance mult_demod_lmr_inst.dout[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[0] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[1] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[2] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[3] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.imagshift_reg_CF4[4] because it is equivalent to instance fir_cmplx_inst.realshift_reg_CF4[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[9] because it is equivalent to instance read_iq_inst.i_out[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[8] because it is equivalent to instance read_iq_inst.i_out[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[7] because it is equivalent to instance read_iq_inst.i_out[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[6] because it is equivalent to instance read_iq_inst.i_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[5] because it is equivalent to instance read_iq_inst.i_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[4] because it is equivalent to instance read_iq_inst.i_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[3] because it is equivalent to instance read_iq_inst.i_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[2] because it is equivalent to instance read_iq_inst.i_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[1] because it is equivalent to instance read_iq_inst.q_out[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[0] because it is equivalent to instance read_iq_inst.q_out[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[9] because it is equivalent to instance read_iq_inst.q_out[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[8] because it is equivalent to instance read_iq_inst.q_out[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[7] because it is equivalent to instance read_iq_inst.q_out[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[6] because it is equivalent to instance read_iq_inst.q_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[5] because it is equivalent to instance read_iq_inst.q_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[4] because it is equivalent to instance read_iq_inst.q_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[3] because it is equivalent to instance read_iq_inst.q_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[2] because it is equivalent to instance read_iq_inst.q_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[1] because it is equivalent to instance left_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[26] because it is equivalent to instance right_gain_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance square_bp_pilot_inst.dout[22] because it is equivalent to instance square_bp_pilot_inst.dout[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[26] because it is equivalent to instance read_iq_inst.i_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.dout[22] because it is equivalent to instance mult_demod_lmr_inst.dout[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[26] because it is equivalent to instance read_iq_inst.q_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[1] because it is equivalent to instance read_iq_inst.q_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[26] because it is equivalent to instance left_gain_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[1] because it is equivalent to instance right_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance read_iq_fifo_in_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance i_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance q_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance real_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance imag_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance demod_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance lpr_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance bp_lmr_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance bp_pilot_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance square_bp_pilot_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance hp_pilot_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance mult_demod_lmr_fifo.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance lmr_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance left_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance right_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance left_gain_fifo_inst.wr_addr[10:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance right_gain_fifo_inst.wr_addr[10:0] 
@W: MO160 :|Register bit right_deemph_inst.ytap_value_0_0[18] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit left_deemph_inst.ytap_value_0_0[18] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MF564 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":87:71:87:106|No value specified for address 00000 for ROM lmr_fir_inst.y_15[10:0] (in view: work.fm_radio(verilog)). Assuming value of zero for this address. 
@W: MF564 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":87:71:87:106|No value specified for address 00000 for ROM bp_pilot_fir_inst.y_9[9:0] (in view: work.fm_radio(verilog)). Assuming value of zero for this address. 
@W: MF564 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":87:71:87:106|No value specified for address 00000 for ROM bp_lmr_fir_inst.y_6[8:0] (in view: work.fm_radio(verilog)). Assuming value of zero for this address. 
@W: MF564 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":87:71:87:106|No value specified for address 00000 for ROM lpr_fir_inst.y_3[10:0] (in view: work.fm_radio(verilog)). Assuming value of zero for this address. 
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM lmr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Ram lmr_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM hp_pilot_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Ram hp_pilot_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM bp_pilot_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Ram bp_pilot_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM bp_lmr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Ram bp_lmr_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|RAM lpr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":31:0:31:8|Ram lpr_fir_inst.shift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|RAM fir_cmplx_inst.imagshift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Ram fir_cmplx_inst.imagshift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|RAM fir_cmplx_inst.realshift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) is 32 words by 32 bits.
@W: MF136 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Unknown RAM style no_rw_check
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":48:0:48:8|Ram fir_cmplx_inst.realshift_reg_CR31[31:0] will be mapped into logic and will consume around 1024 register resources.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":113:27:113:44|Removing sequential instance G_1152 because it is equivalent to instance G_1137. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":113:27:113:44|Removing sequential instance G_1137 because it is equivalent to instance G_1121. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":113:27:113:44|Removing sequential instance G_1121 because it is equivalent to instance G_1106. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":113:27:113:44|Removing sequential instance G_1106 because it is equivalent to instance G_1089. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 264MB peak: 287MB)

@N: MF578 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Incompatible asynchronous control logic preventing generated clock conversion of square_bp_pilot_inst.dout[21] (in view: work.fm_radio(verilog)). Check "Force Generated Clock Conversion with Asynchronous Signals" in "GCC & Prototyping Tools" tab or set force_async_genclk_conv option to 1 in project file to enable. This should only be set if asynchronous control logic cannot cause a clock edge.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 264MB peak: 287MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 282MB peak: 306MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 287MB peak: 306MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 287MB peak: 306MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 282MB peak: 306MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 281MB peak: 306MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 281MB peak: 306MB)


Finished preparing to map (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 281MB peak: 306MB)


Finished technology mapping (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:42s; Memory used current: 306MB peak: 367MB)

@N: FA101 |Net "q_fifo_out[31]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[30]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[29]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[28]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[27]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[26]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[25]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[24]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[23]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[22]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[21]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[20]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[19]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[18]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[17]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[16]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[15]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[14]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[13]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[12]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[11]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[10]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[9]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[8]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[7]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[6]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[5]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[4]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[3]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[2]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[1]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "q_fifo_out[0]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[31]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[30]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[29]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[28]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[27]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[26]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[25]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[24]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[23]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[22]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[21]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[20]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[19]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[18]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[17]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[16]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[15]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[14]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[13]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[12]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[11]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[10]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[9]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[8]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[7]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[6]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[5]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[4]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[3]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[2]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[1]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "i_fifo_out[0]" with "33" loads has been buffered by "1" buffers due to hard fanout limit of "30" 
@N: FA101 |Net "reset" with "2180" loads has been buffered by "72" buffers due to hard fanout limit of "30" 
@N: MF321 |225 registers to be packed into RAMs/DSPs blocks 
		bp_lmr_fir_inst.tap_value[0]
		bp_lmr_fir_inst.tap_value[1]
		bp_lmr_fir_inst.tap_value[2]
		bp_lmr_fir_inst.tap_value[3]
		bp_lmr_fir_inst.tap_value[4]
		bp_lmr_fir_inst.tap_value[5]
		bp_lmr_fir_inst.tap_value[6]
		bp_lmr_fir_inst.tap_value[7]
		bp_lmr_fir_inst.tap_value[8]
		bp_lmr_fir_inst.tap_value[9]
		bp_lmr_fir_inst.tap_value[10]
		bp_lmr_fir_inst.tap_value[11]
		bp_lmr_fir_inst.tap_value[12]
		bp_lmr_fir_inst.tap_value[13]
		bp_lmr_fir_inst.tap_value[14]
		bp_lmr_fir_inst.tap_value[15]
		bp_lmr_fir_inst.tap_value[16]
		bp_lmr_fir_inst.tap_value[17]
		bp_lmr_fir_inst.tap_value[18]
		bp_lmr_fir_inst.tap_value[19]
		bp_lmr_fir_inst.tap_value[20]
		bp_lmr_fir_inst.tap_value[21]
		bp_lmr_fir_inst.tap_value[22]
		bp_lmr_fir_inst.tap_value[23]
		bp_lmr_fir_inst.tap_value[24]
		bp_lmr_fir_inst.tap_value[25]
		bp_lmr_fir_inst.tap_value[26]
		bp_lmr_fir_inst.tap_value[27]
		bp_lmr_fir_inst.tap_value[28]
		bp_lmr_fir_inst.tap_value[29]
		bp_lmr_fir_inst.tap_value[30]
		bp_lmr_fir_inst.tap_value[31]
		bp_pilot_fir_inst.tap_value[0]
		bp_pilot_fir_inst.tap_value[1]
		bp_pilot_fir_inst.tap_value[2]
		bp_pilot_fir_inst.tap_value[3]
		bp_pilot_fir_inst.tap_value[4]
		bp_pilot_fir_inst.tap_value[5]
		bp_pilot_fir_inst.tap_value[6]
		bp_pilot_fir_inst.tap_value[7]
		bp_pilot_fir_inst.tap_value[8]
		bp_pilot_fir_inst.tap_value[9]
		bp_pilot_fir_inst.tap_value[10]
		bp_pilot_fir_inst.tap_value[11]
		bp_pilot_fir_inst.tap_value[12]
		bp_pilot_fir_inst.tap_value[13]
		bp_pilot_fir_inst.tap_value[14]
		bp_pilot_fir_inst.tap_value[15]
		bp_pilot_fir_inst.tap_value[16]
		bp_pilot_fir_inst.tap_value[17]
		bp_pilot_fir_inst.tap_value[18]
		bp_pilot_fir_inst.tap_value[19]
		bp_pilot_fir_inst.tap_value[20]
		bp_pilot_fir_inst.tap_value[21]
		bp_pilot_fir_inst.tap_value[22]
		bp_pilot_fir_inst.tap_value[23]
		bp_pilot_fir_inst.tap_value[24]
		bp_pilot_fir_inst.tap_value[25]
		bp_pilot_fir_inst.tap_value[26]
		bp_pilot_fir_inst.tap_value[27]
		bp_pilot_fir_inst.tap_value[28]
		bp_pilot_fir_inst.tap_value[29]
		bp_pilot_fir_inst.tap_value[30]
		bp_pilot_fir_inst.tap_value[31]
		fir_cmplx_inst.imagtap_value[0]
		fir_cmplx_inst.imagtap_value[1]
		fir_cmplx_inst.imagtap_value[2]
		fir_cmplx_inst.imagtap_value[3]
		fir_cmplx_inst.imagtap_value[4]
		fir_cmplx_inst.imagtap_value[5]
		fir_cmplx_inst.imagtap_value[6]
		fir_cmplx_inst.imagtap_value[7]
		fir_cmplx_inst.imagtap_value[8]
		fir_cmplx_inst.imagtap_value[9]
		fir_cmplx_inst.imagtap_value[10]
		fir_cmplx_inst.imagtap_value[11]
		fir_cmplx_inst.imagtap_value[12]
		fir_cmplx_inst.imagtap_value[13]
		fir_cmplx_inst.imagtap_value[14]
		fir_cmplx_inst.imagtap_value[15]
		fir_cmplx_inst.imagtap_value[16]
		fir_cmplx_inst.imagtap_value[17]
		fir_cmplx_inst.imagtap_value[18]
		fir_cmplx_inst.imagtap_value[19]
		fir_cmplx_inst.imagtap_value[20]
		fir_cmplx_inst.imagtap_value[21]
		fir_cmplx_inst.imagtap_value[22]
		fir_cmplx_inst.imagtap_value[23]
		fir_cmplx_inst.imagtap_value[24]
		fir_cmplx_inst.imagtap_value[25]
		fir_cmplx_inst.imagtap_value[26]
		fir_cmplx_inst.imagtap_value[27]
		fir_cmplx_inst.imagtap_value[28]
		fir_cmplx_inst.imagtap_value[29]
		fir_cmplx_inst.imagtap_value[30]
		fir_cmplx_inst.imagtap_value[31]
		fir_cmplx_inst.realtap_value[0]
		fir_cmplx_inst.realtap_value[1]
		fir_cmplx_inst.realtap_value[2]
		fir_cmplx_inst.realtap_value[3]
		fir_cmplx_inst.realtap_value[4]
		fir_cmplx_inst.realtap_value[5]
		fir_cmplx_inst.realtap_value[6]
		fir_cmplx_inst.realtap_value[7]
		fir_cmplx_inst.realtap_value[8]
		fir_cmplx_inst.realtap_value[9]
		fir_cmplx_inst.realtap_value[10]
		fir_cmplx_inst.realtap_value[11]
		fir_cmplx_inst.realtap_value[12]
		fir_cmplx_inst.realtap_value[13]
		fir_cmplx_inst.realtap_value[14]
		fir_cmplx_inst.realtap_value[15]
		fir_cmplx_inst.realtap_value[16]
		fir_cmplx_inst.realtap_value[17]
		fir_cmplx_inst.realtap_value[18]
		fir_cmplx_inst.realtap_value[19]
		fir_cmplx_inst.realtap_value[20]
		fir_cmplx_inst.realtap_value[21]
		fir_cmplx_inst.realtap_value[22]
		fir_cmplx_inst.realtap_value[23]
		fir_cmplx_inst.realtap_value[24]
		fir_cmplx_inst.realtap_value[25]
		fir_cmplx_inst.realtap_value[26]
		fir_cmplx_inst.realtap_value[27]
		fir_cmplx_inst.realtap_value[28]
		fir_cmplx_inst.realtap_value[29]
		fir_cmplx_inst.realtap_value[30]
		fir_cmplx_inst.realtap_value[31]
		hp_pilot_fir_inst.tap_value[0]
		hp_pilot_fir_inst.tap_value[1]
		hp_pilot_fir_inst.tap_value[2]
		hp_pilot_fir_inst.tap_value[3]
		hp_pilot_fir_inst.tap_value[4]
		hp_pilot_fir_inst.tap_value[5]
		hp_pilot_fir_inst.tap_value[6]
		hp_pilot_fir_inst.tap_value[7]
		hp_pilot_fir_inst.tap_value[8]
		hp_pilot_fir_inst.tap_value[9]
		hp_pilot_fir_inst.tap_value[10]
		hp_pilot_fir_inst.tap_value[11]
		hp_pilot_fir_inst.tap_value[12]
		hp_pilot_fir_inst.tap_value[13]
		hp_pilot_fir_inst.tap_value[14]
		hp_pilot_fir_inst.tap_value[15]
		hp_pilot_fir_inst.tap_value[16]
		hp_pilot_fir_inst.tap_value[17]
		hp_pilot_fir_inst.tap_value[18]
		hp_pilot_fir_inst.tap_value[19]
		hp_pilot_fir_inst.tap_value[20]
		hp_pilot_fir_inst.tap_value[21]
		hp_pilot_fir_inst.tap_value[22]
		hp_pilot_fir_inst.tap_value[23]
		hp_pilot_fir_inst.tap_value[24]
		hp_pilot_fir_inst.tap_value[25]
		hp_pilot_fir_inst.tap_value[26]
		hp_pilot_fir_inst.tap_value[27]
		hp_pilot_fir_inst.tap_value[28]
		hp_pilot_fir_inst.tap_value[29]
		hp_pilot_fir_inst.tap_value[30]
		hp_pilot_fir_inst.tap_value[31]
		lmr_fir_inst.tap_value[0]
		lmr_fir_inst.tap_value[1]
		lmr_fir_inst.tap_value[2]
		lmr_fir_inst.tap_value[3]
		lmr_fir_inst.tap_value[4]
		lmr_fir_inst.tap_value[5]
		lmr_fir_inst.tap_value[6]
		lmr_fir_inst.tap_value[7]
		lmr_fir_inst.tap_value[8]
		lmr_fir_inst.tap_value[9]
		lmr_fir_inst.tap_value[10]
		lmr_fir_inst.tap_value[11]
		lmr_fir_inst.tap_value[12]
		lmr_fir_inst.tap_value[13]
		lmr_fir_inst.tap_value[14]
		lmr_fir_inst.tap_value[15]
		lmr_fir_inst.tap_value[16]
		lmr_fir_inst.tap_value[17]
		lmr_fir_inst.tap_value[18]
		lmr_fir_inst.tap_value[19]
		lmr_fir_inst.tap_value[20]
		lmr_fir_inst.tap_value[21]
		lmr_fir_inst.tap_value[22]
		lmr_fir_inst.tap_value[23]
		lmr_fir_inst.tap_value[24]
		lmr_fir_inst.tap_value[25]
		lmr_fir_inst.tap_value[26]
		lmr_fir_inst.tap_value[27]
		lmr_fir_inst.tap_value[28]
		lmr_fir_inst.tap_value[29]
		lmr_fir_inst.tap_value[30]
		lmr_fir_inst.tap_value[31]
		lpr_fir_inst.tap_value[0]
		lpr_fir_inst.tap_value[1]
		lpr_fir_inst.tap_value[2]
		lpr_fir_inst.tap_value[3]
		lpr_fir_inst.tap_value[4]
		lpr_fir_inst.tap_value[5]
		lpr_fir_inst.tap_value[6]
		lpr_fir_inst.tap_value[7]
		lpr_fir_inst.tap_value[8]
		lpr_fir_inst.tap_value[9]
		lpr_fir_inst.tap_value[10]
		lpr_fir_inst.tap_value[11]
		lpr_fir_inst.tap_value[12]
		lpr_fir_inst.tap_value[13]
		lpr_fir_inst.tap_value[14]
		lpr_fir_inst.tap_value[15]
		lpr_fir_inst.tap_value[16]
		lpr_fir_inst.tap_value[17]
		lpr_fir_inst.tap_value[18]
		lpr_fir_inst.tap_value[19]
		lpr_fir_inst.tap_value[20]
		lpr_fir_inst.tap_value[21]
		lpr_fir_inst.tap_value[22]
		lpr_fir_inst.tap_value[23]
		lpr_fir_inst.tap_value[24]
		lpr_fir_inst.tap_value[25]
		lpr_fir_inst.tap_value[26]
		lpr_fir_inst.tap_value[27]
		lpr_fir_inst.tap_value[28]
		lpr_fir_inst.tap_value[29]
		lpr_fir_inst.tap_value[30]
		lpr_fir_inst.tap_value[31]
		read_iq_inst.count_0[1]

New registers created by packing :
		bp_lmr_fir_inst.tap_value_ret
		bp_lmr_fir_inst.tap_value_ret_1
		bp_lmr_fir_inst.tap_value_ret_2
		bp_lmr_fir_inst.tap_value_ret_3
		bp_lmr_fir_inst.tap_value_ret_4
		bp_lmr_fir_inst.tap_value_ret_5
		bp_lmr_fir_inst.tap_value_ret_6
		bp_lmr_fir_inst.tap_value_ret_7
		bp_lmr_fir_inst.tap_value_ret_8
		bp_lmr_fir_inst.tap_value_ret_9
		bp_lmr_fir_inst.tap_value_ret_10
		bp_lmr_fir_inst.tap_value_ret_11
		bp_lmr_fir_inst.tap_value_ret_12
		bp_lmr_fir_inst.tap_value_ret_13
		bp_lmr_fir_inst.tap_value_ret_14
		bp_lmr_fir_inst.tap_value_ret_15
		bp_lmr_fir_inst.tap_value_ret_16
		bp_lmr_fir_inst.tap_value_ret_17
		bp_lmr_fir_inst.tap_value_ret_18
		bp_lmr_fir_inst.tap_value_ret_19
		bp_lmr_fir_inst.tap_value_ret_20
		bp_lmr_fir_inst.tap_value_ret_21
		bp_lmr_fir_inst.tap_value_ret_22
		bp_lmr_fir_inst.tap_value_ret_23
		bp_lmr_fir_inst.tap_value_ret_24
		bp_lmr_fir_inst.tap_value_ret_25
		bp_lmr_fir_inst.tap_value_ret_26
		bp_lmr_fir_inst.tap_value_ret_27
		bp_lmr_fir_inst.tap_value_ret_28
		bp_lmr_fir_inst.tap_value_ret_29
		bp_lmr_fir_inst.tap_value_ret_30
		bp_lmr_fir_inst.tap_value_ret_31
		bp_lmr_fir_inst.tap_value_ret_32
		bp_lmr_fir_inst.tap_value_ret_33
		bp_lmr_fir_inst.tap_value_ret_34_0
		bp_pilot_fir_inst.tap_value_ret
		bp_pilot_fir_inst.tap_value_ret_1
		bp_pilot_fir_inst.tap_value_ret_2
		bp_pilot_fir_inst.tap_value_ret_3
		bp_pilot_fir_inst.tap_value_ret_4
		bp_pilot_fir_inst.tap_value_ret_5
		bp_pilot_fir_inst.tap_value_ret_6
		bp_pilot_fir_inst.tap_value_ret_7
		bp_pilot_fir_inst.tap_value_ret_8
		bp_pilot_fir_inst.tap_value_ret_9
		bp_pilot_fir_inst.tap_value_ret_10
		bp_pilot_fir_inst.tap_value_ret_11
		bp_pilot_fir_inst.tap_value_ret_12
		bp_pilot_fir_inst.tap_value_ret_13
		bp_pilot_fir_inst.tap_value_ret_14
		bp_pilot_fir_inst.tap_value_ret_15
		bp_pilot_fir_inst.tap_value_ret_16
		bp_pilot_fir_inst.tap_value_ret_17
		bp_pilot_fir_inst.tap_value_ret_18
		bp_pilot_fir_inst.tap_value_ret_19
		bp_pilot_fir_inst.tap_value_ret_20
		bp_pilot_fir_inst.tap_value_ret_21
		bp_pilot_fir_inst.tap_value_ret_22
		bp_pilot_fir_inst.tap_value_ret_23
		bp_pilot_fir_inst.tap_value_ret_24
		bp_pilot_fir_inst.tap_value_ret_25
		bp_pilot_fir_inst.tap_value_ret_26
		bp_pilot_fir_inst.tap_value_ret_27
		bp_pilot_fir_inst.tap_value_ret_28
		bp_pilot_fir_inst.tap_value_ret_29
		bp_pilot_fir_inst.tap_value_ret_30
		bp_pilot_fir_inst.tap_value_ret_31
		bp_pilot_fir_inst.tap_value_ret_32
		bp_pilot_fir_inst.tap_value_ret_33
		bp_pilot_fir_inst.tap_value_ret_34_0
		fir_cmplx_inst.imagtap_value_ret
		fir_cmplx_inst.imagtap_value_ret_1
		fir_cmplx_inst.imagtap_value_ret_3
		fir_cmplx_inst.imagtap_value_ret_4
		fir_cmplx_inst.imagtap_value_ret_5
		fir_cmplx_inst.imagtap_value_ret_6
		fir_cmplx_inst.imagtap_value_ret_7
		fir_cmplx_inst.imagtap_value_ret_8
		fir_cmplx_inst.imagtap_value_ret_9
		fir_cmplx_inst.imagtap_value_ret_10
		fir_cmplx_inst.imagtap_value_ret_11
		fir_cmplx_inst.imagtap_value_ret_12
		fir_cmplx_inst.imagtap_value_ret_13
		fir_cmplx_inst.imagtap_value_ret_14
		fir_cmplx_inst.imagtap_value_ret_15
		fir_cmplx_inst.imagtap_value_ret_16
		fir_cmplx_inst.imagtap_value_ret_17
		fir_cmplx_inst.imagtap_value_ret_18
		fir_cmplx_inst.imagtap_value_ret_19
		fir_cmplx_inst.imagtap_value_ret_20
		fir_cmplx_inst.imagtap_value_ret_21
		fir_cmplx_inst.imagtap_value_ret_22
		fir_cmplx_inst.imagtap_value_ret_23
		fir_cmplx_inst.imagtap_value_ret_24
		fir_cmplx_inst.imagtap_value_ret_25
		fir_cmplx_inst.imagtap_value_ret_26
		fir_cmplx_inst.imagtap_value_ret_27
		fir_cmplx_inst.imagtap_value_ret_28
		fir_cmplx_inst.imagtap_value_ret_29
		fir_cmplx_inst.imagtap_value_ret_30
		fir_cmplx_inst.imagtap_value_ret_31
		fir_cmplx_inst.imagtap_value_ret_32
		fir_cmplx_inst.imagtap_value_ret_33
		fir_cmplx_inst.imagtap_value_ret_34_0
		fir_cmplx_inst.realtap_value_ret
		fir_cmplx_inst.realtap_value_ret_1
		fir_cmplx_inst.realtap_value_ret_2
		fir_cmplx_inst.realtap_value_ret_3
		fir_cmplx_inst.realtap_value_ret_4
		fir_cmplx_inst.realtap_value_ret_5
		fir_cmplx_inst.realtap_value_ret_6
		fir_cmplx_inst.realtap_value_ret_7
		fir_cmplx_inst.realtap_value_ret_8
		fir_cmplx_inst.realtap_value_ret_9
		fir_cmplx_inst.realtap_value_ret_10
		fir_cmplx_inst.realtap_value_ret_11
		fir_cmplx_inst.realtap_value_ret_12
		fir_cmplx_inst.realtap_value_ret_13
		fir_cmplx_inst.realtap_value_ret_14
		fir_cmplx_inst.realtap_value_ret_15
		fir_cmplx_inst.realtap_value_ret_16
		fir_cmplx_inst.realtap_value_ret_17
		fir_cmplx_inst.realtap_value_ret_18
		fir_cmplx_inst.realtap_value_ret_19
		fir_cmplx_inst.realtap_value_ret_20
		fir_cmplx_inst.realtap_value_ret_21
		fir_cmplx_inst.realtap_value_ret_22
		fir_cmplx_inst.realtap_value_ret_23
		fir_cmplx_inst.realtap_value_ret_24
		fir_cmplx_inst.realtap_value_ret_25
		fir_cmplx_inst.realtap_value_ret_26
		fir_cmplx_inst.realtap_value_ret_27
		fir_cmplx_inst.realtap_value_ret_28
		fir_cmplx_inst.realtap_value_ret_29
		fir_cmplx_inst.realtap_value_ret_30
		fir_cmplx_inst.realtap_value_ret_31
		fir_cmplx_inst.realtap_value_ret_32
		fir_cmplx_inst.realtap_value_ret_33
		fir_cmplx_inst.realtap_value_ret_34_0
		hp_pilot_fir_inst.tap_value_ret
		hp_pilot_fir_inst.tap_value_ret_1
		hp_pilot_fir_inst.tap_value_ret_2
		hp_pilot_fir_inst.tap_value_ret_3
		hp_pilot_fir_inst.tap_value_ret_4
		hp_pilot_fir_inst.tap_value_ret_5
		hp_pilot_fir_inst.tap_value_ret_6
		hp_pilot_fir_inst.tap_value_ret_7
		hp_pilot_fir_inst.tap_value_ret_8
		hp_pilot_fir_inst.tap_value_ret_9
		hp_pilot_fir_inst.tap_value_ret_10
		hp_pilot_fir_inst.tap_value_ret_11
		hp_pilot_fir_inst.tap_value_ret_12
		hp_pilot_fir_inst.tap_value_ret_13
		hp_pilot_fir_inst.tap_value_ret_14
		hp_pilot_fir_inst.tap_value_ret_15
		hp_pilot_fir_inst.tap_value_ret_16
		hp_pilot_fir_inst.tap_value_ret_17
		hp_pilot_fir_inst.tap_value_ret_18
		hp_pilot_fir_inst.tap_value_ret_19
		hp_pilot_fir_inst.tap_value_ret_20
		hp_pilot_fir_inst.tap_value_ret_21
		hp_pilot_fir_inst.tap_value_ret_22
		hp_pilot_fir_inst.tap_value_ret_23
		hp_pilot_fir_inst.tap_value_ret_24
		hp_pilot_fir_inst.tap_value_ret_25
		hp_pilot_fir_inst.tap_value_ret_26
		hp_pilot_fir_inst.tap_value_ret_27
		hp_pilot_fir_inst.tap_value_ret_28
		hp_pilot_fir_inst.tap_value_ret_29
		hp_pilot_fir_inst.tap_value_ret_30
		hp_pilot_fir_inst.tap_value_ret_31
		hp_pilot_fir_inst.tap_value_ret_32
		hp_pilot_fir_inst.tap_value_ret_33
		hp_pilot_fir_inst.tap_value_ret_34_0
		lmr_fir_inst.tap_value_ret
		lmr_fir_inst.tap_value_ret_1
		lmr_fir_inst.tap_value_ret_2
		lmr_fir_inst.tap_value_ret_3
		lmr_fir_inst.tap_value_ret_4
		lmr_fir_inst.tap_value_ret_5
		lmr_fir_inst.tap_value_ret_6
		lmr_fir_inst.tap_value_ret_7
		lmr_fir_inst.tap_value_ret_8
		lmr_fir_inst.tap_value_ret_9
		lmr_fir_inst.tap_value_ret_10
		lmr_fir_inst.tap_value_ret_11
		lmr_fir_inst.tap_value_ret_12
		lmr_fir_inst.tap_value_ret_13
		lmr_fir_inst.tap_value_ret_14
		lmr_fir_inst.tap_value_ret_15
		lmr_fir_inst.tap_value_ret_16
		lmr_fir_inst.tap_value_ret_17
		lmr_fir_inst.tap_value_ret_18
		lmr_fir_inst.tap_value_ret_19
		lmr_fir_inst.tap_value_ret_20
		lmr_fir_inst.tap_value_ret_21
		lmr_fir_inst.tap_value_ret_22
		lmr_fir_inst.tap_value_ret_23
		lmr_fir_inst.tap_value_ret_24
		lmr_fir_inst.tap_value_ret_25
		lmr_fir_inst.tap_value_ret_26
		lmr_fir_inst.tap_value_ret_27
		lmr_fir_inst.tap_value_ret_28
		lmr_fir_inst.tap_value_ret_29
		lmr_fir_inst.tap_value_ret_30
		lmr_fir_inst.tap_value_ret_31
		lmr_fir_inst.tap_value_ret_32
		lmr_fir_inst.tap_value_ret_33
		lmr_fir_inst.tap_value_ret_34_0
		lpr_fir_inst.tap_value_ret
		lpr_fir_inst.tap_value_ret_1
		lpr_fir_inst.tap_value_ret_2
		lpr_fir_inst.tap_value_ret_3
		lpr_fir_inst.tap_value_ret_4
		lpr_fir_inst.tap_value_ret_5
		lpr_fir_inst.tap_value_ret_6
		lpr_fir_inst.tap_value_ret_7
		lpr_fir_inst.tap_value_ret_8
		lpr_fir_inst.tap_value_ret_9
		lpr_fir_inst.tap_value_ret_10
		lpr_fir_inst.tap_value_ret_11
		lpr_fir_inst.tap_value_ret_12
		lpr_fir_inst.tap_value_ret_13
		lpr_fir_inst.tap_value_ret_14
		lpr_fir_inst.tap_value_ret_15
		lpr_fir_inst.tap_value_ret_16
		lpr_fir_inst.tap_value_ret_17
		lpr_fir_inst.tap_value_ret_18
		lpr_fir_inst.tap_value_ret_19
		lpr_fir_inst.tap_value_ret_20
		lpr_fir_inst.tap_value_ret_21
		lpr_fir_inst.tap_value_ret_22
		lpr_fir_inst.tap_value_ret_23
		lpr_fir_inst.tap_value_ret_24
		lpr_fir_inst.tap_value_ret_25
		lpr_fir_inst.tap_value_ret_26
		lpr_fir_inst.tap_value_ret_27
		lpr_fir_inst.tap_value_ret_28
		lpr_fir_inst.tap_value_ret_29
		lpr_fir_inst.tap_value_ret_30
		lpr_fir_inst.tap_value_ret_31
		lpr_fir_inst.tap_value_ret_32
		lpr_fir_inst.tap_value_ret_33
		lpr_fir_inst.tap_value_ret_34_0
		read_iq_inst.count_0_ret
		read_iq_inst.empty_ret_0
		read_iq_inst.empty_ret_5

@N: MF322 |Retiming summary: 225 registers retimed to 464 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 225 registers retimed to 464

Original and Pipelined registers replaced by retiming :

New registers created by retiming :


		#####   END RETIMING REPORT  #####


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:48s; Memory used current: 314MB peak: 367MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:49s; Memory used current: 317MB peak: 367MB)

@N: MT611 :|Automatically generated clock read_iq_32s_16s_8s_10s|state_derived_clock[0] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 9642 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clock               port                   9642       G_1147[0]      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:50s; Memory used current: 221MB peak: 367MB)

Writing Analyst data base /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork/proj_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:52s; Memory used current: 268MB peak: 367MB)

@E: FA456 |Combinational function usage is 14609, which is much higher than part resource 6272
@E: MF871 |Unable to write netlist because of resource overflow.

Start final timing analysis (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:53s; Memory used current: 263MB peak: 367MB)

@W: MT246 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":637:8:637:15|Blackbox sub is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":598:8:598:15|Blackbox add is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock fm_radio|clock with period 22.72ns. Please declare a user-defined clock on port clock.
@N: MT615 |Found clock gain_32s_10s_1|state_derived_clock[0] with period 22.72ns 
@N: MT615 |Found clock multiply_32s_0|state_derived_clock[0] with period 22.72ns 
@N: MT615 |Found clock gain_32s_10s_0|state_derived_clock[0] with period 22.72ns 
@N: MT615 |Found clock multiply_32s_1|state_derived_clock[0] with period 22.72ns 
@N: MT615 |Found clock div_64s_32s|state_derived_clock[4] with period 22.72ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar  6 14:54:39 2024
#


Top view:               fm_radio
Requested Frequency:    44.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_fsm.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.009

                                          Requested     Estimated      Requested     Estimated                Clock                             Clock                
Starting Clock                            Frequency     Frequency      Period        Period        Slack      Type                              Group                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
div_64s_32s|state_derived_clock[4]        44.0 MHz      37.4 MHz       22.715        26.724        -0.651     derived (from fm_radio|clock)     Autoconstr_clkgroup_0
fm_radio|clock                            44.0 MHz      32.5 MHz       22.715        30.733        -4.009     inferred                          Autoconstr_clkgroup_0
gain_32s_10s_0|state_derived_clock[0]     44.0 MHz      3750.9 MHz     22.715        0.267         22.449     derived (from fm_radio|clock)     Autoconstr_clkgroup_0
gain_32s_10s_1|state_derived_clock[0]     44.0 MHz      3750.9 MHz     22.715        0.267         22.449     derived (from fm_radio|clock)     Autoconstr_clkgroup_0
multiply_32s_0|state_derived_clock[0]     44.0 MHz      78.8 MHz       22.715        12.688        7.495      derived (from fm_radio|clock)     Autoconstr_clkgroup_0
multiply_32s_1|state_derived_clock[0]     44.0 MHz      83.9 MHz       22.715        11.912        7.503      derived (from fm_radio|clock)     Autoconstr_clkgroup_0
System                                    717.1 MHz     609.6 MHz      1.395         1.641         -0.246     system                            system_clkgroup      
=====================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  No paths    -       |  No paths    -       |  1.395       -0.246  |  No paths    -     
System                                 fm_radio|clock                         |  22.716      18.868  |  No paths    -       |  No paths    -       |  No paths    -     
fm_radio|clock                         System                                 |  22.716      17.590  |  No paths    -       |  22.716      17.988  |  No paths    -     
fm_radio|clock                         fm_radio|clock                         |  22.716      -2.139  |  No paths    -       |  11.358      -4.009  |  No paths    -     
fm_radio|clock                         gain_32s_10s_1|state_derived_clock[0]  |  No paths    -       |  No paths    -       |  11.358      14.858  |  No paths    -     
fm_radio|clock                         multiply_32s_0|state_derived_clock[0]  |  22.716      10.027  |  No paths    -       |  11.358      10.757  |  No paths    -     
fm_radio|clock                         gain_32s_10s_0|state_derived_clock[0]  |  No paths    -       |  No paths    -       |  11.358      14.858  |  No paths    -     
fm_radio|clock                         multiply_32s_1|state_derived_clock[0]  |  22.716      10.803  |  No paths    -       |  11.358      10.829  |  No paths    -     
fm_radio|clock                         div_64s_32s|state_derived_clock[4]     |  22.716      -4.009  |  No paths    -       |  11.358      19.654  |  No paths    -     
gain_32s_10s_1|state_derived_clock[0]  fm_radio|clock                         |  22.716      22.449  |  No paths    -       |  11.358      44.055  |  No paths    -     
gain_32s_10s_1|state_derived_clock[0]  gain_32s_10s_1|state_derived_clock[0]  |  No paths    -       |  No paths    -       |  11.358      44.055  |  No paths    -     
multiply_32s_0|state_derived_clock[0]  fm_radio|clock                         |  22.716      22.378  |  No paths    -       |  11.358      43.984  |  11.358      7.495 
multiply_32s_0|state_derived_clock[0]  multiply_32s_0|state_derived_clock[0]  |  No paths    -       |  No paths    -       |  11.358      43.984  |  No paths    -     
gain_32s_10s_0|state_derived_clock[0]  fm_radio|clock                         |  22.716      22.449  |  No paths    -       |  11.358      44.055  |  No paths    -     
gain_32s_10s_0|state_derived_clock[0]  gain_32s_10s_0|state_derived_clock[0]  |  No paths    -       |  No paths    -       |  11.358      44.055  |  No paths    -     
multiply_32s_1|state_derived_clock[0]  fm_radio|clock                         |  22.716      22.378  |  No paths    -       |  11.358      43.984  |  11.358      7.503 
multiply_32s_1|state_derived_clock[0]  multiply_32s_1|state_derived_clock[0]  |  No paths    -       |  No paths    -       |  11.358      43.984  |  No paths    -     
div_64s_32s|state_derived_clock[4]     fm_radio|clock                         |  22.716      8.180   |  22.716      44.396  |  No paths    -       |  11.358      -0.651
div_64s_32s|state_derived_clock[4]     div_64s_32s|state_derived_clock[4]     |  No paths    -       |  No paths    -       |  No paths    -       |  11.358      44.396
========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: div_64s_32s|state_derived_clock[4]
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                    Arrival           
Instance                                              Reference                              Type            Pin      Net         Time        Slack 
                                                      Clock                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a_c[8]      div_64s_32s|state_derived_clock[4]     SYNLPM_LAT1     Q[0]     a_c[8]      12.203      -0.651
demodulate_inst.qarctan_inst.divider_inst.a_c[9]      div_64s_32s|state_derived_clock[4]     SYNLPM_LAT1     Q[0]     a_c[9]      12.203      -0.651
demodulate_inst.qarctan_inst.divider_inst.a_c[10]     div_64s_32s|state_derived_clock[4]     SYNLPM_LAT1     Q[0]     a_c[10]     12.203      -0.651
demodulate_inst.qarctan_inst.divider_inst.a_c[11]     div_64s_32s|state_derived_clock[4]     SYNLPM_LAT1     Q[0]     a_c[11]     12.203      -0.651
demodulate_inst.qarctan_inst.divider_inst.a_c[12]     div_64s_32s|state_derived_clock[4]     SYNLPM_LAT1     Q[0]     a_c[12]     12.203      -0.651
demodulate_inst.qarctan_inst.divider_inst.a_c[13]     div_64s_32s|state_derived_clock[4]     SYNLPM_LAT1     Q[0]     a_c[13]     12.203      -0.651
demodulate_inst.qarctan_inst.divider_inst.a_c[14]     div_64s_32s|state_derived_clock[4]     SYNLPM_LAT1     Q[0]     a_c[14]     12.203      -0.651
demodulate_inst.qarctan_inst.divider_inst.a_c[15]     div_64s_32s|state_derived_clock[4]     SYNLPM_LAT1     Q[0]     a_c[15]     12.203      -0.651
demodulate_inst.qarctan_inst.divider_inst.a_c[16]     div_64s_32s|state_derived_clock[4]     SYNLPM_LAT1     Q[0]     a_c[16]     12.203      -0.651
demodulate_inst.qarctan_inst.divider_inst.a_c[17]     div_64s_32s|state_derived_clock[4]     SYNLPM_LAT1     Q[0]     a_c[17]     12.203      -0.651
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                    Starting                                                              Required           
Instance                                            Reference                              Type       Pin     Net         Time         Slack 
                                                    Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a[8]      div_64s_32s|state_derived_clock[4]     dffeas     d       a_c[8]      11.885       -0.651
demodulate_inst.qarctan_inst.divider_inst.a[9]      div_64s_32s|state_derived_clock[4]     dffeas     d       a_c[9]      11.885       -0.651
demodulate_inst.qarctan_inst.divider_inst.a[10]     div_64s_32s|state_derived_clock[4]     dffeas     d       a_c[10]     11.885       -0.651
demodulate_inst.qarctan_inst.divider_inst.a[11]     div_64s_32s|state_derived_clock[4]     dffeas     d       a_c[11]     11.885       -0.651
demodulate_inst.qarctan_inst.divider_inst.a[12]     div_64s_32s|state_derived_clock[4]     dffeas     d       a_c[12]     11.885       -0.651
demodulate_inst.qarctan_inst.divider_inst.a[13]     div_64s_32s|state_derived_clock[4]     dffeas     d       a_c[13]     11.885       -0.651
demodulate_inst.qarctan_inst.divider_inst.a[14]     div_64s_32s|state_derived_clock[4]     dffeas     d       a_c[14]     11.885       -0.651
demodulate_inst.qarctan_inst.divider_inst.a[15]     div_64s_32s|state_derived_clock[4]     dffeas     d       a_c[15]     11.885       -0.651
demodulate_inst.qarctan_inst.divider_inst.a[16]     div_64s_32s|state_derived_clock[4]     dffeas     d       a_c[16]     11.885       -0.651
demodulate_inst.qarctan_inst.divider_inst.a[17]     div_64s_32s|state_derived_clock[4]     dffeas     d       a_c[17]     11.885       -0.651
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.358
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      1.178
    - time given to startpoint:              11.358
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.651

    Number of logic level(s):                0
    Starting point:                          demodulate_inst.qarctan_inst.divider_inst.a_c[8] / Q[0], time given to startpoint 11.358
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a[8] / d
    The start point is clocked by            div_64s_32s|state_derived_clock[4] [falling] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                       Pin      Pin                Arrival     No. of    
Name                                                 Type            Name     Dir     Delay      Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a_c[8]     SYNLPM_LAT1     Q[0]     Out     12.203     12.203      -         
a_c[8]                                               Net             -        -       0.333      -           2         
demodulate_inst.qarctan_inst.divider_inst.a[8]       dffeas          d        In      -          12.536      -         
=======================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 0.651 is 11.676(1793.5%) logic and 0.333(51.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.358
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      1.178
    - time given to startpoint:              11.358
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.651

    Number of logic level(s):                0
    Starting point:                          demodulate_inst.qarctan_inst.divider_inst.a_c[9] / Q[0], time given to startpoint 11.358
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a[9] / d
    The start point is clocked by            div_64s_32s|state_derived_clock[4] [falling] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                       Pin      Pin                Arrival     No. of    
Name                                                 Type            Name     Dir     Delay      Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a_c[9]     SYNLPM_LAT1     Q[0]     Out     12.203     12.203      -         
a_c[9]                                               Net             -        -       0.333      -           2         
demodulate_inst.qarctan_inst.divider_inst.a[9]       dffeas          d        In      -          12.536      -         
=======================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 0.651 is 11.676(1793.5%) logic and 0.333(51.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.358
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      1.178
    - time given to startpoint:              11.358
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.651

    Number of logic level(s):                0
    Starting point:                          demodulate_inst.qarctan_inst.divider_inst.a_c[10] / Q[0], time given to startpoint 11.358
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a[10] / d
    The start point is clocked by            div_64s_32s|state_derived_clock[4] [falling] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                        Pin      Pin                Arrival     No. of    
Name                                                  Type            Name     Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a_c[10]     SYNLPM_LAT1     Q[0]     Out     12.203     12.203      -         
a_c[10]                                               Net             -        -       0.333      -           2         
demodulate_inst.qarctan_inst.divider_inst.a[10]       dffeas          d        In      -          12.536      -         
========================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 0.651 is 11.676(1793.5%) logic and 0.333(51.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.358
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      1.178
    - time given to startpoint:              11.358
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.651

    Number of logic level(s):                0
    Starting point:                          demodulate_inst.qarctan_inst.divider_inst.a_c[11] / Q[0], time given to startpoint 11.358
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a[11] / d
    The start point is clocked by            div_64s_32s|state_derived_clock[4] [falling] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                        Pin      Pin                Arrival     No. of    
Name                                                  Type            Name     Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a_c[11]     SYNLPM_LAT1     Q[0]     Out     12.203     12.203      -         
a_c[11]                                               Net             -        -       0.333      -           2         
demodulate_inst.qarctan_inst.divider_inst.a[11]       dffeas          d        In      -          12.536      -         
========================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 0.651 is 11.676(1793.5%) logic and 0.333(51.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.358
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      1.178
    - time given to startpoint:              11.358
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.651

    Number of logic level(s):                0
    Starting point:                          demodulate_inst.qarctan_inst.divider_inst.a_c[12] / Q[0], time given to startpoint 11.358
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a[12] / d
    The start point is clocked by            div_64s_32s|state_derived_clock[4] [falling] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                        Pin      Pin                Arrival     No. of    
Name                                                  Type            Name     Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a_c[12]     SYNLPM_LAT1     Q[0]     Out     12.203     12.203      -         
a_c[12]                                               Net             -        -       0.333      -           2         
demodulate_inst.qarctan_inst.divider_inst.a[12]       dffeas          d        In      -          12.536      -         
========================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 0.651 is 11.676(1793.5%) logic and 0.333(51.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: fm_radio|clock
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                        Arrival           
Instance                                            Reference          Type       Pin     Net       Time        Slack 
                                                    Clock                                                             
----------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a[0]      fm_radio|clock     dffeas     q       a[0]      0.845       -4.009
demodulate_inst.qarctan_inst.divider_inst.a[1]      fm_radio|clock     dffeas     q       a[1]      0.845       -4.003
demodulate_inst.qarctan_inst.divider_inst.a[2]      fm_radio|clock     dffeas     q       a[2]      0.845       -3.735
demodulate_inst.qarctan_inst.divider_inst.a[3]      fm_radio|clock     dffeas     q       a[3]      0.845       -3.729
demodulate_inst.qarctan_inst.divider_inst.a[5]      fm_radio|clock     dffeas     q       a[5]      0.845       -3.247
demodulate_inst.qarctan_inst.divider_inst.a[4]      fm_radio|clock     dffeas     q       a[4]      0.845       -3.241
demodulate_inst.qarctan_inst.divider_inst.a[10]     fm_radio|clock     dffeas     q       a[10]     0.845       -2.766
demodulate_inst.qarctan_inst.divider_inst.a[11]     fm_radio|clock     dffeas     q       a[11]     0.845       -2.760
demodulate_inst.qarctan_inst.divider_inst.a[61]     fm_radio|clock     dffeas     q       a[61]     0.845       -2.506
demodulate_inst.qarctan_inst.divider_inst.a[59]     fm_radio|clock     dffeas     q       a[59]     0.845       -2.505
======================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                      Required           
Instance                                              Reference          Type            Pin         Net            Time         Slack 
                                                      Clock                                                                            
---------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a_c[31]     fm_radio|clock     SYNLPM_LAT1     DATA[0]     a_c_en0_30     23.346       -4.009
demodulate_inst.qarctan_inst.divider_inst.a_c[32]     fm_radio|clock     SYNLPM_LAT1     DATA[0]     a_c_en0_31     23.346       -4.009
demodulate_inst.qarctan_inst.divider_inst.a_c[33]     fm_radio|clock     SYNLPM_LAT1     DATA[0]     a_c_en0_32     23.346       -4.009
demodulate_inst.qarctan_inst.divider_inst.a_c[34]     fm_radio|clock     SYNLPM_LAT1     DATA[0]     a_c_en0_33     23.346       -4.009
demodulate_inst.qarctan_inst.divider_inst.a_c[35]     fm_radio|clock     SYNLPM_LAT1     DATA[0]     a_c_en0_34     23.346       -4.009
demodulate_inst.qarctan_inst.divider_inst.a_c[36]     fm_radio|clock     SYNLPM_LAT1     DATA[0]     a_c_en0_35     23.346       -4.009
demodulate_inst.qarctan_inst.divider_inst.a_c[37]     fm_radio|clock     SYNLPM_LAT1     DATA[0]     a_c_en0_36     23.346       -4.009
demodulate_inst.qarctan_inst.divider_inst.a_c[38]     fm_radio|clock     SYNLPM_LAT1     DATA[0]     a_c_en0_37     23.346       -4.009
demodulate_inst.qarctan_inst.divider_inst.a_c[39]     fm_radio|clock     SYNLPM_LAT1     DATA[0]     a_c_en0_38     23.346       -4.009
demodulate_inst.qarctan_inst.divider_inst.a_c[40]     fm_radio|clock     SYNLPM_LAT1     DATA[0]     a_c_en0_39     23.346       -4.009
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.358
    - Setup time:                            -0.631
    + time borrowed from endpoint:           11.358
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         23.346

    - Propagation time:                      26.742
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.009

    Number of logic level(s):                107
    Starting point:                          demodulate_inst.qarctan_inst.divider_inst.a[0] / q
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a_c[31] / DATA[0], time borrowed from endpoint 11.358
    The start point is clocked by            fm_radio|clock [rising] on pin clk
    The end   point is clocked by            div_64s_32s|state_derived_clock[4] [falling] on pin GATE

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a[0]                           dffeas                    q           Out     0.232     0.845       -         
a[0]                                                                     Net                       -           -       0.370     -           6         
demodulate_inst.qarctan_inst.divider_inst.un521_p_0_o2_15[5]             cycloneive_lcell_comb     datab       In      -         1.215       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_0_o2_15[5]             cycloneive_lcell_comb     combout     Out     0.443     1.658       -         
un521_p_0_o2_15[5]                                                       Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_14[1]             cycloneive_lcell_comb     datac       In      -         1.991       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_14[1]             cycloneive_lcell_comb     combout     Out     0.429     2.420       -         
un521_p_i_o2_14[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_11[1]             cycloneive_lcell_comb     datac       In      -         2.746       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_11[1]             cycloneive_lcell_comb     combout     Out     0.429     3.175       -         
un521_p_i_a2_11[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_10[1]             cycloneive_lcell_comb     datad       In      -         3.500       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_10[1]             cycloneive_lcell_comb     combout     Out     0.155     3.655       -         
un521_p_i_a2_10[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_9[1]              cycloneive_lcell_comb     datad       In      -         3.981       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_9[1]              cycloneive_lcell_comb     combout     Out     0.155     4.136       -         
un521_p_i_a2_9[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10_a[1]           cycloneive_lcell_comb     datad       In      -         4.461       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10_a[1]           cycloneive_lcell_comb     combout     Out     0.155     4.616       -         
un521_p_i_o2_10_a[1]                                                     Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10[1]             cycloneive_lcell_comb     datad       In      -         4.942       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10[1]             cycloneive_lcell_comb     combout     Out     0.155     5.097       -         
un521_p_i_o2_10[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_8[1]              cycloneive_lcell_comb     datad       In      -         5.423       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_8[1]              cycloneive_lcell_comb     combout     Out     0.155     5.578       -         
un521_p_i_o2_8[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_2[1]              cycloneive_lcell_comb     datad       In      -         5.903       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_2[1]              cycloneive_lcell_comb     combout     Out     0.155     6.058       -         
un521_p_i_o2_2[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o3_2[1]              cycloneive_lcell_comb     datad       In      -         6.384       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o3_2[1]              cycloneive_lcell_comb     combout     Out     0.155     6.539       -         
un521_p_i_o3_2[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i[1]                   cycloneive_lcell_comb     datad       In      -         6.864       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i[1]                   cycloneive_lcell_comb     combout     Out     0.155     7.019       -         
un521_p_i[1]                                                             Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add1              cycloneive_lcell_comb     dataa       In      -         7.352       -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add1              cycloneive_lcell_comb     combout     Out     0.437     7.789       -         
un2_p_add1                                                               Net                       -           -       1.451     -           65        
demodulate_inst.qarctan_inst.divider_inst.b_RNIGFFG[3]                   cycloneive_lcell_comb     datad       In      -         9.240       -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGFFG[3]                   cycloneive_lcell_comb     combout     Out     0.155     9.395       -         
m4_0_03_c                                                                Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.b_RNIO6PV[2]                   cycloneive_lcell_comb     datad       In      -         9.721       -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIO6PV[2]                   cycloneive_lcell_comb     combout     Out     0.155     9.876       -         
m4_0_03                                                                  Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNI6IO02     cycloneive_lcell_comb     datab       In      -         10.224      -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNI6IO02     cycloneive_lcell_comb     combout     Out     0.443     10.667      -         
m8_2_03_0_g1                                                             Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNIS2HC2     cycloneive_lcell_comb     datad       In      -         10.992      -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNIS2HC2     cycloneive_lcell_comb     combout     Out     0.155     11.147      -         
m8_2_03_0_g0                                                             Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.un1_b_1_15                     cycloneive_lcell_comb     datad       In      -         11.495      -         
demodulate_inst.qarctan_inst.divider_inst.un1_b_1_15                     cycloneive_lcell_comb     combout     Out     0.155     11.650      -         
un1_b_1_15                                                               Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt8                       cycloneive_lcell_comb     datab       In      -         11.976      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt8                       cycloneive_lcell_comb     cout        Out     0.509     12.485      -         
lt_8                                                                     Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt9                       cycloneive_lcell_comb     cin         In      -         12.485      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt9                       cycloneive_lcell_comb     cout        Out     0.066     12.551      -         
lt_9                                                                     Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt10                      cycloneive_lcell_comb     cin         In      -         12.551      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt10                      cycloneive_lcell_comb     cout        Out     0.066     12.617      -         
lt_10                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt11                      cycloneive_lcell_comb     cin         In      -         12.617      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt11                      cycloneive_lcell_comb     cout        Out     0.066     12.683      -         
lt_11                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt12                      cycloneive_lcell_comb     cin         In      -         12.683      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt12                      cycloneive_lcell_comb     cout        Out     0.066     12.749      -         
lt_12                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt13                      cycloneive_lcell_comb     cin         In      -         12.749      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt13                      cycloneive_lcell_comb     cout        Out     0.066     12.815      -         
lt_13                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt14                      cycloneive_lcell_comb     cin         In      -         12.815      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt14                      cycloneive_lcell_comb     cout        Out     0.066     12.881      -         
lt_14                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt15                      cycloneive_lcell_comb     cin         In      -         12.881      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt15                      cycloneive_lcell_comb     cout        Out     0.066     12.947      -         
lt_15                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt16                      cycloneive_lcell_comb     cin         In      -         12.947      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt16                      cycloneive_lcell_comb     cout        Out     0.066     13.013      -         
lt_16                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt17                      cycloneive_lcell_comb     cin         In      -         13.013      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt17                      cycloneive_lcell_comb     cout        Out     0.066     13.079      -         
lt_17                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt18                      cycloneive_lcell_comb     cin         In      -         13.079      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt18                      cycloneive_lcell_comb     cout        Out     0.066     13.145      -         
lt_18                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt19                      cycloneive_lcell_comb     cin         In      -         13.145      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt19                      cycloneive_lcell_comb     cout        Out     0.066     13.211      -         
lt_19                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt20                      cycloneive_lcell_comb     cin         In      -         13.211      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt20                      cycloneive_lcell_comb     cout        Out     0.066     13.277      -         
lt_20                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt21                      cycloneive_lcell_comb     cin         In      -         13.277      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt21                      cycloneive_lcell_comb     cout        Out     0.066     13.343      -         
lt_21                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt22                      cycloneive_lcell_comb     cin         In      -         13.343      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt22                      cycloneive_lcell_comb     cout        Out     0.066     13.409      -         
lt_22                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt23                      cycloneive_lcell_comb     cin         In      -         13.409      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt23                      cycloneive_lcell_comb     cout        Out     0.066     13.475      -         
lt_23                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt24                      cycloneive_lcell_comb     cin         In      -         13.475      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt24                      cycloneive_lcell_comb     cout        Out     0.066     13.541      -         
lt_24                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt25                      cycloneive_lcell_comb     cin         In      -         13.541      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt25                      cycloneive_lcell_comb     cout        Out     0.066     13.607      -         
lt_25                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt26                      cycloneive_lcell_comb     cin         In      -         13.607      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt26                      cycloneive_lcell_comb     cout        Out     0.066     13.673      -         
lt_26                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt27                      cycloneive_lcell_comb     cin         In      -         13.673      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt27                      cycloneive_lcell_comb     cout        Out     0.066     13.739      -         
lt_27                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt28                      cycloneive_lcell_comb     cin         In      -         13.739      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt28                      cycloneive_lcell_comb     cout        Out     0.066     13.805      -         
lt_28                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt29                      cycloneive_lcell_comb     cin         In      -         13.805      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt29                      cycloneive_lcell_comb     cout        Out     0.066     13.871      -         
lt_29                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt30                      cycloneive_lcell_comb     cin         In      -         13.871      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt30                      cycloneive_lcell_comb     cout        Out     0.066     13.937      -         
lt_30                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt31                      cycloneive_lcell_comb     cin         In      -         13.937      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt31                      cycloneive_lcell_comb     cout        Out     0.066     14.003      -         
lt_31                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt32                      cycloneive_lcell_comb     cin         In      -         14.003      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt32                      cycloneive_lcell_comb     cout        Out     0.066     14.069      -         
lt_32                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt33                      cycloneive_lcell_comb     cin         In      -         14.069      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt33                      cycloneive_lcell_comb     cout        Out     0.066     14.135      -         
lt_33                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt34                      cycloneive_lcell_comb     cin         In      -         14.135      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt34                      cycloneive_lcell_comb     cout        Out     0.066     14.201      -         
lt_34                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt35                      cycloneive_lcell_comb     cin         In      -         14.201      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt35                      cycloneive_lcell_comb     cout        Out     0.066     14.267      -         
lt_35                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt36                      cycloneive_lcell_comb     cin         In      -         14.267      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt36                      cycloneive_lcell_comb     cout        Out     0.066     14.333      -         
lt_36                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt37                      cycloneive_lcell_comb     cin         In      -         14.333      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt37                      cycloneive_lcell_comb     cout        Out     0.066     14.399      -         
lt_37                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt38                      cycloneive_lcell_comb     cin         In      -         14.399      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt38                      cycloneive_lcell_comb     cout        Out     0.066     14.465      -         
lt_38                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt39                      cycloneive_lcell_comb     cin         In      -         14.465      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt39                      cycloneive_lcell_comb     cout        Out     0.066     14.531      -         
lt_39                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt40                      cycloneive_lcell_comb     cin         In      -         14.531      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt40                      cycloneive_lcell_comb     cout        Out     0.066     14.597      -         
lt_40                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt41                      cycloneive_lcell_comb     cin         In      -         14.597      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt41                      cycloneive_lcell_comb     cout        Out     0.066     14.663      -         
lt_41                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt42                      cycloneive_lcell_comb     cin         In      -         14.663      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt42                      cycloneive_lcell_comb     cout        Out     0.066     14.729      -         
lt_42                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt43                      cycloneive_lcell_comb     cin         In      -         14.729      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt43                      cycloneive_lcell_comb     cout        Out     0.066     14.795      -         
lt_43                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt44                      cycloneive_lcell_comb     cin         In      -         14.795      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt44                      cycloneive_lcell_comb     cout        Out     0.066     14.861      -         
lt_44                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt45                      cycloneive_lcell_comb     cin         In      -         14.861      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt45                      cycloneive_lcell_comb     cout        Out     0.066     14.927      -         
lt_45                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt46                      cycloneive_lcell_comb     cin         In      -         14.927      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt46                      cycloneive_lcell_comb     cout        Out     0.066     14.993      -         
lt_46                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt47                      cycloneive_lcell_comb     cin         In      -         14.993      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt47                      cycloneive_lcell_comb     cout        Out     0.066     15.059      -         
lt_47                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt48                      cycloneive_lcell_comb     cin         In      -         15.059      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt48                      cycloneive_lcell_comb     cout        Out     0.066     15.125      -         
lt_48                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt49                      cycloneive_lcell_comb     cin         In      -         15.125      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt49                      cycloneive_lcell_comb     cout        Out     0.066     15.191      -         
lt_49                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt50                      cycloneive_lcell_comb     cin         In      -         15.191      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt50                      cycloneive_lcell_comb     cout        Out     0.066     15.257      -         
lt_50                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt51                      cycloneive_lcell_comb     cin         In      -         15.257      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt51                      cycloneive_lcell_comb     cout        Out     0.066     15.323      -         
lt_51                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt52                      cycloneive_lcell_comb     cin         In      -         15.323      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt52                      cycloneive_lcell_comb     cout        Out     0.066     15.389      -         
lt_52                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt53                      cycloneive_lcell_comb     cin         In      -         15.389      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt53                      cycloneive_lcell_comb     cout        Out     0.066     15.455      -         
lt_53                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt54                      cycloneive_lcell_comb     cin         In      -         15.455      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt54                      cycloneive_lcell_comb     cout        Out     0.066     15.521      -         
lt_54                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt55                      cycloneive_lcell_comb     cin         In      -         15.521      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt55                      cycloneive_lcell_comb     cout        Out     0.066     15.587      -         
lt_55                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt56                      cycloneive_lcell_comb     cin         In      -         15.587      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt56                      cycloneive_lcell_comb     cout        Out     0.066     15.653      -         
lt_56                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt57                      cycloneive_lcell_comb     cin         In      -         15.653      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt57                      cycloneive_lcell_comb     cout        Out     0.066     15.719      -         
lt_57                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt58                      cycloneive_lcell_comb     cin         In      -         15.719      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt58                      cycloneive_lcell_comb     cout        Out     0.066     15.785      -         
lt_58                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt59                      cycloneive_lcell_comb     cin         In      -         15.785      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt59                      cycloneive_lcell_comb     cout        Out     0.066     15.851      -         
lt_59                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt60                      cycloneive_lcell_comb     cin         In      -         15.851      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt60                      cycloneive_lcell_comb     cout        Out     0.066     15.917      -         
lt_60                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt61                      cycloneive_lcell_comb     cin         In      -         15.917      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt61                      cycloneive_lcell_comb     cout        Out     0.066     15.983      -         
lt_61                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt62                      cycloneive_lcell_comb     cin         In      -         15.983      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt62                      cycloneive_lcell_comb     cout        Out     0.066     16.049      -         
lt_62                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt63                      cycloneive_lcell_comb     cin         In      -         16.049      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt63                      cycloneive_lcell_comb     combout     Out     0.000     16.049      -         
lt63                                                                     Net                       -           -       0.611     -           14        
demodulate_inst.qarctan_inst.divider_inst.p\.p_v[0]                      cycloneive_lcell_comb     datab       In      -         16.660      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_v[0]                      cycloneive_lcell_comb     combout     Out     0.443     17.103      -         
p_v[0]                                                                   Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add0                      cycloneive_lcell_comb     dataa       In      -         17.428      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add0                      cycloneive_lcell_comb     cout        Out     0.498     17.926      -         
p_carry_0                                                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1                      cycloneive_lcell_comb     cin         In      -         17.926      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1                      cycloneive_lcell_comb     combout     Out     0.000     17.926      -         
p_add1                                                                   Net                       -           -       1.744     -           95        
demodulate_inst.qarctan_inst.divider_inst.b_RNI8LJR[7]                   cycloneive_lcell_comb     datad       In      -         19.671      -         
demodulate_inst.qarctan_inst.divider_inst.b_RNI8LJR[7]                   cycloneive_lcell_comb     combout     Out     0.155     19.826      -         
m8_0_0_c                                                                 Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGJFG1[5]                  cycloneive_lcell_comb     datad       In      -         20.151      -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGJFG1[5]                  cycloneive_lcell_comb     combout     Out     0.155     20.306      -         
m8_0_0                                                                   Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add2_RNIDSDE3             cycloneive_lcell_comb     datac       In      -         20.654      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add2_RNIDSDE3             cycloneive_lcell_comb     combout     Out     0.429     21.083      -         
m8_2_0_0_g0_0_a2_0                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1_RNI38EG4             cycloneive_lcell_comb     datad       In      -         21.409      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1_RNI38EG4             cycloneive_lcell_comb     combout     Out     0.155     21.564      -         
m8_2_0_0_g0_0_o2                                                         Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8_RNO             cycloneive_lcell_comb     datac       In      -         21.897      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8_RNO             cycloneive_lcell_comb     combout     Out     0.429     22.326      -         
un1_b_1_83_0_a2                                                          Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8                 cycloneive_lcell_comb     datab       In      -         22.651      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8                 cycloneive_lcell_comb     cout        Out     0.509     23.160      -         
a_minus_b_carry_8                                                        Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add9                 cycloneive_lcell_comb     cin         In      -         23.160      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add9                 cycloneive_lcell_comb     cout        Out     0.066     23.226      -         
a_minus_b_carry_9                                                        Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add10                cycloneive_lcell_comb     cin         In      -         23.226      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add10                cycloneive_lcell_comb     cout        Out     0.066     23.292      -         
a_minus_b_carry_10                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add11                cycloneive_lcell_comb     cin         In      -         23.292      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add11                cycloneive_lcell_comb     cout        Out     0.066     23.358      -         
a_minus_b_carry_11                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add12                cycloneive_lcell_comb     cin         In      -         23.358      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add12                cycloneive_lcell_comb     cout        Out     0.066     23.424      -         
a_minus_b_carry_12                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add13                cycloneive_lcell_comb     cin         In      -         23.424      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add13                cycloneive_lcell_comb     cout        Out     0.066     23.490      -         
a_minus_b_carry_13                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add14                cycloneive_lcell_comb     cin         In      -         23.490      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add14                cycloneive_lcell_comb     cout        Out     0.066     23.556      -         
a_minus_b_carry_14                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add15                cycloneive_lcell_comb     cin         In      -         23.556      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add15                cycloneive_lcell_comb     cout        Out     0.066     23.622      -         
a_minus_b_carry_15                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add16                cycloneive_lcell_comb     cin         In      -         23.622      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add16                cycloneive_lcell_comb     cout        Out     0.066     23.688      -         
a_minus_b_carry_16                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add17                cycloneive_lcell_comb     cin         In      -         23.688      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add17                cycloneive_lcell_comb     cout        Out     0.066     23.754      -         
a_minus_b_carry_17                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add18                cycloneive_lcell_comb     cin         In      -         23.754      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add18                cycloneive_lcell_comb     cout        Out     0.066     23.820      -         
a_minus_b_carry_18                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add19                cycloneive_lcell_comb     cin         In      -         23.820      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add19                cycloneive_lcell_comb     cout        Out     0.066     23.886      -         
a_minus_b_carry_19                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add20                cycloneive_lcell_comb     cin         In      -         23.886      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add20                cycloneive_lcell_comb     cout        Out     0.066     23.952      -         
a_minus_b_carry_20                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add21                cycloneive_lcell_comb     cin         In      -         23.952      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add21                cycloneive_lcell_comb     cout        Out     0.066     24.018      -         
a_minus_b_carry_21                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add22                cycloneive_lcell_comb     cin         In      -         24.018      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add22                cycloneive_lcell_comb     cout        Out     0.066     24.084      -         
a_minus_b_carry_22                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add23                cycloneive_lcell_comb     cin         In      -         24.084      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add23                cycloneive_lcell_comb     cout        Out     0.066     24.150      -         
a_minus_b_carry_23                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add24                cycloneive_lcell_comb     cin         In      -         24.150      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add24                cycloneive_lcell_comb     cout        Out     0.066     24.216      -         
a_minus_b_carry_24                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add25                cycloneive_lcell_comb     cin         In      -         24.216      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add25                cycloneive_lcell_comb     cout        Out     0.066     24.282      -         
a_minus_b_carry_25                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add26                cycloneive_lcell_comb     cin         In      -         24.282      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add26                cycloneive_lcell_comb     cout        Out     0.066     24.348      -         
a_minus_b_carry_26                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add27                cycloneive_lcell_comb     cin         In      -         24.348      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add27                cycloneive_lcell_comb     cout        Out     0.066     24.414      -         
a_minus_b_carry_27                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add28                cycloneive_lcell_comb     cin         In      -         24.414      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add28                cycloneive_lcell_comb     cout        Out     0.066     24.480      -         
a_minus_b_carry_28                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add29                cycloneive_lcell_comb     cin         In      -         24.480      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add29                cycloneive_lcell_comb     cout        Out     0.066     24.546      -         
a_minus_b_carry_29                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add30                cycloneive_lcell_comb     cin         In      -         24.546      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add30                cycloneive_lcell_comb     cout        Out     0.066     24.612      -         
a_minus_b_carry_30                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add31                cycloneive_lcell_comb     cin         In      -         24.612      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add31                cycloneive_lcell_comb     combout     Out     0.000     24.612      -         
a_minus_b_add31                                                          Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_1_0_a2[31]               cycloneive_lcell_comb     datac       In      -         25.264      -         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_1_0_a2[31]               cycloneive_lcell_comb     combout     Out     0.429     25.693      -         
a_c_1_1_0_a2[31]                                                         Net                       -           -       0.907     -           33        
demodulate_inst.qarctan_inst.divider_inst.a_c_RNO[31]                    cycloneive_lcell_comb     datac       In      -         26.601      -         
demodulate_inst.qarctan_inst.divider_inst.a_c_RNO[31]                    cycloneive_lcell_comb     combout     Out     0.429     27.029      -         
a_c_en0_30                                                               Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_c[31]                        SYNLPM_LAT1               DATA[0]     In      -         27.355      -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup) of 26.724 is 13.411(50.2%) logic and 13.313(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      11.358
    - Setup time:                            -0.631
    + time borrowed from endpoint:           11.358
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         23.346

    - Propagation time:                      26.742
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.009

    Number of logic level(s):                107
    Starting point:                          demodulate_inst.qarctan_inst.divider_inst.a[0] / q
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a_c[32] / DATA[0], time borrowed from endpoint 11.358
    The start point is clocked by            fm_radio|clock [rising] on pin clk
    The end   point is clocked by            div_64s_32s|state_derived_clock[4] [falling] on pin GATE

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a[0]                           dffeas                    q           Out     0.232     0.845       -         
a[0]                                                                     Net                       -           -       0.370     -           6         
demodulate_inst.qarctan_inst.divider_inst.un521_p_0_o2_15[5]             cycloneive_lcell_comb     datab       In      -         1.215       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_0_o2_15[5]             cycloneive_lcell_comb     combout     Out     0.443     1.658       -         
un521_p_0_o2_15[5]                                                       Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_14[1]             cycloneive_lcell_comb     datac       In      -         1.991       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_14[1]             cycloneive_lcell_comb     combout     Out     0.429     2.420       -         
un521_p_i_o2_14[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_11[1]             cycloneive_lcell_comb     datac       In      -         2.746       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_11[1]             cycloneive_lcell_comb     combout     Out     0.429     3.175       -         
un521_p_i_a2_11[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_10[1]             cycloneive_lcell_comb     datad       In      -         3.500       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_10[1]             cycloneive_lcell_comb     combout     Out     0.155     3.655       -         
un521_p_i_a2_10[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_9[1]              cycloneive_lcell_comb     datad       In      -         3.981       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_9[1]              cycloneive_lcell_comb     combout     Out     0.155     4.136       -         
un521_p_i_a2_9[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10_a[1]           cycloneive_lcell_comb     datad       In      -         4.461       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10_a[1]           cycloneive_lcell_comb     combout     Out     0.155     4.616       -         
un521_p_i_o2_10_a[1]                                                     Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10[1]             cycloneive_lcell_comb     datad       In      -         4.942       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10[1]             cycloneive_lcell_comb     combout     Out     0.155     5.097       -         
un521_p_i_o2_10[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_8[1]              cycloneive_lcell_comb     datad       In      -         5.423       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_8[1]              cycloneive_lcell_comb     combout     Out     0.155     5.578       -         
un521_p_i_o2_8[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_2[1]              cycloneive_lcell_comb     datad       In      -         5.903       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_2[1]              cycloneive_lcell_comb     combout     Out     0.155     6.058       -         
un521_p_i_o2_2[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o3_2[1]              cycloneive_lcell_comb     datad       In      -         6.384       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o3_2[1]              cycloneive_lcell_comb     combout     Out     0.155     6.539       -         
un521_p_i_o3_2[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i[1]                   cycloneive_lcell_comb     datad       In      -         6.864       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i[1]                   cycloneive_lcell_comb     combout     Out     0.155     7.019       -         
un521_p_i[1]                                                             Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add1              cycloneive_lcell_comb     dataa       In      -         7.352       -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add1              cycloneive_lcell_comb     combout     Out     0.437     7.789       -         
un2_p_add1                                                               Net                       -           -       1.451     -           65        
demodulate_inst.qarctan_inst.divider_inst.b_RNIGFFG[3]                   cycloneive_lcell_comb     datad       In      -         9.240       -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGFFG[3]                   cycloneive_lcell_comb     combout     Out     0.155     9.395       -         
m4_0_03_c                                                                Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.b_RNIO6PV[2]                   cycloneive_lcell_comb     datad       In      -         9.721       -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIO6PV[2]                   cycloneive_lcell_comb     combout     Out     0.155     9.876       -         
m4_0_03                                                                  Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNI6IO02     cycloneive_lcell_comb     datab       In      -         10.224      -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNI6IO02     cycloneive_lcell_comb     combout     Out     0.443     10.667      -         
m8_2_03_0_g1                                                             Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNIS2HC2     cycloneive_lcell_comb     datad       In      -         10.992      -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNIS2HC2     cycloneive_lcell_comb     combout     Out     0.155     11.147      -         
m8_2_03_0_g0                                                             Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.un1_b_1_15                     cycloneive_lcell_comb     datad       In      -         11.495      -         
demodulate_inst.qarctan_inst.divider_inst.un1_b_1_15                     cycloneive_lcell_comb     combout     Out     0.155     11.650      -         
un1_b_1_15                                                               Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt8                       cycloneive_lcell_comb     datab       In      -         11.976      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt8                       cycloneive_lcell_comb     cout        Out     0.509     12.485      -         
lt_8                                                                     Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt9                       cycloneive_lcell_comb     cin         In      -         12.485      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt9                       cycloneive_lcell_comb     cout        Out     0.066     12.551      -         
lt_9                                                                     Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt10                      cycloneive_lcell_comb     cin         In      -         12.551      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt10                      cycloneive_lcell_comb     cout        Out     0.066     12.617      -         
lt_10                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt11                      cycloneive_lcell_comb     cin         In      -         12.617      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt11                      cycloneive_lcell_comb     cout        Out     0.066     12.683      -         
lt_11                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt12                      cycloneive_lcell_comb     cin         In      -         12.683      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt12                      cycloneive_lcell_comb     cout        Out     0.066     12.749      -         
lt_12                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt13                      cycloneive_lcell_comb     cin         In      -         12.749      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt13                      cycloneive_lcell_comb     cout        Out     0.066     12.815      -         
lt_13                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt14                      cycloneive_lcell_comb     cin         In      -         12.815      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt14                      cycloneive_lcell_comb     cout        Out     0.066     12.881      -         
lt_14                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt15                      cycloneive_lcell_comb     cin         In      -         12.881      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt15                      cycloneive_lcell_comb     cout        Out     0.066     12.947      -         
lt_15                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt16                      cycloneive_lcell_comb     cin         In      -         12.947      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt16                      cycloneive_lcell_comb     cout        Out     0.066     13.013      -         
lt_16                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt17                      cycloneive_lcell_comb     cin         In      -         13.013      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt17                      cycloneive_lcell_comb     cout        Out     0.066     13.079      -         
lt_17                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt18                      cycloneive_lcell_comb     cin         In      -         13.079      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt18                      cycloneive_lcell_comb     cout        Out     0.066     13.145      -         
lt_18                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt19                      cycloneive_lcell_comb     cin         In      -         13.145      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt19                      cycloneive_lcell_comb     cout        Out     0.066     13.211      -         
lt_19                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt20                      cycloneive_lcell_comb     cin         In      -         13.211      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt20                      cycloneive_lcell_comb     cout        Out     0.066     13.277      -         
lt_20                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt21                      cycloneive_lcell_comb     cin         In      -         13.277      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt21                      cycloneive_lcell_comb     cout        Out     0.066     13.343      -         
lt_21                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt22                      cycloneive_lcell_comb     cin         In      -         13.343      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt22                      cycloneive_lcell_comb     cout        Out     0.066     13.409      -         
lt_22                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt23                      cycloneive_lcell_comb     cin         In      -         13.409      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt23                      cycloneive_lcell_comb     cout        Out     0.066     13.475      -         
lt_23                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt24                      cycloneive_lcell_comb     cin         In      -         13.475      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt24                      cycloneive_lcell_comb     cout        Out     0.066     13.541      -         
lt_24                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt25                      cycloneive_lcell_comb     cin         In      -         13.541      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt25                      cycloneive_lcell_comb     cout        Out     0.066     13.607      -         
lt_25                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt26                      cycloneive_lcell_comb     cin         In      -         13.607      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt26                      cycloneive_lcell_comb     cout        Out     0.066     13.673      -         
lt_26                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt27                      cycloneive_lcell_comb     cin         In      -         13.673      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt27                      cycloneive_lcell_comb     cout        Out     0.066     13.739      -         
lt_27                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt28                      cycloneive_lcell_comb     cin         In      -         13.739      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt28                      cycloneive_lcell_comb     cout        Out     0.066     13.805      -         
lt_28                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt29                      cycloneive_lcell_comb     cin         In      -         13.805      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt29                      cycloneive_lcell_comb     cout        Out     0.066     13.871      -         
lt_29                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt30                      cycloneive_lcell_comb     cin         In      -         13.871      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt30                      cycloneive_lcell_comb     cout        Out     0.066     13.937      -         
lt_30                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt31                      cycloneive_lcell_comb     cin         In      -         13.937      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt31                      cycloneive_lcell_comb     cout        Out     0.066     14.003      -         
lt_31                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt32                      cycloneive_lcell_comb     cin         In      -         14.003      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt32                      cycloneive_lcell_comb     cout        Out     0.066     14.069      -         
lt_32                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt33                      cycloneive_lcell_comb     cin         In      -         14.069      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt33                      cycloneive_lcell_comb     cout        Out     0.066     14.135      -         
lt_33                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt34                      cycloneive_lcell_comb     cin         In      -         14.135      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt34                      cycloneive_lcell_comb     cout        Out     0.066     14.201      -         
lt_34                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt35                      cycloneive_lcell_comb     cin         In      -         14.201      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt35                      cycloneive_lcell_comb     cout        Out     0.066     14.267      -         
lt_35                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt36                      cycloneive_lcell_comb     cin         In      -         14.267      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt36                      cycloneive_lcell_comb     cout        Out     0.066     14.333      -         
lt_36                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt37                      cycloneive_lcell_comb     cin         In      -         14.333      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt37                      cycloneive_lcell_comb     cout        Out     0.066     14.399      -         
lt_37                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt38                      cycloneive_lcell_comb     cin         In      -         14.399      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt38                      cycloneive_lcell_comb     cout        Out     0.066     14.465      -         
lt_38                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt39                      cycloneive_lcell_comb     cin         In      -         14.465      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt39                      cycloneive_lcell_comb     cout        Out     0.066     14.531      -         
lt_39                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt40                      cycloneive_lcell_comb     cin         In      -         14.531      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt40                      cycloneive_lcell_comb     cout        Out     0.066     14.597      -         
lt_40                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt41                      cycloneive_lcell_comb     cin         In      -         14.597      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt41                      cycloneive_lcell_comb     cout        Out     0.066     14.663      -         
lt_41                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt42                      cycloneive_lcell_comb     cin         In      -         14.663      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt42                      cycloneive_lcell_comb     cout        Out     0.066     14.729      -         
lt_42                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt43                      cycloneive_lcell_comb     cin         In      -         14.729      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt43                      cycloneive_lcell_comb     cout        Out     0.066     14.795      -         
lt_43                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt44                      cycloneive_lcell_comb     cin         In      -         14.795      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt44                      cycloneive_lcell_comb     cout        Out     0.066     14.861      -         
lt_44                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt45                      cycloneive_lcell_comb     cin         In      -         14.861      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt45                      cycloneive_lcell_comb     cout        Out     0.066     14.927      -         
lt_45                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt46                      cycloneive_lcell_comb     cin         In      -         14.927      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt46                      cycloneive_lcell_comb     cout        Out     0.066     14.993      -         
lt_46                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt47                      cycloneive_lcell_comb     cin         In      -         14.993      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt47                      cycloneive_lcell_comb     cout        Out     0.066     15.059      -         
lt_47                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt48                      cycloneive_lcell_comb     cin         In      -         15.059      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt48                      cycloneive_lcell_comb     cout        Out     0.066     15.125      -         
lt_48                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt49                      cycloneive_lcell_comb     cin         In      -         15.125      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt49                      cycloneive_lcell_comb     cout        Out     0.066     15.191      -         
lt_49                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt50                      cycloneive_lcell_comb     cin         In      -         15.191      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt50                      cycloneive_lcell_comb     cout        Out     0.066     15.257      -         
lt_50                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt51                      cycloneive_lcell_comb     cin         In      -         15.257      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt51                      cycloneive_lcell_comb     cout        Out     0.066     15.323      -         
lt_51                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt52                      cycloneive_lcell_comb     cin         In      -         15.323      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt52                      cycloneive_lcell_comb     cout        Out     0.066     15.389      -         
lt_52                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt53                      cycloneive_lcell_comb     cin         In      -         15.389      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt53                      cycloneive_lcell_comb     cout        Out     0.066     15.455      -         
lt_53                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt54                      cycloneive_lcell_comb     cin         In      -         15.455      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt54                      cycloneive_lcell_comb     cout        Out     0.066     15.521      -         
lt_54                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt55                      cycloneive_lcell_comb     cin         In      -         15.521      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt55                      cycloneive_lcell_comb     cout        Out     0.066     15.587      -         
lt_55                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt56                      cycloneive_lcell_comb     cin         In      -         15.587      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt56                      cycloneive_lcell_comb     cout        Out     0.066     15.653      -         
lt_56                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt57                      cycloneive_lcell_comb     cin         In      -         15.653      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt57                      cycloneive_lcell_comb     cout        Out     0.066     15.719      -         
lt_57                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt58                      cycloneive_lcell_comb     cin         In      -         15.719      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt58                      cycloneive_lcell_comb     cout        Out     0.066     15.785      -         
lt_58                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt59                      cycloneive_lcell_comb     cin         In      -         15.785      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt59                      cycloneive_lcell_comb     cout        Out     0.066     15.851      -         
lt_59                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt60                      cycloneive_lcell_comb     cin         In      -         15.851      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt60                      cycloneive_lcell_comb     cout        Out     0.066     15.917      -         
lt_60                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt61                      cycloneive_lcell_comb     cin         In      -         15.917      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt61                      cycloneive_lcell_comb     cout        Out     0.066     15.983      -         
lt_61                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt62                      cycloneive_lcell_comb     cin         In      -         15.983      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt62                      cycloneive_lcell_comb     cout        Out     0.066     16.049      -         
lt_62                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt63                      cycloneive_lcell_comb     cin         In      -         16.049      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt63                      cycloneive_lcell_comb     combout     Out     0.000     16.049      -         
lt63                                                                     Net                       -           -       0.611     -           14        
demodulate_inst.qarctan_inst.divider_inst.p\.p_v[0]                      cycloneive_lcell_comb     datab       In      -         16.660      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_v[0]                      cycloneive_lcell_comb     combout     Out     0.443     17.103      -         
p_v[0]                                                                   Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add0                      cycloneive_lcell_comb     dataa       In      -         17.428      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add0                      cycloneive_lcell_comb     cout        Out     0.498     17.926      -         
p_carry_0                                                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1                      cycloneive_lcell_comb     cin         In      -         17.926      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1                      cycloneive_lcell_comb     combout     Out     0.000     17.926      -         
p_add1                                                                   Net                       -           -       1.744     -           95        
demodulate_inst.qarctan_inst.divider_inst.b_RNI8LJR[7]                   cycloneive_lcell_comb     datad       In      -         19.671      -         
demodulate_inst.qarctan_inst.divider_inst.b_RNI8LJR[7]                   cycloneive_lcell_comb     combout     Out     0.155     19.826      -         
m8_0_0_c                                                                 Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGJFG1[5]                  cycloneive_lcell_comb     datad       In      -         20.151      -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGJFG1[5]                  cycloneive_lcell_comb     combout     Out     0.155     20.306      -         
m8_0_0                                                                   Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add2_RNIDSDE3             cycloneive_lcell_comb     datac       In      -         20.654      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add2_RNIDSDE3             cycloneive_lcell_comb     combout     Out     0.429     21.083      -         
m8_2_0_0_g0_0_a2_0                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1_RNI38EG4             cycloneive_lcell_comb     datad       In      -         21.409      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1_RNI38EG4             cycloneive_lcell_comb     combout     Out     0.155     21.564      -         
m8_2_0_0_g0_0_o2                                                         Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8_RNO             cycloneive_lcell_comb     datac       In      -         21.897      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8_RNO             cycloneive_lcell_comb     combout     Out     0.429     22.326      -         
un1_b_1_83_0_a2                                                          Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8                 cycloneive_lcell_comb     datab       In      -         22.651      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8                 cycloneive_lcell_comb     cout        Out     0.509     23.160      -         
a_minus_b_carry_8                                                        Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add9                 cycloneive_lcell_comb     cin         In      -         23.160      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add9                 cycloneive_lcell_comb     cout        Out     0.066     23.226      -         
a_minus_b_carry_9                                                        Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add10                cycloneive_lcell_comb     cin         In      -         23.226      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add10                cycloneive_lcell_comb     cout        Out     0.066     23.292      -         
a_minus_b_carry_10                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add11                cycloneive_lcell_comb     cin         In      -         23.292      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add11                cycloneive_lcell_comb     cout        Out     0.066     23.358      -         
a_minus_b_carry_11                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add12                cycloneive_lcell_comb     cin         In      -         23.358      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add12                cycloneive_lcell_comb     cout        Out     0.066     23.424      -         
a_minus_b_carry_12                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add13                cycloneive_lcell_comb     cin         In      -         23.424      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add13                cycloneive_lcell_comb     cout        Out     0.066     23.490      -         
a_minus_b_carry_13                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add14                cycloneive_lcell_comb     cin         In      -         23.490      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add14                cycloneive_lcell_comb     cout        Out     0.066     23.556      -         
a_minus_b_carry_14                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add15                cycloneive_lcell_comb     cin         In      -         23.556      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add15                cycloneive_lcell_comb     cout        Out     0.066     23.622      -         
a_minus_b_carry_15                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add16                cycloneive_lcell_comb     cin         In      -         23.622      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add16                cycloneive_lcell_comb     cout        Out     0.066     23.688      -         
a_minus_b_carry_16                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add17                cycloneive_lcell_comb     cin         In      -         23.688      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add17                cycloneive_lcell_comb     cout        Out     0.066     23.754      -         
a_minus_b_carry_17                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add18                cycloneive_lcell_comb     cin         In      -         23.754      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add18                cycloneive_lcell_comb     cout        Out     0.066     23.820      -         
a_minus_b_carry_18                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add19                cycloneive_lcell_comb     cin         In      -         23.820      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add19                cycloneive_lcell_comb     cout        Out     0.066     23.886      -         
a_minus_b_carry_19                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add20                cycloneive_lcell_comb     cin         In      -         23.886      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add20                cycloneive_lcell_comb     cout        Out     0.066     23.952      -         
a_minus_b_carry_20                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add21                cycloneive_lcell_comb     cin         In      -         23.952      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add21                cycloneive_lcell_comb     cout        Out     0.066     24.018      -         
a_minus_b_carry_21                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add22                cycloneive_lcell_comb     cin         In      -         24.018      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add22                cycloneive_lcell_comb     cout        Out     0.066     24.084      -         
a_minus_b_carry_22                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add23                cycloneive_lcell_comb     cin         In      -         24.084      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add23                cycloneive_lcell_comb     cout        Out     0.066     24.150      -         
a_minus_b_carry_23                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add24                cycloneive_lcell_comb     cin         In      -         24.150      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add24                cycloneive_lcell_comb     cout        Out     0.066     24.216      -         
a_minus_b_carry_24                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add25                cycloneive_lcell_comb     cin         In      -         24.216      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add25                cycloneive_lcell_comb     cout        Out     0.066     24.282      -         
a_minus_b_carry_25                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add26                cycloneive_lcell_comb     cin         In      -         24.282      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add26                cycloneive_lcell_comb     cout        Out     0.066     24.348      -         
a_minus_b_carry_26                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add27                cycloneive_lcell_comb     cin         In      -         24.348      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add27                cycloneive_lcell_comb     cout        Out     0.066     24.414      -         
a_minus_b_carry_27                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add28                cycloneive_lcell_comb     cin         In      -         24.414      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add28                cycloneive_lcell_comb     cout        Out     0.066     24.480      -         
a_minus_b_carry_28                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add29                cycloneive_lcell_comb     cin         In      -         24.480      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add29                cycloneive_lcell_comb     cout        Out     0.066     24.546      -         
a_minus_b_carry_29                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add30                cycloneive_lcell_comb     cin         In      -         24.546      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add30                cycloneive_lcell_comb     cout        Out     0.066     24.612      -         
a_minus_b_carry_30                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add31                cycloneive_lcell_comb     cin         In      -         24.612      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add31                cycloneive_lcell_comb     combout     Out     0.000     24.612      -         
a_minus_b_add31                                                          Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_1_0_a2[31]               cycloneive_lcell_comb     datac       In      -         25.264      -         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_1_0_a2[31]               cycloneive_lcell_comb     combout     Out     0.429     25.693      -         
a_c_1_1_0_a2[31]                                                         Net                       -           -       0.907     -           33        
demodulate_inst.qarctan_inst.divider_inst.a_c_RNO[32]                    cycloneive_lcell_comb     datac       In      -         26.601      -         
demodulate_inst.qarctan_inst.divider_inst.a_c_RNO[32]                    cycloneive_lcell_comb     combout     Out     0.429     27.029      -         
a_c_en0_31                                                               Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_c[32]                        SYNLPM_LAT1               DATA[0]     In      -         27.355      -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup) of 26.724 is 13.411(50.2%) logic and 13.313(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      11.358
    - Setup time:                            -0.631
    + time borrowed from endpoint:           11.358
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         23.346

    - Propagation time:                      26.742
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.009

    Number of logic level(s):                107
    Starting point:                          demodulate_inst.qarctan_inst.divider_inst.a[0] / q
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a_c[33] / DATA[0], time borrowed from endpoint 11.358
    The start point is clocked by            fm_radio|clock [rising] on pin clk
    The end   point is clocked by            div_64s_32s|state_derived_clock[4] [falling] on pin GATE

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a[0]                           dffeas                    q           Out     0.232     0.845       -         
a[0]                                                                     Net                       -           -       0.370     -           6         
demodulate_inst.qarctan_inst.divider_inst.un521_p_0_o2_15[5]             cycloneive_lcell_comb     datab       In      -         1.215       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_0_o2_15[5]             cycloneive_lcell_comb     combout     Out     0.443     1.658       -         
un521_p_0_o2_15[5]                                                       Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_14[1]             cycloneive_lcell_comb     datac       In      -         1.991       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_14[1]             cycloneive_lcell_comb     combout     Out     0.429     2.420       -         
un521_p_i_o2_14[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_11[1]             cycloneive_lcell_comb     datac       In      -         2.746       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_11[1]             cycloneive_lcell_comb     combout     Out     0.429     3.175       -         
un521_p_i_a2_11[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_10[1]             cycloneive_lcell_comb     datad       In      -         3.500       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_10[1]             cycloneive_lcell_comb     combout     Out     0.155     3.655       -         
un521_p_i_a2_10[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_9[1]              cycloneive_lcell_comb     datad       In      -         3.981       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_9[1]              cycloneive_lcell_comb     combout     Out     0.155     4.136       -         
un521_p_i_a2_9[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10_a[1]           cycloneive_lcell_comb     datad       In      -         4.461       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10_a[1]           cycloneive_lcell_comb     combout     Out     0.155     4.616       -         
un521_p_i_o2_10_a[1]                                                     Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10[1]             cycloneive_lcell_comb     datad       In      -         4.942       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10[1]             cycloneive_lcell_comb     combout     Out     0.155     5.097       -         
un521_p_i_o2_10[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_8[1]              cycloneive_lcell_comb     datad       In      -         5.423       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_8[1]              cycloneive_lcell_comb     combout     Out     0.155     5.578       -         
un521_p_i_o2_8[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_2[1]              cycloneive_lcell_comb     datad       In      -         5.903       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_2[1]              cycloneive_lcell_comb     combout     Out     0.155     6.058       -         
un521_p_i_o2_2[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o3_2[1]              cycloneive_lcell_comb     datad       In      -         6.384       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o3_2[1]              cycloneive_lcell_comb     combout     Out     0.155     6.539       -         
un521_p_i_o3_2[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i[1]                   cycloneive_lcell_comb     datad       In      -         6.864       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i[1]                   cycloneive_lcell_comb     combout     Out     0.155     7.019       -         
un521_p_i[1]                                                             Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add1              cycloneive_lcell_comb     dataa       In      -         7.352       -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add1              cycloneive_lcell_comb     combout     Out     0.437     7.789       -         
un2_p_add1                                                               Net                       -           -       1.451     -           65        
demodulate_inst.qarctan_inst.divider_inst.b_RNIGFFG[3]                   cycloneive_lcell_comb     datad       In      -         9.240       -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGFFG[3]                   cycloneive_lcell_comb     combout     Out     0.155     9.395       -         
m4_0_03_c                                                                Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.b_RNIO6PV[2]                   cycloneive_lcell_comb     datad       In      -         9.721       -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIO6PV[2]                   cycloneive_lcell_comb     combout     Out     0.155     9.876       -         
m4_0_03                                                                  Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNI6IO02     cycloneive_lcell_comb     datab       In      -         10.224      -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNI6IO02     cycloneive_lcell_comb     combout     Out     0.443     10.667      -         
m8_2_03_0_g1                                                             Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNIS2HC2     cycloneive_lcell_comb     datad       In      -         10.992      -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNIS2HC2     cycloneive_lcell_comb     combout     Out     0.155     11.147      -         
m8_2_03_0_g0                                                             Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.un1_b_1_15                     cycloneive_lcell_comb     datad       In      -         11.495      -         
demodulate_inst.qarctan_inst.divider_inst.un1_b_1_15                     cycloneive_lcell_comb     combout     Out     0.155     11.650      -         
un1_b_1_15                                                               Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt8                       cycloneive_lcell_comb     datab       In      -         11.976      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt8                       cycloneive_lcell_comb     cout        Out     0.509     12.485      -         
lt_8                                                                     Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt9                       cycloneive_lcell_comb     cin         In      -         12.485      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt9                       cycloneive_lcell_comb     cout        Out     0.066     12.551      -         
lt_9                                                                     Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt10                      cycloneive_lcell_comb     cin         In      -         12.551      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt10                      cycloneive_lcell_comb     cout        Out     0.066     12.617      -         
lt_10                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt11                      cycloneive_lcell_comb     cin         In      -         12.617      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt11                      cycloneive_lcell_comb     cout        Out     0.066     12.683      -         
lt_11                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt12                      cycloneive_lcell_comb     cin         In      -         12.683      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt12                      cycloneive_lcell_comb     cout        Out     0.066     12.749      -         
lt_12                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt13                      cycloneive_lcell_comb     cin         In      -         12.749      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt13                      cycloneive_lcell_comb     cout        Out     0.066     12.815      -         
lt_13                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt14                      cycloneive_lcell_comb     cin         In      -         12.815      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt14                      cycloneive_lcell_comb     cout        Out     0.066     12.881      -         
lt_14                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt15                      cycloneive_lcell_comb     cin         In      -         12.881      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt15                      cycloneive_lcell_comb     cout        Out     0.066     12.947      -         
lt_15                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt16                      cycloneive_lcell_comb     cin         In      -         12.947      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt16                      cycloneive_lcell_comb     cout        Out     0.066     13.013      -         
lt_16                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt17                      cycloneive_lcell_comb     cin         In      -         13.013      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt17                      cycloneive_lcell_comb     cout        Out     0.066     13.079      -         
lt_17                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt18                      cycloneive_lcell_comb     cin         In      -         13.079      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt18                      cycloneive_lcell_comb     cout        Out     0.066     13.145      -         
lt_18                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt19                      cycloneive_lcell_comb     cin         In      -         13.145      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt19                      cycloneive_lcell_comb     cout        Out     0.066     13.211      -         
lt_19                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt20                      cycloneive_lcell_comb     cin         In      -         13.211      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt20                      cycloneive_lcell_comb     cout        Out     0.066     13.277      -         
lt_20                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt21                      cycloneive_lcell_comb     cin         In      -         13.277      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt21                      cycloneive_lcell_comb     cout        Out     0.066     13.343      -         
lt_21                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt22                      cycloneive_lcell_comb     cin         In      -         13.343      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt22                      cycloneive_lcell_comb     cout        Out     0.066     13.409      -         
lt_22                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt23                      cycloneive_lcell_comb     cin         In      -         13.409      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt23                      cycloneive_lcell_comb     cout        Out     0.066     13.475      -         
lt_23                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt24                      cycloneive_lcell_comb     cin         In      -         13.475      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt24                      cycloneive_lcell_comb     cout        Out     0.066     13.541      -         
lt_24                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt25                      cycloneive_lcell_comb     cin         In      -         13.541      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt25                      cycloneive_lcell_comb     cout        Out     0.066     13.607      -         
lt_25                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt26                      cycloneive_lcell_comb     cin         In      -         13.607      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt26                      cycloneive_lcell_comb     cout        Out     0.066     13.673      -         
lt_26                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt27                      cycloneive_lcell_comb     cin         In      -         13.673      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt27                      cycloneive_lcell_comb     cout        Out     0.066     13.739      -         
lt_27                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt28                      cycloneive_lcell_comb     cin         In      -         13.739      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt28                      cycloneive_lcell_comb     cout        Out     0.066     13.805      -         
lt_28                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt29                      cycloneive_lcell_comb     cin         In      -         13.805      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt29                      cycloneive_lcell_comb     cout        Out     0.066     13.871      -         
lt_29                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt30                      cycloneive_lcell_comb     cin         In      -         13.871      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt30                      cycloneive_lcell_comb     cout        Out     0.066     13.937      -         
lt_30                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt31                      cycloneive_lcell_comb     cin         In      -         13.937      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt31                      cycloneive_lcell_comb     cout        Out     0.066     14.003      -         
lt_31                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt32                      cycloneive_lcell_comb     cin         In      -         14.003      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt32                      cycloneive_lcell_comb     cout        Out     0.066     14.069      -         
lt_32                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt33                      cycloneive_lcell_comb     cin         In      -         14.069      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt33                      cycloneive_lcell_comb     cout        Out     0.066     14.135      -         
lt_33                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt34                      cycloneive_lcell_comb     cin         In      -         14.135      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt34                      cycloneive_lcell_comb     cout        Out     0.066     14.201      -         
lt_34                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt35                      cycloneive_lcell_comb     cin         In      -         14.201      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt35                      cycloneive_lcell_comb     cout        Out     0.066     14.267      -         
lt_35                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt36                      cycloneive_lcell_comb     cin         In      -         14.267      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt36                      cycloneive_lcell_comb     cout        Out     0.066     14.333      -         
lt_36                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt37                      cycloneive_lcell_comb     cin         In      -         14.333      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt37                      cycloneive_lcell_comb     cout        Out     0.066     14.399      -         
lt_37                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt38                      cycloneive_lcell_comb     cin         In      -         14.399      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt38                      cycloneive_lcell_comb     cout        Out     0.066     14.465      -         
lt_38                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt39                      cycloneive_lcell_comb     cin         In      -         14.465      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt39                      cycloneive_lcell_comb     cout        Out     0.066     14.531      -         
lt_39                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt40                      cycloneive_lcell_comb     cin         In      -         14.531      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt40                      cycloneive_lcell_comb     cout        Out     0.066     14.597      -         
lt_40                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt41                      cycloneive_lcell_comb     cin         In      -         14.597      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt41                      cycloneive_lcell_comb     cout        Out     0.066     14.663      -         
lt_41                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt42                      cycloneive_lcell_comb     cin         In      -         14.663      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt42                      cycloneive_lcell_comb     cout        Out     0.066     14.729      -         
lt_42                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt43                      cycloneive_lcell_comb     cin         In      -         14.729      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt43                      cycloneive_lcell_comb     cout        Out     0.066     14.795      -         
lt_43                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt44                      cycloneive_lcell_comb     cin         In      -         14.795      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt44                      cycloneive_lcell_comb     cout        Out     0.066     14.861      -         
lt_44                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt45                      cycloneive_lcell_comb     cin         In      -         14.861      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt45                      cycloneive_lcell_comb     cout        Out     0.066     14.927      -         
lt_45                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt46                      cycloneive_lcell_comb     cin         In      -         14.927      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt46                      cycloneive_lcell_comb     cout        Out     0.066     14.993      -         
lt_46                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt47                      cycloneive_lcell_comb     cin         In      -         14.993      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt47                      cycloneive_lcell_comb     cout        Out     0.066     15.059      -         
lt_47                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt48                      cycloneive_lcell_comb     cin         In      -         15.059      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt48                      cycloneive_lcell_comb     cout        Out     0.066     15.125      -         
lt_48                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt49                      cycloneive_lcell_comb     cin         In      -         15.125      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt49                      cycloneive_lcell_comb     cout        Out     0.066     15.191      -         
lt_49                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt50                      cycloneive_lcell_comb     cin         In      -         15.191      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt50                      cycloneive_lcell_comb     cout        Out     0.066     15.257      -         
lt_50                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt51                      cycloneive_lcell_comb     cin         In      -         15.257      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt51                      cycloneive_lcell_comb     cout        Out     0.066     15.323      -         
lt_51                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt52                      cycloneive_lcell_comb     cin         In      -         15.323      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt52                      cycloneive_lcell_comb     cout        Out     0.066     15.389      -         
lt_52                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt53                      cycloneive_lcell_comb     cin         In      -         15.389      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt53                      cycloneive_lcell_comb     cout        Out     0.066     15.455      -         
lt_53                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt54                      cycloneive_lcell_comb     cin         In      -         15.455      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt54                      cycloneive_lcell_comb     cout        Out     0.066     15.521      -         
lt_54                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt55                      cycloneive_lcell_comb     cin         In      -         15.521      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt55                      cycloneive_lcell_comb     cout        Out     0.066     15.587      -         
lt_55                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt56                      cycloneive_lcell_comb     cin         In      -         15.587      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt56                      cycloneive_lcell_comb     cout        Out     0.066     15.653      -         
lt_56                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt57                      cycloneive_lcell_comb     cin         In      -         15.653      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt57                      cycloneive_lcell_comb     cout        Out     0.066     15.719      -         
lt_57                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt58                      cycloneive_lcell_comb     cin         In      -         15.719      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt58                      cycloneive_lcell_comb     cout        Out     0.066     15.785      -         
lt_58                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt59                      cycloneive_lcell_comb     cin         In      -         15.785      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt59                      cycloneive_lcell_comb     cout        Out     0.066     15.851      -         
lt_59                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt60                      cycloneive_lcell_comb     cin         In      -         15.851      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt60                      cycloneive_lcell_comb     cout        Out     0.066     15.917      -         
lt_60                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt61                      cycloneive_lcell_comb     cin         In      -         15.917      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt61                      cycloneive_lcell_comb     cout        Out     0.066     15.983      -         
lt_61                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt62                      cycloneive_lcell_comb     cin         In      -         15.983      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt62                      cycloneive_lcell_comb     cout        Out     0.066     16.049      -         
lt_62                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt63                      cycloneive_lcell_comb     cin         In      -         16.049      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt63                      cycloneive_lcell_comb     combout     Out     0.000     16.049      -         
lt63                                                                     Net                       -           -       0.611     -           14        
demodulate_inst.qarctan_inst.divider_inst.p\.p_v[0]                      cycloneive_lcell_comb     datab       In      -         16.660      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_v[0]                      cycloneive_lcell_comb     combout     Out     0.443     17.103      -         
p_v[0]                                                                   Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add0                      cycloneive_lcell_comb     dataa       In      -         17.428      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add0                      cycloneive_lcell_comb     cout        Out     0.498     17.926      -         
p_carry_0                                                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1                      cycloneive_lcell_comb     cin         In      -         17.926      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1                      cycloneive_lcell_comb     combout     Out     0.000     17.926      -         
p_add1                                                                   Net                       -           -       1.744     -           95        
demodulate_inst.qarctan_inst.divider_inst.b_RNI8LJR[7]                   cycloneive_lcell_comb     datad       In      -         19.671      -         
demodulate_inst.qarctan_inst.divider_inst.b_RNI8LJR[7]                   cycloneive_lcell_comb     combout     Out     0.155     19.826      -         
m8_0_0_c                                                                 Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGJFG1[5]                  cycloneive_lcell_comb     datad       In      -         20.151      -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGJFG1[5]                  cycloneive_lcell_comb     combout     Out     0.155     20.306      -         
m8_0_0                                                                   Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add2_RNIDSDE3             cycloneive_lcell_comb     datac       In      -         20.654      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add2_RNIDSDE3             cycloneive_lcell_comb     combout     Out     0.429     21.083      -         
m8_2_0_0_g0_0_a2_0                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1_RNI38EG4             cycloneive_lcell_comb     datad       In      -         21.409      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1_RNI38EG4             cycloneive_lcell_comb     combout     Out     0.155     21.564      -         
m8_2_0_0_g0_0_o2                                                         Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8_RNO             cycloneive_lcell_comb     datac       In      -         21.897      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8_RNO             cycloneive_lcell_comb     combout     Out     0.429     22.326      -         
un1_b_1_83_0_a2                                                          Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8                 cycloneive_lcell_comb     datab       In      -         22.651      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8                 cycloneive_lcell_comb     cout        Out     0.509     23.160      -         
a_minus_b_carry_8                                                        Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add9                 cycloneive_lcell_comb     cin         In      -         23.160      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add9                 cycloneive_lcell_comb     cout        Out     0.066     23.226      -         
a_minus_b_carry_9                                                        Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add10                cycloneive_lcell_comb     cin         In      -         23.226      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add10                cycloneive_lcell_comb     cout        Out     0.066     23.292      -         
a_minus_b_carry_10                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add11                cycloneive_lcell_comb     cin         In      -         23.292      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add11                cycloneive_lcell_comb     cout        Out     0.066     23.358      -         
a_minus_b_carry_11                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add12                cycloneive_lcell_comb     cin         In      -         23.358      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add12                cycloneive_lcell_comb     cout        Out     0.066     23.424      -         
a_minus_b_carry_12                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add13                cycloneive_lcell_comb     cin         In      -         23.424      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add13                cycloneive_lcell_comb     cout        Out     0.066     23.490      -         
a_minus_b_carry_13                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add14                cycloneive_lcell_comb     cin         In      -         23.490      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add14                cycloneive_lcell_comb     cout        Out     0.066     23.556      -         
a_minus_b_carry_14                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add15                cycloneive_lcell_comb     cin         In      -         23.556      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add15                cycloneive_lcell_comb     cout        Out     0.066     23.622      -         
a_minus_b_carry_15                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add16                cycloneive_lcell_comb     cin         In      -         23.622      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add16                cycloneive_lcell_comb     cout        Out     0.066     23.688      -         
a_minus_b_carry_16                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add17                cycloneive_lcell_comb     cin         In      -         23.688      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add17                cycloneive_lcell_comb     cout        Out     0.066     23.754      -         
a_minus_b_carry_17                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add18                cycloneive_lcell_comb     cin         In      -         23.754      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add18                cycloneive_lcell_comb     cout        Out     0.066     23.820      -         
a_minus_b_carry_18                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add19                cycloneive_lcell_comb     cin         In      -         23.820      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add19                cycloneive_lcell_comb     cout        Out     0.066     23.886      -         
a_minus_b_carry_19                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add20                cycloneive_lcell_comb     cin         In      -         23.886      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add20                cycloneive_lcell_comb     cout        Out     0.066     23.952      -         
a_minus_b_carry_20                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add21                cycloneive_lcell_comb     cin         In      -         23.952      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add21                cycloneive_lcell_comb     cout        Out     0.066     24.018      -         
a_minus_b_carry_21                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add22                cycloneive_lcell_comb     cin         In      -         24.018      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add22                cycloneive_lcell_comb     cout        Out     0.066     24.084      -         
a_minus_b_carry_22                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add23                cycloneive_lcell_comb     cin         In      -         24.084      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add23                cycloneive_lcell_comb     cout        Out     0.066     24.150      -         
a_minus_b_carry_23                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add24                cycloneive_lcell_comb     cin         In      -         24.150      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add24                cycloneive_lcell_comb     cout        Out     0.066     24.216      -         
a_minus_b_carry_24                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add25                cycloneive_lcell_comb     cin         In      -         24.216      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add25                cycloneive_lcell_comb     cout        Out     0.066     24.282      -         
a_minus_b_carry_25                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add26                cycloneive_lcell_comb     cin         In      -         24.282      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add26                cycloneive_lcell_comb     cout        Out     0.066     24.348      -         
a_minus_b_carry_26                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add27                cycloneive_lcell_comb     cin         In      -         24.348      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add27                cycloneive_lcell_comb     cout        Out     0.066     24.414      -         
a_minus_b_carry_27                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add28                cycloneive_lcell_comb     cin         In      -         24.414      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add28                cycloneive_lcell_comb     cout        Out     0.066     24.480      -         
a_minus_b_carry_28                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add29                cycloneive_lcell_comb     cin         In      -         24.480      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add29                cycloneive_lcell_comb     cout        Out     0.066     24.546      -         
a_minus_b_carry_29                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add30                cycloneive_lcell_comb     cin         In      -         24.546      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add30                cycloneive_lcell_comb     cout        Out     0.066     24.612      -         
a_minus_b_carry_30                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add31                cycloneive_lcell_comb     cin         In      -         24.612      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add31                cycloneive_lcell_comb     combout     Out     0.000     24.612      -         
a_minus_b_add31                                                          Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_1_0_a2[31]               cycloneive_lcell_comb     datac       In      -         25.264      -         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_1_0_a2[31]               cycloneive_lcell_comb     combout     Out     0.429     25.693      -         
a_c_1_1_0_a2[31]                                                         Net                       -           -       0.907     -           33        
demodulate_inst.qarctan_inst.divider_inst.a_c_RNO[33]                    cycloneive_lcell_comb     datac       In      -         26.601      -         
demodulate_inst.qarctan_inst.divider_inst.a_c_RNO[33]                    cycloneive_lcell_comb     combout     Out     0.429     27.029      -         
a_c_en0_32                                                               Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_c[33]                        SYNLPM_LAT1               DATA[0]     In      -         27.355      -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup) of 26.724 is 13.411(50.2%) logic and 13.313(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      11.358
    - Setup time:                            -0.631
    + time borrowed from endpoint:           11.358
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         23.346

    - Propagation time:                      26.742
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.009

    Number of logic level(s):                107
    Starting point:                          demodulate_inst.qarctan_inst.divider_inst.a[0] / q
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a_c[34] / DATA[0], time borrowed from endpoint 11.358
    The start point is clocked by            fm_radio|clock [rising] on pin clk
    The end   point is clocked by            div_64s_32s|state_derived_clock[4] [falling] on pin GATE

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a[0]                           dffeas                    q           Out     0.232     0.845       -         
a[0]                                                                     Net                       -           -       0.370     -           6         
demodulate_inst.qarctan_inst.divider_inst.un521_p_0_o2_15[5]             cycloneive_lcell_comb     datab       In      -         1.215       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_0_o2_15[5]             cycloneive_lcell_comb     combout     Out     0.443     1.658       -         
un521_p_0_o2_15[5]                                                       Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_14[1]             cycloneive_lcell_comb     datac       In      -         1.991       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_14[1]             cycloneive_lcell_comb     combout     Out     0.429     2.420       -         
un521_p_i_o2_14[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_11[1]             cycloneive_lcell_comb     datac       In      -         2.746       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_11[1]             cycloneive_lcell_comb     combout     Out     0.429     3.175       -         
un521_p_i_a2_11[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_10[1]             cycloneive_lcell_comb     datad       In      -         3.500       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_10[1]             cycloneive_lcell_comb     combout     Out     0.155     3.655       -         
un521_p_i_a2_10[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_9[1]              cycloneive_lcell_comb     datad       In      -         3.981       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_9[1]              cycloneive_lcell_comb     combout     Out     0.155     4.136       -         
un521_p_i_a2_9[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10_a[1]           cycloneive_lcell_comb     datad       In      -         4.461       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10_a[1]           cycloneive_lcell_comb     combout     Out     0.155     4.616       -         
un521_p_i_o2_10_a[1]                                                     Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10[1]             cycloneive_lcell_comb     datad       In      -         4.942       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10[1]             cycloneive_lcell_comb     combout     Out     0.155     5.097       -         
un521_p_i_o2_10[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_8[1]              cycloneive_lcell_comb     datad       In      -         5.423       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_8[1]              cycloneive_lcell_comb     combout     Out     0.155     5.578       -         
un521_p_i_o2_8[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_2[1]              cycloneive_lcell_comb     datad       In      -         5.903       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_2[1]              cycloneive_lcell_comb     combout     Out     0.155     6.058       -         
un521_p_i_o2_2[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o3_2[1]              cycloneive_lcell_comb     datad       In      -         6.384       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o3_2[1]              cycloneive_lcell_comb     combout     Out     0.155     6.539       -         
un521_p_i_o3_2[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i[1]                   cycloneive_lcell_comb     datad       In      -         6.864       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i[1]                   cycloneive_lcell_comb     combout     Out     0.155     7.019       -         
un521_p_i[1]                                                             Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add1              cycloneive_lcell_comb     dataa       In      -         7.352       -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add1              cycloneive_lcell_comb     combout     Out     0.437     7.789       -         
un2_p_add1                                                               Net                       -           -       1.451     -           65        
demodulate_inst.qarctan_inst.divider_inst.b_RNIGFFG[3]                   cycloneive_lcell_comb     datad       In      -         9.240       -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGFFG[3]                   cycloneive_lcell_comb     combout     Out     0.155     9.395       -         
m4_0_03_c                                                                Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.b_RNIO6PV[2]                   cycloneive_lcell_comb     datad       In      -         9.721       -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIO6PV[2]                   cycloneive_lcell_comb     combout     Out     0.155     9.876       -         
m4_0_03                                                                  Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNI6IO02     cycloneive_lcell_comb     datab       In      -         10.224      -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNI6IO02     cycloneive_lcell_comb     combout     Out     0.443     10.667      -         
m8_2_03_0_g1                                                             Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNIS2HC2     cycloneive_lcell_comb     datad       In      -         10.992      -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNIS2HC2     cycloneive_lcell_comb     combout     Out     0.155     11.147      -         
m8_2_03_0_g0                                                             Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.un1_b_1_15                     cycloneive_lcell_comb     datad       In      -         11.495      -         
demodulate_inst.qarctan_inst.divider_inst.un1_b_1_15                     cycloneive_lcell_comb     combout     Out     0.155     11.650      -         
un1_b_1_15                                                               Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt8                       cycloneive_lcell_comb     datab       In      -         11.976      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt8                       cycloneive_lcell_comb     cout        Out     0.509     12.485      -         
lt_8                                                                     Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt9                       cycloneive_lcell_comb     cin         In      -         12.485      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt9                       cycloneive_lcell_comb     cout        Out     0.066     12.551      -         
lt_9                                                                     Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt10                      cycloneive_lcell_comb     cin         In      -         12.551      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt10                      cycloneive_lcell_comb     cout        Out     0.066     12.617      -         
lt_10                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt11                      cycloneive_lcell_comb     cin         In      -         12.617      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt11                      cycloneive_lcell_comb     cout        Out     0.066     12.683      -         
lt_11                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt12                      cycloneive_lcell_comb     cin         In      -         12.683      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt12                      cycloneive_lcell_comb     cout        Out     0.066     12.749      -         
lt_12                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt13                      cycloneive_lcell_comb     cin         In      -         12.749      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt13                      cycloneive_lcell_comb     cout        Out     0.066     12.815      -         
lt_13                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt14                      cycloneive_lcell_comb     cin         In      -         12.815      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt14                      cycloneive_lcell_comb     cout        Out     0.066     12.881      -         
lt_14                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt15                      cycloneive_lcell_comb     cin         In      -         12.881      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt15                      cycloneive_lcell_comb     cout        Out     0.066     12.947      -         
lt_15                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt16                      cycloneive_lcell_comb     cin         In      -         12.947      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt16                      cycloneive_lcell_comb     cout        Out     0.066     13.013      -         
lt_16                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt17                      cycloneive_lcell_comb     cin         In      -         13.013      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt17                      cycloneive_lcell_comb     cout        Out     0.066     13.079      -         
lt_17                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt18                      cycloneive_lcell_comb     cin         In      -         13.079      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt18                      cycloneive_lcell_comb     cout        Out     0.066     13.145      -         
lt_18                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt19                      cycloneive_lcell_comb     cin         In      -         13.145      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt19                      cycloneive_lcell_comb     cout        Out     0.066     13.211      -         
lt_19                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt20                      cycloneive_lcell_comb     cin         In      -         13.211      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt20                      cycloneive_lcell_comb     cout        Out     0.066     13.277      -         
lt_20                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt21                      cycloneive_lcell_comb     cin         In      -         13.277      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt21                      cycloneive_lcell_comb     cout        Out     0.066     13.343      -         
lt_21                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt22                      cycloneive_lcell_comb     cin         In      -         13.343      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt22                      cycloneive_lcell_comb     cout        Out     0.066     13.409      -         
lt_22                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt23                      cycloneive_lcell_comb     cin         In      -         13.409      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt23                      cycloneive_lcell_comb     cout        Out     0.066     13.475      -         
lt_23                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt24                      cycloneive_lcell_comb     cin         In      -         13.475      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt24                      cycloneive_lcell_comb     cout        Out     0.066     13.541      -         
lt_24                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt25                      cycloneive_lcell_comb     cin         In      -         13.541      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt25                      cycloneive_lcell_comb     cout        Out     0.066     13.607      -         
lt_25                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt26                      cycloneive_lcell_comb     cin         In      -         13.607      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt26                      cycloneive_lcell_comb     cout        Out     0.066     13.673      -         
lt_26                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt27                      cycloneive_lcell_comb     cin         In      -         13.673      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt27                      cycloneive_lcell_comb     cout        Out     0.066     13.739      -         
lt_27                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt28                      cycloneive_lcell_comb     cin         In      -         13.739      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt28                      cycloneive_lcell_comb     cout        Out     0.066     13.805      -         
lt_28                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt29                      cycloneive_lcell_comb     cin         In      -         13.805      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt29                      cycloneive_lcell_comb     cout        Out     0.066     13.871      -         
lt_29                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt30                      cycloneive_lcell_comb     cin         In      -         13.871      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt30                      cycloneive_lcell_comb     cout        Out     0.066     13.937      -         
lt_30                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt31                      cycloneive_lcell_comb     cin         In      -         13.937      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt31                      cycloneive_lcell_comb     cout        Out     0.066     14.003      -         
lt_31                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt32                      cycloneive_lcell_comb     cin         In      -         14.003      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt32                      cycloneive_lcell_comb     cout        Out     0.066     14.069      -         
lt_32                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt33                      cycloneive_lcell_comb     cin         In      -         14.069      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt33                      cycloneive_lcell_comb     cout        Out     0.066     14.135      -         
lt_33                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt34                      cycloneive_lcell_comb     cin         In      -         14.135      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt34                      cycloneive_lcell_comb     cout        Out     0.066     14.201      -         
lt_34                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt35                      cycloneive_lcell_comb     cin         In      -         14.201      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt35                      cycloneive_lcell_comb     cout        Out     0.066     14.267      -         
lt_35                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt36                      cycloneive_lcell_comb     cin         In      -         14.267      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt36                      cycloneive_lcell_comb     cout        Out     0.066     14.333      -         
lt_36                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt37                      cycloneive_lcell_comb     cin         In      -         14.333      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt37                      cycloneive_lcell_comb     cout        Out     0.066     14.399      -         
lt_37                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt38                      cycloneive_lcell_comb     cin         In      -         14.399      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt38                      cycloneive_lcell_comb     cout        Out     0.066     14.465      -         
lt_38                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt39                      cycloneive_lcell_comb     cin         In      -         14.465      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt39                      cycloneive_lcell_comb     cout        Out     0.066     14.531      -         
lt_39                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt40                      cycloneive_lcell_comb     cin         In      -         14.531      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt40                      cycloneive_lcell_comb     cout        Out     0.066     14.597      -         
lt_40                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt41                      cycloneive_lcell_comb     cin         In      -         14.597      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt41                      cycloneive_lcell_comb     cout        Out     0.066     14.663      -         
lt_41                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt42                      cycloneive_lcell_comb     cin         In      -         14.663      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt42                      cycloneive_lcell_comb     cout        Out     0.066     14.729      -         
lt_42                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt43                      cycloneive_lcell_comb     cin         In      -         14.729      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt43                      cycloneive_lcell_comb     cout        Out     0.066     14.795      -         
lt_43                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt44                      cycloneive_lcell_comb     cin         In      -         14.795      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt44                      cycloneive_lcell_comb     cout        Out     0.066     14.861      -         
lt_44                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt45                      cycloneive_lcell_comb     cin         In      -         14.861      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt45                      cycloneive_lcell_comb     cout        Out     0.066     14.927      -         
lt_45                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt46                      cycloneive_lcell_comb     cin         In      -         14.927      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt46                      cycloneive_lcell_comb     cout        Out     0.066     14.993      -         
lt_46                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt47                      cycloneive_lcell_comb     cin         In      -         14.993      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt47                      cycloneive_lcell_comb     cout        Out     0.066     15.059      -         
lt_47                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt48                      cycloneive_lcell_comb     cin         In      -         15.059      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt48                      cycloneive_lcell_comb     cout        Out     0.066     15.125      -         
lt_48                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt49                      cycloneive_lcell_comb     cin         In      -         15.125      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt49                      cycloneive_lcell_comb     cout        Out     0.066     15.191      -         
lt_49                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt50                      cycloneive_lcell_comb     cin         In      -         15.191      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt50                      cycloneive_lcell_comb     cout        Out     0.066     15.257      -         
lt_50                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt51                      cycloneive_lcell_comb     cin         In      -         15.257      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt51                      cycloneive_lcell_comb     cout        Out     0.066     15.323      -         
lt_51                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt52                      cycloneive_lcell_comb     cin         In      -         15.323      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt52                      cycloneive_lcell_comb     cout        Out     0.066     15.389      -         
lt_52                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt53                      cycloneive_lcell_comb     cin         In      -         15.389      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt53                      cycloneive_lcell_comb     cout        Out     0.066     15.455      -         
lt_53                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt54                      cycloneive_lcell_comb     cin         In      -         15.455      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt54                      cycloneive_lcell_comb     cout        Out     0.066     15.521      -         
lt_54                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt55                      cycloneive_lcell_comb     cin         In      -         15.521      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt55                      cycloneive_lcell_comb     cout        Out     0.066     15.587      -         
lt_55                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt56                      cycloneive_lcell_comb     cin         In      -         15.587      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt56                      cycloneive_lcell_comb     cout        Out     0.066     15.653      -         
lt_56                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt57                      cycloneive_lcell_comb     cin         In      -         15.653      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt57                      cycloneive_lcell_comb     cout        Out     0.066     15.719      -         
lt_57                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt58                      cycloneive_lcell_comb     cin         In      -         15.719      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt58                      cycloneive_lcell_comb     cout        Out     0.066     15.785      -         
lt_58                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt59                      cycloneive_lcell_comb     cin         In      -         15.785      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt59                      cycloneive_lcell_comb     cout        Out     0.066     15.851      -         
lt_59                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt60                      cycloneive_lcell_comb     cin         In      -         15.851      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt60                      cycloneive_lcell_comb     cout        Out     0.066     15.917      -         
lt_60                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt61                      cycloneive_lcell_comb     cin         In      -         15.917      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt61                      cycloneive_lcell_comb     cout        Out     0.066     15.983      -         
lt_61                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt62                      cycloneive_lcell_comb     cin         In      -         15.983      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt62                      cycloneive_lcell_comb     cout        Out     0.066     16.049      -         
lt_62                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt63                      cycloneive_lcell_comb     cin         In      -         16.049      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt63                      cycloneive_lcell_comb     combout     Out     0.000     16.049      -         
lt63                                                                     Net                       -           -       0.611     -           14        
demodulate_inst.qarctan_inst.divider_inst.p\.p_v[0]                      cycloneive_lcell_comb     datab       In      -         16.660      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_v[0]                      cycloneive_lcell_comb     combout     Out     0.443     17.103      -         
p_v[0]                                                                   Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add0                      cycloneive_lcell_comb     dataa       In      -         17.428      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add0                      cycloneive_lcell_comb     cout        Out     0.498     17.926      -         
p_carry_0                                                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1                      cycloneive_lcell_comb     cin         In      -         17.926      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1                      cycloneive_lcell_comb     combout     Out     0.000     17.926      -         
p_add1                                                                   Net                       -           -       1.744     -           95        
demodulate_inst.qarctan_inst.divider_inst.b_RNI8LJR[7]                   cycloneive_lcell_comb     datad       In      -         19.671      -         
demodulate_inst.qarctan_inst.divider_inst.b_RNI8LJR[7]                   cycloneive_lcell_comb     combout     Out     0.155     19.826      -         
m8_0_0_c                                                                 Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGJFG1[5]                  cycloneive_lcell_comb     datad       In      -         20.151      -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGJFG1[5]                  cycloneive_lcell_comb     combout     Out     0.155     20.306      -         
m8_0_0                                                                   Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add2_RNIDSDE3             cycloneive_lcell_comb     datac       In      -         20.654      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add2_RNIDSDE3             cycloneive_lcell_comb     combout     Out     0.429     21.083      -         
m8_2_0_0_g0_0_a2_0                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1_RNI38EG4             cycloneive_lcell_comb     datad       In      -         21.409      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1_RNI38EG4             cycloneive_lcell_comb     combout     Out     0.155     21.564      -         
m8_2_0_0_g0_0_o2                                                         Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8_RNO             cycloneive_lcell_comb     datac       In      -         21.897      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8_RNO             cycloneive_lcell_comb     combout     Out     0.429     22.326      -         
un1_b_1_83_0_a2                                                          Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8                 cycloneive_lcell_comb     datab       In      -         22.651      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8                 cycloneive_lcell_comb     cout        Out     0.509     23.160      -         
a_minus_b_carry_8                                                        Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add9                 cycloneive_lcell_comb     cin         In      -         23.160      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add9                 cycloneive_lcell_comb     cout        Out     0.066     23.226      -         
a_minus_b_carry_9                                                        Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add10                cycloneive_lcell_comb     cin         In      -         23.226      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add10                cycloneive_lcell_comb     cout        Out     0.066     23.292      -         
a_minus_b_carry_10                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add11                cycloneive_lcell_comb     cin         In      -         23.292      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add11                cycloneive_lcell_comb     cout        Out     0.066     23.358      -         
a_minus_b_carry_11                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add12                cycloneive_lcell_comb     cin         In      -         23.358      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add12                cycloneive_lcell_comb     cout        Out     0.066     23.424      -         
a_minus_b_carry_12                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add13                cycloneive_lcell_comb     cin         In      -         23.424      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add13                cycloneive_lcell_comb     cout        Out     0.066     23.490      -         
a_minus_b_carry_13                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add14                cycloneive_lcell_comb     cin         In      -         23.490      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add14                cycloneive_lcell_comb     cout        Out     0.066     23.556      -         
a_minus_b_carry_14                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add15                cycloneive_lcell_comb     cin         In      -         23.556      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add15                cycloneive_lcell_comb     cout        Out     0.066     23.622      -         
a_minus_b_carry_15                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add16                cycloneive_lcell_comb     cin         In      -         23.622      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add16                cycloneive_lcell_comb     cout        Out     0.066     23.688      -         
a_minus_b_carry_16                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add17                cycloneive_lcell_comb     cin         In      -         23.688      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add17                cycloneive_lcell_comb     cout        Out     0.066     23.754      -         
a_minus_b_carry_17                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add18                cycloneive_lcell_comb     cin         In      -         23.754      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add18                cycloneive_lcell_comb     cout        Out     0.066     23.820      -         
a_minus_b_carry_18                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add19                cycloneive_lcell_comb     cin         In      -         23.820      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add19                cycloneive_lcell_comb     cout        Out     0.066     23.886      -         
a_minus_b_carry_19                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add20                cycloneive_lcell_comb     cin         In      -         23.886      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add20                cycloneive_lcell_comb     cout        Out     0.066     23.952      -         
a_minus_b_carry_20                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add21                cycloneive_lcell_comb     cin         In      -         23.952      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add21                cycloneive_lcell_comb     cout        Out     0.066     24.018      -         
a_minus_b_carry_21                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add22                cycloneive_lcell_comb     cin         In      -         24.018      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add22                cycloneive_lcell_comb     cout        Out     0.066     24.084      -         
a_minus_b_carry_22                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add23                cycloneive_lcell_comb     cin         In      -         24.084      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add23                cycloneive_lcell_comb     cout        Out     0.066     24.150      -         
a_minus_b_carry_23                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add24                cycloneive_lcell_comb     cin         In      -         24.150      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add24                cycloneive_lcell_comb     cout        Out     0.066     24.216      -         
a_minus_b_carry_24                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add25                cycloneive_lcell_comb     cin         In      -         24.216      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add25                cycloneive_lcell_comb     cout        Out     0.066     24.282      -         
a_minus_b_carry_25                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add26                cycloneive_lcell_comb     cin         In      -         24.282      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add26                cycloneive_lcell_comb     cout        Out     0.066     24.348      -         
a_minus_b_carry_26                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add27                cycloneive_lcell_comb     cin         In      -         24.348      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add27                cycloneive_lcell_comb     cout        Out     0.066     24.414      -         
a_minus_b_carry_27                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add28                cycloneive_lcell_comb     cin         In      -         24.414      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add28                cycloneive_lcell_comb     cout        Out     0.066     24.480      -         
a_minus_b_carry_28                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add29                cycloneive_lcell_comb     cin         In      -         24.480      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add29                cycloneive_lcell_comb     cout        Out     0.066     24.546      -         
a_minus_b_carry_29                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add30                cycloneive_lcell_comb     cin         In      -         24.546      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add30                cycloneive_lcell_comb     cout        Out     0.066     24.612      -         
a_minus_b_carry_30                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add31                cycloneive_lcell_comb     cin         In      -         24.612      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add31                cycloneive_lcell_comb     combout     Out     0.000     24.612      -         
a_minus_b_add31                                                          Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_1_0_a2[31]               cycloneive_lcell_comb     datac       In      -         25.264      -         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_1_0_a2[31]               cycloneive_lcell_comb     combout     Out     0.429     25.693      -         
a_c_1_1_0_a2[31]                                                         Net                       -           -       0.907     -           33        
demodulate_inst.qarctan_inst.divider_inst.a_c_RNO[34]                    cycloneive_lcell_comb     datac       In      -         26.601      -         
demodulate_inst.qarctan_inst.divider_inst.a_c_RNO[34]                    cycloneive_lcell_comb     combout     Out     0.429     27.029      -         
a_c_en0_33                                                               Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_c[34]                        SYNLPM_LAT1               DATA[0]     In      -         27.355      -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup) of 26.724 is 13.411(50.2%) logic and 13.313(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      11.358
    - Setup time:                            -0.631
    + time borrowed from endpoint:           11.358
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         23.346

    - Propagation time:                      26.742
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.009

    Number of logic level(s):                107
    Starting point:                          demodulate_inst.qarctan_inst.divider_inst.a[0] / q
    Ending point:                            demodulate_inst.qarctan_inst.divider_inst.a_c[35] / DATA[0], time borrowed from endpoint 11.358
    The start point is clocked by            fm_radio|clock [rising] on pin clk
    The end   point is clocked by            div_64s_32s|state_derived_clock[4] [falling] on pin GATE

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.a[0]                           dffeas                    q           Out     0.232     0.845       -         
a[0]                                                                     Net                       -           -       0.370     -           6         
demodulate_inst.qarctan_inst.divider_inst.un521_p_0_o2_15[5]             cycloneive_lcell_comb     datab       In      -         1.215       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_0_o2_15[5]             cycloneive_lcell_comb     combout     Out     0.443     1.658       -         
un521_p_0_o2_15[5]                                                       Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_14[1]             cycloneive_lcell_comb     datac       In      -         1.991       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_14[1]             cycloneive_lcell_comb     combout     Out     0.429     2.420       -         
un521_p_i_o2_14[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_11[1]             cycloneive_lcell_comb     datac       In      -         2.746       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_11[1]             cycloneive_lcell_comb     combout     Out     0.429     3.175       -         
un521_p_i_a2_11[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_10[1]             cycloneive_lcell_comb     datad       In      -         3.500       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_10[1]             cycloneive_lcell_comb     combout     Out     0.155     3.655       -         
un521_p_i_a2_10[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_9[1]              cycloneive_lcell_comb     datad       In      -         3.981       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_a2_9[1]              cycloneive_lcell_comb     combout     Out     0.155     4.136       -         
un521_p_i_a2_9[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10_a[1]           cycloneive_lcell_comb     datad       In      -         4.461       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10_a[1]           cycloneive_lcell_comb     combout     Out     0.155     4.616       -         
un521_p_i_o2_10_a[1]                                                     Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10[1]             cycloneive_lcell_comb     datad       In      -         4.942       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_10[1]             cycloneive_lcell_comb     combout     Out     0.155     5.097       -         
un521_p_i_o2_10[1]                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_8[1]              cycloneive_lcell_comb     datad       In      -         5.423       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_8[1]              cycloneive_lcell_comb     combout     Out     0.155     5.578       -         
un521_p_i_o2_8[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_2[1]              cycloneive_lcell_comb     datad       In      -         5.903       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o2_2[1]              cycloneive_lcell_comb     combout     Out     0.155     6.058       -         
un521_p_i_o2_2[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o3_2[1]              cycloneive_lcell_comb     datad       In      -         6.384       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i_o3_2[1]              cycloneive_lcell_comb     combout     Out     0.155     6.539       -         
un521_p_i_o3_2[1]                                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i[1]                   cycloneive_lcell_comb     datad       In      -         6.864       -         
demodulate_inst.qarctan_inst.divider_inst.un521_p_i[1]                   cycloneive_lcell_comb     combout     Out     0.155     7.019       -         
un521_p_i[1]                                                             Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add1              cycloneive_lcell_comb     dataa       In      -         7.352       -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add1              cycloneive_lcell_comb     combout     Out     0.437     7.789       -         
un2_p_add1                                                               Net                       -           -       1.451     -           65        
demodulate_inst.qarctan_inst.divider_inst.b_RNIGFFG[3]                   cycloneive_lcell_comb     datad       In      -         9.240       -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGFFG[3]                   cycloneive_lcell_comb     combout     Out     0.155     9.395       -         
m4_0_03_c                                                                Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.b_RNIO6PV[2]                   cycloneive_lcell_comb     datad       In      -         9.721       -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIO6PV[2]                   cycloneive_lcell_comb     combout     Out     0.155     9.876       -         
m4_0_03                                                                  Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNI6IO02     cycloneive_lcell_comb     datab       In      -         10.224      -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNI6IO02     cycloneive_lcell_comb     combout     Out     0.443     10.667      -         
m8_2_03_0_g1                                                             Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNIS2HC2     cycloneive_lcell_comb     datad       In      -         10.992      -         
demodulate_inst.qarctan_inst.divider_inst.un2_p\.un2_p_add2_RNIS2HC2     cycloneive_lcell_comb     combout     Out     0.155     11.147      -         
m8_2_03_0_g0                                                             Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.un1_b_1_15                     cycloneive_lcell_comb     datad       In      -         11.495      -         
demodulate_inst.qarctan_inst.divider_inst.un1_b_1_15                     cycloneive_lcell_comb     combout     Out     0.155     11.650      -         
un1_b_1_15                                                               Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt8                       cycloneive_lcell_comb     datab       In      -         11.976      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt8                       cycloneive_lcell_comb     cout        Out     0.509     12.485      -         
lt_8                                                                     Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt9                       cycloneive_lcell_comb     cin         In      -         12.485      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt9                       cycloneive_lcell_comb     cout        Out     0.066     12.551      -         
lt_9                                                                     Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt10                      cycloneive_lcell_comb     cin         In      -         12.551      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt10                      cycloneive_lcell_comb     cout        Out     0.066     12.617      -         
lt_10                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt11                      cycloneive_lcell_comb     cin         In      -         12.617      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt11                      cycloneive_lcell_comb     cout        Out     0.066     12.683      -         
lt_11                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt12                      cycloneive_lcell_comb     cin         In      -         12.683      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt12                      cycloneive_lcell_comb     cout        Out     0.066     12.749      -         
lt_12                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt13                      cycloneive_lcell_comb     cin         In      -         12.749      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt13                      cycloneive_lcell_comb     cout        Out     0.066     12.815      -         
lt_13                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt14                      cycloneive_lcell_comb     cin         In      -         12.815      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt14                      cycloneive_lcell_comb     cout        Out     0.066     12.881      -         
lt_14                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt15                      cycloneive_lcell_comb     cin         In      -         12.881      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt15                      cycloneive_lcell_comb     cout        Out     0.066     12.947      -         
lt_15                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt16                      cycloneive_lcell_comb     cin         In      -         12.947      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt16                      cycloneive_lcell_comb     cout        Out     0.066     13.013      -         
lt_16                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt17                      cycloneive_lcell_comb     cin         In      -         13.013      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt17                      cycloneive_lcell_comb     cout        Out     0.066     13.079      -         
lt_17                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt18                      cycloneive_lcell_comb     cin         In      -         13.079      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt18                      cycloneive_lcell_comb     cout        Out     0.066     13.145      -         
lt_18                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt19                      cycloneive_lcell_comb     cin         In      -         13.145      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt19                      cycloneive_lcell_comb     cout        Out     0.066     13.211      -         
lt_19                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt20                      cycloneive_lcell_comb     cin         In      -         13.211      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt20                      cycloneive_lcell_comb     cout        Out     0.066     13.277      -         
lt_20                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt21                      cycloneive_lcell_comb     cin         In      -         13.277      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt21                      cycloneive_lcell_comb     cout        Out     0.066     13.343      -         
lt_21                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt22                      cycloneive_lcell_comb     cin         In      -         13.343      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt22                      cycloneive_lcell_comb     cout        Out     0.066     13.409      -         
lt_22                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt23                      cycloneive_lcell_comb     cin         In      -         13.409      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt23                      cycloneive_lcell_comb     cout        Out     0.066     13.475      -         
lt_23                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt24                      cycloneive_lcell_comb     cin         In      -         13.475      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt24                      cycloneive_lcell_comb     cout        Out     0.066     13.541      -         
lt_24                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt25                      cycloneive_lcell_comb     cin         In      -         13.541      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt25                      cycloneive_lcell_comb     cout        Out     0.066     13.607      -         
lt_25                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt26                      cycloneive_lcell_comb     cin         In      -         13.607      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt26                      cycloneive_lcell_comb     cout        Out     0.066     13.673      -         
lt_26                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt27                      cycloneive_lcell_comb     cin         In      -         13.673      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt27                      cycloneive_lcell_comb     cout        Out     0.066     13.739      -         
lt_27                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt28                      cycloneive_lcell_comb     cin         In      -         13.739      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt28                      cycloneive_lcell_comb     cout        Out     0.066     13.805      -         
lt_28                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt29                      cycloneive_lcell_comb     cin         In      -         13.805      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt29                      cycloneive_lcell_comb     cout        Out     0.066     13.871      -         
lt_29                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt30                      cycloneive_lcell_comb     cin         In      -         13.871      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt30                      cycloneive_lcell_comb     cout        Out     0.066     13.937      -         
lt_30                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt31                      cycloneive_lcell_comb     cin         In      -         13.937      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt31                      cycloneive_lcell_comb     cout        Out     0.066     14.003      -         
lt_31                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt32                      cycloneive_lcell_comb     cin         In      -         14.003      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt32                      cycloneive_lcell_comb     cout        Out     0.066     14.069      -         
lt_32                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt33                      cycloneive_lcell_comb     cin         In      -         14.069      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt33                      cycloneive_lcell_comb     cout        Out     0.066     14.135      -         
lt_33                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt34                      cycloneive_lcell_comb     cin         In      -         14.135      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt34                      cycloneive_lcell_comb     cout        Out     0.066     14.201      -         
lt_34                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt35                      cycloneive_lcell_comb     cin         In      -         14.201      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt35                      cycloneive_lcell_comb     cout        Out     0.066     14.267      -         
lt_35                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt36                      cycloneive_lcell_comb     cin         In      -         14.267      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt36                      cycloneive_lcell_comb     cout        Out     0.066     14.333      -         
lt_36                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt37                      cycloneive_lcell_comb     cin         In      -         14.333      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt37                      cycloneive_lcell_comb     cout        Out     0.066     14.399      -         
lt_37                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt38                      cycloneive_lcell_comb     cin         In      -         14.399      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt38                      cycloneive_lcell_comb     cout        Out     0.066     14.465      -         
lt_38                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt39                      cycloneive_lcell_comb     cin         In      -         14.465      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt39                      cycloneive_lcell_comb     cout        Out     0.066     14.531      -         
lt_39                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt40                      cycloneive_lcell_comb     cin         In      -         14.531      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt40                      cycloneive_lcell_comb     cout        Out     0.066     14.597      -         
lt_40                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt41                      cycloneive_lcell_comb     cin         In      -         14.597      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt41                      cycloneive_lcell_comb     cout        Out     0.066     14.663      -         
lt_41                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt42                      cycloneive_lcell_comb     cin         In      -         14.663      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt42                      cycloneive_lcell_comb     cout        Out     0.066     14.729      -         
lt_42                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt43                      cycloneive_lcell_comb     cin         In      -         14.729      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt43                      cycloneive_lcell_comb     cout        Out     0.066     14.795      -         
lt_43                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt44                      cycloneive_lcell_comb     cin         In      -         14.795      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt44                      cycloneive_lcell_comb     cout        Out     0.066     14.861      -         
lt_44                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt45                      cycloneive_lcell_comb     cin         In      -         14.861      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt45                      cycloneive_lcell_comb     cout        Out     0.066     14.927      -         
lt_45                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt46                      cycloneive_lcell_comb     cin         In      -         14.927      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt46                      cycloneive_lcell_comb     cout        Out     0.066     14.993      -         
lt_46                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt47                      cycloneive_lcell_comb     cin         In      -         14.993      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt47                      cycloneive_lcell_comb     cout        Out     0.066     15.059      -         
lt_47                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt48                      cycloneive_lcell_comb     cin         In      -         15.059      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt48                      cycloneive_lcell_comb     cout        Out     0.066     15.125      -         
lt_48                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt49                      cycloneive_lcell_comb     cin         In      -         15.125      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt49                      cycloneive_lcell_comb     cout        Out     0.066     15.191      -         
lt_49                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt50                      cycloneive_lcell_comb     cin         In      -         15.191      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt50                      cycloneive_lcell_comb     cout        Out     0.066     15.257      -         
lt_50                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt51                      cycloneive_lcell_comb     cin         In      -         15.257      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt51                      cycloneive_lcell_comb     cout        Out     0.066     15.323      -         
lt_51                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt52                      cycloneive_lcell_comb     cin         In      -         15.323      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt52                      cycloneive_lcell_comb     cout        Out     0.066     15.389      -         
lt_52                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt53                      cycloneive_lcell_comb     cin         In      -         15.389      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt53                      cycloneive_lcell_comb     cout        Out     0.066     15.455      -         
lt_53                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt54                      cycloneive_lcell_comb     cin         In      -         15.455      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt54                      cycloneive_lcell_comb     cout        Out     0.066     15.521      -         
lt_54                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt55                      cycloneive_lcell_comb     cin         In      -         15.521      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt55                      cycloneive_lcell_comb     cout        Out     0.066     15.587      -         
lt_55                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt56                      cycloneive_lcell_comb     cin         In      -         15.587      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt56                      cycloneive_lcell_comb     cout        Out     0.066     15.653      -         
lt_56                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt57                      cycloneive_lcell_comb     cin         In      -         15.653      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt57                      cycloneive_lcell_comb     cout        Out     0.066     15.719      -         
lt_57                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt58                      cycloneive_lcell_comb     cin         In      -         15.719      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt58                      cycloneive_lcell_comb     cout        Out     0.066     15.785      -         
lt_58                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt59                      cycloneive_lcell_comb     cin         In      -         15.785      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt59                      cycloneive_lcell_comb     cout        Out     0.066     15.851      -         
lt_59                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt60                      cycloneive_lcell_comb     cin         In      -         15.851      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt60                      cycloneive_lcell_comb     cout        Out     0.066     15.917      -         
lt_60                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt61                      cycloneive_lcell_comb     cin         In      -         15.917      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt61                      cycloneive_lcell_comb     cout        Out     0.066     15.983      -         
lt_61                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt62                      cycloneive_lcell_comb     cin         In      -         15.983      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt62                      cycloneive_lcell_comb     cout        Out     0.066     16.049      -         
lt_62                                                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p891.lt63                      cycloneive_lcell_comb     cin         In      -         16.049      -         
demodulate_inst.qarctan_inst.divider_inst.p891.lt63                      cycloneive_lcell_comb     combout     Out     0.000     16.049      -         
lt63                                                                     Net                       -           -       0.611     -           14        
demodulate_inst.qarctan_inst.divider_inst.p\.p_v[0]                      cycloneive_lcell_comb     datab       In      -         16.660      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_v[0]                      cycloneive_lcell_comb     combout     Out     0.443     17.103      -         
p_v[0]                                                                   Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add0                      cycloneive_lcell_comb     dataa       In      -         17.428      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add0                      cycloneive_lcell_comb     cout        Out     0.498     17.926      -         
p_carry_0                                                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1                      cycloneive_lcell_comb     cin         In      -         17.926      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1                      cycloneive_lcell_comb     combout     Out     0.000     17.926      -         
p_add1                                                                   Net                       -           -       1.744     -           95        
demodulate_inst.qarctan_inst.divider_inst.b_RNI8LJR[7]                   cycloneive_lcell_comb     datad       In      -         19.671      -         
demodulate_inst.qarctan_inst.divider_inst.b_RNI8LJR[7]                   cycloneive_lcell_comb     combout     Out     0.155     19.826      -         
m8_0_0_c                                                                 Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGJFG1[5]                  cycloneive_lcell_comb     datad       In      -         20.151      -         
demodulate_inst.qarctan_inst.divider_inst.b_RNIGJFG1[5]                  cycloneive_lcell_comb     combout     Out     0.155     20.306      -         
m8_0_0                                                                   Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add2_RNIDSDE3             cycloneive_lcell_comb     datac       In      -         20.654      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add2_RNIDSDE3             cycloneive_lcell_comb     combout     Out     0.429     21.083      -         
m8_2_0_0_g0_0_a2_0                                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1_RNI38EG4             cycloneive_lcell_comb     datad       In      -         21.409      -         
demodulate_inst.qarctan_inst.divider_inst.p\.p_add1_RNI38EG4             cycloneive_lcell_comb     combout     Out     0.155     21.564      -         
m8_2_0_0_g0_0_o2                                                         Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8_RNO             cycloneive_lcell_comb     datac       In      -         21.897      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8_RNO             cycloneive_lcell_comb     combout     Out     0.429     22.326      -         
un1_b_1_83_0_a2                                                          Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8                 cycloneive_lcell_comb     datab       In      -         22.651      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add8                 cycloneive_lcell_comb     cout        Out     0.509     23.160      -         
a_minus_b_carry_8                                                        Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add9                 cycloneive_lcell_comb     cin         In      -         23.160      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add9                 cycloneive_lcell_comb     cout        Out     0.066     23.226      -         
a_minus_b_carry_9                                                        Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add10                cycloneive_lcell_comb     cin         In      -         23.226      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add10                cycloneive_lcell_comb     cout        Out     0.066     23.292      -         
a_minus_b_carry_10                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add11                cycloneive_lcell_comb     cin         In      -         23.292      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add11                cycloneive_lcell_comb     cout        Out     0.066     23.358      -         
a_minus_b_carry_11                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add12                cycloneive_lcell_comb     cin         In      -         23.358      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add12                cycloneive_lcell_comb     cout        Out     0.066     23.424      -         
a_minus_b_carry_12                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add13                cycloneive_lcell_comb     cin         In      -         23.424      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add13                cycloneive_lcell_comb     cout        Out     0.066     23.490      -         
a_minus_b_carry_13                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add14                cycloneive_lcell_comb     cin         In      -         23.490      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add14                cycloneive_lcell_comb     cout        Out     0.066     23.556      -         
a_minus_b_carry_14                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add15                cycloneive_lcell_comb     cin         In      -         23.556      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add15                cycloneive_lcell_comb     cout        Out     0.066     23.622      -         
a_minus_b_carry_15                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add16                cycloneive_lcell_comb     cin         In      -         23.622      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add16                cycloneive_lcell_comb     cout        Out     0.066     23.688      -         
a_minus_b_carry_16                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add17                cycloneive_lcell_comb     cin         In      -         23.688      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add17                cycloneive_lcell_comb     cout        Out     0.066     23.754      -         
a_minus_b_carry_17                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add18                cycloneive_lcell_comb     cin         In      -         23.754      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add18                cycloneive_lcell_comb     cout        Out     0.066     23.820      -         
a_minus_b_carry_18                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add19                cycloneive_lcell_comb     cin         In      -         23.820      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add19                cycloneive_lcell_comb     cout        Out     0.066     23.886      -         
a_minus_b_carry_19                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add20                cycloneive_lcell_comb     cin         In      -         23.886      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add20                cycloneive_lcell_comb     cout        Out     0.066     23.952      -         
a_minus_b_carry_20                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add21                cycloneive_lcell_comb     cin         In      -         23.952      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add21                cycloneive_lcell_comb     cout        Out     0.066     24.018      -         
a_minus_b_carry_21                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add22                cycloneive_lcell_comb     cin         In      -         24.018      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add22                cycloneive_lcell_comb     cout        Out     0.066     24.084      -         
a_minus_b_carry_22                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add23                cycloneive_lcell_comb     cin         In      -         24.084      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add23                cycloneive_lcell_comb     cout        Out     0.066     24.150      -         
a_minus_b_carry_23                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add24                cycloneive_lcell_comb     cin         In      -         24.150      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add24                cycloneive_lcell_comb     cout        Out     0.066     24.216      -         
a_minus_b_carry_24                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add25                cycloneive_lcell_comb     cin         In      -         24.216      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add25                cycloneive_lcell_comb     cout        Out     0.066     24.282      -         
a_minus_b_carry_25                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add26                cycloneive_lcell_comb     cin         In      -         24.282      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add26                cycloneive_lcell_comb     cout        Out     0.066     24.348      -         
a_minus_b_carry_26                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add27                cycloneive_lcell_comb     cin         In      -         24.348      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add27                cycloneive_lcell_comb     cout        Out     0.066     24.414      -         
a_minus_b_carry_27                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add28                cycloneive_lcell_comb     cin         In      -         24.414      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add28                cycloneive_lcell_comb     cout        Out     0.066     24.480      -         
a_minus_b_carry_28                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add29                cycloneive_lcell_comb     cin         In      -         24.480      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add29                cycloneive_lcell_comb     cout        Out     0.066     24.546      -         
a_minus_b_carry_29                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add30                cycloneive_lcell_comb     cin         In      -         24.546      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add30                cycloneive_lcell_comb     cout        Out     0.066     24.612      -         
a_minus_b_carry_30                                                       Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add31                cycloneive_lcell_comb     cin         In      -         24.612      -         
demodulate_inst.qarctan_inst.divider_inst.a_minus_b_add31                cycloneive_lcell_comb     combout     Out     0.000     24.612      -         
a_minus_b_add31                                                          Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_1_0_a2[31]               cycloneive_lcell_comb     datac       In      -         25.264      -         
demodulate_inst.qarctan_inst.divider_inst.a_c_1_1_0_a2[31]               cycloneive_lcell_comb     combout     Out     0.429     25.693      -         
a_c_1_1_0_a2[31]                                                         Net                       -           -       0.907     -           33        
demodulate_inst.qarctan_inst.divider_inst.a_c_RNO[35]                    cycloneive_lcell_comb     datac       In      -         26.601      -         
demodulate_inst.qarctan_inst.divider_inst.a_c_RNO[35]                    cycloneive_lcell_comb     combout     Out     0.429     27.029      -         
a_c_en0_34                                                               Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divider_inst.a_c[35]                        SYNLPM_LAT1               DATA[0]     In      -         27.355      -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup) of 26.724 is 13.411(50.2%) logic and 13.313(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: gain_32s_10s_0|state_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                     Arrival           
Instance                     Reference                                 Type            Pin      Net                       Time        Slack 
                             Clock                                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------
right_gain_inst.dout[25]     gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_25     0.845       22.449
right_gain_inst.dout[0]      gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_0      0.845       22.493
right_gain_inst.dout[4]      gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_4      0.845       22.515
right_gain_inst.dout[5]      gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_5      0.845       22.515
right_gain_inst.dout[6]      gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_6      0.845       22.515
right_gain_inst.dout[7]      gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_7      0.845       22.515
right_gain_inst.dout[8]      gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_8      0.845       22.515
right_gain_inst.dout[9]      gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_9      0.845       22.515
right_gain_inst.dout[10]     gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_10     0.845       22.515
right_gain_inst.dout[11]     gain_32s_10s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     right_gain_out_din_11     0.845       22.515
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                                                               Required           
Instance                          Reference                                 Type                                Pin            Net                       Time         Slack 
                                  Clock                                                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[25]     right_gain_out_din_25     23.694       22.449
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[26]     right_gain_out_din_25     23.694       22.449
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[27]     right_gain_out_din_25     23.694       22.449
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[28]     right_gain_out_din_25     23.694       22.449
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[29]     right_gain_out_din_25     23.694       22.449
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[30]     right_gain_out_din_25     23.694       22.449
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[31]     right_gain_out_din_25     23.694       22.449
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[0]      right_gain_out_din_0      23.694       22.493
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[1]      right_gain_out_din_0      23.694       22.493
right_gain_fifo_inst.fifo_buf     gain_32s_10s_0|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[2]      right_gain_out_din_0      23.694       22.493
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      22.715
    - Setup time:                            -0.978
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         23.694

    - Propagation time:                      1.245
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 22.449

    Number of logic level(s):                0
    Starting point:                          right_gain_inst.dout[25] / Q[0]
    Ending point:                            right_gain_fifo_inst.fifo_buf / data_a[25]
    The start point is clocked by            gain_32s_10s_0|state_derived_clock[0] [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clock0

Instance / Net                                                        Pin            Pin               Arrival     No. of    
Name                              Type                                Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
right_gain_inst.dout[25]          SYNLPM_LAT1                         Q[0]           Out     0.845     0.845       -         
right_gain_out_din_25             Net                                 -              -       0.400     -           8         
right_gain_fifo_inst.fifo_buf     synplicity_altsyncram_RAM_R_W_0     data_a[25]     In      -         1.245       -         
=============================================================================================================================
Total path delay (propagation time + setup) of 0.267 is -0.133(-49.9%) logic and 0.400(149.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: gain_32s_10s_1|state_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                                    Arrival           
Instance                    Reference                                 Type            Pin      Net                      Time        Slack 
                            Clock                                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------
left_gain_inst.dout[25]     gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_25     0.845       22.449
left_gain_inst.dout[0]      gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_0      0.845       22.493
left_gain_inst.dout[4]      gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_4      0.845       22.515
left_gain_inst.dout[5]      gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_5      0.845       22.515
left_gain_inst.dout[6]      gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_6      0.845       22.515
left_gain_inst.dout[7]      gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_7      0.845       22.515
left_gain_inst.dout[8]      gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_8      0.845       22.515
left_gain_inst.dout[9]      gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_9      0.845       22.515
left_gain_inst.dout[10]     gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_10     0.845       22.515
left_gain_inst.dout[11]     gain_32s_10s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     left_gain_out_din_11     0.845       22.515
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                                              Required           
Instance                         Reference                                 Type                                Pin            Net                      Time         Slack 
                                 Clock                                                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[25]     left_gain_out_din_25     23.694       22.449
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[26]     left_gain_out_din_25     23.694       22.449
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[27]     left_gain_out_din_25     23.694       22.449
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[28]     left_gain_out_din_25     23.694       22.449
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[29]     left_gain_out_din_25     23.694       22.449
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[30]     left_gain_out_din_25     23.694       22.449
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[31]     left_gain_out_din_25     23.694       22.449
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[0]      left_gain_out_din_0      23.694       22.493
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[1]      left_gain_out_din_0      23.694       22.493
left_gain_fifo_inst.fifo_buf     gain_32s_10s_1|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_0     data_a[2]      left_gain_out_din_0      23.694       22.493
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      22.715
    - Setup time:                            -0.978
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         23.694

    - Propagation time:                      1.245
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 22.449

    Number of logic level(s):                0
    Starting point:                          left_gain_inst.dout[25] / Q[0]
    Ending point:                            left_gain_fifo_inst.fifo_buf / data_a[25]
    The start point is clocked by            gain_32s_10s_1|state_derived_clock[0] [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clock0

Instance / Net                                                       Pin            Pin               Arrival     No. of    
Name                             Type                                Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
left_gain_inst.dout[25]          SYNLPM_LAT1                         Q[0]           Out     0.845     0.845       -         
left_gain_out_din_25             Net                                 -              -       0.400     -           8         
left_gain_fifo_inst.fifo_buf     synplicity_altsyncram_RAM_R_W_0     data_a[25]     In      -         1.245       -         
============================================================================================================================
Total path delay (propagation time + setup) of 0.267 is -0.133(-49.9%) logic and 0.400(149.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: multiply_32s_0|state_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                                         Arrival           
Instance                           Reference                                 Type            Pin      Net                           Time        Slack 
                                   Clock                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------
mult_demod_lmr_inst.x_in_rd_en     multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     bp_lmr_rd_en                  0.845       7.495 
mult_demod_lmr_inst.dout[21]       multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_21     0.845       22.378
mult_demod_lmr_inst.dout[0]        multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_0      0.845       22.515
mult_demod_lmr_inst.dout[1]        multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_1      0.845       22.515
mult_demod_lmr_inst.dout[2]        multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_2      0.845       22.515
mult_demod_lmr_inst.dout[3]        multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_3      0.845       22.515
mult_demod_lmr_inst.dout[4]        multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_4      0.845       22.515
mult_demod_lmr_inst.dout[5]        multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_5      0.845       22.515
mult_demod_lmr_inst.dout[6]        multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_6      0.845       22.515
mult_demod_lmr_inst.dout[7]        multiply_32s_0|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     mult_demod_lmr_out_din_7      0.845       22.515
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                                      Required          
Instance                           Reference                                 Type       Pin     Net                              Time         Slack
                                   Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------
hp_pilot_fifo_inst.empty           multiply_32s_0|state_derived_clock[0]     dffeas     d       un9_empty_NE_i_0_g0              11.885       7.495
bp_lmr_fifo_inst.empty             multiply_32s_0|state_derived_clock[0]     dffeas     d       un9_empty_NE_i_0_g0              11.885       7.495
hp_pilot_fifo_inst.rd_addr[9]      multiply_32s_0|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_8[9]      11.885       8.736
bp_lmr_fifo_inst.rd_addr[9]        multiply_32s_0|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_5[9]      11.885       8.736
hp_pilot_fifo_inst.rd_addr[10]     multiply_32s_0|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_8[10]     11.885       8.743
bp_lmr_fifo_inst.rd_addr[10]       multiply_32s_0|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_5[10]     11.885       8.743
bp_lmr_fifo_inst.rd_addr[7]        multiply_32s_0|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_5[7]      11.885       8.802
hp_pilot_fifo_inst.rd_addr[7]      multiply_32s_0|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_8[7]      11.885       8.802
hp_pilot_fifo_inst.rd_addr[8]      multiply_32s_0|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_8[8]      11.885       8.802
bp_lmr_fifo_inst.rd_addr[8]        multiply_32s_0|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_5[8]      11.885       8.802
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.358
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      4.390
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.495

    Number of logic level(s):                5
    Starting point:                          mult_demod_lmr_inst.x_in_rd_en / Q[0]
    Ending point:                            hp_pilot_fifo_inst.empty / d
    The start point is clocked by            multiply_32s_0|state_derived_clock[0] [falling] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                     Pin         Pin               Arrival     No. of    
Name                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
mult_demod_lmr_inst.x_in_rd_en           SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
bp_lmr_rd_en                             Net                       -           -       0.333     -           2         
hp_pilot_fifo_inst.un13_rd_addr_t        cycloneive_lcell_comb     dataa       In      -         1.178       -         
hp_pilot_fifo_inst.un13_rd_addr_t        cycloneive_lcell_comb     combout     Out     0.437     1.615       -         
un13_rd_addr_t                           Net                       -           -       0.333     -           2         
hp_pilot_fifo_inst.un23_rd_addr_t[0]     cycloneive_lcell_comb     dataa       In      -         1.948       -         
hp_pilot_fifo_inst.un23_rd_addr_t[0]     cycloneive_lcell_comb     combout     Out     0.437     2.385       -         
un23_rd_addr_t_combout_8[0]              Net                       -           -       0.340     -           3         
hp_pilot_fifo_inst.empty_RNO_4           cycloneive_lcell_comb     datac       In      -         2.725       -         
hp_pilot_fifo_inst.empty_RNO_4           cycloneive_lcell_comb     combout     Out     0.429     3.154       -         
un9_empty_NE_i_0_g0_0                    Net                       -           -       0.326     -           1         
hp_pilot_fifo_inst.empty_RNO_3           cycloneive_lcell_comb     datac       In      -         3.480       -         
hp_pilot_fifo_inst.empty_RNO_3           cycloneive_lcell_comb     combout     Out     0.429     3.909       -         
un9_empty_NE_i_0_g0_a                    Net                       -           -       0.326     -           1         
hp_pilot_fifo_inst.empty_RNO             cycloneive_lcell_comb     datad       In      -         4.235       -         
hp_pilot_fifo_inst.empty_RNO             cycloneive_lcell_comb     combout     Out     0.155     4.390       -         
un9_empty_NE_i_0_g0                      Net                       -           -       0.000     -           1         
hp_pilot_fifo_inst.empty                 dffeas                    d           In      -         4.390       -         
=======================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.863 is 2.205(57.1%) logic and 1.658(42.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: multiply_32s_1|state_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                                                          Arrival           
Instance                            Reference                                 Type            Pin      Net                            Time        Slack 
                                    Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------
square_bp_pilot_inst.x_in_rd_en     multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     bp_pilot_rd_en                 0.845       7.503 
square_bp_pilot_inst.dout[21]       multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_21     0.845       22.378
square_bp_pilot_inst.dout[0]        multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_0      0.845       22.515
square_bp_pilot_inst.dout[1]        multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_1      0.845       22.515
square_bp_pilot_inst.dout[2]        multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_2      0.845       22.515
square_bp_pilot_inst.dout[3]        multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_3      0.845       22.515
square_bp_pilot_inst.dout[4]        multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_4      0.845       22.515
square_bp_pilot_inst.dout[5]        multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_5      0.845       22.515
square_bp_pilot_inst.dout[6]        multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_6      0.845       22.515
square_bp_pilot_inst.dout[7]        multiply_32s_1|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_7      0.845       22.515
========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                                      Required          
Instance                           Reference                                 Type       Pin     Net                              Time         Slack
                                   Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------
bp_pilot_fifo_inst.empty           multiply_32s_1|state_derived_clock[0]     dffeas     d       un9_empty_NE_i_0_g0              11.885       7.503
bp_pilot_fifo_inst.rd_addr[9]      multiply_32s_1|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_6[9]      11.885       8.743
bp_pilot_fifo_inst.rd_addr[10]     multiply_32s_1|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_6[10]     11.885       8.751
bp_pilot_fifo_inst.rd_addr[7]      multiply_32s_1|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_6[7]      11.885       8.809
bp_pilot_fifo_inst.rd_addr[8]      multiply_32s_1|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_6[8]      11.885       8.809
bp_pilot_fifo_inst.rd_addr[5]      multiply_32s_1|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_6[5]      11.885       8.875
bp_pilot_fifo_inst.rd_addr[6]      multiply_32s_1|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_6[6]      11.885       8.875
bp_pilot_fifo_inst.rd_addr[3]      multiply_32s_1|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_6[3]      11.885       8.941
bp_pilot_fifo_inst.rd_addr[4]      multiply_32s_1|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_6[4]      11.885       8.941
bp_pilot_fifo_inst.rd_addr[1]      multiply_32s_1|state_derived_clock[0]     dffeas     d       un23_rd_addr_t_combout_6[1]      11.885       9.007
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.358
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.885

    - Propagation time:                      4.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.503

    Number of logic level(s):                5
    Starting point:                          square_bp_pilot_inst.x_in_rd_en / Q[0]
    Ending point:                            bp_pilot_fifo_inst.empty / d
    The start point is clocked by            multiply_32s_1|state_derived_clock[0] [falling] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                     Pin         Pin               Arrival     No. of    
Name                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
square_bp_pilot_inst.x_in_rd_en          SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
bp_pilot_rd_en                           Net                       -           -       0.326     -           1         
bp_pilot_fifo_inst.un13_rd_addr_t        cycloneive_lcell_comb     dataa       In      -         1.171       -         
bp_pilot_fifo_inst.un13_rd_addr_t        cycloneive_lcell_comb     combout     Out     0.437     1.608       -         
un13_rd_addr_t                           Net                       -           -       0.333     -           2         
bp_pilot_fifo_inst.un23_rd_addr_t[0]     cycloneive_lcell_comb     dataa       In      -         1.941       -         
bp_pilot_fifo_inst.un23_rd_addr_t[0]     cycloneive_lcell_comb     combout     Out     0.437     2.378       -         
un23_rd_addr_t_combout_6[0]              Net                       -           -       0.340     -           3         
bp_pilot_fifo_inst.empty_RNO_4           cycloneive_lcell_comb     datac       In      -         2.718       -         
bp_pilot_fifo_inst.empty_RNO_4           cycloneive_lcell_comb     combout     Out     0.429     3.147       -         
un9_empty_NE_i_0_g0_0                    Net                       -           -       0.326     -           1         
bp_pilot_fifo_inst.empty_RNO_3           cycloneive_lcell_comb     datac       In      -         3.473       -         
bp_pilot_fifo_inst.empty_RNO_3           cycloneive_lcell_comb     combout     Out     0.429     3.902       -         
un9_empty_NE_i_0_g0_a                    Net                       -           -       0.326     -           1         
bp_pilot_fifo_inst.empty_RNO             cycloneive_lcell_comb     datad       In      -         4.227       -         
bp_pilot_fifo_inst.empty_RNO             cycloneive_lcell_comb     combout     Out     0.155     4.382       -         
un9_empty_NE_i_0_g0                      Net                       -           -       0.000     -           1         
bp_pilot_fifo_inst.empty                 dffeas                    d           In      -         4.382       -         
=======================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.855 is 2.205(57.2%) logic and 1.650(42.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                           Starting                                            Arrival           
Instance                   Reference     Type            Pin      Net          Time        Slack 
                           Clock                                                                 
-------------------------------------------------------------------------------------------------
read_iq_inst.q_out[0]      System        SYNLPM_LAT1     Q[0]     i_out_0      0.845       -0.246
read_iq_inst.i_out[25]     System        SYNLPM_LAT1     Q[0]     i_out_25     0.845       0.026 
read_iq_inst.q_out[25]     System        SYNLPM_LAT1     Q[0]     q_out_15     0.845       0.026 
read_iq_inst.i_out[10]     System        SYNLPM_LAT1     Q[0]     i_out_10     0.845       0.093 
read_iq_inst.i_out[11]     System        SYNLPM_LAT1     Q[0]     i_out_11     0.845       0.093 
read_iq_inst.i_out[12]     System        SYNLPM_LAT1     Q[0]     i_out_12     0.845       0.093 
read_iq_inst.i_out[13]     System        SYNLPM_LAT1     Q[0]     i_out_13     0.845       0.093 
read_iq_inst.i_out[14]     System        SYNLPM_LAT1     Q[0]     i_out_14     0.845       0.093 
read_iq_inst.i_out[15]     System        SYNLPM_LAT1     Q[0]     i_out_15     0.845       0.093 
read_iq_inst.i_out[16]     System        SYNLPM_LAT1     Q[0]     i_out_16     0.845       0.093 
=================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                  Required           
Instance                   Reference     Type            Pin         Net             Time         Slack 
                           Clock                                                                        
--------------------------------------------------------------------------------------------------------
read_iq_inst.q_out[0]      System        SYNLPM_LAT1     DATA[0]     q_out_3[0]      2.026        -0.246
read_iq_inst.i_out[25]     System        SYNLPM_LAT1     DATA[0]     i_out_3[25]     2.026        0.026 
read_iq_inst.q_out[25]     System        SYNLPM_LAT1     DATA[0]     q_out_3[25]     2.026        0.026 
read_iq_inst.i_out[10]     System        SYNLPM_LAT1     DATA[0]     i_out_3[10]     2.026        0.093 
read_iq_inst.i_out[11]     System        SYNLPM_LAT1     DATA[0]     i_out_3[11]     2.026        0.093 
read_iq_inst.i_out[12]     System        SYNLPM_LAT1     DATA[0]     i_out_3[12]     2.026        0.093 
read_iq_inst.i_out[13]     System        SYNLPM_LAT1     DATA[0]     i_out_3[13]     2.026        0.093 
read_iq_inst.i_out[14]     System        SYNLPM_LAT1     DATA[0]     i_out_3[14]     2.026        0.093 
read_iq_inst.i_out[15]     System        SYNLPM_LAT1     DATA[0]     i_out_3[15]     2.026        0.093 
read_iq_inst.i_out[16]     System        SYNLPM_LAT1     DATA[0]     i_out_3[16]     2.026        0.093 
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.395
    - Setup time:                            -0.631
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.026

    - Propagation time:                      2.272
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.246

    Number of logic level(s):                1
    Starting point:                          read_iq_inst.q_out[0] / Q[0]
    Ending point:                            read_iq_inst.q_out[0] / DATA[0]
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            System [rising] on pin GATE

Instance / Net                                        Pin         Pin               Arrival     No. of    
Name                        Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
read_iq_inst.q_out[0]       SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
i_out_0                     Net                       -           -       0.658     -           21        
read_iq_inst.q_out_3[0]     cycloneive_lcell_comb     datab       In      -         1.503       -         
read_iq_inst.q_out_3[0]     cycloneive_lcell_comb     combout     Out     0.443     1.946       -         
q_out_3[0]                  Net                       -           -       0.326     -           1         
read_iq_inst.q_out[0]       SYNLPM_LAT1               DATA[0]     In      -         2.272       -         
==========================================================================================================
Total path delay (propagation time + setup) of 1.641 is 0.657(40.0%) logic and 0.984(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.395
    - Setup time:                            -0.631
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.026

    - Propagation time:                      1.999
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.026

    Number of logic level(s):                1
    Starting point:                          read_iq_inst.i_out[25] / Q[0]
    Ending point:                            read_iq_inst.i_out[25] / DATA[0]
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            System [rising] on pin GATE

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_iq_inst.i_out[25]       SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
i_out_25                     Net                       -           -       0.400     -           8         
read_iq_inst.i_out_3[25]     cycloneive_lcell_comb     datac       In      -         1.245       -         
read_iq_inst.i_out_3[25]     cycloneive_lcell_comb     combout     Out     0.429     1.674       -         
i_out_3[25]                  Net                       -           -       0.326     -           1         
read_iq_inst.i_out[25]       SYNLPM_LAT1               DATA[0]     In      -         1.999       -         
===========================================================================================================
Total path delay (propagation time + setup) of 1.368 is 0.643(47.0%) logic and 0.725(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.395
    - Setup time:                            -0.631
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.026

    - Propagation time:                      1.999
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.026

    Number of logic level(s):                1
    Starting point:                          read_iq_inst.q_out[25] / Q[0]
    Ending point:                            read_iq_inst.q_out[25] / DATA[0]
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            System [rising] on pin GATE

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_iq_inst.q_out[25]       SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
q_out_15                     Net                       -           -       0.400     -           8         
read_iq_inst.q_out_3[25]     cycloneive_lcell_comb     datac       In      -         1.245       -         
read_iq_inst.q_out_3[25]     cycloneive_lcell_comb     combout     Out     0.429     1.674       -         
q_out_3[25]                  Net                       -           -       0.326     -           1         
read_iq_inst.q_out[25]       SYNLPM_LAT1               DATA[0]     In      -         1.999       -         
===========================================================================================================
Total path delay (propagation time + setup) of 1.368 is 0.643(47.0%) logic and 0.725(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.395
    - Setup time:                            -0.631
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.026

    - Propagation time:                      1.933
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.093

    Number of logic level(s):                1
    Starting point:                          read_iq_inst.i_out[10] / Q[0]
    Ending point:                            read_iq_inst.i_out[10] / DATA[0]
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            System [rising] on pin GATE

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_iq_inst.i_out[10]       SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
i_out_10                     Net                       -           -       0.333     -           2         
read_iq_inst.i_out_3[10]     cycloneive_lcell_comb     datac       In      -         1.178       -         
read_iq_inst.i_out_3[10]     cycloneive_lcell_comb     combout     Out     0.429     1.607       -         
i_out_3[10]                  Net                       -           -       0.326     -           1         
read_iq_inst.i_out[10]       SYNLPM_LAT1               DATA[0]     In      -         1.933       -         
===========================================================================================================
Total path delay (propagation time + setup) of 1.302 is 0.643(49.4%) logic and 0.659(50.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.395
    - Setup time:                            -0.631
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.026

    - Propagation time:                      1.933
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.093

    Number of logic level(s):                1
    Starting point:                          read_iq_inst.i_out[11] / Q[0]
    Ending point:                            read_iq_inst.i_out[11] / DATA[0]
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            System [rising] on pin GATE

Instance / Net                                         Pin         Pin               Arrival     No. of    
Name                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_iq_inst.i_out[11]       SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
i_out_11                     Net                       -           -       0.333     -           2         
read_iq_inst.i_out_3[11]     cycloneive_lcell_comb     datac       In      -         1.178       -         
read_iq_inst.i_out_3[11]     cycloneive_lcell_comb     combout     Out     0.429     1.607       -         
i_out_3[11]                  Net                       -           -       0.326     -           1         
read_iq_inst.i_out[11]       SYNLPM_LAT1               DATA[0]     In      -         1.933       -         
===========================================================================================================
Total path delay (propagation time + setup) of 1.302 is 0.643(49.4%) logic and 0.659(50.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 263MB peak: 367MB)


Finished timing report (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 263MB peak: 367MB)

##### START OF AREA REPORT #####[
Design view:work.fm_radio(verilog)
Selecting part EP4CE6E22A7
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 14609 of 6272 (232%)
Logic element usage by number of inputs
		  4 input functions 	 6283
		  3 input functions 	 1410
		  <=2 input functions 	 6916
Logic elements by mode
		  normal mode            10226
		  arithmetic mode        4383
Total registers 9618 of 6272 (153%)
I/O pins 80 of 180 (44%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.Simple_Multipliers_18_bit: 15
DSP Blocks:     15  (30 nine-bit DSP elements).
DSP Utilization: 100.00% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             8661
Sload:           581
Sclr:            92
Total ESB:      532480 bits 

LPM latches:    507
Black-boxes:    2
	fm_radio_SYN_MULT_ADD_1_18_11_29_0_5		:	1
	fm_radio_SYN_MULT_ADD_1_18_11_29_0_4		:	1
	fm_radio_SYN_MULT_ADD_1_18_11_29_0_8		:	1
	fm_radio_SYN_MULT_ADD_1_18_18_36_0_14		:	1
	fm_radio_SYN_MULT_ADD_1_18_9_27_0_2		:	1
	fm_radio_SYN_MULT_ADD_1_18_18_36_0_15		:	1
	fm_radio_SYN_MULT_ADD_1_18_10_28_0_3		:	1
	fm_radio_SYN_MULT_ADD_1_18_9_27_0_1		:	1
	fm_radio_SYN_MULT_ADD_1_18_11_29_0_9		:	1
	fm_radio_SYN_MULT_ADD_1_18_18_36_0_10		:	1
	fm_radio_SYN_MULT_ADD_1_18_18_36_0_11		:	1
	fm_radio_SYN_MULT_ADD_1_18_18_36_0_12		:	1
	fm_radio_SYN_MULT_ADD_1_18_18_36_0_13		:	1
	fm_radio_SYN_MULT_ADD_1_18_11_29_0_6		:	1
	fm_radio_SYN_MULT_ADD_1_18_11_29_0_7		:	1
	add		:	1
	sub		:	1

##### END OF AREA REPORT #####]

 2 Errors occurred during mapping - no output produced
Process took 0h:00m:55s realtime, 0h:00m:54s cputime
# Wed Mar  6 14:54:40 2024

###########################################################]
