{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746629352727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746629352728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  7 10:49:12 2025 " "Processing started: Wed May  7 10:49:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746629352728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629352728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629352728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746629354680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746629354680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_buffer_1/ascii_buffer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_buffer_1/ascii_buffer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_buffer_1 " "Found entity 1: ascii_buffer_1" {  } { { "vga_controller/ascii_buffer_1/ascii_buffer_1.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746629371066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_buffer_2/ascii_buffer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_buffer_2/ascii_buffer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_buffer_2 " "Found entity 1: ascii_buffer_2" {  } { { "vga_controller/ascii_buffer_2/ascii_buffer_2.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746629371068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_master/ascii_master.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_master/ascii_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_master " "Found entity 1: ascii_master" {  } { { "vga_controller/ascii_master/ascii_master.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746629371069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_rom/char_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_rom/char_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Char_ROM " "Found entity 1: Char_ROM" {  } { { "vga_controller/ascii_rom/Char_ROM.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/vga_controller/ascii_rom/Char_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746629371070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_controller/vga_driver.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/vga_controller/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746629371086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "switch_buffer SWITCH_BUFFER vga_controller.v(10) " "Verilog HDL Declaration information at vga_controller.v(10): object \"switch_buffer\" differs only in case from object \"SWITCH_BUFFER\" in the same scope" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/vga_controller/vga_controller.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746629371100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/vga_controller/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746629371101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/double_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/double_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_buffer " "Found entity 1: double_buffer" {  } { { "vga_controller/double_buffer.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/vga_controller/double_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746629371125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "vga_controller/clock_divider.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/vga_controller/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746629371138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_master_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_master_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_master_controller " "Found entity 1: ascii_master_controller" {  } { { "vga_controller/ascii_master_controller.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/vga_controller/ascii_master_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746629371159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746629371161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ram " "Found entity 1: system_ram" {  } { { "memory/system_ram.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/memory/system_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746629371163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.v 1 1 " "Found 1 design units, including 1 entities, in source file debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746629371182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746629371196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sys_address Processor.v(525) " "Verilog HDL Implicit Net warning at Processor.v(525): created implicit net for \"sys_address\"" {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 525 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746629371197 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "exception_thrown Processor.v(188) " "Verilog HDL error at Processor.v(188): object \"exception_thrown\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 188 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "opcode Processor.v(270) " "Verilog HDL error at Processor.v(270): object \"opcode\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 270 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OP Processor.v(271) " "Verilog HDL error at Processor.v(271): object \"OP\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 271 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_in_1 Processor.v(272) " "Verilog HDL error at Processor.v(272): object \"alu_in_1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 272 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_in_2 Processor.v(273) " "Verilog HDL error at Processor.v(273): object \"alu_in_2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 273 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OP_IMM Processor.v(275) " "Verilog HDL error at Processor.v(275): object \"OP_IMM\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 275 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_in_1 Processor.v(276) " "Verilog HDL error at Processor.v(276): object \"alu_in_1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 276 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_in_2 Processor.v(277) " "Verilog HDL error at Processor.v(277): object \"alu_in_2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 277 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "JAL Processor.v(279) " "Verilog HDL error at Processor.v(279): object \"JAL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 279 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_in_1 Processor.v(280) " "Verilog HDL error at Processor.v(280): object \"alu_in_1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 280 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_in_2 Processor.v(281) " "Verilog HDL error at Processor.v(281): object \"alu_in_2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 281 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "opcode Processor.v(287) " "Verilog HDL error at Processor.v(287): object \"opcode\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 287 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OP Processor.v(288) " "Verilog HDL error at Processor.v(288): object \"OP\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 288 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OP_IMM Processor.v(291) " "Verilog HDL error at Processor.v(291): object \"OP_IMM\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 291 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "JAL Processor.v(294) " "Verilog HDL error at Processor.v(294): object \"JAL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 294 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_out Processor.v(295) " "Verilog HDL error at Processor.v(295): object \"alu_out\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 295 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "opcode Processor.v(327) " "Verilog HDL error at Processor.v(327): object \"opcode\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 327 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "opcode Processor.v(328) " "Verilog HDL error at Processor.v(328): object \"opcode\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 328 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371201 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OP Processor.v(331) " "Verilog HDL error at Processor.v(331): object \"OP\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Processor.v" "" { Text "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/Processor.v" 331 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746629371202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/Gabe Litteken/Desktop/git/ECE_289_CPU/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371259 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746629371356 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May  7 10:49:31 2025 " "Processing ended: Wed May  7 10:49:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746629371356 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746629371356 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746629371356 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746629371356 ""}
