$date
	Tue Oct 14 06:03:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module priority_encoder_tb $end
$var wire 1 ! v $end
$var wire 2 " a [1:0] $end
$var reg 1 # d0 $end
$var reg 1 $ d1 $end
$var reg 1 % d2 $end
$var reg 1 & d3 $end
$var integer 32 ' i [31:0] $end
$scope module uut $end
$var wire 1 # d0 $end
$var wire 1 $ d1 $end
$var wire 1 % d2 $end
$var wire 1 & d3 $end
$var wire 1 ! v $end
$var wire 2 ( a [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0 '
0&
0%
0$
0#
bx "
0!
$end
#10
b0 "
b0 (
1!
1#
b1 '
#20
b1 "
b1 (
1!
1$
0#
b10 '
#30
1#
b11 '
#40
b10 "
b10 (
1!
1%
0$
0#
b100 '
#50
1#
b101 '
#60
1$
0#
b110 '
#70
1#
b111 '
#80
b11 "
b11 (
1&
0%
0$
0#
b1000 '
#90
1#
b1001 '
#100
1$
0#
b1010 '
#110
1#
b1011 '
#120
1%
0$
0#
b1100 '
#130
1#
b1101 '
#140
1$
0#
b1110 '
#150
1#
b1111 '
#160
b10000 '
