 
****************************************
Report : qor
Design : vec_div
Version: V-2023.12-SP5
Date   : Thu Dec  5 18:18:40 2024
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.12
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               2461
  Buf/Inv Cell Count:             271
  Buf Cell Count:                   0
  Inv Cell Count:                 271
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1898
  Sequential Cell Count:          563
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4508.768729
  Noncombinational Area:  3941.265234
  Buf/Inv Area:            350.718720
  Total Buffer Area:             0.00
  Total Inverter Area:         350.72
  Macro/Black Box Area:      0.000000
  Net Area:               1922.750417
  -----------------------------------
  Cell Area:              8450.033962
  Design Area:           10372.784379


  Design Rules
  -----------------------------------
  Total Number of Nets:          2828
  Nets With Violations:           139
  Max Trans Violations:           139
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caen-vnc-mi12.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                4.50
  Overall Compile Wall Clock Time:     2.92

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
