# ==============================================================================
# Include Paths for TLX
# ==============================================================================

set soc_inc_tlx [concat \
  inputs/rtl/components/nic450/logical/nic400_tlx_aha/amib_M1_m/verilog \
  inputs/rtl/components/nic450/logical/nic400_tlx_aha/cdc_blocks/verilog \
  inputs/rtl/components/nic450/logical/nic400_tlx_aha/reg_slice/verilog \
  inputs/rtl/components/nic450/logical/nic400_tlx_aha/tlx_M1_m_tlx/verilog \
]
