Loading plugins phase: Elapsed time ==> 0s.747ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 7s.227ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.301ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Display.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -dcpsoc3 Display.v -verilog
======================================================================

======================================================================
Compiling:  Display.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -dcpsoc3 Display.v -verilog
======================================================================

======================================================================
Compiling:  Display.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -dcpsoc3 -verilog Display.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Sep 09 12:07:01 2016


======================================================================
Compiling:  Display.v
Program  :   vpp
Options  :    -yv2 -q10 Display.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Sep 09 12:07:01 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\LCD\LCD.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\FIFO\FIFO.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\ColourDetector\ColourDetector.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\RowSync\RowSync.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Display.ctl'.
C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\RowSync\RowSync.v (line 28, col 34):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Display.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -dcpsoc3 -verilog Display.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Sep 09 12:07:02 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\codegentemp\Display.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\codegentemp\Display.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\LCD\LCD.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\FIFO\FIFO.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\ColourDetector\ColourDetector.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\RowSync\RowSync.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Display.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -dcpsoc3 -verilog Display.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Sep 09 12:07:04 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\codegentemp\Display.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\codegentemp\Display.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\LCD\LCD.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\FIFO\FIFO.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\ColourDetector\ColourDetector.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\RowSync\RowSync.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_135
	Net_136
	Net_138
	Net_139
	Net_140
	Net_141
	\Camera:I2C:udb_clk\
	\Camera:Net_102\
	\Camera:I2C:Net_973\
	\Camera:Net_103\
	\Camera:I2C:Net_974\
	\Camera:I2C:timeout_clk\
	\Camera:Net_108\
	\Camera:I2C:Net_975\
	\Camera:Net_107\
	\Camera:Net_106\
	\Camera:RowSync_1:MODULE_1:b_31\
	\Camera:RowSync_1:MODULE_1:b_30\
	\Camera:RowSync_1:MODULE_1:b_29\
	\Camera:RowSync_1:MODULE_1:b_28\
	\Camera:RowSync_1:MODULE_1:b_27\
	\Camera:RowSync_1:MODULE_1:b_26\
	\Camera:RowSync_1:MODULE_1:b_25\
	\Camera:RowSync_1:MODULE_1:b_24\
	\Camera:RowSync_1:MODULE_1:b_23\
	\Camera:RowSync_1:MODULE_1:b_22\
	\Camera:RowSync_1:MODULE_1:b_21\
	\Camera:RowSync_1:MODULE_1:b_20\
	\Camera:RowSync_1:MODULE_1:b_19\
	\Camera:RowSync_1:MODULE_1:b_18\
	\Camera:RowSync_1:MODULE_1:b_17\
	\Camera:RowSync_1:MODULE_1:b_16\
	\Camera:RowSync_1:MODULE_1:b_15\
	\Camera:RowSync_1:MODULE_1:b_14\
	\Camera:RowSync_1:MODULE_1:b_13\
	\Camera:RowSync_1:MODULE_1:b_12\
	\Camera:RowSync_1:MODULE_1:b_11\
	\Camera:RowSync_1:MODULE_1:b_10\
	\Camera:RowSync_1:MODULE_1:b_9\
	\Camera:RowSync_1:MODULE_1:b_8\
	\Camera:RowSync_1:MODULE_1:b_7\
	\Camera:RowSync_1:MODULE_1:b_6\
	\Camera:RowSync_1:MODULE_1:b_5\
	\Camera:RowSync_1:MODULE_1:b_4\
	\Camera:RowSync_1:MODULE_1:b_3\
	\Camera:RowSync_1:MODULE_1:b_2\
	\Camera:RowSync_1:MODULE_1:b_1\
	\Camera:RowSync_1:MODULE_1:b_0\
	\Camera:RowSync_1:MODULE_1:g2:a0:a_31\
	\Camera:RowSync_1:MODULE_1:g2:a0:a_30\
	\Camera:RowSync_1:MODULE_1:g2:a0:a_29\
	\Camera:RowSync_1:MODULE_1:g2:a0:a_28\
	\Camera:RowSync_1:MODULE_1:g2:a0:a_27\
	\Camera:RowSync_1:MODULE_1:g2:a0:a_26\
	\Camera:RowSync_1:MODULE_1:g2:a0:a_25\
	\Camera:RowSync_1:MODULE_1:g2:a0:a_24\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_31\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_30\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_29\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_28\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_27\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_26\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_25\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_24\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_23\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_22\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_21\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_20\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_19\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_18\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_17\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_16\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_15\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_14\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_13\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_12\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_11\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_10\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_9\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_8\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_7\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_6\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_5\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_4\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_3\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_2\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_1\
	\Camera:RowSync_1:MODULE_1:g2:a0:b_0\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_31\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_30\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_29\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_28\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_27\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_26\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_25\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_24\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_23\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_22\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_21\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_20\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_19\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_18\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_17\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_16\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_15\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_14\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_13\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_12\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_11\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_10\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_9\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_8\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_7\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_6\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_5\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_4\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_3\
	\Camera:RowSync_1:MODULE_1:g2:a0:s_2\
	\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Camera:Net_283\
	\Camera:Net_284\
	\Camera:Net_285\
	\Camera:Net_286\
	\Camera:Net_287\
	\Camera:Net_288\
	\Camera:Net_289\
	\SW:Comparator:Net_9\
	Net_481
	\UART_1:BUART:reset_sr\
	Net_513
	Net_514
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_508
	\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_6:lt\
	\UART_1:BUART:sRX:MODULE_6:eq\
	\UART_1:BUART:sRX:MODULE_6:gt\
	\UART_1:BUART:sRX:MODULE_6:gte\
	\UART_1:BUART:sRX:MODULE_6:lte\

    Synthesized names
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_31\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_30\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_29\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_28\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_27\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_26\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_25\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_24\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_23\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_22\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_21\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_20\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_19\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_18\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_17\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_16\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_15\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_14\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_13\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_12\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_11\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_10\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_9\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_8\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_7\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_6\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_5\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_4\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_3\
	\Camera:RowSync_1:add_vi_vv_MODGEN_1_2\

Deleted 161 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__D_net_6 to tmpOE__D_net_7
Aliasing tmpOE__D_net_5 to tmpOE__D_net_7
Aliasing tmpOE__D_net_4 to tmpOE__D_net_7
Aliasing tmpOE__D_net_3 to tmpOE__D_net_7
Aliasing tmpOE__D_net_2 to tmpOE__D_net_7
Aliasing tmpOE__D_net_1 to tmpOE__D_net_7
Aliasing tmpOE__D_net_0 to tmpOE__D_net_7
Aliasing tmpOE__CS_net_3 to one
Aliasing tmpOE__CS_net_2 to one
Aliasing tmpOE__CS_net_1 to one
Aliasing tmpOE__CS_net_0 to one
Aliasing tmpOE__LCD_WR_net_0 to one
Aliasing tmpOE__LCD_RD_net_0 to one
Aliasing tmpOE__LCD_RS_net_0 to one
Aliasing tmpOE__RST_net_0 to one
Aliasing \OE:clk\ to zero
Aliasing \OE:rst\ to zero
Aliasing \Camera:tmpOE__XCLK_net_0\ to one
Aliasing \Camera:tmpOE__PCLK_net_0\ to one
Aliasing \Camera:G:f0_load\ to \Camera:B:f0_load\
Aliasing \Camera:tmpOE__VSYNC_net_0\ to one
Aliasing \Camera:tmpOE__SIOD_net_0\ to one
Aliasing \Camera:tmpOE__SIOC_net_0\ to one
Aliasing \Camera:I2C:Net_969\ to one
Aliasing \Camera:I2C:Net_968\ to one
Aliasing \Camera:R:f0_load\ to \Camera:B:f0_load\
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Camera:RowSync_1:MODIN1_1\ to \Camera:phase_1\
Aliasing \Camera:RowSync_1:MODIN1_0\ to \Camera:phase_0\
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Camera:M:f0_load\ to \Camera:B:f0_load\
Aliasing \Camera:Net_154_7\ to zero
Aliasing \Camera:Net_154_6\ to zero
Aliasing \Camera:Net_154_5\ to zero
Aliasing \Camera:Net_154_4\ to zero
Aliasing \Camera:Threshold:clk\ to zero
Aliasing \Camera:Threshold:rst\ to zero
Aliasing tmpOE__HREF_net_0 to one
Aliasing \Data_Out:clk\ to zero
Aliasing \Data_Out:rst\ to zero
Aliasing \Buttons:status_2\ to zero
Aliasing \Buttons:status_3\ to zero
Aliasing \Buttons:status_4\ to zero
Aliasing \Buttons:status_5\ to zero
Aliasing \Buttons:status_6\ to zero
Aliasing \Buttons:status_7\ to zero
Aliasing \SW:DAC:Net_83\ to zero
Aliasing \SW:DAC:Net_81\ to zero
Aliasing \SW:DAC:Net_82\ to zero
Aliasing \SW:tmpOE__SW_1_net_0\ to one
Aliasing \SW:tmpOE__SW_3_net_0\ to one
Aliasing \SW:tmpOE__SW_2_net_0\ to one
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_1\ to \UART_1:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_0\ to \UART_1:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Removing Rhs of wire tmpOE__D_net_7[1] = Net_325[37]
Removing Rhs of wire tmpOE__D_net_7[1] = \OE:control_out_0\[81]
Removing Rhs of wire tmpOE__D_net_7[1] = \OE:control_0\[104]
Removing Lhs of wire tmpOE__D_net_6[2] = tmpOE__D_net_7[1]
Removing Lhs of wire tmpOE__D_net_5[3] = tmpOE__D_net_7[1]
Removing Lhs of wire tmpOE__D_net_4[4] = tmpOE__D_net_7[1]
Removing Lhs of wire tmpOE__D_net_3[5] = tmpOE__D_net_7[1]
Removing Lhs of wire tmpOE__D_net_2[6] = tmpOE__D_net_7[1]
Removing Lhs of wire tmpOE__D_net_1[7] = tmpOE__D_net_7[1]
Removing Lhs of wire tmpOE__D_net_0[8] = tmpOE__D_net_7[1]
Removing Rhs of wire Net_361_7[9] = \mux_1:tmp__mux_1_reg_7\[521]
Removing Rhs of wire Net_361_6[10] = \mux_1:tmp__mux_1_reg_6\[522]
Removing Rhs of wire Net_361_5[11] = \mux_1:tmp__mux_1_reg_5\[523]
Removing Rhs of wire Net_361_4[12] = \mux_1:tmp__mux_1_reg_4\[524]
Removing Rhs of wire Net_361_3[13] = \mux_1:tmp__mux_1_reg_3\[525]
Removing Rhs of wire Net_361_2[14] = \mux_1:tmp__mux_1_reg_2\[526]
Removing Rhs of wire Net_361_1[15] = \mux_1:tmp__mux_1_reg_1\[527]
Removing Rhs of wire Net_361_0[16] = \mux_1:tmp__mux_1_reg_0\[528]
Removing Lhs of wire tmpOE__CS_net_3[39] = one[35]
Removing Lhs of wire tmpOE__CS_net_2[40] = one[35]
Removing Lhs of wire tmpOE__CS_net_1[41] = one[35]
Removing Lhs of wire tmpOE__CS_net_0[42] = one[35]
Removing Lhs of wire tmpOE__LCD_WR_net_0[54] = one[35]
Removing Lhs of wire tmpOE__LCD_RD_net_0[61] = one[35]
Removing Lhs of wire tmpOE__LCD_RS_net_0[67] = one[35]
Removing Lhs of wire tmpOE__RST_net_0[74] = one[35]
Removing Lhs of wire \OE:clk\[79] = zero[34]
Removing Lhs of wire \OE:rst\[80] = zero[34]
Removing Rhs of wire Net_339[82] = \OE:control_out_1\[83]
Removing Rhs of wire Net_339[82] = \OE:control_1\[103]
Removing Lhs of wire \Camera:tmpOE__XCLK_net_0\[121] = one[35]
Removing Lhs of wire \Camera:data_7\[134] = Net_190_7[17]
Removing Lhs of wire \Camera:FIFO:p_in_6\[135] = \Camera:data_6\[136]
Removing Lhs of wire \Camera:data_6\[136] = Net_190_6[18]
Removing Lhs of wire \Camera:FIFO:p_in_5\[137] = \Camera:data_5\[138]
Removing Lhs of wire \Camera:data_5\[138] = Net_190_5[19]
Removing Lhs of wire \Camera:FIFO:p_in_4\[139] = \Camera:data_4\[140]
Removing Lhs of wire \Camera:data_4\[140] = Net_190_4[20]
Removing Lhs of wire \Camera:FIFO:p_in_3\[141] = \Camera:data_3\[142]
Removing Lhs of wire \Camera:data_3\[142] = Net_190_3[21]
Removing Lhs of wire \Camera:FIFO:p_in_2\[143] = \Camera:data_2\[144]
Removing Lhs of wire \Camera:data_2\[144] = Net_190_2[22]
Removing Lhs of wire \Camera:FIFO:p_in_1\[145] = \Camera:data_1\[146]
Removing Lhs of wire \Camera:data_1\[146] = Net_190_1[23]
Removing Lhs of wire \Camera:FIFO:p_in_0\[147] = \Camera:data_0\[148]
Removing Lhs of wire \Camera:data_0\[148] = Net_190_0[24]
Removing Lhs of wire \Camera:tmpOE__PCLK_net_0\[151] = one[35]
Removing Rhs of wire \Camera:phase_1\[160] = \Camera:RowSync_1:phase__1\[223]
Removing Rhs of wire \Camera:phase_0\[161] = \Camera:RowSync_1:phase__0\[224]
Removing Lhs of wire \Camera:G:f0_load\[166] = \Camera:B:f0_load\[159]
Removing Lhs of wire \Camera:tmpOE__VSYNC_net_0\[169] = one[35]
Removing Lhs of wire \Camera:tmpOE__SIOD_net_0\[175] = one[35]
Removing Lhs of wire \Camera:tmpOE__SIOC_net_0\[181] = one[35]
Removing Rhs of wire \Camera:I2C:sda_x_wire\[186] = \Camera:I2C:Net_643_1\[187]
Removing Rhs of wire \Camera:I2C:Net_697\[189] = \Camera:I2C:Net_643_2\[195]
Removing Rhs of wire \Camera:I2C:Net_1109_0\[192] = \Camera:I2C:scl_yfb\[205]
Removing Rhs of wire \Camera:I2C:Net_1109_1\[193] = \Camera:I2C:sda_yfb\[206]
Removing Lhs of wire \Camera:I2C:scl_x_wire\[196] = \Camera:I2C:Net_643_0\[194]
Removing Lhs of wire \Camera:I2C:Net_969\[197] = one[35]
Removing Lhs of wire \Camera:I2C:Net_968\[198] = one[35]
Removing Lhs of wire \Camera:I2C:tmpOE__Bufoe_scl_net_0\[208] = one[35]
Removing Lhs of wire \Camera:I2C:tmpOE__Bufoe_sda_net_0\[210] = one[35]
Removing Lhs of wire \Camera:R:f0_load\[220] = \Camera:B:f0_load\[159]
Removing Lhs of wire \Camera:RowSync_1:add_vi_vv_MODGEN_1_1\[227] = \Camera:RowSync_1:MODULE_1:g2:a0:s_1\[388]
Removing Lhs of wire \Camera:RowSync_1:add_vi_vv_MODGEN_1_0\[228] = \Camera:RowSync_1:MODULE_1:g2:a0:s_0\[389]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_23\[270] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_22\[271] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_21\[272] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_20\[273] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_19\[274] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_18\[275] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_17\[276] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_16\[277] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_15\[278] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_14\[279] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_13\[280] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_12\[281] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_11\[282] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_10\[283] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_9\[284] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_8\[285] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_7\[286] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_6\[287] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_5\[288] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_4\[289] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_3\[290] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_2\[291] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_1\[292] = \Camera:phase_1\[160]
Removing Lhs of wire \Camera:RowSync_1:MODIN1_1\[293] = \Camera:phase_1\[160]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:a_0\[294] = \Camera:phase_0\[161]
Removing Lhs of wire \Camera:RowSync_1:MODIN1_0\[295] = \Camera:phase_0\[161]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[427] = one[35]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[428] = one[35]
Removing Lhs of wire \Camera:M:f0_load\[432] = \Camera:B:f0_load\[159]
Removing Lhs of wire \Camera:Net_154_7\[437] = zero[34]
Removing Lhs of wire \Camera:FIFO_Colours:p_in_6\[438] = zero[34]
Removing Lhs of wire \Camera:Net_154_6\[439] = zero[34]
Removing Lhs of wire \Camera:FIFO_Colours:p_in_5\[440] = zero[34]
Removing Lhs of wire \Camera:Net_154_5\[441] = zero[34]
Removing Lhs of wire \Camera:FIFO_Colours:p_in_4\[442] = zero[34]
Removing Lhs of wire \Camera:Net_154_4\[443] = zero[34]
Removing Lhs of wire \Camera:FIFO_Colours:p_in_3\[444] = \Camera:Net_154_3\[429]
Removing Lhs of wire \Camera:FIFO_Colours:p_in_2\[445] = \Camera:Net_154_2\[156]
Removing Lhs of wire \Camera:FIFO_Colours:p_in_1\[446] = \Camera:Net_154_1\[163]
Removing Lhs of wire \Camera:FIFO_Colours:p_in_0\[447] = \Camera:Net_154_0\[217]
Removing Lhs of wire \Camera:Threshold:clk\[452] = zero[34]
Removing Lhs of wire \Camera:Threshold:rst\[453] = zero[34]
Removing Rhs of wire \Camera:Net_202\[454] = \Camera:Threshold:control_out_0\[455]
Removing Rhs of wire \Camera:Net_202\[454] = \Camera:Threshold:control_0\[478]
Removing Lhs of wire tmpOE__HREF_net_0[483] = one[35]
Removing Lhs of wire \Data_Out:clk\[494] = zero[34]
Removing Lhs of wire \Data_Out:rst\[495] = zero[34]
Removing Rhs of wire Net_337_7[496] = \Data_Out:control_out_7\[497]
Removing Rhs of wire Net_337_7[496] = \Data_Out:control_7\[513]
Removing Rhs of wire Net_337_6[498] = \Data_Out:control_out_6\[499]
Removing Rhs of wire Net_337_6[498] = \Data_Out:control_6\[514]
Removing Rhs of wire Net_337_5[500] = \Data_Out:control_out_5\[501]
Removing Rhs of wire Net_337_5[500] = \Data_Out:control_5\[515]
Removing Rhs of wire Net_337_4[502] = \Data_Out:control_out_4\[503]
Removing Rhs of wire Net_337_4[502] = \Data_Out:control_4\[516]
Removing Rhs of wire Net_337_3[504] = \Data_Out:control_out_3\[505]
Removing Rhs of wire Net_337_3[504] = \Data_Out:control_3\[517]
Removing Rhs of wire Net_337_2[506] = \Data_Out:control_out_2\[507]
Removing Rhs of wire Net_337_2[506] = \Data_Out:control_2\[518]
Removing Rhs of wire Net_337_1[508] = \Data_Out:control_out_1\[509]
Removing Rhs of wire Net_337_1[508] = \Data_Out:control_1\[519]
Removing Rhs of wire Net_337_0[510] = \Data_Out:control_out_0\[511]
Removing Rhs of wire Net_337_0[510] = \Data_Out:control_0\[520]
Removing Lhs of wire \Buttons:status_0\[531] = Net_400[532]
Removing Rhs of wire Net_400[532] = \SW:cy_dffe_2\[585]
Removing Lhs of wire \Buttons:status_1\[533] = Net_430[534]
Removing Rhs of wire Net_430[534] = \SW:cy_dffe_3\[586]
Removing Lhs of wire \Buttons:status_2\[535] = zero[34]
Removing Lhs of wire \Buttons:status_3\[536] = zero[34]
Removing Lhs of wire \Buttons:status_4\[537] = zero[34]
Removing Lhs of wire \Buttons:status_5\[538] = zero[34]
Removing Lhs of wire \Buttons:status_6\[539] = zero[34]
Removing Lhs of wire \Buttons:status_7\[540] = zero[34]
Removing Lhs of wire \SW:DAC:Net_83\[543] = zero[34]
Removing Lhs of wire \SW:DAC:Net_81\[544] = zero[34]
Removing Lhs of wire \SW:DAC:Net_82\[545] = zero[34]
Removing Lhs of wire \SW:clock\[551] = Net_482[530]
Removing Rhs of wire \SW:Net_34\[553] = \SW:Comparator:Net_1\[552]
Removing Rhs of wire \SW:mux_2\[560] = \SW:cydff_2\[566]
Removing Rhs of wire \SW:mux_1\[561] = \SW:cydff_1\[563]
Removing Lhs of wire \SW:tmpOE__SW_1_net_0\[568] = one[35]
Removing Lhs of wire \SW:tmpOE__SW_3_net_0\[574] = one[35]
Removing Lhs of wire \SW:tmpOE__SW_2_net_0\[580] = one[35]
Removing Lhs of wire \UART_1:Net_61\[589] = \UART_1:Net_9\[588]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[593] = zero[34]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[594] = zero[34]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[595] = zero[34]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[596] = zero[34]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[597] = zero[34]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[598] = zero[34]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[599] = zero[34]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[600] = zero[34]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[612] = \UART_1:BUART:tx_bitclk_dp\[648]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[658] = \UART_1:BUART:tx_counter_dp\[649]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[659] = zero[34]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[660] = zero[34]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[661] = zero[34]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[663] = \UART_1:BUART:tx_fifo_empty\[626]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[665] = \UART_1:BUART:tx_fifo_notfull\[625]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[725] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[733] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[744]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[735] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[745]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[736] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[761]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[737] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[775]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[738] = \UART_1:BUART:sRX:s23Poll:MODIN2_1\[739]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[739] = \UART_1:BUART:pollcount_1\[731]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[740] = \UART_1:BUART:sRX:s23Poll:MODIN2_0\[741]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[741] = \UART_1:BUART:pollcount_0\[734]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[747] = one[35]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[748] = one[35]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[749] = \UART_1:BUART:pollcount_1\[731]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[750] = \UART_1:BUART:pollcount_1\[731]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[751] = \UART_1:BUART:pollcount_0\[734]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[752] = \UART_1:BUART:pollcount_0\[734]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[753] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[754] = one[35]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[755] = \UART_1:BUART:pollcount_1\[731]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[756] = \UART_1:BUART:pollcount_0\[734]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[757] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[758] = one[35]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[763] = \UART_1:BUART:pollcount_1\[731]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[764] = \UART_1:BUART:pollcount_1\[731]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[765] = \UART_1:BUART:pollcount_0\[734]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[766] = \UART_1:BUART:pollcount_0\[734]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[767] = one[35]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[768] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[769] = \UART_1:BUART:pollcount_1\[731]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[770] = \UART_1:BUART:pollcount_0\[734]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[771] = one[35]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[772] = zero[34]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[779] = zero[34]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[780] = \UART_1:BUART:rx_parity_error_status\[781]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[782] = \UART_1:BUART:rx_stop_bit_error\[783]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[793] = \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\[842]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[797] = \UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\[864]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\[798] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\[799] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\[800] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_3\[801] = \UART_1:BUART:sRX:MODIN5_6\[802]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_6\[802] = \UART_1:BUART:rx_count_6\[720]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_2\[803] = \UART_1:BUART:sRX:MODIN5_5\[804]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_5\[804] = \UART_1:BUART:rx_count_5\[721]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_1\[805] = \UART_1:BUART:sRX:MODIN5_4\[806]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_4\[806] = \UART_1:BUART:rx_count_4\[722]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_0\[807] = \UART_1:BUART:sRX:MODIN5_3\[808]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_3\[808] = \UART_1:BUART:rx_count_3\[723]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\[809] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\[810] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\[811] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\[812] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\[813] = one[35]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\[814] = one[35]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\[815] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_6\[816] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_5\[817] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_4\[818] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_3\[819] = \UART_1:BUART:rx_count_6\[720]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_2\[820] = \UART_1:BUART:rx_count_5\[721]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_1\[821] = \UART_1:BUART:rx_count_4\[722]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_0\[822] = \UART_1:BUART:rx_count_3\[723]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_6\[823] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_5\[824] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_4\[825] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_3\[826] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_2\[827] = one[35]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_1\[828] = one[35]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_0\[829] = zero[34]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newa_0\[844] = \UART_1:BUART:rx_postpoll\[679]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newb_0\[845] = \UART_1:BUART:rx_parity_bit\[796]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:dataa_0\[846] = \UART_1:BUART:rx_postpoll\[679]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:datab_0\[847] = \UART_1:BUART:rx_parity_bit\[796]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[848] = \UART_1:BUART:rx_postpoll\[679]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[849] = \UART_1:BUART:rx_parity_bit\[796]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[851] = one[35]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[852] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[850]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[853] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[850]
Removing Lhs of wire tmpOE__Rx_1_net_0[875] = one[35]
Removing Lhs of wire tmpOE__Tx_1_net_0[880] = one[35]
Removing Lhs of wire \Camera:RowSync_1:href_\\D\[889] = Net_191[226]
Removing Lhs of wire \SW:cydff_1\\D\[891] = \SW:mux_0\[562]
Removing Lhs of wire \SW:cydff_2\\D\[893] = \SW:mux_1\[561]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[896] = zero[34]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[911] = \UART_1:BUART:rx_bitclk_pre\[714]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[920] = \UART_1:BUART:rx_parity_error_pre\[791]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[921] = zero[34]

------------------------------------------------------
Aliased 0 equations, 250 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\Camera:Net_197\' (cost = 0):
\Camera:Net_197\ <= (not \Camera:Net_202\);

Note:  Expanding virtual equation for 'Net_322_3' (cost = 0):
Net_322_3 <= (not Net_323_3);

Note:  Expanding virtual equation for 'Net_322_2' (cost = 0):
Net_322_2 <= (not Net_323_2);

Note:  Expanding virtual equation for 'Net_322_1' (cost = 0):
Net_322_1 <= (not Net_323_1);

Note:  Expanding virtual equation for 'Net_322_0' (cost = 0):
Net_322_0 <= (not Net_323_0);

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Camera:phase_0\);

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:s_0\ <= (not \Camera:phase_0\);

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Camera:phase_1\ and \Camera:phase_0\));

Note:  Expanding virtual equation for '\SW:mux_0\' (cost = 3):
\SW:mux_0\ <= ((not \SW:mux_2\ and not \SW:mux_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_191' (cost = 8):
Net_191 <= ((not Net_323_3 and not Net_323_2 and not Net_323_1 and not Net_323_0 and Net_198));

Note:  Expanding virtual equation for '\Camera:Net_323\' (cost = 1):
\Camera:Net_323\ <= ((not Net_323_3 and not Net_323_2 and not Net_323_1 and not Net_323_0 and \Camera:phase_1\ and \Camera:phase_0\ and Net_198));

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:s_1\' (cost = 12):
\Camera:RowSync_1:MODULE_1:g2:a0:s_1\ <= ((not \Camera:phase_0\ and \Camera:phase_1\)
	OR (not \Camera:phase_1\ and \Camera:phase_0\));

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Camera:sample\' (cost = 8):
\Camera:sample\ <= ((not Net_323_3 and not Net_323_2 and not Net_323_1 and not Net_323_0 and \Camera:phase_1\ and \Camera:phase_0\ and \Camera:Net_202\ and Net_198));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Camera:Net_37\' (cost = 6):
\Camera:Net_37\ <= ((not Net_323_3 and not Net_323_2 and not Net_323_1 and not Net_323_0 and not \Camera:Net_202\ and Net_198));

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_512 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_512 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_512 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_512 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_512 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 66 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[398] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[408] = zero[34]
Removing Lhs of wire \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[418] = zero[34]
Removing Lhs of wire \Camera:FIFO_Colours:p_in_7\[436] = \Camera:FIFO_Colours:parity\[434]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[678] = \UART_1:BUART:rx_bitclk\[726]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[777] = zero[34]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[786] = zero[34]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[903] = \UART_1:BUART:tx_ctrl_mark_last\[669]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[915] = zero[34]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[916] = zero[34]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[918] = zero[34]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[919] = \UART_1:BUART:rx_markspace_pre\[790]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[924] = \UART_1:BUART:rx_parity_bit\[796]

------------------------------------------------------
Aliased 0 equations, 13 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_512 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_512 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -dcpsoc3 Display.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.475ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Friday, 09 September 2016 12:07:05
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display.cyprj -d CY8C5888LTI-LP097 Display.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.089ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
Assigning clock Camera_I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Camera_CLK'. Fanout=1, Signal=Net_188
    Digital Clock 1: Automatic-assigning  clock 'LCD_CLK'. Fanout=2, Signal=Net_428
    Digital Clock 2: Automatic-assigning  clock 'SW_Clock'. Fanout=6, Signal=Net_482
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Camera:RowSync_1:async_clk\: with output requested to be asynchronous
        ClockIn: \Camera:PCLK(0)\:iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: \Camera:PCLK(0)\:iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: Rx_1(0), Tx_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(0)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_0 ,
            fb => Net_190_0 ,
            pad => D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(1)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_1 ,
            fb => Net_190_1 ,
            pad => D(1)_PAD );
        Properties:
        {
        }

    Pin : Name = D(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(2)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_2 ,
            fb => Net_190_2 ,
            pad => D(2)_PAD );
        Properties:
        {
        }

    Pin : Name = D(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(3)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_3 ,
            fb => Net_190_3 ,
            pad => D(3)_PAD );
        Properties:
        {
        }

    Pin : Name = D(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(4)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_4 ,
            fb => Net_190_4 ,
            pad => D(4)_PAD );
        Properties:
        {
        }

    Pin : Name = D(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(5)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_5 ,
            fb => Net_190_5 ,
            pad => D(5)_PAD );
        Properties:
        {
        }

    Pin : Name = D(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(6)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_6 ,
            fb => Net_190_6 ,
            pad => D(6)_PAD );
        Properties:
        {
        }

    Pin : Name = D(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D(7)__PA ,
            oe => tmpOE__D_net_7 ,
            input => Net_361_7 ,
            fb => Net_190_7 ,
            pad => D(7)_PAD );
        Properties:
        {
        }

    Pin : Name = CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS(0)__PA ,
            fb => Net_323_0 ,
            pad => CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS(1)__PA ,
            fb => Net_323_1 ,
            pad => CS(1)_PAD );
        Properties:
        {
        }

    Pin : Name = CS(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS(2)__PA ,
            fb => Net_323_2 ,
            pad => CS(2)_PAD );
        Properties:
        {
        }

    Pin : Name = CS(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CS(3)__PA ,
            fb => Net_323_3 ,
            pad => CS(3)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_WR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_WR(0)__PA ,
            input => Net_303 ,
            pad => LCD_WR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_RD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_RD(0)__PA ,
            pad => LCD_RD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_RS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_RS(0)__PA ,
            input => Net_148 ,
            pad => LCD_RS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RST(0)__PA ,
            pad => RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \Camera:XCLK(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:XCLK(0)\__PA ,
            input => Net_188_local ,
            pad => \Camera:XCLK(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:PCLK(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:PCLK(0)\__PA ,
            fb => \Camera:Net_42\ ,
            pad => \Camera:PCLK(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:VSYNC(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:VSYNC(0)\__PA ,
            pad => \Camera:VSYNC(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:SIOD(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:SIOD(0)\__PA ,
            fb => \Camera:I2C:Net_1109_1\ ,
            input => \Camera:I2C:sda_x_wire\ ,
            pad => \Camera:SIOD(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Camera:SIOC(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Camera:SIOC(0)\__PA ,
            fb => \Camera:I2C:Net_1109_0\ ,
            input => \Camera:I2C:Net_643_0\ ,
            pad => \Camera:SIOC(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = HREF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HREF(0)__PA ,
            fb => Net_198 ,
            pad => HREF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SW:SW_1(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SW:SW_1(0)\__PA ,
            analog_term => \SW:Net_40\ ,
            pad => \SW:SW_1(0)_PAD\ ,
            input => \SW:mux_0\ );
        Properties:
        {
        }

    Pin : Name = \SW:SW_3(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SW:SW_3(0)\__PA ,
            analog_term => \SW:Net_42\ ,
            pad => \SW:SW_3(0)_PAD\ ,
            input => \SW:mux_2\ );
        Properties:
        {
        }

    Pin : Name = \SW:SW_2(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SW:SW_2(0)\__PA ,
            analog_term => \SW:Net_41\ ,
            pad => \SW:SW_2(0)_PAD\ ,
            input => \SW:mux_1\ );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_512 ,
            pad => Rx_1(0)_PAD );

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_507 ,
            pad => Tx_1(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Camera:FIFO:p_in_7\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_190_7 * \Camera:FIFO:parity\
            + Net_190_7 * !\Camera:FIFO:parity\
        );
        Output = \Camera:FIFO:p_in_7\ (fanout=1)

    MacroCell: Name=\Camera:Net_154_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Camera:B:cl0\ * \Camera:B:cl1\
        );
        Output = \Camera:Net_154_2\ (fanout=1)

    MacroCell: Name=\Camera:B:f0_load\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Camera:phase_1\ * !\Camera:phase_0\
        );
        Output = \Camera:B:f0_load\ (fanout=4)

    MacroCell: Name=\Camera:Net_154_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Camera:G:cl0\ * \Camera:G:cl1\
        );
        Output = \Camera:Net_154_1\ (fanout=1)

    MacroCell: Name=\Camera:Net_154_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Camera:R:cl0\ * !\Camera:R:cl1\
        );
        Output = \Camera:Net_154_0\ (fanout=1)

    MacroCell: Name=\Camera:Net_154_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Camera:M:cl0\ * !\Camera:M:cl1\
        );
        Output = \Camera:Net_154_3\ (fanout=1)

    MacroCell: Name=\Camera:Net_37\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * 
              !\Camera:Net_202\ * Net_198
        );
        Output = \Camera:Net_37\ (fanout=1)

    MacroCell: Name=\Camera:sample\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * 
              \Camera:phase_1\ * \Camera:phase_0\ * \Camera:Net_202\ * 
              Net_198
        );
        Output = \Camera:sample\ (fanout=1)

    MacroCell: Name=Net_361_7, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_7
            + Net_339 * Net_337_7
        );
        Output = Net_361_7 (fanout=1)

    MacroCell: Name=Net_361_6, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_6
            + Net_339 * Net_337_6
        );
        Output = Net_361_6 (fanout=1)

    MacroCell: Name=Net_361_5, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_5
            + Net_339 * Net_337_5
        );
        Output = Net_361_5 (fanout=1)

    MacroCell: Name=Net_361_4, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_4
            + Net_339 * Net_337_4
        );
        Output = Net_361_4 (fanout=1)

    MacroCell: Name=Net_361_3, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_3
            + Net_339 * Net_337_3
        );
        Output = Net_361_3 (fanout=1)

    MacroCell: Name=Net_361_2, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_2
            + Net_339 * Net_337_2
        );
        Output = Net_361_2 (fanout=1)

    MacroCell: Name=Net_361_1, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_1
            + Net_339 * Net_337_1
        );
        Output = Net_361_1 (fanout=1)

    MacroCell: Name=Net_361_0, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_0
            + Net_339 * Net_337_0
        );
        Output = Net_361_0 (fanout=1)

    MacroCell: Name=\SW:mux_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SW:mux_2\ * !\SW:mux_1\
        );
        Output = \SW:mux_0\ (fanout=1)

    MacroCell: Name=Net_507, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_507 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_512_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_303, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_428) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_303 * !\LCD:f0_empty\
        );
        Output = Net_303 (fanout=3)

    MacroCell: Name=\Camera:FIFO:parity\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Camera:Net_42\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * 
              \Camera:FIFO:parity\ * !\Camera:Net_202\ * Net_198
        );
        Output = \Camera:FIFO:parity\ (fanout=2)

    MacroCell: Name=\Camera:phase_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Camera:Net_42\)
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * 
              !\Camera:RowSync_1:href_\ * Net_198
            + !\Camera:phase_1\ * !\Camera:phase_0\
            + \Camera:phase_1\ * \Camera:phase_0\
        );
        Output = \Camera:phase_1\ (fanout=8)

    MacroCell: Name=\Camera:phase_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Camera:Net_42\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * 
              \Camera:phase_0\ * !\Camera:RowSync_1:href_\ * Net_198
        );
        Output = \Camera:phase_0\ (fanout=9)

    MacroCell: Name=\Camera:RowSync_1:href_\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Camera:Net_42\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * Net_198
        );
        Output = \Camera:RowSync_1:href_\ (fanout=2)

    MacroCell: Name=\Camera:FIFO_Colours:parity\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Camera:Net_42\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * 
              \Camera:phase_1\ * \Camera:phase_0\ * 
              \Camera:FIFO_Colours:parity\ * \Camera:Net_202\ * Net_198
        );
        Output = \Camera:FIFO_Colours:parity\ (fanout=2)

    MacroCell: Name=\SW:mux_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_482) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SW:mux_2\ * !\SW:mux_1\
        );
        Output = \SW:mux_1\ (fanout=6)

    MacroCell: Name=\SW:cy_dffe_1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_482) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SW:Net_34\ * \SW:mux_2\
            + !\SW:mux_2\ * \SW:cy_dffe_1\
        );
        Output = \SW:cy_dffe_1\ (fanout=1)

    MacroCell: Name=\SW:mux_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_482) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SW:mux_1\
        );
        Output = \SW:mux_2\ (fanout=5)

    MacroCell: Name=Net_400, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_482) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_400 * \SW:Net_34\ * !\SW:mux_2\ * !\SW:mux_1\
            + Net_400 * !\SW:Net_34\ * !\SW:mux_2\ * !\SW:mux_1\
        );
        Output = Net_400 (fanout=2)

    MacroCell: Name=Net_430, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_482) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_430 * !\SW:mux_1\
            + \SW:Net_34\ * \SW:mux_1\
        );
        Output = Net_430 (fanout=2)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_512_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_512_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_512_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_512_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_512_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_512_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_512_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_512_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LCD:dp\
        PORT MAP (
            clock => Net_428 ,
            cs_addr_2 => \LCD:f1_empty\ ,
            cs_addr_1 => \LCD:f0_empty\ ,
            cs_addr_0 => Net_303 ,
            ce1_comb => Net_148 ,
            f0_bus_stat_comb => Net_369 ,
            f0_blk_stat_comb => \LCD:f0_empty\ ,
            f1_blk_stat_comb => \LCD:f1_empty\ ,
            p_out_7 => Net_154_7 ,
            p_out_6 => Net_154_6 ,
            p_out_5 => Net_154_5 ,
            p_out_4 => Net_154_4 ,
            p_out_3 => Net_154_3 ,
            p_out_2 => Net_154_2 ,
            p_out_1 => Net_154_1 ,
            p_out_0 => Net_154_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001111000000000000001000000000000000100000000000000010000000000000111000000000000000100000000000000010000011111111000000001111111111111111000000000000000000000000000000000000000000000001"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Camera:FIFO:dp\
        PORT MAP (
            clock => \Camera:Net_42\ ,
            f0_load => \Camera:Net_37\ ,
            f0_bus_stat_comb => \Camera:Net_115\ ,
            p_in_7 => \Camera:FIFO:p_in_7\ ,
            p_in_6 => Net_190_6 ,
            p_in_5 => Net_190_5 ,
            p_in_4 => Net_190_4 ,
            p_in_3 => Net_190_3 ,
            p_in_2 => Net_190_2 ,
            p_in_1 => Net_190_1 ,
            p_in_0 => Net_190_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Camera:B:dp\
        PORT MAP (
            clock => \Camera:Net_42\ ,
            cs_addr_1 => \Camera:phase_1\ ,
            cs_addr_0 => \Camera:phase_0\ ,
            f0_load => \Camera:B:f0_load\ ,
            cl0_comb => \Camera:B:cl0\ ,
            cl1_comb => \Camera:B:cl1\ ,
            p_in_7 => Net_190_7 ,
            p_in_6 => Net_190_6 ,
            p_in_5 => Net_190_5 ,
            p_in_4 => Net_190_4 ,
            p_in_3 => Net_190_3 ,
            p_in_2 => Net_190_2 ,
            p_in_1 => Net_190_1 ,
            p_in_0 => Net_190_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100"
            d0_init = "11000000"
            d1_init = "01000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Camera:G:dp\
        PORT MAP (
            clock => \Camera:Net_42\ ,
            cs_addr_1 => \Camera:phase_1\ ,
            cs_addr_0 => \Camera:phase_0\ ,
            f0_load => \Camera:B:f0_load\ ,
            cl0_comb => \Camera:G:cl0\ ,
            cl1_comb => \Camera:G:cl1\ ,
            p_in_7 => Net_190_7 ,
            p_in_6 => Net_190_6 ,
            p_in_5 => Net_190_5 ,
            p_in_4 => Net_190_4 ,
            p_in_3 => Net_190_3 ,
            p_in_2 => Net_190_2 ,
            p_in_1 => Net_190_1 ,
            p_in_0 => Net_190_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100"
            d0_init = "01000000"
            d1_init = "01000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Camera:R:dp\
        PORT MAP (
            clock => \Camera:Net_42\ ,
            cs_addr_1 => \Camera:phase_1\ ,
            cs_addr_0 => \Camera:phase_0\ ,
            f0_load => \Camera:B:f0_load\ ,
            cl0_comb => \Camera:R:cl0\ ,
            cl1_comb => \Camera:R:cl1\ ,
            p_in_7 => Net_190_7 ,
            p_in_6 => Net_190_6 ,
            p_in_5 => Net_190_5 ,
            p_in_4 => Net_190_4 ,
            p_in_3 => Net_190_3 ,
            p_in_2 => Net_190_2 ,
            p_in_1 => Net_190_1 ,
            p_in_0 => Net_190_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100"
            d0_init = "01000000"
            d1_init = "11000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Camera:M:dp\
        PORT MAP (
            clock => \Camera:Net_42\ ,
            cs_addr_1 => \Camera:phase_1\ ,
            cs_addr_0 => \Camera:phase_0\ ,
            f0_load => \Camera:B:f0_load\ ,
            cl0_comb => \Camera:M:cl0\ ,
            cl1_comb => \Camera:M:cl1\ ,
            p_in_7 => Net_190_7 ,
            p_in_6 => Net_190_6 ,
            p_in_5 => Net_190_5 ,
            p_in_4 => Net_190_4 ,
            p_in_3 => Net_190_3 ,
            p_in_2 => Net_190_2 ,
            p_in_1 => Net_190_1 ,
            p_in_0 => Net_190_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100"
            d0_init = "11000000"
            d1_init = "11000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Camera:FIFO_Colours:dp\
        PORT MAP (
            clock => \Camera:Net_42\ ,
            f0_load => \Camera:sample\ ,
            f0_bus_stat_comb => \Camera:Net_164\ ,
            p_in_7 => \Camera:FIFO_Colours:parity\ ,
            p_in_3 => \Camera:Net_154_3\ ,
            p_in_2 => \Camera:Net_154_2\ ,
            p_in_1 => \Camera:Net_154_1\ ,
            p_in_0 => \Camera:Net_154_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\LCD:FIFO_Status\
        PORT MAP (
            status_1 => \LCD:f0_empty\ ,
            status_0 => Net_369 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Buttons:sts:sts_reg\
        PORT MAP (
            status_1 => Net_430 ,
            status_0 => Net_400 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_512 ,
            out => Net_512_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\OE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \OE:control_7\ ,
            control_6 => \OE:control_6\ ,
            control_5 => \OE:control_5\ ,
            control_4 => \OE:control_4\ ,
            control_3 => \OE:control_3\ ,
            control_2 => \OE:control_2\ ,
            control_1 => Net_339 ,
            control_0 => tmpOE__D_net_7 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Camera:Threshold:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Camera:Threshold:control_7\ ,
            control_6 => \Camera:Threshold:control_6\ ,
            control_5 => \Camera:Threshold:control_5\ ,
            control_4 => \Camera:Threshold:control_4\ ,
            control_3 => \Camera:Threshold:control_3\ ,
            control_2 => \Camera:Threshold:control_2\ ,
            control_1 => \Camera:Threshold:control_1\ ,
            control_0 => \Camera:Net_202\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Data_Out:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_337_7 ,
            control_6 => Net_337_6 ,
            control_5 => Net_337_5 ,
            control_4 => Net_337_4 ,
            control_3 => Net_337_3 ,
            control_2 => Net_337_2 ,
            control_1 => Net_337_1 ,
            control_0 => Net_337_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\Camera:DMA\
        PORT MAP (
            dmareq => \Camera:Net_115\ ,
            termin => zero ,
            termout => \Camera:Net_41\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =\Camera:DMA_Colours\
        PORT MAP (
            dmareq => \Camera:Net_164\ ,
            termin => zero ,
            termout => \Camera:Net_326\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =LCD_DMA
        PORT MAP (
            dmareq => Net_369 ,
            termin => zero ,
            termout => Net_371 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\Camera:I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \Camera:I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\Camera:end_line\
        PORT MAP (
            interrupt => \Camera:Net_41\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Camera:end_line_colours\
        PORT MAP (
            interrupt => \Camera:Net_326\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   29 :   19 :   48 : 60.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    3 :   21 :   24 : 12.50 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   52 :  140 :  192 : 27.08 %
  Unique P-terms              :   84 :  300 :  384 : 21.88 %
  Total P-terms               :   95 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :   12 :   12 :   24 : 50.00 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
    Datapath Parallel In      :    6 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
    Datapath Parallel Out     :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.232ms
Tech mapping phase: Elapsed time ==> 0s.502ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : CS(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : CS(1) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : CS(2) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : CS(3) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : D(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : D(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : D(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : D(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : D(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : D(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : D(6) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : D(7) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : HREF(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : LCD_RD(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : LCD_RS(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : LCD_WR(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : RST(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : \Camera:PCLK(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \Camera:SIOC(0)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : \Camera:SIOD(0)\ (fixed)
IO_0@[IOP=(0)][IoId=(0)] : \Camera:VSYNC(0)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \Camera:XCLK(0)\ (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \SW:SW_1(0)\ (fixed)
IO_3@[IOP=(0)][IoId=(3)] : \SW:SW_2(0)\ (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \SW:SW_3(0)\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \SW:Comparator:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \SW:DAC:viDAC8\
Vref[4]@[FFB(Vref,4)] : \SW:vRef_1\
Log: apr.M0058: The analog placement iterative improvement is 51% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : CS(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : CS(1) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : CS(2) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : CS(3) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : D(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : D(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : D(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : D(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : D(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : D(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : D(6) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : D(7) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : HREF(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : LCD_RD(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : LCD_RS(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : LCD_WR(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : RST(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : \Camera:PCLK(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \Camera:SIOC(0)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : \Camera:SIOD(0)\ (fixed)
IO_0@[IOP=(0)][IoId=(0)] : \Camera:VSYNC(0)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \Camera:XCLK(0)\ (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \SW:SW_1(0)\ (fixed)
IO_3@[IOP=(0)][IoId=(3)] : \SW:SW_2(0)\ (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \SW:SW_3(0)\ (fixed)
Comparator[0]@[FFB(Comparator,0)] : \SW:Comparator:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \SW:DAC:viDAC8\
Vref[4]@[FFB(Vref,4)] : \SW:vRef_1\

Analog Placement phase: Elapsed time ==> 13s.901ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \SW:Net_14\ {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_comp_0_vplus
    comp_0_vplus
  }
  Net: \SW:Net_40\ {
    p0_4
  }
  Net: \SW:Net_41\ {
    p0_3
  }
  Net: \SW:Net_42\ {
    p0_2
  }
  Net: \SW:Net_16\ {
    vref_cmp1_0256
    comp_vref_vdda_0256_x_vref_cmp1_0256
    comp_vref_vdda_0256
    comp_0_vminus_x_comp_vref_vdda_0256
    comp_0_vminus
  }
  Net: \SW:DAC:Net_77\ {
  }
  Net: AmuxNet::\SW:AMux\ {
    agl4_x_dsm_0_vplus
    dsm_0_vplus
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_p0_2
    agl7_x_dsm_0_vplus
    agl7
    agl7_x_p0_3
    agl4_x_p0_4
    p0_2
    p0_3
    p0_4
  }
}
Map of item to net {
  vidac_2_vout                                     -> \SW:Net_14\
  agl4_x_vidac_2_vout                              -> \SW:Net_14\
  agl4                                             -> \SW:Net_14\
  agl4_x_comp_0_vplus                              -> \SW:Net_14\
  comp_0_vplus                                     -> \SW:Net_14\
  vref_cmp1_0256                                   -> \SW:Net_16\
  comp_vref_vdda_0256_x_vref_cmp1_0256             -> \SW:Net_16\
  comp_vref_vdda_0256                              -> \SW:Net_16\
  comp_0_vminus_x_comp_vref_vdda_0256              -> \SW:Net_16\
  comp_0_vminus                                    -> \SW:Net_16\
  p0_4                                             -> \SW:Net_40\
  p0_3                                             -> \SW:Net_41\
  p0_2                                             -> \SW:Net_42\
  agl4_x_dsm_0_vplus                               -> AmuxNet::\SW:AMux\
  dsm_0_vplus                                      -> AmuxNet::\SW:AMux\
  agl6_x_dsm_0_vplus                               -> AmuxNet::\SW:AMux\
  agl6                                             -> AmuxNet::\SW:AMux\
  agl6_x_p0_2                                      -> AmuxNet::\SW:AMux\
  agl7_x_dsm_0_vplus                               -> AmuxNet::\SW:AMux\
  agl7                                             -> AmuxNet::\SW:AMux\
  agl7_x_p0_3                                      -> AmuxNet::\SW:AMux\
  agl4_x_p0_4                                      -> AmuxNet::\SW:AMux\
}
Mux Info {
  Mux: \SW:AMux\ {
     Mouth: \SW:Net_14\
     Guts:  AmuxNet::\SW:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \SW:Net_40\
      Outer: agl4_x_p0_4
      Inner: __open__
      Path {
        p0_4
        agl4_x_p0_4
      }
    }
    Arm: 1 {
      Net:   \SW:Net_41\
      Outer: agl7_x_p0_3
      Inner: agl7_x_dsm_0_vplus
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_dsm_0_vplus
        dsm_0_vplus
        agl4_x_dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   \SW:Net_42\
      Outer: agl6_x_p0_2
      Inner: agl6_x_dsm_0_vplus
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
        agl4_x_dsm_0_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.329ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 8.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   19 :   29 :   48 :  39.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.21
                   Pterms :            4.68
               Macrocells :            2.74
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.740ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.008ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1073, final cost is 1073 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       9.08 :       4.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_361_1, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_1
            + Net_339 * Net_337_1
        );
        Output = Net_361_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_361_6, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_6
            + Net_339 * Net_337_6
        );
        Output = Net_361_6 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_507, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_507 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\LCD:FIFO_Status\
    PORT MAP (
        status_1 => \LCD:f0_empty\ ,
        status_0 => Net_369 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Camera:Net_37\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * 
              !\Camera:Net_202\ * Net_198
        );
        Output = \Camera:Net_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Camera:FIFO:parity\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Camera:Net_42\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * 
              \Camera:FIFO:parity\ * !\Camera:Net_202\ * Net_198
        );
        Output = \Camera:FIFO:parity\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Camera:FIFO:p_in_7\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_190_7 * \Camera:FIFO:parity\
            + Net_190_7 * !\Camera:FIFO:parity\
        );
        Output = \Camera:FIFO:p_in_7\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Camera:Threshold:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Camera:Threshold:control_7\ ,
        control_6 => \Camera:Threshold:control_6\ ,
        control_5 => \Camera:Threshold:control_5\ ,
        control_4 => \Camera:Threshold:control_4\ ,
        control_3 => \Camera:Threshold:control_3\ ,
        control_2 => \Camera:Threshold:control_2\ ,
        control_1 => \Camera:Threshold:control_1\ ,
        control_0 => \Camera:Net_202\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_512 ,
        out => Net_512_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\Camera:FIFO:dp\
    PORT MAP (
        clock => \Camera:Net_42\ ,
        f0_load => \Camera:Net_37\ ,
        f0_bus_stat_comb => \Camera:Net_115\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Camera:Net_154_3\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Camera:M:cl0\ * !\Camera:M:cl1\
        );
        Output = \Camera:Net_154_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Camera:Net_154_1\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Camera:G:cl0\ * \Camera:G:cl1\
        );
        Output = \Camera:Net_154_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Camera:B:f0_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Camera:phase_1\ * !\Camera:phase_0\
        );
        Output = \Camera:B:f0_load\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Camera:G:dp\
    PORT MAP (
        clock => \Camera:Net_42\ ,
        cs_addr_1 => \Camera:phase_1\ ,
        cs_addr_0 => \Camera:phase_0\ ,
        f0_load => \Camera:B:f0_load\ ,
        cl0_comb => \Camera:G:cl0\ ,
        cl1_comb => \Camera:G:cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100"
        d0_init = "01000000"
        d1_init = "01000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\OE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \OE:control_7\ ,
        control_6 => \OE:control_6\ ,
        control_5 => \OE:control_5\ ,
        control_4 => \OE:control_4\ ,
        control_3 => \OE:control_3\ ,
        control_2 => \OE:control_2\ ,
        control_1 => Net_339 ,
        control_0 => tmpOE__D_net_7 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
datapathcell: Name =\Camera:M:dp\
    PORT MAP (
        clock => \Camera:Net_42\ ,
        cs_addr_1 => \Camera:phase_1\ ,
        cs_addr_0 => \Camera:phase_0\ ,
        f0_load => \Camera:B:f0_load\ ,
        cl0_comb => \Camera:M:cl0\ ,
        cl1_comb => \Camera:M:cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100"
        d0_init = "11000000"
        d1_init = "11000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_303, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_428) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_303 * !\LCD:f0_empty\
        );
        Output = Net_303 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_400, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_482) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_400 * \SW:Net_34\ * !\SW:mux_2\ * !\SW:mux_1\
            + Net_400 * !\SW:Net_34\ * !\SW:mux_2\ * !\SW:mux_1\
        );
        Output = Net_400 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SW:mux_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_482) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SW:mux_2\ * !\SW:mux_1\
        );
        Output = \SW:mux_1\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_430, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_482) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_430 * !\SW:mux_1\
            + \SW:Net_34\ * \SW:mux_1\
        );
        Output = Net_430 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SW:cy_dffe_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_482) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SW:Net_34\ * \SW:mux_2\
            + !\SW:mux_2\ * \SW:cy_dffe_1\
        );
        Output = \SW:cy_dffe_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD:dp\
    PORT MAP (
        clock => Net_428 ,
        cs_addr_2 => \LCD:f1_empty\ ,
        cs_addr_1 => \LCD:f0_empty\ ,
        cs_addr_0 => Net_303 ,
        ce1_comb => Net_148 ,
        f0_bus_stat_comb => Net_369 ,
        f0_blk_stat_comb => \LCD:f0_empty\ ,
        f1_blk_stat_comb => \LCD:f1_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001111000000000000001000000000000000100000000000000010000000000000111000000000000000100000000000000010000011111111000000001111111111111111000000000000000000000000000000000000000000000001"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\Buttons:sts:sts_reg\
    PORT MAP (
        status_1 => Net_430 ,
        status_0 => Net_400 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SW:mux_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_482) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SW:mux_1\
        );
        Output = \SW:mux_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SW:mux_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SW:mux_2\ * !\SW:mux_1\
        );
        Output = \SW:mux_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_512_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_512_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_512_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_512_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_512_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Camera:FIFO_Colours:parity\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Camera:Net_42\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * 
              \Camera:phase_1\ * \Camera:phase_0\ * 
              \Camera:FIFO_Colours:parity\ * \Camera:Net_202\ * Net_198
        );
        Output = \Camera:FIFO_Colours:parity\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Camera:phase_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Camera:Net_42\)
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * 
              !\Camera:RowSync_1:href_\ * Net_198
            + !\Camera:phase_1\ * !\Camera:phase_0\
            + \Camera:phase_1\ * \Camera:phase_0\
        );
        Output = \Camera:phase_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Camera:sample\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * 
              \Camera:phase_1\ * \Camera:phase_0\ * \Camera:Net_202\ * 
              Net_198
        );
        Output = \Camera:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Camera:phase_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Camera:Net_42\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * 
              \Camera:phase_0\ * !\Camera:RowSync_1:href_\ * Net_198
        );
        Output = \Camera:phase_0\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_361_2, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_2
            + Net_339 * Net_337_2
        );
        Output = Net_361_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_361_7, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_7
            + Net_339 * Net_337_7
        );
        Output = Net_361_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Camera:RowSync_1:href_\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Camera:Net_42\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_323_3 * !Net_323_2 * !Net_323_1 * !Net_323_0 * Net_198
        );
        Output = \Camera:RowSync_1:href_\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Camera:Net_154_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Camera:R:cl0\ * !\Camera:R:cl1\
        );
        Output = \Camera:Net_154_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_512_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_512_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_512_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Camera:R:dp\
    PORT MAP (
        clock => \Camera:Net_42\ ,
        cs_addr_1 => \Camera:phase_1\ ,
        cs_addr_0 => \Camera:phase_0\ ,
        f0_load => \Camera:B:f0_load\ ,
        cl0_comb => \Camera:R:cl0\ ,
        cl1_comb => \Camera:R:cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100"
        d0_init = "01000000"
        d1_init = "11000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_512_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Camera:FIFO_Colours:dp\
    PORT MAP (
        clock => \Camera:Net_42\ ,
        f0_load => \Camera:sample\ ,
        f0_bus_stat_comb => \Camera:Net_164\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_361_5, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_5
            + Net_339 * Net_337_5
        );
        Output = Net_361_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_361_0, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_0
            + Net_339 * Net_337_0
        );
        Output = Net_361_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_361_3, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_3
            + Net_339 * Net_337_3
        );
        Output = Net_361_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_361_4, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_339 * Net_154_4
            + Net_339 * Net_337_4
        );
        Output = Net_361_4 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Camera:Net_154_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Camera:B:cl0\ * \Camera:B:cl1\
        );
        Output = \Camera:Net_154_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Camera:B:dp\
    PORT MAP (
        clock => \Camera:Net_42\ ,
        cs_addr_1 => \Camera:phase_1\ ,
        cs_addr_0 => \Camera:phase_0\ ,
        f0_load => \Camera:B:f0_load\ ,
        cl0_comb => \Camera:B:cl0\ ,
        cl1_comb => \Camera:B:cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100"
        d0_init = "11000000"
        d1_init = "01000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Data_Out:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_337_7 ,
        control_6 => Net_337_6 ,
        control_5 => Net_337_5 ,
        control_4 => Net_337_4 ,
        control_3 => Net_337_3 ,
        control_2 => Net_337_2 ,
        control_1 => Net_337_1 ,
        control_0 => Net_337_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\Camera:end_line\
        PORT MAP (
            interrupt => \Camera:Net_41\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\Camera:end_line_colours\
        PORT MAP (
            interrupt => \Camera:Net_326\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\Camera:I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \Camera:I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\Camera:DMA\
        PORT MAP (
            dmareq => \Camera:Net_115\ ,
            termin => zero ,
            termout => \Camera:Net_41\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\Camera:DMA_Colours\
        PORT MAP (
            dmareq => \Camera:Net_164\ ,
            termin => zero ,
            termout => \Camera:Net_326\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =LCD_DMA
        PORT MAP (
            dmareq => Net_369 ,
            termin => zero ,
            termout => Net_371 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Camera:VSYNC(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:VSYNC(0)\__PA ,
        pad => \Camera:VSYNC(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SW:SW_3(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SW:SW_3(0)\__PA ,
        analog_term => \SW:Net_42\ ,
        pad => \SW:SW_3(0)_PAD\ ,
        input => \SW:mux_2\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SW:SW_2(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SW:SW_2(0)\__PA ,
        analog_term => \SW:Net_41\ ,
        pad => \SW:SW_2(0)_PAD\ ,
        input => \SW:mux_1\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \SW:SW_1(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SW:SW_1(0)\__PA ,
        analog_term => \SW:Net_40\ ,
        pad => \SW:SW_1(0)_PAD\ ,
        input => \SW:mux_0\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Camera:XCLK(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:XCLK(0)\__PA ,
        input => Net_188_local ,
        pad => \Camera:XCLK(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \Camera:SIOC(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:SIOC(0)\__PA ,
        fb => \Camera:I2C:Net_1109_0\ ,
        input => \Camera:I2C:Net_643_0\ ,
        pad => \Camera:SIOC(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \Camera:SIOD(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:SIOD(0)\__PA ,
        fb => \Camera:I2C:Net_1109_1\ ,
        input => \Camera:I2C:sda_x_wire\ ,
        pad => \Camera:SIOD(0)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(0)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_0 ,
        fb => Net_190_0 ,
        pad => D(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = D(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(1)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_1 ,
        fb => Net_190_1 ,
        pad => D(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = D(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(2)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_2 ,
        fb => Net_190_2 ,
        pad => D(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = D(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(3)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_3 ,
        fb => Net_190_3 ,
        pad => D(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = D(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(4)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_4 ,
        fb => Net_190_4 ,
        pad => D(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = D(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(5)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_5 ,
        fb => Net_190_5 ,
        pad => D(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = D(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(6)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_6 ,
        fb => Net_190_6 ,
        pad => D(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = D(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D(7)__PA ,
        oe => tmpOE__D_net_7 ,
        input => Net_361_7 ,
        fb => Net_190_7 ,
        pad => D(7)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RST(0)__PA ,
        pad => RST(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LCD_WR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_WR(0)__PA ,
        input => Net_303 ,
        pad => LCD_WR(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LCD_RD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_RD(0)__PA ,
        pad => LCD_RD(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LCD_RS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_RS(0)__PA ,
        input => Net_148 ,
        pad => LCD_RS(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_507 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_512 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS(0)__PA ,
        fb => Net_323_0 ,
        pad => CS(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CS(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS(1)__PA ,
        fb => Net_323_1 ,
        pad => CS(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CS(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS(2)__PA ,
        fb => Net_323_2 ,
        pad => CS(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CS(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CS(3)__PA ,
        fb => Net_323_3 ,
        pad => CS(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Camera:PCLK(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Camera:PCLK(0)\__PA ,
        fb => \Camera:Net_42\ ,
        pad => \Camera:PCLK(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HREF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HREF(0)__PA ,
        fb => Net_198 ,
        pad => HREF(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_188 ,
            dclk_0 => Net_188_local ,
            dclk_glb_1 => Net_428 ,
            dclk_1 => Net_428_local ,
            dclk_glb_2 => Net_482 ,
            dclk_2 => Net_482_local ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\SW:Comparator:ctComp\
        PORT MAP (
            vplus => \SW:Net_14\ ,
            vminus => \SW:Net_16\ ,
            clk_udb => Net_482_local ,
            out => \SW:Net_34\ );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\Camera:I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \Camera:I2C:Net_1109_0\ ,
            sda_in => \Camera:I2C:Net_1109_1\ ,
            scl_out => \Camera:I2C:Net_643_0\ ,
            sda_out => \Camera:I2C:sda_x_wire\ ,
            interrupt => \Camera:I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\SW:DAC:viDAC8\
        PORT MAP (
            vout => \SW:Net_14\ ,
            iout => \SW:DAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,4): 
    vrefcell: Name =\SW:vRef_1\
        PORT MAP (
            vout => \SW:Net_16\ );
        Properties:
        {
            autoenable = 1
            guid = "4CD2DB22-E42B-4f83-A6F4-FD66E0253DE0"
            ignoresleep = 0
            name = "0.256V"
        }
LPF group 0: empty
SAR ADC group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\SW:AMux\
        PORT MAP (
            muxin_2 => \SW:Net_42\ ,
            muxin_1 => \SW:Net_41\ ,
            muxin_0 => \SW:Net_40\ ,
            vout => \SW:Net_14\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "000"
            muxin_width = 3
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL | \Camera:VSYNC(0)\ | 
     |   2 |     * |      NONE |      HI_Z_ANALOG |      \SW:SW_3(0)\ | In(\SW:mux_2\), Analog(\SW:Net_42\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |      \SW:SW_2(0)\ | In(\SW:mux_1\), Analog(\SW:Net_41\)
     |   4 |     * |      NONE |      HI_Z_ANALOG |      \SW:SW_1(0)\ | In(\SW:mux_0\), Analog(\SW:Net_40\)
     |   5 |     * |      NONE |         CMOS_OUT |  \Camera:XCLK(0)\ | In(Net_188_local)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |  \Camera:SIOC(0)\ | FB(\Camera:I2C:Net_1109_0\), In(\Camera:I2C:Net_643_0\)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |  \Camera:SIOD(0)\ | FB(\Camera:I2C:Net_1109_1\), In(\Camera:I2C:sda_x_wire\)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |              D(0) | FB(Net_190_0), In(Net_361_0), OE(tmpOE__D_net_7)
     |   1 |     * |      NONE |         CMOS_OUT |              D(1) | FB(Net_190_1), In(Net_361_1), OE(tmpOE__D_net_7)
     |   2 |     * |      NONE |         CMOS_OUT |              D(2) | FB(Net_190_2), In(Net_361_2), OE(tmpOE__D_net_7)
     |   3 |     * |      NONE |         CMOS_OUT |              D(3) | FB(Net_190_3), In(Net_361_3), OE(tmpOE__D_net_7)
     |   4 |     * |      NONE |         CMOS_OUT |              D(4) | FB(Net_190_4), In(Net_361_4), OE(tmpOE__D_net_7)
     |   5 |     * |      NONE |         CMOS_OUT |              D(5) | FB(Net_190_5), In(Net_361_5), OE(tmpOE__D_net_7)
     |   6 |     * |      NONE |         CMOS_OUT |              D(6) | FB(Net_190_6), In(Net_361_6), OE(tmpOE__D_net_7)
     |   7 |     * |      NONE |         CMOS_OUT |              D(7) | FB(Net_190_7), In(Net_361_7), OE(tmpOE__D_net_7)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------
   3 |   2 |     * |      NONE |         CMOS_OUT |            RST(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |         LCD_WR(0) | In(Net_303)
     |   6 |     * |      NONE |         CMOS_OUT |         LCD_RD(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |         LCD_RS(0) | In(Net_148)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------
  12 |   3 |       |      NONE |         CMOS_OUT |           Tx_1(0) | In(Net_507)
     |   6 |       |      NONE |     HI_Z_DIGITAL |           Rx_1(0) | FB(Net_512)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |             CS(0) | FB(Net_323_0)
     |   1 |     * |      NONE |         CMOS_OUT |             CS(1) | FB(Net_323_1)
     |   2 |     * |      NONE |         CMOS_OUT |             CS(2) | FB(Net_323_2)
     |   3 |     * |      NONE |         CMOS_OUT |             CS(3) | FB(Net_323_3)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |  \Camera:PCLK(0)\ | FB(\Camera:Net_42\)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           HREF(0) | FB(Net_198)
--------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.052ms
Digital Placement phase: Elapsed time ==> 10s.551ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 16s.201ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.666ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.130ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Display_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "\Camera:PCLK(0)_PAD\". See the timing report for details. (File=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display_timing.html)
Warning: sta.M0021: Display_timing.html: Warning-1350: Asynchronous path(s) exist from "LCD_CLK" to "\Camera:PCLK(0)_PAD\". See the timing report for details. (File=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display_timing.html)
Warning: sta.M0019: Display_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\Tim\Documents\GitHub\pucktacular\Display.cydsn\Display_timing.html)
Timing report is in Display_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.269ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.844ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 46s.552ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 46s.732ms
API generation phase: Elapsed time ==> 5s.253ms
Dependency generation phase: Elapsed time ==> 0s.082ms
Cleanup phase: Elapsed time ==> 0s.005ms
