<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="drcss.xsl"?>
<drcreport>
  <header>CoreDMA_IO_CTRL</header>
  <drc>
    <status>/captures/daily_builds/soc/lin/soc_lin_May12_1446/data/drcreport/warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message> bus interface ID width mismatch</message>
    <detail> There is an ID width mismatch between CoreAXI4_Lite_0:AXI4mslave0:SLAVE0_AWID[0-3] and CoreDMA_Controller_0:AXI4SlaveCtrl_IF:[0--1] which may result in a loss of data.</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/CoreDMA_IO_CTRL/pins/CoreAXI4_Lite_0:AXI4mslave0</crossprobe>
  </drc>
  <drc>
    <status>/captures/daily_builds/soc/lin/soc_lin_May12_1446/data/drcreport/warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message> bus interface data width mismatch</message>
    <detail> There is a data width mismatch between CoreAXI4_Lite_0:AXI4mmaster0:MASTER0_RDATA[0-31] and axi4dma_init_0:AXI4_M:rdata_i[0-7] which may result in a loss of data.</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/CoreDMA_IO_CTRL/pins/CoreAXI4_Lite_0:AXI4mmaster0</crossprobe>
  </drc>
</drcreport>
