
---------- Begin Simulation Statistics ----------
final_tick                                  156283000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196960                       # Simulator instruction rate (inst/s)
host_mem_usage                                 850916                       # Number of bytes of host memory used
host_op_rate                                   200841                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.08                       # Real time elapsed on the host
host_tick_rate                               30780404                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1019736                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000156                       # Number of seconds simulated
sim_ticks                                   156283000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.556468                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  118292                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               118819                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               917                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            143507                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             223                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              207                       # Number of indirect misses.
system.cpu.branchPred.lookups                  158035                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        35991                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       103468                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        35878                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong       103581                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           86                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            8                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         9243                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2          381                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4           52                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6           10                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7          212                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          113                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9           10                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          450                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         8355                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          456                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          907                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14           78                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16        16839                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17         1291                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         1144                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          605                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20        26857                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          251                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24         1598                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26        23350                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28          909                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          356                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit            9                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong           51                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        45800                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          413                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2           76                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4           17                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6          373                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         8305                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8           74                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          110                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          225                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          446                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12           29                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         8684                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          127                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          968                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17        16840                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18           16                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19         1250                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          688                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         1102                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24        27054                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          873                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28         1098                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30        24756                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        92619                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit            8                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong           85                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                     629                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    369735                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   385833                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               671                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     152825                       # Number of branches committed
system.cpu.commit.bw_lim_events                 48481                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14700                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000086                       # Number of instructions committed
system.cpu.commit.committedOps                1019822                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       267479                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.812718                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.461220                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        92809     34.70%     34.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        26484      9.90%     44.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9629      3.60%     48.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5117      1.91%     50.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2873      1.07%     51.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4221      1.58%     52.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         6771      2.53%     55.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        71094     26.58%     81.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        48481     18.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       267479                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  374                       # Number of function calls committed.
system.cpu.commit.int_insts                    810700                       # Number of committed integer instructions.
system.cpu.commit.loads                        256050                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           571430     56.03%     56.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6238      0.61%     56.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4094      0.40%     57.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          15846      1.55%     58.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           6163      0.60%     59.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         21987      2.16%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        21987      2.16%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             22      0.00%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2070      0.20%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2082      0.20%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          256050     25.11%     89.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111727     10.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1019822                       # Class of committed instruction
system.cpu.commit.refs                         367777                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    110708                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1019736                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.312568                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.312568                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 69648                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   251                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               118068                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1040742                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    47684                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    140140                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    713                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   839                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 11559                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      158035                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     42789                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        215002                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   516                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1025109                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1918                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.505602                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              53749                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             118937                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        3.279635                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             269744                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.883860                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.387563                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   102170     37.88%     37.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     9565      3.55%     41.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6294      2.33%     43.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5938      2.20%     45.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5209      1.93%     47.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     6036      2.24%     50.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    12883      4.78%     54.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    93825     34.78%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    27824     10.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               269744                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           42824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  789                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   154172                       # Number of branches executed
system.cpu.iew.exec_nop                           130                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.294656                       # Inst execution rate
system.cpu.iew.exec_refs                       371135                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     112764                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2318                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                258513                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 70                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               179                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               113591                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1034781                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                258371                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1104                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1029804                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     51                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2877                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    713                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2932                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           569                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              140                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2438                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1864                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             21                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          557                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            232                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1277106                       # num instructions consuming a value
system.cpu.iew.wb_count                       1027868                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577195                       # average fanout of values written-back
system.cpu.iew.wb_producers                    737139                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.288462                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1028662                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1294575                       # number of integer regfile reads
system.cpu.int_regfile_writes                  665220                       # number of integer regfile writes
system.cpu.ipc                               3.199304                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         3.199304                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                578607     56.13%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6240      0.61%     56.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     9      0.00%     56.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4094      0.40%     57.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               15852      1.54%     58.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6163      0.60%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              21995      2.13%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           21995      2.13%     63.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  22      0.00%     63.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2072      0.20%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   41      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   44      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2087      0.20%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               258670     25.09%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              112972     10.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1030912                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        5321                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005161                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     519      9.75%      9.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.02%      9.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      9.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      9.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 2475     46.51%     56.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               195      3.66%     59.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     59.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    5      0.09%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.02%     60.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.04%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1818     34.17%     94.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   305      5.73%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 922482                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2112204                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       917053                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            937630                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1034581                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1030912                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  70                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               124                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             14                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        11951                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        269744                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.821816                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.843448                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               61206     22.69%     22.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               17814      6.60%     29.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               21088      7.82%     37.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               22536      8.35%     45.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               26893      9.97%     55.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               24003      8.90%     64.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               18524      6.87%     71.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               56857     21.08%     92.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               20823      7.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          269744                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.298201                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 113740                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             224805                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       110815                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            111851                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2064                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2465                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               258513                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              113591                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  948337                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  70292                       # number of misc regfile writes
system.cpu.numCycles                           312568                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    5775                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1206644                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   4616                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    53304                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   6698                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    40                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2146469                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1038011                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1225360                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    146000                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  40512                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    713                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 55711                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    18540                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1304214                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8241                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                282                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     60610                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             71                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           171953                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1253156                       # The number of ROB reads
system.cpu.rob.rob_writes                     2071426                       # The number of ROB writes
system.cpu.timesIdled                             418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   171247                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   94563                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1859                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        12316                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                615                       # Transaction distribution
system.membus.trans_dist::ReadExReq               698                       # Transaction distribution
system.membus.trans_dist::ReadExResp              698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           615                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           546                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        84032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   84032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1859                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1859    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1859                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2153000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6928250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    156283000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2880                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5434                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          135                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             137                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3160                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3160                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           525                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2357                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          568                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          568                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        17739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 18924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        42240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       700736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 742976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6610                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000151                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012300                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6609     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6610                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           11727000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8556500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            787500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    156283000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4717                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4729                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                4717                       # number of overall hits
system.l2.overall_hits::total                    4729                       # number of overall hits
system.l2.demand_misses::.cpu.inst                513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                800                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1313                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               513                       # number of overall misses
system.l2.overall_misses::.cpu.data               800                       # number of overall misses
system.l2.overall_misses::total                  1313                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40757500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     61617000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        102374500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40757500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     61617000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       102374500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              525                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5517                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6042                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             525                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5517                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6042                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.977143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.145006                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.217312                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.977143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.145006                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.217312                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79449.317739                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77021.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77969.916222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79449.317739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77021.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77969.916222                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1313                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1313                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35627500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     53617000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     89244500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35627500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     53617000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     89244500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.977143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.145006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.217312                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.977143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.145006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.217312                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69449.317739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67021.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67969.916222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69449.317739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67021.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67969.916222                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5434                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5434                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5434                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5434                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          135                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              135                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          135                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          135                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2462                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2462                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     52965500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      52965500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.220886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.220886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75881.805158                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75881.805158                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     45985500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45985500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.220886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.220886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65881.805158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65881.805158                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40757500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40757500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.977143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79449.317739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79449.317739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35627500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35627500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.977143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69449.317739                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69449.317739                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2255                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2255                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8651500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8651500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.043275                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043275                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84818.627451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84818.627451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7631500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7631500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.043275                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043275                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74818.627451                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74818.627451                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                22                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          546                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             546                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          568                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           568                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.961268                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.961268                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     10445000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10445000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.961268                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.961268                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19130.036630                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19130.036630                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    156283000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1068.548216                       # Cycle average of tags in use
system.l2.tags.total_refs                       11769                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1879                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.263438                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     265.121704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       444.344216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       359.082296                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.032610                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1857                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          881                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.056671                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    100399                       # Number of tag accesses
system.l2.tags.data_accesses                   100399                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    156283000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              84032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1313                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         210080431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         327610809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             537691240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    210080431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        210080431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        210080431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        327610809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            537691240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000574000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2616                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1313                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1313                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10714750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                35333500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8160.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26910.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1092                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1313                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    380.235294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   226.255947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.440593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           64     28.96%     28.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     21.27%     50.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38     17.19%     67.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      2.71%     70.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      2.71%     72.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.62%     76.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.71%     79.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.26%     81.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           41     18.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          221                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  84032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   84032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       537.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    537.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     153415000                       # Total gap between requests
system.mem_ctrls.avgGap                     116843.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 210080431.012970060110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 327610808.597224235535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14512750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20820750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28289.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26025.94                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               341550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5776260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         37806390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         28176000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           85035600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.112923                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     72846750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     78236250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               935340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               497145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3598560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         30736680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         34129440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           82189965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        525.904705                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     88357250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     62725750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    156283000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        42116                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            42116                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        42116                       # number of overall hits
system.cpu.icache.overall_hits::total           42116                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          672                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            672                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          672                       # number of overall misses
system.cpu.icache.overall_misses::total           672                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51529999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51529999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51529999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51529999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        42788                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        42788                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        42788                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        42788                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015705                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015705                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015705                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015705                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76681.546131                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76681.546131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76681.546131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76681.546131                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          750                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    93.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          135                       # number of writebacks
system.cpu.icache.writebacks::total               135                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          147                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          147                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          525                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          525                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          525                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          525                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41683999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41683999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41683999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41683999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012270                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012270                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012270                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012270                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79398.093333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79398.093333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79398.093333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79398.093333                       # average overall mshr miss latency
system.cpu.icache.replacements                    135                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        42116                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           42116                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          672                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           672                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51529999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51529999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        42788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        42788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76681.546131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76681.546131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41683999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41683999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79398.093333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79398.093333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    156283000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           344.224798                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               42641                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               525                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.220952                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   344.224798                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.672314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.672314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             86101                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            86101                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    156283000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    156283000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    156283000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    156283000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    156283000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       318979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           318979                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       319002                       # number of overall hits
system.cpu.dcache.overall_hits::total          319002                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        50296                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          50296                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        50298                       # number of overall misses
system.cpu.dcache.overall_misses::total         50298                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    928146470                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    928146470                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    928146470                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    928146470                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       369275                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       369275                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       369300                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       369300                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.136202                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.136202                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.136198                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.136198                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18453.683593                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18453.683593                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18452.949819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18452.949819                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12602                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               683                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.450952                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5434                       # number of writebacks
system.cpu.dcache.writebacks::total              5434                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44213                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44213                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6085                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6085                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    137102554                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    137102554                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    137265054                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    137265054                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016473                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016473                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016477                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016477                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22538.641131                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22538.641131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22557.938209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22557.938209                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5571                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       250218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          250218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     89676500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     89676500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       257593                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       257593                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12159.525424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12159.525424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     35938500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     35938500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15260.509554                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15260.509554                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        68760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          68760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        42358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        42358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    820589909                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    820589909                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.381198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.381198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19372.725554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19372.725554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        39193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        39193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3165                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3165                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     83846993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     83846993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26491.940916                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26491.940916                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.080000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.080000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          563                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          563                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     17880061                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     17880061                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.998227                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.998227                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31758.545293                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31758.545293                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          563                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          563                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     17317061                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     17317061                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.998227                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.998227                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30758.545293                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30758.545293                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        21500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        21500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036364                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036364                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        10750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        10750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    156283000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           436.655859                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              325186                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6083                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.458162                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   436.655859                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.852843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.852843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            744889                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           744889                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    156283000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    156283000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
