// Code your design here
module not_gate (
    input A,
    output Y
);
    assign Y = ~A;
endmodule

TEST BENCH

// Code your testbench here
// or browse Examples
module tb_not_gate;
    reg A;
    wire Y;

    not_gate uut (
        .A(A),
        .Y(Y)
    );
  
  initial
    begin
      $dumpvars(1);
      $dumpfile("dump.vcd");
    end

    initial begin
        $monitor("A = %b, Y = %b", A, Y);

        // Test cases
        A = 0; #10;
        A = 1; #10;

        $finish;
    end
endmodule
