<dec f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h' l='59' type='void llvm::InstrEmitter::AddRegisterOperand(llvm::MachineInstrBuilder &amp; MIB, llvm::SDValue Op, unsigned int IIOpNum, const llvm::MCInstrDesc * II, DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp; VRBaseMap, bool IsDebug, bool IsClone, bool IsCloned)'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='290' ll='357' type='void llvm::InstrEmitter::AddRegisterOperand(llvm::MachineInstrBuilder &amp; MIB, llvm::SDValue Op, unsigned int IIOpNum, const llvm::MCInstrDesc * II, DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp; VRBaseMap, bool IsDebug, bool IsClone, bool IsCloned)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='369' u='c' c='_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='445' u='c' c='_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='287'>/// AddRegisterOperand - Add the specified register as an operand to the
/// specified machine instr. Insert register copies if the register is
/// not in the required register class.</doc>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h' l='56'>/// AddRegisterOperand - Add the specified register as an operand to the
  /// specified machine instr. Insert register copies if the register is
  /// not in the required register class.</doc>
