--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! datapath/the_ALU/O_shift0002<31>  SLICE_X32Y27.D    SLICE_X32Y27.D3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------
Slack: 8.451ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.549ns (645.578MHz) (Tpllper_CLKIN)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 93198018 paths analyzed, 3425 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.413ns.
--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uatransmit/TXShift_5 (SLICE_X52Y14.B1), 765724 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.898ns (Levels of Logic = 11)
  Clock Path Skew:      -0.372ns (1.334 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y8.B2       net (fanout=227)      3.124   CPU/Instruction<21>
    SLICE_X44Y8.B        Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_3
                                                       CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.C5       net (fanout=1)        0.390   CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.CMUX     Tilo                  0.392   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_3
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X42Y26.A2      net (fanout=7)        1.159   CPU/the_datapath/the_ALU/Sh218
    SLICE_X42Y26.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<19>265
                                                       CPU/the_datapath/the_ALU/Sh2421
    SLICE_X42Y25.B2      net (fanout=2)        0.782   CPU/the_datapath/the_ALU/Sh242
    SLICE_X42Y25.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh51
                                                       CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D2      net (fanout=1)        1.000   CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<18>
                                                       CPU/the_datapath/the_ALU/O<18>298
    SLICE_X34Y24.D1      net (fanout=1)        0.905   CPU/Address<18>
    SLICE_X34Y24.D       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART298_SW0
    SLICE_X34Y24.C6      net (fanout=1)        0.153   N141
    SLICE_X34Y24.C       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART2141
    SLICE_X52Y14.B1      net (fanout=13)       2.745   CPU/the_controller/WEUART2141
    SLICE_X52Y14.CLK     Tas                   0.003   CPU/the_uart/uatransmit/TXShift<7>
                                                       CPU/the_uart/uatransmit/TXShift_5_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_5
    -------------------------------------------------  ---------------------------
    Total                                     18.898ns (3.421ns logic, 15.477ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.857ns (Levels of Logic = 10)
  Clock Path Skew:      -0.360ns (1.334 - 1.694)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL0  Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X28Y25.A4      net (fanout=3)        0.902   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X28Y25.A       Tilo                  0.094   N158
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X46Y8.D1       net (fanout=65)       3.610   CPU/Instruction<24>
    SLICE_X46Y8.CMUX     Topdc                 0.389   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_4
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X42Y26.A2      net (fanout=7)        1.159   CPU/the_datapath/the_ALU/Sh218
    SLICE_X42Y26.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<19>265
                                                       CPU/the_datapath/the_ALU/Sh2421
    SLICE_X42Y25.B2      net (fanout=2)        0.782   CPU/the_datapath/the_ALU/Sh242
    SLICE_X42Y25.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh51
                                                       CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D2      net (fanout=1)        1.000   CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<18>
                                                       CPU/the_datapath/the_ALU/O<18>298
    SLICE_X34Y24.D1      net (fanout=1)        0.905   CPU/Address<18>
    SLICE_X34Y24.D       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART298_SW0
    SLICE_X34Y24.C6      net (fanout=1)        0.153   N141
    SLICE_X34Y24.C       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART2141
    SLICE_X52Y14.B1      net (fanout=13)       2.745   CPU/the_controller/WEUART2141
    SLICE_X52Y14.CLK     Tas                   0.003   CPU/the_uart/uatransmit/TXShift<7>
                                                       CPU/the_uart/uatransmit/TXShift_5_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_5
    -------------------------------------------------  ---------------------------
    Total                                     18.857ns (3.334ns logic, 15.523ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.847ns (Levels of Logic = 10)
  Clock Path Skew:      -0.349ns (1.334 - 1.683)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL0  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X28Y25.A4      net (fanout=3)        0.902   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X28Y25.A       Tilo                  0.094   N158
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X46Y8.D1       net (fanout=65)       3.610   CPU/Instruction<24>
    SLICE_X46Y8.CMUX     Topdc                 0.389   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_4
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X42Y26.A2      net (fanout=7)        1.159   CPU/the_datapath/the_ALU/Sh218
    SLICE_X42Y26.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<19>265
                                                       CPU/the_datapath/the_ALU/Sh2421
    SLICE_X42Y25.B2      net (fanout=2)        0.782   CPU/the_datapath/the_ALU/Sh242
    SLICE_X42Y25.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh51
                                                       CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D2      net (fanout=1)        1.000   CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<18>
                                                       CPU/the_datapath/the_ALU/O<18>298
    SLICE_X34Y24.D1      net (fanout=1)        0.905   CPU/Address<18>
    SLICE_X34Y24.D       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART298_SW0
    SLICE_X34Y24.C6      net (fanout=1)        0.153   N141
    SLICE_X34Y24.C       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART2141
    SLICE_X52Y14.B1      net (fanout=13)       2.745   CPU/the_controller/WEUART2141
    SLICE_X52Y14.CLK     Tas                   0.003   CPU/the_uart/uatransmit/TXShift<7>
                                                       CPU/the_uart/uatransmit/TXShift_5_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_5
    -------------------------------------------------  ---------------------------
    Total                                     18.847ns (3.324ns logic, 15.523ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uatransmit/HandShook (SLICE_X54Y20.A2), 1292491 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/HandShook (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.790ns (Levels of Logic = 17)
  Clock Path Skew:      -0.392ns (1.314 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/HandShook
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y12.D2      net (fanout=227)      3.317   CPU/Instruction<21>
    SLICE_X44Y12.D       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_91
                                                       CPU/the_datapath/the_regfile/mux_91
    SLICE_X44Y14.D2      net (fanout=1)        0.803   CPU/the_datapath/the_regfile/mux_91
    SLICE_X44Y14.CMUX    Topdc                 0.374   CPU/the_datapath/the_regfile/mux_92
                                                       CPU/the_datapath/the_regfile/mux_4
                                                       CPU/the_datapath/the_regfile/mux_2_f7
    SLICE_X35Y18.A1      net (fanout=3)        1.280   CPU/the_datapath/rd1<0>
    SLICE_X35Y18.A       Tilo                  0.094   N200
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>1
    SLICE_X35Y19.C5      net (fanout=81)       0.583   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X35Y19.C       Tilo                  0.094   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X31Y19.A2      net (fanout=1)        1.002   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X31Y19.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X31Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X31Y20.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X31Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X31Y21.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X31Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X31Y22.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X31Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X31Y23.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X31Y24.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
    SLICE_X31Y25.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
    SLICE_X31Y25.BMUX    Tcinb                 0.335   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<27>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<27>
    SLICE_X31Y29.D2      net (fanout=1)        0.899   CPU/the_datapath/the_ALU/O_addsub0000<25>
    SLICE_X31Y29.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O<25>161
                                                       CPU/the_datapath/the_ALU/O<25>161
    SLICE_X35Y30.B1      net (fanout=1)        1.043   CPU/the_datapath/the_ALU/O<25>161
    SLICE_X35Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_datapath/the_ALU/O<25>283
    SLICE_X35Y30.C1      net (fanout=1)        0.845   CPU/Address<25>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X54Y20.A2      net (fanout=13)       2.185   CPU/the_controller/WEUART282
    SLICE_X54Y20.CLK     Tas                   0.026   CPU/the_uart/uatransmit/HandShook
                                                       CPU/the_uart/uatransmit/HandShook_rstpot
                                                       CPU/the_uart/uatransmit/HandShook
    -------------------------------------------------  ---------------------------
    Total                                     18.790ns (4.696ns logic, 14.094ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/HandShook (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.764ns (Levels of Logic = 11)
  Clock Path Skew:      -0.392ns (1.314 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/HandShook
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y8.B2       net (fanout=227)      3.124   CPU/Instruction<21>
    SLICE_X44Y8.B        Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_3
                                                       CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.C5       net (fanout=1)        0.390   CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.CMUX     Tilo                  0.392   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_3
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X43Y28.D6      net (fanout=7)        0.505   CPU/the_datapath/the_ALU/Sh218
    SLICE_X43Y28.D       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh54
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X36Y29.A1      net (fanout=2)        1.074   CPU/the_datapath/the_ALU/Sh54
    SLICE_X36Y29.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>206
                                                       CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B3      net (fanout=1)        0.887   CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<21>
                                                       CPU/the_datapath/the_ALU/O<22>309
    SLICE_X35Y30.C2      net (fanout=1)        0.751   CPU/Address<22>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X54Y20.A2      net (fanout=13)       2.185   CPU/the_controller/WEUART282
    SLICE_X54Y20.CLK     Tas                   0.026   CPU/the_uart/uatransmit/HandShook
                                                       CPU/the_uart/uatransmit/HandShook_rstpot
                                                       CPU/the_uart/uatransmit/HandShook
    -------------------------------------------------  ---------------------------
    Total                                     18.764ns (3.444ns logic, 15.320ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/HandShook (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.723ns (Levels of Logic = 10)
  Clock Path Skew:      -0.380ns (1.314 - 1.694)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/HandShook
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL0  Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X28Y25.A4      net (fanout=3)        0.902   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X28Y25.A       Tilo                  0.094   N158
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X46Y8.D1       net (fanout=65)       3.610   CPU/Instruction<24>
    SLICE_X46Y8.CMUX     Topdc                 0.389   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_4
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X43Y28.D6      net (fanout=7)        0.505   CPU/the_datapath/the_ALU/Sh218
    SLICE_X43Y28.D       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh54
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X36Y29.A1      net (fanout=2)        1.074   CPU/the_datapath/the_ALU/Sh54
    SLICE_X36Y29.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>206
                                                       CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B3      net (fanout=1)        0.887   CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<21>
                                                       CPU/the_datapath/the_ALU/O<22>309
    SLICE_X35Y30.C2      net (fanout=1)        0.751   CPU/Address<22>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X54Y20.A2      net (fanout=13)       2.185   CPU/the_controller/WEUART282
    SLICE_X54Y20.CLK     Tas                   0.026   CPU/the_uart/uatransmit/HandShook
                                                       CPU/the_uart/uatransmit/HandShook_rstpot
                                                       CPU/the_uart/uatransmit/HandShook
    -------------------------------------------------  ---------------------------
    Total                                     18.723ns (3.357ns logic, 15.366ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uatransmit/TXShift_2 (SLICE_X55Y18.C2), 765724 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.642ns (Levels of Logic = 11)
  Clock Path Skew:      -0.359ns (1.347 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y8.B2       net (fanout=227)      3.124   CPU/Instruction<21>
    SLICE_X44Y8.B        Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_3
                                                       CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.C5       net (fanout=1)        0.390   CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.CMUX     Tilo                  0.392   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_3
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X42Y26.A2      net (fanout=7)        1.159   CPU/the_datapath/the_ALU/Sh218
    SLICE_X42Y26.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<19>265
                                                       CPU/the_datapath/the_ALU/Sh2421
    SLICE_X42Y25.B2      net (fanout=2)        0.782   CPU/the_datapath/the_ALU/Sh242
    SLICE_X42Y25.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh51
                                                       CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D2      net (fanout=1)        1.000   CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<18>
                                                       CPU/the_datapath/the_ALU/O<18>298
    SLICE_X34Y24.D1      net (fanout=1)        0.905   CPU/Address<18>
    SLICE_X34Y24.D       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART298_SW0
    SLICE_X34Y24.C6      net (fanout=1)        0.153   N141
    SLICE_X34Y24.C       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART2141
    SLICE_X55Y18.C2      net (fanout=13)       2.463   CPU/the_controller/WEUART2141
    SLICE_X55Y18.CLK     Tas                   0.029   CPU/the_uart/uatransmit/TXShift<3>
                                                       CPU/the_uart/uatransmit/TXShift_2_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_2
    -------------------------------------------------  ---------------------------
    Total                                     18.642ns (3.447ns logic, 15.195ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.601ns (Levels of Logic = 10)
  Clock Path Skew:      -0.347ns (1.347 - 1.694)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL0  Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X28Y25.A4      net (fanout=3)        0.902   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X28Y25.A       Tilo                  0.094   N158
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X46Y8.D1       net (fanout=65)       3.610   CPU/Instruction<24>
    SLICE_X46Y8.CMUX     Topdc                 0.389   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_4
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X42Y26.A2      net (fanout=7)        1.159   CPU/the_datapath/the_ALU/Sh218
    SLICE_X42Y26.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<19>265
                                                       CPU/the_datapath/the_ALU/Sh2421
    SLICE_X42Y25.B2      net (fanout=2)        0.782   CPU/the_datapath/the_ALU/Sh242
    SLICE_X42Y25.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh51
                                                       CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D2      net (fanout=1)        1.000   CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<18>
                                                       CPU/the_datapath/the_ALU/O<18>298
    SLICE_X34Y24.D1      net (fanout=1)        0.905   CPU/Address<18>
    SLICE_X34Y24.D       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART298_SW0
    SLICE_X34Y24.C6      net (fanout=1)        0.153   N141
    SLICE_X34Y24.C       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART2141
    SLICE_X55Y18.C2      net (fanout=13)       2.463   CPU/the_controller/WEUART2141
    SLICE_X55Y18.CLK     Tas                   0.029   CPU/the_uart/uatransmit/TXShift<3>
                                                       CPU/the_uart/uatransmit/TXShift_2_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_2
    -------------------------------------------------  ---------------------------
    Total                                     18.601ns (3.360ns logic, 15.241ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.591ns (Levels of Logic = 10)
  Clock Path Skew:      -0.336ns (1.347 - 1.683)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL0  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X28Y25.A4      net (fanout=3)        0.902   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X28Y25.A       Tilo                  0.094   N158
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X46Y8.D1       net (fanout=65)       3.610   CPU/Instruction<24>
    SLICE_X46Y8.CMUX     Topdc                 0.389   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_4
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X42Y26.A2      net (fanout=7)        1.159   CPU/the_datapath/the_ALU/Sh218
    SLICE_X42Y26.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<19>265
                                                       CPU/the_datapath/the_ALU/Sh2421
    SLICE_X42Y25.B2      net (fanout=2)        0.782   CPU/the_datapath/the_ALU/Sh242
    SLICE_X42Y25.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh51
                                                       CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D2      net (fanout=1)        1.000   CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<18>
                                                       CPU/the_datapath/the_ALU/O<18>298
    SLICE_X34Y24.D1      net (fanout=1)        0.905   CPU/Address<18>
    SLICE_X34Y24.D       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART298_SW0
    SLICE_X34Y24.C6      net (fanout=1)        0.153   N141
    SLICE_X34Y24.C       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART2141
    SLICE_X55Y18.C2      net (fanout=13)       2.463   CPU/the_controller/WEUART2141
    SLICE_X55Y18.CLK     Tas                   0.029   CPU/the_uart/uatransmit/TXShift<3>
                                                       CPU/the_uart/uatransmit/TXShift_2_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_2
    -------------------------------------------------  ---------------------------
    Total                                     18.591ns (3.350ns logic, 15.241ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uatransmit/TXShift_3 (SLICE_X55Y18.D3), 1292491 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.610ns (Levels of Logic = 17)
  Clock Path Skew:      -0.359ns (1.347 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y12.D2      net (fanout=227)      3.317   CPU/Instruction<21>
    SLICE_X44Y12.D       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_91
                                                       CPU/the_datapath/the_regfile/mux_91
    SLICE_X44Y14.D2      net (fanout=1)        0.803   CPU/the_datapath/the_regfile/mux_91
    SLICE_X44Y14.CMUX    Topdc                 0.374   CPU/the_datapath/the_regfile/mux_92
                                                       CPU/the_datapath/the_regfile/mux_4
                                                       CPU/the_datapath/the_regfile/mux_2_f7
    SLICE_X35Y18.A1      net (fanout=3)        1.280   CPU/the_datapath/rd1<0>
    SLICE_X35Y18.A       Tilo                  0.094   N200
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>1
    SLICE_X35Y19.C5      net (fanout=81)       0.583   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X35Y19.C       Tilo                  0.094   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X31Y19.A2      net (fanout=1)        1.002   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X31Y19.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X31Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X31Y20.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X31Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X31Y21.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X31Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X31Y22.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X31Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X31Y23.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X31Y24.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
    SLICE_X31Y25.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
    SLICE_X31Y25.BMUX    Tcinb                 0.335   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<27>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<27>
    SLICE_X31Y29.D2      net (fanout=1)        0.899   CPU/the_datapath/the_ALU/O_addsub0000<25>
    SLICE_X31Y29.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O<25>161
                                                       CPU/the_datapath/the_ALU/O<25>161
    SLICE_X35Y30.B1      net (fanout=1)        1.043   CPU/the_datapath/the_ALU/O<25>161
    SLICE_X35Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_datapath/the_ALU/O<25>283
    SLICE_X35Y30.C1      net (fanout=1)        0.845   CPU/Address<25>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X55Y18.D3      net (fanout=13)       2.003   CPU/the_controller/WEUART282
    SLICE_X55Y18.CLK     Tas                   0.028   CPU/the_uart/uatransmit/TXShift<3>
                                                       CPU/the_uart/uatransmit/TXShift_3_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_3
    -------------------------------------------------  ---------------------------
    Total                                     18.610ns (4.698ns logic, 13.912ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.584ns (Levels of Logic = 11)
  Clock Path Skew:      -0.359ns (1.347 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y8.B2       net (fanout=227)      3.124   CPU/Instruction<21>
    SLICE_X44Y8.B        Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_3
                                                       CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.C5       net (fanout=1)        0.390   CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.CMUX     Tilo                  0.392   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_3
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X43Y28.D6      net (fanout=7)        0.505   CPU/the_datapath/the_ALU/Sh218
    SLICE_X43Y28.D       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh54
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X36Y29.A1      net (fanout=2)        1.074   CPU/the_datapath/the_ALU/Sh54
    SLICE_X36Y29.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>206
                                                       CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B3      net (fanout=1)        0.887   CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<21>
                                                       CPU/the_datapath/the_ALU/O<22>309
    SLICE_X35Y30.C2      net (fanout=1)        0.751   CPU/Address<22>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X55Y18.D3      net (fanout=13)       2.003   CPU/the_controller/WEUART282
    SLICE_X55Y18.CLK     Tas                   0.028   CPU/the_uart/uatransmit/TXShift<3>
                                                       CPU/the_uart/uatransmit/TXShift_3_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_3
    -------------------------------------------------  ---------------------------
    Total                                     18.584ns (3.446ns logic, 15.138ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.543ns (Levels of Logic = 10)
  Clock Path Skew:      -0.347ns (1.347 - 1.694)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL0  Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X28Y25.A4      net (fanout=3)        0.902   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X28Y25.A       Tilo                  0.094   N158
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X46Y8.D1       net (fanout=65)       3.610   CPU/Instruction<24>
    SLICE_X46Y8.CMUX     Topdc                 0.389   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_4
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X43Y28.D6      net (fanout=7)        0.505   CPU/the_datapath/the_ALU/Sh218
    SLICE_X43Y28.D       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh54
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X36Y29.A1      net (fanout=2)        1.074   CPU/the_datapath/the_ALU/Sh54
    SLICE_X36Y29.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>206
                                                       CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B3      net (fanout=1)        0.887   CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<21>
                                                       CPU/the_datapath/the_ALU/O<22>309
    SLICE_X35Y30.C2      net (fanout=1)        0.751   CPU/Address<22>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X55Y18.D3      net (fanout=13)       2.003   CPU/the_controller/WEUART282
    SLICE_X55Y18.CLK     Tas                   0.028   CPU/the_uart/uatransmit/TXShift<3>
                                                       CPU/the_uart/uatransmit/TXShift_3_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_3
    -------------------------------------------------  ---------------------------
    Total                                     18.543ns (3.359ns logic, 15.184ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uatransmit/TXShift_2 (SLICE_X55Y18.C3), 1292491 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.606ns (Levels of Logic = 17)
  Clock Path Skew:      -0.359ns (1.347 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y12.D2      net (fanout=227)      3.317   CPU/Instruction<21>
    SLICE_X44Y12.D       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_91
                                                       CPU/the_datapath/the_regfile/mux_91
    SLICE_X44Y14.D2      net (fanout=1)        0.803   CPU/the_datapath/the_regfile/mux_91
    SLICE_X44Y14.CMUX    Topdc                 0.374   CPU/the_datapath/the_regfile/mux_92
                                                       CPU/the_datapath/the_regfile/mux_4
                                                       CPU/the_datapath/the_regfile/mux_2_f7
    SLICE_X35Y18.A1      net (fanout=3)        1.280   CPU/the_datapath/rd1<0>
    SLICE_X35Y18.A       Tilo                  0.094   N200
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>1
    SLICE_X35Y19.C5      net (fanout=81)       0.583   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X35Y19.C       Tilo                  0.094   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X31Y19.A2      net (fanout=1)        1.002   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X31Y19.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X31Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X31Y20.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X31Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X31Y21.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X31Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X31Y22.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X31Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X31Y23.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X31Y24.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
    SLICE_X31Y25.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
    SLICE_X31Y25.BMUX    Tcinb                 0.335   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<27>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<27>
    SLICE_X31Y29.D2      net (fanout=1)        0.899   CPU/the_datapath/the_ALU/O_addsub0000<25>
    SLICE_X31Y29.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O<25>161
                                                       CPU/the_datapath/the_ALU/O<25>161
    SLICE_X35Y30.B1      net (fanout=1)        1.043   CPU/the_datapath/the_ALU/O<25>161
    SLICE_X35Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_datapath/the_ALU/O<25>283
    SLICE_X35Y30.C1      net (fanout=1)        0.845   CPU/Address<25>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X55Y18.C3      net (fanout=13)       1.998   CPU/the_controller/WEUART282
    SLICE_X55Y18.CLK     Tas                   0.029   CPU/the_uart/uatransmit/TXShift<3>
                                                       CPU/the_uart/uatransmit/TXShift_2_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_2
    -------------------------------------------------  ---------------------------
    Total                                     18.606ns (4.699ns logic, 13.907ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.580ns (Levels of Logic = 11)
  Clock Path Skew:      -0.359ns (1.347 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y8.B2       net (fanout=227)      3.124   CPU/Instruction<21>
    SLICE_X44Y8.B        Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_3
                                                       CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.C5       net (fanout=1)        0.390   CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.CMUX     Tilo                  0.392   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_3
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X43Y28.D6      net (fanout=7)        0.505   CPU/the_datapath/the_ALU/Sh218
    SLICE_X43Y28.D       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh54
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X36Y29.A1      net (fanout=2)        1.074   CPU/the_datapath/the_ALU/Sh54
    SLICE_X36Y29.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>206
                                                       CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B3      net (fanout=1)        0.887   CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<21>
                                                       CPU/the_datapath/the_ALU/O<22>309
    SLICE_X35Y30.C2      net (fanout=1)        0.751   CPU/Address<22>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X55Y18.C3      net (fanout=13)       1.998   CPU/the_controller/WEUART282
    SLICE_X55Y18.CLK     Tas                   0.029   CPU/the_uart/uatransmit/TXShift<3>
                                                       CPU/the_uart/uatransmit/TXShift_2_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_2
    -------------------------------------------------  ---------------------------
    Total                                     18.580ns (3.447ns logic, 15.133ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.539ns (Levels of Logic = 10)
  Clock Path Skew:      -0.347ns (1.347 - 1.694)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL0  Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X28Y25.A4      net (fanout=3)        0.902   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X28Y25.A       Tilo                  0.094   N158
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X46Y8.D1       net (fanout=65)       3.610   CPU/Instruction<24>
    SLICE_X46Y8.CMUX     Topdc                 0.389   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_4
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X43Y28.D6      net (fanout=7)        0.505   CPU/the_datapath/the_ALU/Sh218
    SLICE_X43Y28.D       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh54
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X36Y29.A1      net (fanout=2)        1.074   CPU/the_datapath/the_ALU/Sh54
    SLICE_X36Y29.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>206
                                                       CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B3      net (fanout=1)        0.887   CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<21>
                                                       CPU/the_datapath/the_ALU/O<22>309
    SLICE_X35Y30.C2      net (fanout=1)        0.751   CPU/Address<22>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X55Y18.C3      net (fanout=13)       1.998   CPU/the_controller/WEUART282
    SLICE_X55Y18.CLK     Tas                   0.029   CPU/the_uart/uatransmit/TXShift<3>
                                                       CPU/the_uart/uatransmit/TXShift_2_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_2
    -------------------------------------------------  ---------------------------
    Total                                     18.539ns (3.360ns logic, 15.179ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uatransmit/TXShift_7 (SLICE_X52Y14.D3), 1292491 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.548ns (Levels of Logic = 17)
  Clock Path Skew:      -0.372ns (1.334 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y12.D2      net (fanout=227)      3.317   CPU/Instruction<21>
    SLICE_X44Y12.D       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_91
                                                       CPU/the_datapath/the_regfile/mux_91
    SLICE_X44Y14.D2      net (fanout=1)        0.803   CPU/the_datapath/the_regfile/mux_91
    SLICE_X44Y14.CMUX    Topdc                 0.374   CPU/the_datapath/the_regfile/mux_92
                                                       CPU/the_datapath/the_regfile/mux_4
                                                       CPU/the_datapath/the_regfile/mux_2_f7
    SLICE_X35Y18.A1      net (fanout=3)        1.280   CPU/the_datapath/rd1<0>
    SLICE_X35Y18.A       Tilo                  0.094   N200
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>1
    SLICE_X35Y19.C5      net (fanout=81)       0.583   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X35Y19.C       Tilo                  0.094   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X31Y19.A2      net (fanout=1)        1.002   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X31Y19.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X31Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X31Y20.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X31Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X31Y21.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X31Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X31Y22.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X31Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X31Y23.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X31Y24.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
    SLICE_X31Y25.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
    SLICE_X31Y25.BMUX    Tcinb                 0.335   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<27>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<27>
    SLICE_X31Y29.D2      net (fanout=1)        0.899   CPU/the_datapath/the_ALU/O_addsub0000<25>
    SLICE_X31Y29.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O<25>161
                                                       CPU/the_datapath/the_ALU/O<25>161
    SLICE_X35Y30.B1      net (fanout=1)        1.043   CPU/the_datapath/the_ALU/O<25>161
    SLICE_X35Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_datapath/the_ALU/O<25>283
    SLICE_X35Y30.C1      net (fanout=1)        0.845   CPU/Address<25>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X52Y14.D3      net (fanout=13)       1.959   CPU/the_controller/WEUART282
    SLICE_X52Y14.CLK     Tas                   0.010   CPU/the_uart/uatransmit/TXShift<7>
                                                       CPU/the_uart/uatransmit/TXShift_7_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_7
    -------------------------------------------------  ---------------------------
    Total                                     18.548ns (4.680ns logic, 13.868ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.522ns (Levels of Logic = 11)
  Clock Path Skew:      -0.372ns (1.334 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y8.B2       net (fanout=227)      3.124   CPU/Instruction<21>
    SLICE_X44Y8.B        Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_3
                                                       CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.C5       net (fanout=1)        0.390   CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.CMUX     Tilo                  0.392   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_3
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X43Y28.D6      net (fanout=7)        0.505   CPU/the_datapath/the_ALU/Sh218
    SLICE_X43Y28.D       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh54
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X36Y29.A1      net (fanout=2)        1.074   CPU/the_datapath/the_ALU/Sh54
    SLICE_X36Y29.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>206
                                                       CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B3      net (fanout=1)        0.887   CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<21>
                                                       CPU/the_datapath/the_ALU/O<22>309
    SLICE_X35Y30.C2      net (fanout=1)        0.751   CPU/Address<22>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X52Y14.D3      net (fanout=13)       1.959   CPU/the_controller/WEUART282
    SLICE_X52Y14.CLK     Tas                   0.010   CPU/the_uart/uatransmit/TXShift<7>
                                                       CPU/the_uart/uatransmit/TXShift_7_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_7
    -------------------------------------------------  ---------------------------
    Total                                     18.522ns (3.428ns logic, 15.094ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.481ns (Levels of Logic = 10)
  Clock Path Skew:      -0.360ns (1.334 - 1.694)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL0  Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X28Y25.A4      net (fanout=3)        0.902   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X28Y25.A       Tilo                  0.094   N158
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X46Y8.D1       net (fanout=65)       3.610   CPU/Instruction<24>
    SLICE_X46Y8.CMUX     Topdc                 0.389   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_4
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X43Y28.D6      net (fanout=7)        0.505   CPU/the_datapath/the_ALU/Sh218
    SLICE_X43Y28.D       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh54
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X36Y29.A1      net (fanout=2)        1.074   CPU/the_datapath/the_ALU/Sh54
    SLICE_X36Y29.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>206
                                                       CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B3      net (fanout=1)        0.887   CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<21>
                                                       CPU/the_datapath/the_ALU/O<22>309
    SLICE_X35Y30.C2      net (fanout=1)        0.751   CPU/Address<22>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X52Y14.D3      net (fanout=13)       1.959   CPU/the_controller/WEUART282
    SLICE_X52Y14.CLK     Tas                   0.010   CPU/the_uart/uatransmit/TXShift<7>
                                                       CPU/the_uart/uatransmit/TXShift_7_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_7
    -------------------------------------------------  ---------------------------
    Total                                     18.481ns (3.341ns logic, 15.140ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uatransmit/TXShift_6 (SLICE_X52Y14.C4), 765724 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.534ns (Levels of Logic = 11)
  Clock Path Skew:      -0.372ns (1.334 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y8.B2       net (fanout=227)      3.124   CPU/Instruction<21>
    SLICE_X44Y8.B        Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_3
                                                       CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.C5       net (fanout=1)        0.390   CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.CMUX     Tilo                  0.392   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_3
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X42Y26.A2      net (fanout=7)        1.159   CPU/the_datapath/the_ALU/Sh218
    SLICE_X42Y26.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<19>265
                                                       CPU/the_datapath/the_ALU/Sh2421
    SLICE_X42Y25.B2      net (fanout=2)        0.782   CPU/the_datapath/the_ALU/Sh242
    SLICE_X42Y25.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh51
                                                       CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D2      net (fanout=1)        1.000   CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<18>
                                                       CPU/the_datapath/the_ALU/O<18>298
    SLICE_X34Y24.D1      net (fanout=1)        0.905   CPU/Address<18>
    SLICE_X34Y24.D       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART298_SW0
    SLICE_X34Y24.C6      net (fanout=1)        0.153   N141
    SLICE_X34Y24.C       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART2141
    SLICE_X52Y14.C4      net (fanout=13)       2.375   CPU/the_controller/WEUART2141
    SLICE_X52Y14.CLK     Tas                   0.009   CPU/the_uart/uatransmit/TXShift<7>
                                                       CPU/the_uart/uatransmit/TXShift_6_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_6
    -------------------------------------------------  ---------------------------
    Total                                     18.534ns (3.427ns logic, 15.107ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.493ns (Levels of Logic = 10)
  Clock Path Skew:      -0.360ns (1.334 - 1.694)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL0  Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X28Y25.A4      net (fanout=3)        0.902   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X28Y25.A       Tilo                  0.094   N158
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X46Y8.D1       net (fanout=65)       3.610   CPU/Instruction<24>
    SLICE_X46Y8.CMUX     Topdc                 0.389   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_4
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X42Y26.A2      net (fanout=7)        1.159   CPU/the_datapath/the_ALU/Sh218
    SLICE_X42Y26.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<19>265
                                                       CPU/the_datapath/the_ALU/Sh2421
    SLICE_X42Y25.B2      net (fanout=2)        0.782   CPU/the_datapath/the_ALU/Sh242
    SLICE_X42Y25.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh51
                                                       CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D2      net (fanout=1)        1.000   CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<18>
                                                       CPU/the_datapath/the_ALU/O<18>298
    SLICE_X34Y24.D1      net (fanout=1)        0.905   CPU/Address<18>
    SLICE_X34Y24.D       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART298_SW0
    SLICE_X34Y24.C6      net (fanout=1)        0.153   N141
    SLICE_X34Y24.C       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART2141
    SLICE_X52Y14.C4      net (fanout=13)       2.375   CPU/the_controller/WEUART2141
    SLICE_X52Y14.CLK     Tas                   0.009   CPU/the_uart/uatransmit/TXShift<7>
                                                       CPU/the_uart/uatransmit/TXShift_6_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_6
    -------------------------------------------------  ---------------------------
    Total                                     18.493ns (3.340ns logic, 15.153ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.483ns (Levels of Logic = 10)
  Clock Path Skew:      -0.349ns (1.334 - 1.683)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL0  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X28Y25.A4      net (fanout=3)        0.902   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X28Y25.A       Tilo                  0.094   N158
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X46Y8.D1       net (fanout=65)       3.610   CPU/Instruction<24>
    SLICE_X46Y8.CMUX     Topdc                 0.389   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_4
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X42Y26.A2      net (fanout=7)        1.159   CPU/the_datapath/the_ALU/Sh218
    SLICE_X42Y26.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<19>265
                                                       CPU/the_datapath/the_ALU/Sh2421
    SLICE_X42Y25.B2      net (fanout=2)        0.782   CPU/the_datapath/the_ALU/Sh242
    SLICE_X42Y25.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh51
                                                       CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D2      net (fanout=1)        1.000   CPU/the_datapath/the_ALU/O<18>264
    SLICE_X34Y23.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<18>
                                                       CPU/the_datapath/the_ALU/O<18>298
    SLICE_X34Y24.D1      net (fanout=1)        0.905   CPU/Address<18>
    SLICE_X34Y24.D       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART298_SW0
    SLICE_X34Y24.C6      net (fanout=1)        0.153   N141
    SLICE_X34Y24.C       Tilo                  0.094   N141
                                                       CPU/the_controller/WEUART2141
    SLICE_X52Y14.C4      net (fanout=13)       2.375   CPU/the_controller/WEUART2141
    SLICE_X52Y14.CLK     Tas                   0.009   CPU/the_uart/uatransmit/TXShift<7>
                                                       CPU/the_uart/uatransmit/TXShift_6_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_6
    -------------------------------------------------  ---------------------------
    Total                                     18.483ns (3.330ns logic, 15.153ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uatransmit/TXShift_6 (SLICE_X52Y14.C3), 1292491 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.534ns (Levels of Logic = 17)
  Clock Path Skew:      -0.372ns (1.334 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y12.D2      net (fanout=227)      3.317   CPU/Instruction<21>
    SLICE_X44Y12.D       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_91
                                                       CPU/the_datapath/the_regfile/mux_91
    SLICE_X44Y14.D2      net (fanout=1)        0.803   CPU/the_datapath/the_regfile/mux_91
    SLICE_X44Y14.CMUX    Topdc                 0.374   CPU/the_datapath/the_regfile/mux_92
                                                       CPU/the_datapath/the_regfile/mux_4
                                                       CPU/the_datapath/the_regfile/mux_2_f7
    SLICE_X35Y18.A1      net (fanout=3)        1.280   CPU/the_datapath/rd1<0>
    SLICE_X35Y18.A       Tilo                  0.094   N200
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>1
    SLICE_X35Y19.C5      net (fanout=81)       0.583   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X35Y19.C       Tilo                  0.094   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X31Y19.A2      net (fanout=1)        1.002   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X31Y19.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X31Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X31Y20.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X31Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X31Y21.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X31Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X31Y22.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X31Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X31Y23.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X31Y24.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
    SLICE_X31Y25.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
    SLICE_X31Y25.BMUX    Tcinb                 0.335   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<27>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<27>
    SLICE_X31Y29.D2      net (fanout=1)        0.899   CPU/the_datapath/the_ALU/O_addsub0000<25>
    SLICE_X31Y29.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O<25>161
                                                       CPU/the_datapath/the_ALU/O<25>161
    SLICE_X35Y30.B1      net (fanout=1)        1.043   CPU/the_datapath/the_ALU/O<25>161
    SLICE_X35Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_datapath/the_ALU/O<25>283
    SLICE_X35Y30.C1      net (fanout=1)        0.845   CPU/Address<25>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X52Y14.C3      net (fanout=13)       1.946   CPU/the_controller/WEUART282
    SLICE_X52Y14.CLK     Tas                   0.009   CPU/the_uart/uatransmit/TXShift<7>
                                                       CPU/the_uart/uatransmit/TXShift_6_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_6
    -------------------------------------------------  ---------------------------
    Total                                     18.534ns (4.679ns logic, 13.855ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.508ns (Levels of Logic = 11)
  Clock Path Skew:      -0.372ns (1.334 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y8.B2       net (fanout=227)      3.124   CPU/Instruction<21>
    SLICE_X44Y8.B        Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_3
                                                       CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.C5       net (fanout=1)        0.390   CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.CMUX     Tilo                  0.392   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_3
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X43Y28.D6      net (fanout=7)        0.505   CPU/the_datapath/the_ALU/Sh218
    SLICE_X43Y28.D       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh54
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X36Y29.A1      net (fanout=2)        1.074   CPU/the_datapath/the_ALU/Sh54
    SLICE_X36Y29.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>206
                                                       CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B3      net (fanout=1)        0.887   CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<21>
                                                       CPU/the_datapath/the_ALU/O<22>309
    SLICE_X35Y30.C2      net (fanout=1)        0.751   CPU/Address<22>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X52Y14.C3      net (fanout=13)       1.946   CPU/the_controller/WEUART282
    SLICE_X52Y14.CLK     Tas                   0.009   CPU/the_uart/uatransmit/TXShift<7>
                                                       CPU/the_uart/uatransmit/TXShift_6_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_6
    -------------------------------------------------  ---------------------------
    Total                                     18.508ns (3.427ns logic, 15.081ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.467ns (Levels of Logic = 10)
  Clock Path Skew:      -0.360ns (1.334 - 1.694)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL0  Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X28Y25.A4      net (fanout=3)        0.902   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X28Y25.A       Tilo                  0.094   N158
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X46Y8.D1       net (fanout=65)       3.610   CPU/Instruction<24>
    SLICE_X46Y8.CMUX     Topdc                 0.389   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_4
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X43Y28.D6      net (fanout=7)        0.505   CPU/the_datapath/the_ALU/Sh218
    SLICE_X43Y28.D       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh54
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X36Y29.A1      net (fanout=2)        1.074   CPU/the_datapath/the_ALU/Sh54
    SLICE_X36Y29.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>206
                                                       CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B3      net (fanout=1)        0.887   CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<21>
                                                       CPU/the_datapath/the_ALU/O<22>309
    SLICE_X35Y30.C2      net (fanout=1)        0.751   CPU/Address<22>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X52Y14.C3      net (fanout=13)       1.946   CPU/the_controller/WEUART282
    SLICE_X52Y14.CLK     Tas                   0.009   CPU/the_uart/uatransmit/TXShift<7>
                                                       CPU/the_uart/uatransmit/TXShift_6_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_6
    -------------------------------------------------  ---------------------------
    Total                                     18.467ns (3.340ns logic, 15.127ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uatransmit/TXShift_8 (SLICE_X52Y16.A3), 1292491 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.516ns (Levels of Logic = 17)
  Clock Path Skew:      -0.367ns (1.339 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y12.D2      net (fanout=227)      3.317   CPU/Instruction<21>
    SLICE_X44Y12.D       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_91
                                                       CPU/the_datapath/the_regfile/mux_91
    SLICE_X44Y14.D2      net (fanout=1)        0.803   CPU/the_datapath/the_regfile/mux_91
    SLICE_X44Y14.CMUX    Topdc                 0.374   CPU/the_datapath/the_regfile/mux_92
                                                       CPU/the_datapath/the_regfile/mux_4
                                                       CPU/the_datapath/the_regfile/mux_2_f7
    SLICE_X35Y18.A1      net (fanout=3)        1.280   CPU/the_datapath/rd1<0>
    SLICE_X35Y18.A       Tilo                  0.094   N200
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>1
    SLICE_X35Y19.C5      net (fanout=81)       0.583   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X35Y19.C       Tilo                  0.094   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X31Y19.A2      net (fanout=1)        1.002   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X31Y19.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X31Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X31Y20.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X31Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X31Y21.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X31Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X31Y22.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X31Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X31Y23.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X31Y24.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
    SLICE_X31Y25.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
    SLICE_X31Y25.BMUX    Tcinb                 0.335   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<27>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<27>
    SLICE_X31Y29.D2      net (fanout=1)        0.899   CPU/the_datapath/the_ALU/O_addsub0000<25>
    SLICE_X31Y29.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O<25>161
                                                       CPU/the_datapath/the_ALU/O<25>161
    SLICE_X35Y30.B1      net (fanout=1)        1.043   CPU/the_datapath/the_ALU/O<25>161
    SLICE_X35Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_datapath/the_ALU/O<25>283
    SLICE_X35Y30.C1      net (fanout=1)        0.845   CPU/Address<25>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X52Y16.A3      net (fanout=13)       1.930   CPU/the_controller/WEUART282
    SLICE_X52Y16.CLK     Tas                   0.007   CPU/the_uart/uatransmit/TXShift<9>
                                                       CPU/the_uart/uatransmit/TXShift_8_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_8
    -------------------------------------------------  ---------------------------
    Total                                     18.516ns (4.677ns logic, 13.839ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.490ns (Levels of Logic = 11)
  Clock Path Skew:      -0.367ns (1.339 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y8.B2       net (fanout=227)      3.124   CPU/Instruction<21>
    SLICE_X44Y8.B        Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_3
                                                       CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.C5       net (fanout=1)        0.390   CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.CMUX     Tilo                  0.392   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_3
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X43Y28.D6      net (fanout=7)        0.505   CPU/the_datapath/the_ALU/Sh218
    SLICE_X43Y28.D       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh54
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X36Y29.A1      net (fanout=2)        1.074   CPU/the_datapath/the_ALU/Sh54
    SLICE_X36Y29.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>206
                                                       CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B3      net (fanout=1)        0.887   CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<21>
                                                       CPU/the_datapath/the_ALU/O<22>309
    SLICE_X35Y30.C2      net (fanout=1)        0.751   CPU/Address<22>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X52Y16.A3      net (fanout=13)       1.930   CPU/the_controller/WEUART282
    SLICE_X52Y16.CLK     Tas                   0.007   CPU/the_uart/uatransmit/TXShift<9>
                                                       CPU/the_uart/uatransmit/TXShift_8_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_8
    -------------------------------------------------  ---------------------------
    Total                                     18.490ns (3.425ns logic, 15.065ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.449ns (Levels of Logic = 10)
  Clock Path Skew:      -0.355ns (1.339 - 1.694)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL0  Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X28Y25.A4      net (fanout=3)        0.902   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X28Y25.A       Tilo                  0.094   N158
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X46Y8.D1       net (fanout=65)       3.610   CPU/Instruction<24>
    SLICE_X46Y8.CMUX     Topdc                 0.389   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_4
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X43Y28.D6      net (fanout=7)        0.505   CPU/the_datapath/the_ALU/Sh218
    SLICE_X43Y28.D       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh54
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X36Y29.A1      net (fanout=2)        1.074   CPU/the_datapath/the_ALU/Sh54
    SLICE_X36Y29.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>206
                                                       CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B3      net (fanout=1)        0.887   CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<21>
                                                       CPU/the_datapath/the_ALU/O<22>309
    SLICE_X35Y30.C2      net (fanout=1)        0.751   CPU/Address<22>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X52Y16.A3      net (fanout=13)       1.930   CPU/the_controller/WEUART282
    SLICE_X52Y16.CLK     Tas                   0.007   CPU/the_uart/uatransmit/TXShift<9>
                                                       CPU/the_uart/uatransmit/TXShift_8_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_8
    -------------------------------------------------  ---------------------------
    Total                                     18.449ns (3.338ns logic, 15.111ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uatransmit/TXShift_9 (SLICE_X52Y16.B3), 1292491 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.506ns (Levels of Logic = 17)
  Clock Path Skew:      -0.367ns (1.339 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y12.D2      net (fanout=227)      3.317   CPU/Instruction<21>
    SLICE_X44Y12.D       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_91
                                                       CPU/the_datapath/the_regfile/mux_91
    SLICE_X44Y14.D2      net (fanout=1)        0.803   CPU/the_datapath/the_regfile/mux_91
    SLICE_X44Y14.CMUX    Topdc                 0.374   CPU/the_datapath/the_regfile/mux_92
                                                       CPU/the_datapath/the_regfile/mux_4
                                                       CPU/the_datapath/the_regfile/mux_2_f7
    SLICE_X35Y18.A1      net (fanout=3)        1.280   CPU/the_datapath/rd1<0>
    SLICE_X35Y18.A       Tilo                  0.094   N200
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>1
    SLICE_X35Y19.C5      net (fanout=81)       0.583   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X35Y19.C       Tilo                  0.094   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X31Y19.A2      net (fanout=1)        1.002   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X31Y19.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X31Y20.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X31Y20.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X31Y21.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X31Y21.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X31Y22.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X31Y22.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X31Y23.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X31Y23.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X31Y24.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
    SLICE_X31Y25.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<23>
    SLICE_X31Y25.BMUX    Tcinb                 0.335   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<27>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<27>
    SLICE_X31Y29.D2      net (fanout=1)        0.899   CPU/the_datapath/the_ALU/O_addsub0000<25>
    SLICE_X31Y29.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O<25>161
                                                       CPU/the_datapath/the_ALU/O<25>161
    SLICE_X35Y30.B1      net (fanout=1)        1.043   CPU/the_datapath/the_ALU/O<25>161
    SLICE_X35Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_datapath/the_ALU/O<25>283
    SLICE_X35Y30.C1      net (fanout=1)        0.845   CPU/Address<25>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X52Y16.B3      net (fanout=13)       1.924   CPU/the_controller/WEUART282
    SLICE_X52Y16.CLK     Tas                   0.003   CPU/the_uart/uatransmit/TXShift<9>
                                                       CPU/the_uart/uatransmit/TXShift_9_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_9
    -------------------------------------------------  ---------------------------
    Total                                     18.506ns (4.673ns logic, 13.833ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.480ns (Levels of Logic = 11)
  Clock Path Skew:      -0.367ns (1.339 - 1.706)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU2  Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X32Y19.C5      net (fanout=33)       0.952   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X32Y19.C       Tilo                  0.094   CPU/the_datapath/the_regfile/mux_10
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X44Y8.B2       net (fanout=227)      3.124   CPU/Instruction<21>
    SLICE_X44Y8.B        Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_3
                                                       CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.C5       net (fanout=1)        0.390   CPU/the_datapath/the_regfile/mux11_8
    SLICE_X46Y8.CMUX     Tilo                  0.392   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_3
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X43Y28.D6      net (fanout=7)        0.505   CPU/the_datapath/the_ALU/Sh218
    SLICE_X43Y28.D       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh54
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X36Y29.A1      net (fanout=2)        1.074   CPU/the_datapath/the_ALU/Sh54
    SLICE_X36Y29.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>206
                                                       CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B3      net (fanout=1)        0.887   CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<21>
                                                       CPU/the_datapath/the_ALU/O<22>309
    SLICE_X35Y30.C2      net (fanout=1)        0.751   CPU/Address<22>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X52Y16.B3      net (fanout=13)       1.924   CPU/the_controller/WEUART282
    SLICE_X52Y16.CLK     Tas                   0.003   CPU/the_uart/uatransmit/TXShift<9>
                                                       CPU/the_uart/uatransmit/TXShift_9_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_9
    -------------------------------------------------  ---------------------------
    Total                                     18.480ns (3.421ns logic, 15.059ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_uart/uatransmit/TXShift_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.439ns (Levels of Logic = 10)
  Clock Path Skew:      -0.355ns (1.339 - 1.694)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_uart/uatransmit/TXShift_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL0  Trcko_DOPB            2.190   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                       CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X28Y25.A4      net (fanout=3)        0.902   CPU/the_datapath/IMEM_Dout_IF<24>
    SLICE_X28Y25.A       Tilo                  0.094   N158
                                                       CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<24>1
    SLICE_X46Y8.D1       net (fanout=65)       3.610   CPU/Instruction<24>
    SLICE_X46Y8.CMUX     Topdc                 0.389   CPU/the_datapath/the_regfile/mux11_92
                                                       CPU/the_datapath/the_regfile/mux11_4
                                                       CPU/the_datapath/the_regfile/mux11_2_f7
    SLICE_X34Y18.C1      net (fanout=3)        1.516   CPU/the_datapath/rd1<1>
    SLICE_X34Y18.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcB_Reg<6>
                                                       CPU/the_datapath/ALU_SrcA_Reg<1>1
    SLICE_X38Y31.A1      net (fanout=82)       2.751   CPU/the_datapath/ALU_SrcA_Reg<1>
    SLICE_X38Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh137
                                                       CPU/the_datapath/the_ALU/Sh2181
    SLICE_X43Y28.D6      net (fanout=7)        0.505   CPU/the_datapath/the_ALU/Sh218
    SLICE_X43Y28.D       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh54
                                                       CPU/the_datapath/the_ALU/Sh541
    SLICE_X36Y29.A1      net (fanout=2)        1.074   CPU/the_datapath/the_ALU/Sh54
    SLICE_X36Y29.A       Tilo                  0.094   CPU/the_datapath/the_ALU/O<31>206
                                                       CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B3      net (fanout=1)        0.887   CPU/the_datapath/the_ALU/O<22>273
    SLICE_X34Y30.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<21>
                                                       CPU/the_datapath/the_ALU/O<22>309
    SLICE_X35Y30.C2      net (fanout=1)        0.751   CPU/Address<22>
    SLICE_X35Y30.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<26>
                                                       CPU/the_controller/WEUART254
    SLICE_X37Y24.B1      net (fanout=1)        1.185   CPU/the_controller/WEUART254
    SLICE_X37Y24.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/WEUART282
    SLICE_X52Y16.B3      net (fanout=13)       1.924   CPU/the_controller/WEUART282
    SLICE_X52Y16.CLK     Tas                   0.003   CPU/the_uart/uatransmit/TXShift<9>
                                                       CPU/the_uart/uatransmit/TXShift_9_rstpot
                                                       CPU/the_uart/uatransmit/TXShift_9
    -------------------------------------------------  ---------------------------
    Total                                     18.439ns (3.334ns logic, 15.105ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_11 (FF)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 0)
  Clock Path Skew:      0.282ns (1.773 - 1.491)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_11 to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X26Y21.AQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<14>
                                                         CPU/the_datapath/the_PC/the_pc_11
    RAMB36_X1Y3.ADDRBU12   net (fanout=10)       0.486   CPU/the_datapath/the_PC/the_pc<11>
    RAMB36_X1Y3.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                         CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.606ns (0.120ns logic, 0.486ns route)
                                                         (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_11 (FF)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 0)
  Clock Path Skew:      0.278ns (1.769 - 1.491)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_11 to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X26Y21.AQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<14>
                                                         CPU/the_datapath/the_PC/the_pc_11
    RAMB36_X1Y3.ADDRBL12   net (fanout=10)       0.486   CPU/the_datapath/the_PC/the_pc<11>
    RAMB36_X1Y3.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                         CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.606ns (0.120ns logic, 0.486ns route)
                                                         (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_10 (FF)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 0)
  Clock Path Skew:      0.283ns (1.773 - 1.490)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_10 to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X25Y20.DQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<10>
                                                         CPU/the_datapath/the_PC/the_pc_10
    RAMB36_X1Y3.ADDRBU11   net (fanout=10)       0.508   CPU/the_datapath/the_PC/the_pc<10>
    RAMB36_X1Y3.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                         CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.628ns (0.120ns logic, 0.508ns route)
                                                         (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/PC_IF_RA_1 (SLICE_X33Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_1 (FF)
  Destination:          CPU/the_datapath/PC_IF_RA_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.155 - 0.145)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_1 to CPU/the_datapath/PC_IF_RA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y18.AQ      Tcko                  0.433   CPU/the_datapath/the_PC/the_pc<2>
                                                       CPU/the_datapath/the_PC/the_pc_1
    SLICE_X33Y18.BX      net (fanout=2)        0.156   CPU/the_datapath/the_PC/the_pc<1>
    SLICE_X33Y18.CLK     Tckdi       (-Th)     0.231   CPU/the_datapath/PC_IF_RA<3>
                                                       CPU/the_datapath/PC_IF_RA_1
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.202ns logic, 0.156ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_10 (FF)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 0)
  Clock Path Skew:      0.279ns (1.769 - 1.490)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_10 to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X25Y20.DQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<10>
                                                         CPU/the_datapath/the_PC/the_pc_10
    RAMB36_X1Y3.ADDRBL11   net (fanout=10)       0.508   CPU/the_datapath/the_PC/the_pc<10>
    RAMB36_X1Y3.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                         CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.628ns (0.120ns logic, 0.508ns route)
                                                         (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/PC_IF_RA_2 (SLICE_X33Y18.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_2 (FF)
  Destination:          CPU/the_datapath/PC_IF_RA_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.155 - 0.145)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_2 to CPU/the_datapath/PC_IF_RA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y18.DQ      Tcko                  0.433   CPU/the_datapath/the_PC/the_pc<2>
                                                       CPU/the_datapath/the_PC/the_pc_2
    SLICE_X33Y18.CX      net (fanout=10)       0.154   CPU/the_datapath/the_PC/the_pc<2>
    SLICE_X33Y18.CLK     Tckdi       (-Th)     0.218   CPU/the_datapath/PC_IF_RA<3>
                                                       CPU/the_datapath/PC_IF_RA_2
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.215ns logic, 0.154ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_4 (FF)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.795 - 0.604)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_4 to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X27Y19.BQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<6>
                                                         CPU/the_datapath/the_PC/the_pc_4
    RAMB36_X1Y3.ADDRBU5    net (fanout=10)       0.449   CPU/the_datapath/the_PC/the_pc<4>
    RAMB36_X1Y3.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                         CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.569ns (0.120ns logic, 0.449ns route)
                                                         (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_8 (FF)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 0)
  Clock Path Skew:      0.283ns (1.773 - 1.490)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_8 to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X25Y20.BQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<10>
                                                         CPU/the_datapath/the_PC/the_pc_8
    RAMB36_X1Y3.ADDRBU9    net (fanout=10)       0.541   CPU/the_datapath/the_PC/the_pc<8>
    RAMB36_X1Y3.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                         CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.661ns (0.120ns logic, 0.541ns route)
                                                         (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_4 (FF)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.791 - 0.604)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_4 to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X27Y19.BQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<6>
                                                         CPU/the_datapath/the_PC/the_pc_4
    RAMB36_X1Y3.ADDRBL5    net (fanout=10)       0.449   CPU/the_datapath/the_PC/the_pc<4>
    RAMB36_X1Y3.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                         CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.569ns (0.120ns logic, 0.449ns route)
                                                         (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y3.ADDRBL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_8 (FF)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 0)
  Clock Path Skew:      0.279ns (1.769 - 1.490)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_8 to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X25Y20.BQ        Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<10>
                                                         CPU/the_datapath/the_PC/the_pc_8
    RAMB36_X1Y3.ADDRBL9    net (fanout=10)       0.541   CPU/the_datapath/the_PC/the_pc<8>
    RAMB36_X1Y3.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                         CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.661ns (0.120ns logic, 0.541ns route)
                                                         (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X1Y7.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAU
  Logical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAU
  Location pin: RAMB36_X1Y7.CLKARDCLKU
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X1Y5.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|      9.707ns|            0|            0|            0|     93198018|
| TS_cpu_clk                    |     20.000ns|     19.413ns|          N/A|            0|            0|     93198018|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   19.413|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 93198018 paths, 0 nets, and 11443 connections

Design statistics:
   Minimum period:  19.413ns{1}   (Maximum frequency:  51.512MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 19 14:00:33 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 641 MB



