#-----------------------------------------------------------
# Vivado v2021.2.1 (64-bit)
# SW Build 3414424 on Sun Dec 19 10:57:14 MST 2021
# IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
# Start of session at: Thu Jan 19 16:57:50 2023
# Process ID: 652398
# Current directory: /home/soshi/workspace/vivado_tutorial/pattern/pattern.runs/synth_1
# Command line: vivado -log pattern_hdmi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pattern_hdmi.tcl
# Log file: /home/soshi/workspace/vivado_tutorial/pattern/pattern.runs/synth_1/pattern_hdmi.vds
# Journal file: /home/soshi/workspace/vivado_tutorial/pattern/pattern.runs/synth_1/vivado.jou
# Running On: Strength, OS: Linux, CPU Frequency: 3448.442 MHz, CPU Physical cores: 32, Host memory: 320897 MB
#-----------------------------------------------------------
source pattern_hdmi.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/soshi/workspace/vivado_tutorial/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/utils_1/imports/synth_1/pattern_hdmi.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/utils_1/imports/synth_1/pattern_hdmi.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top pattern_hdmi -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 652435
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2748.750 ; gain = 0.000 ; free physical = 248528 ; free virtual = 282782
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pattern_hdmi' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/pattern_hdmi.v:2]
INFO: [Synth 8-6157] synthesizing module 'pattern' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/pattern.v:6]
INFO: [Synth 8-6157] synthesizing module 'syncgen' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/syncgen.v:1]
INFO: [Synth 8-6157] synthesizing module 'pckgen' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.gen/sources_1/ip/pckgen/pckgen.v:70]
INFO: [Synth 8-6157] synthesizing module 'pckgen_clk_wiz' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.gen/sources_1/ip/pckgen/pckgen_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 36.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 35.750000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'pckgen_clk_wiz' (4#1) [/home/soshi/workspace/vivado_tutorial/pattern/pattern.gen/sources_1/ip/pckgen/pckgen_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'pckgen' (5#1) [/home/soshi/workspace/vivado_tutorial/pattern/pattern.gen/sources_1/ip/pckgen/pckgen.v:70]
WARNING: [Synth 8-7071] port 'locked' of module 'pckgen' is unconnected for instance 'pckgen' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/syncgen.v:14]
WARNING: [Synth 8-7023] instance 'pckgen' of module 'pckgen' has 3 connections declared, but only 2 given [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/syncgen.v:14]
INFO: [Synth 8-6155] done synthesizing module 'syncgen' (6#1) [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/syncgen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pattern' (7#1) [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/pattern.v:6]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi_0' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:71]
WARNING: [Synth 8-3819] Generic 'kClkPrimitive' not present in instantiated entity will be ignored [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/pattern_hdmi.v:27]
WARNING: [Synth 8-3819] Generic 'kClkRange' not present in instantiated entity will be ignored [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/pattern_hdmi.v:28]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: MMCM - type: string 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kClkRange bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'rgb2dvi' declared at '/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:61' bound to instance 'U0' of component 'rgb2dvi' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ClockGen' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:46]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:72]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (8#1) [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (9#1) [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:72]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (9#1) [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
WARNING: [Synth 8-614] signal 'pRst' is read in the process but is not in the sensitivity list [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:71]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 25.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 30.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'MMCME2_ADV' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'ClockGen' (10#1) [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:46]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:76]
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (11#1) [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (12#1) [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (13#1) [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi_0' (14#1) [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'pattern_hdmi' (15#1) [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/pattern_hdmi.v:2]
WARNING: [Synth 8-7129] Port SerialClk in module TMDS_Encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port aRst in module TMDS_Encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port aRst_n in module rgb2dvi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2748.750 ; gain = 0.000 ; free physical = 248441 ; free virtual = 282695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2748.750 ; gain = 0.000 ; free physical = 249309 ; free virtual = 283563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2748.750 ; gain = 0.000 ; free physical = 249309 ; free virtual = 283563
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.750 ; gain = 0.000 ; free physical = 249295 ; free virtual = 283550
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'reg2dvi/U0'
Finished Parsing XDC File [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'reg2dvi/U0'
Parsing XDC File [/home/soshi/workspace/vivado_tutorial/pattern/pattern.gen/sources_1/ip/pckgen/pckgen_board.xdc] for cell 'pattern/syncgen/pckgen/inst'
Finished Parsing XDC File [/home/soshi/workspace/vivado_tutorial/pattern/pattern.gen/sources_1/ip/pckgen/pckgen_board.xdc] for cell 'pattern/syncgen/pckgen/inst'
Parsing XDC File [/home/soshi/workspace/vivado_tutorial/pattern/pattern.gen/sources_1/ip/pckgen/pckgen.xdc] for cell 'pattern/syncgen/pckgen/inst'
Finished Parsing XDC File [/home/soshi/workspace/vivado_tutorial/pattern/pattern.gen/sources_1/ip/pckgen/pckgen.xdc] for cell 'pattern/syncgen/pckgen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/soshi/workspace/vivado_tutorial/pattern/pattern.gen/sources_1/ip/pckgen/pckgen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pattern_hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pattern_hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/constrs_1/new/pattern.xdc]
Finished Parsing XDC File [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/constrs_1/new/pattern.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/constrs_1/new/pattern.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pattern_hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pattern_hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/soshi/workspace/vivado_tutorial/pattern/pattern.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/soshi/workspace/vivado_tutorial/pattern/pattern.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/soshi/workspace/vivado_tutorial/pattern/pattern.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pattern_hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pattern_hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'reg2dvi/U0'
Finished Parsing XDC File [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'reg2dvi/U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.699 ; gain = 0.000 ; free physical = 249278 ; free virtual = 283533
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.699 ; gain = 0.000 ; free physical = 249278 ; free virtual = 283533
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249352 ; free virtual = 283607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249352 ; free virtual = 283607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for reg2dvi/U0. (constraint file  /home/soshi/workspace/vivado_tutorial/pattern/pattern.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property KEEP_HIERARCHY = SOFT for pattern/syncgen/pckgen/inst. (constraint file  /home/soshi/workspace/vivado_tutorial/pattern/pattern.runs/synth_1/dont_touch.xdc, line 21).
Applied set_property KEEP_HIERARCHY = SOFT for reg2dvi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pattern/syncgen/pckgen. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249352 ; free virtual = 283607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249342 ; free virtual = 283598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 9     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aRst_n in module rgb2dvi is either unconnected or has no load
WARNING: [Synth 8-7129] Port SerialClk in module rgb2dvi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249332 ; free virtual = 283591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'reg2dvi/U0/PixelClk' to 'patterni_2/pattern/syncgen/HCNT_reg[0]/C'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249209 ; free virtual = 283468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249203 ; free virtual = 283463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249204 ; free virtual = 283463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249205 ; free virtual = 283464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249205 ; free virtual = 283464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249205 ; free virtual = 283464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249205 ; free virtual = 283464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249205 ; free virtual = 283464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249205 ; free virtual = 283464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    32|
|3     |LUT1       |    36|
|4     |LUT2       |    76|
|5     |LUT3       |    27|
|6     |LUT4       |    40|
|7     |LUT5       |    33|
|8     |LUT6       |    59|
|9     |MMCME2_ADV |     2|
|10    |OSERDESE2  |     8|
|12    |FDPE       |     8|
|13    |FDRE       |    58|
|14    |FDSE       |     9|
|15    |IBUF       |     2|
|16    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249205 ; free virtual = 283464
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2812.699 ; gain = 0.000 ; free physical = 249259 ; free virtual = 283518
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2812.699 ; gain = 63.949 ; free physical = 249259 ; free virtual = 283518
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.699 ; gain = 0.000 ; free physical = 249255 ; free virtual = 283514
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.699 ; gain = 0.000 ; free physical = 249280 ; free virtual = 283540
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5770579b
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2812.699 ; gain = 64.172 ; free physical = 249481 ; free virtual = 283740
INFO: [Common 17-1381] The checkpoint '/home/soshi/workspace/vivado_tutorial/pattern/pattern.runs/synth_1/pattern_hdmi.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pattern_hdmi_utilization_synth.rpt -pb pattern_hdmi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 19 16:58:21 2023...
