/* Generated by Yosys 0.57+72 (git sha1 fa02d71f6, x86_64-conda-linux-gnu-c++ 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-opensource-eda/conda-opensource-eda/workdir/conda-env/conda-bld/yosys_1757723646908/work=/usr/local/src/conda/yosys-0.57_73_gfa02d71f6 -fdebug-prefix-map=/home/pvc/eda-env/envs/py312=/usr/local/src/conda-prefix -fPIC -O3) */

(* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:160.1-271.10" *)
(* top =  1  *)
(* hdlname = "ring_osc2x13" *)
module ring_osc2x13(reset, enable, dco, ext_trim, trim, clockp);
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:161.11-161.16" *)
  input reset;
  wire reset;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:162.11-162.17" *)
  input enable;
  wire enable;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:163.11-163.14" *)
  input dco;
  wire dco;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:164.18-164.26" *)
  input [25:0] ext_trim;
  wire [25:0] ext_trim;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:165.18-165.22" *)
  input [25:0] trim;
  wire [25:0] trim;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:166.17-166.23" *)
  output [1:0] clockp;
  wire [1:0] clockp;
  wire _00_;
  wire _01_;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:222.16-222.17" *)
  wire \c[0] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:222.16-222.17" *)
  wire \c[1] ;
  (* hdlname = "dstage[0].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[0].id.d0 ;
  (* hdlname = "dstage[0].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[0].id.d1 ;
  (* hdlname = "dstage[0].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[0].id.d2 ;
  (* hdlname = "dstage[0].id in" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:22.11-22.13" *)
  wire \dstage[0].id.in ;
  (* hdlname = "dstage[0].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[0].id.out ;
  (* hdlname = "dstage[0].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[0].id.trim0b ;
  (* hdlname = "dstage[0].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[0].id.trim1b ;
  (* hdlname = "dstage[0].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[0].id.trim[0] ;
  (* hdlname = "dstage[0].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[0].id.trim[1] ;
  (* hdlname = "dstage[0].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[0].id.ts ;
  (* hdlname = "dstage[10].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[10].id.d0 ;
  (* hdlname = "dstage[10].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[10].id.d1 ;
  (* hdlname = "dstage[10].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[10].id.d2 ;
  (* hdlname = "dstage[10].id in" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:22.11-22.13" *)
  wire \dstage[10].id.in ;
  (* hdlname = "dstage[10].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[10].id.out ;
  (* hdlname = "dstage[10].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[10].id.trim0b ;
  (* hdlname = "dstage[10].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[10].id.trim1b ;
  (* hdlname = "dstage[10].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[10].id.trim[0] ;
  (* hdlname = "dstage[10].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[10].id.trim[1] ;
  (* hdlname = "dstage[10].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[10].id.ts ;
  (* hdlname = "dstage[11].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[11].id.d0 ;
  (* hdlname = "dstage[11].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[11].id.d1 ;
  (* hdlname = "dstage[11].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[11].id.d2 ;
  (* hdlname = "dstage[11].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[11].id.out ;
  (* hdlname = "dstage[11].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[11].id.trim0b ;
  (* hdlname = "dstage[11].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[11].id.trim1b ;
  (* hdlname = "dstage[11].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[11].id.trim[0] ;
  (* hdlname = "dstage[11].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[11].id.trim[1] ;
  (* hdlname = "dstage[11].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[11].id.ts ;
  (* hdlname = "dstage[1].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[1].id.d0 ;
  (* hdlname = "dstage[1].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[1].id.d1 ;
  (* hdlname = "dstage[1].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[1].id.d2 ;
  (* hdlname = "dstage[1].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[1].id.out ;
  (* hdlname = "dstage[1].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[1].id.trim0b ;
  (* hdlname = "dstage[1].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[1].id.trim1b ;
  (* hdlname = "dstage[1].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[1].id.trim[0] ;
  (* hdlname = "dstage[1].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[1].id.trim[1] ;
  (* hdlname = "dstage[1].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[1].id.ts ;
  (* hdlname = "dstage[2].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[2].id.d0 ;
  (* hdlname = "dstage[2].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[2].id.d1 ;
  (* hdlname = "dstage[2].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[2].id.d2 ;
  (* hdlname = "dstage[2].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[2].id.out ;
  (* hdlname = "dstage[2].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[2].id.trim0b ;
  (* hdlname = "dstage[2].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[2].id.trim1b ;
  (* hdlname = "dstage[2].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[2].id.trim[0] ;
  (* hdlname = "dstage[2].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[2].id.trim[1] ;
  (* hdlname = "dstage[2].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[2].id.ts ;
  (* hdlname = "dstage[3].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[3].id.d0 ;
  (* hdlname = "dstage[3].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[3].id.d1 ;
  (* hdlname = "dstage[3].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[3].id.d2 ;
  (* hdlname = "dstage[3].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[3].id.out ;
  (* hdlname = "dstage[3].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[3].id.trim0b ;
  (* hdlname = "dstage[3].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[3].id.trim1b ;
  (* hdlname = "dstage[3].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[3].id.trim[0] ;
  (* hdlname = "dstage[3].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[3].id.trim[1] ;
  (* hdlname = "dstage[3].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[3].id.ts ;
  (* hdlname = "dstage[4].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[4].id.d0 ;
  (* hdlname = "dstage[4].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[4].id.d1 ;
  (* hdlname = "dstage[4].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[4].id.d2 ;
  (* hdlname = "dstage[4].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[4].id.out ;
  (* hdlname = "dstage[4].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[4].id.trim0b ;
  (* hdlname = "dstage[4].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[4].id.trim1b ;
  (* hdlname = "dstage[4].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[4].id.trim[0] ;
  (* hdlname = "dstage[4].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[4].id.trim[1] ;
  (* hdlname = "dstage[4].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[4].id.ts ;
  (* hdlname = "dstage[5].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[5].id.d0 ;
  (* hdlname = "dstage[5].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[5].id.d1 ;
  (* hdlname = "dstage[5].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[5].id.d2 ;
  (* hdlname = "dstage[5].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[5].id.out ;
  (* hdlname = "dstage[5].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[5].id.trim0b ;
  (* hdlname = "dstage[5].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[5].id.trim1b ;
  (* hdlname = "dstage[5].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[5].id.trim[0] ;
  (* hdlname = "dstage[5].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[5].id.trim[1] ;
  (* hdlname = "dstage[5].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[5].id.ts ;
  (* hdlname = "dstage[6].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[6].id.d0 ;
  (* hdlname = "dstage[6].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[6].id.d1 ;
  (* hdlname = "dstage[6].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[6].id.d2 ;
  (* hdlname = "dstage[6].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[6].id.out ;
  (* hdlname = "dstage[6].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[6].id.trim0b ;
  (* hdlname = "dstage[6].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[6].id.trim1b ;
  (* hdlname = "dstage[6].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[6].id.trim[0] ;
  (* hdlname = "dstage[6].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[6].id.trim[1] ;
  (* hdlname = "dstage[6].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[6].id.ts ;
  (* hdlname = "dstage[7].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[7].id.d0 ;
  (* hdlname = "dstage[7].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[7].id.d1 ;
  (* hdlname = "dstage[7].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[7].id.d2 ;
  (* hdlname = "dstage[7].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[7].id.out ;
  (* hdlname = "dstage[7].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[7].id.trim0b ;
  (* hdlname = "dstage[7].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[7].id.trim1b ;
  (* hdlname = "dstage[7].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[7].id.trim[0] ;
  (* hdlname = "dstage[7].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[7].id.trim[1] ;
  (* hdlname = "dstage[7].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[7].id.ts ;
  (* hdlname = "dstage[8].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[8].id.d0 ;
  (* hdlname = "dstage[8].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[8].id.d1 ;
  (* hdlname = "dstage[8].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[8].id.d2 ;
  (* hdlname = "dstage[8].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[8].id.out ;
  (* hdlname = "dstage[8].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[8].id.trim0b ;
  (* hdlname = "dstage[8].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[8].id.trim1b ;
  (* hdlname = "dstage[8].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[8].id.trim[0] ;
  (* hdlname = "dstage[8].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[8].id.trim[1] ;
  (* hdlname = "dstage[8].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[8].id.ts ;
  (* hdlname = "dstage[9].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[9].id.d0 ;
  (* hdlname = "dstage[9].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[9].id.d1 ;
  (* hdlname = "dstage[9].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[9].id.d2 ;
  (* hdlname = "dstage[9].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[9].id.trim0b ;
  (* hdlname = "dstage[9].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[9].id.trim1b ;
  (* hdlname = "dstage[9].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[9].id.trim[0] ;
  (* hdlname = "dstage[9].id trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:23.17-23.21" *)
  wire \dstage[9].id.trim[1] ;
  (* hdlname = "dstage[9].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[9].id.ts ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:223.10-223.16" *)
  wire ireset;
  (* hdlname = "iss ctrl0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:86.22-86.28" *)
  wire \iss.ctrl0b ;
  (* hdlname = "iss d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:86.10-86.12" *)
  wire \iss.d0 ;
  (* hdlname = "iss d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:86.14-86.16" *)
  wire \iss.d1 ;
  (* hdlname = "iss d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:86.18-86.20" *)
  wire \iss.d2 ;
  (* hdlname = "iss one" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:86.30-86.33" *)
  wire \iss.one ;
  (* hdlname = "iss trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:87.10-87.16" *)
  wire \iss.trim1b ;
  (* hdlname = "iss trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:82.17-82.21" *)
  wire \iss.trim[0] ;
  (* hdlname = "iss trim" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:82.17-82.21" *)
  wire \iss.trim[1] ;
  gf180mcu_fd_sc_mcu7t5v0__nand2_2 _02_ (
    .A1(enable),
    .A2(reset),
    .ZN(ireset)
  );
  gf180mcu_fd_sc_mcu7t5v0__buf_12 _03_ (
    .I(dco),
    .Z(_00_)
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _04_ (
    .I0(trim[0]),
    .I1(ext_trim[0]),
    .S(_00_),
    .Z(\dstage[0].id.trim[0] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _05_ (
    .I0(trim[10]),
    .I1(ext_trim[10]),
    .S(_00_),
    .Z(\dstage[10].id.trim[0] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _06_ (
    .I0(trim[11]),
    .I1(ext_trim[11]),
    .S(_00_),
    .Z(\dstage[11].id.trim[0] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _07_ (
    .I0(trim[12]),
    .I1(ext_trim[12]),
    .S(_00_),
    .Z(\iss.trim[0] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _08_ (
    .I0(trim[13]),
    .I1(ext_trim[13]),
    .S(_00_),
    .Z(\dstage[0].id.trim[1] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _09_ (
    .I0(trim[14]),
    .I1(ext_trim[14]),
    .S(_00_),
    .Z(\dstage[1].id.trim[1] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _10_ (
    .I0(trim[15]),
    .I1(ext_trim[15]),
    .S(_00_),
    .Z(\dstage[2].id.trim[1] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _11_ (
    .I0(trim[16]),
    .I1(ext_trim[16]),
    .S(_00_),
    .Z(\dstage[3].id.trim[1] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _12_ (
    .I0(trim[17]),
    .I1(ext_trim[17]),
    .S(_00_),
    .Z(\dstage[4].id.trim[1] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _13_ (
    .I0(trim[18]),
    .I1(ext_trim[18]),
    .S(_00_),
    .Z(\dstage[5].id.trim[1] )
  );
  gf180mcu_fd_sc_mcu7t5v0__buf_12 _14_ (
    .I(dco),
    .Z(_01_)
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _15_ (
    .I0(trim[19]),
    .I1(ext_trim[19]),
    .S(_01_),
    .Z(\dstage[6].id.trim[1] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _16_ (
    .I0(trim[1]),
    .I1(ext_trim[1]),
    .S(_01_),
    .Z(\dstage[1].id.trim[0] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _17_ (
    .I0(trim[20]),
    .I1(ext_trim[20]),
    .S(_01_),
    .Z(\dstage[7].id.trim[1] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _18_ (
    .I0(trim[21]),
    .I1(ext_trim[21]),
    .S(_01_),
    .Z(\dstage[8].id.trim[1] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _19_ (
    .I0(trim[22]),
    .I1(ext_trim[22]),
    .S(_01_),
    .Z(\dstage[9].id.trim[1] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _20_ (
    .I0(trim[23]),
    .I1(ext_trim[23]),
    .S(_01_),
    .Z(\dstage[10].id.trim[1] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _21_ (
    .I0(trim[24]),
    .I1(ext_trim[24]),
    .S(_01_),
    .Z(\dstage[11].id.trim[1] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _22_ (
    .I0(trim[25]),
    .I1(ext_trim[25]),
    .S(_01_),
    .Z(\iss.trim[1] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _23_ (
    .I0(trim[2]),
    .I1(ext_trim[2]),
    .S(_01_),
    .Z(\dstage[2].id.trim[0] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_2 _24_ (
    .I0(trim[3]),
    .I1(ext_trim[3]),
    .S(_01_),
    .Z(\dstage[3].id.trim[0] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_4 _25_ (
    .I0(trim[4]),
    .I1(ext_trim[4]),
    .S(dco),
    .Z(\dstage[4].id.trim[0] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_4 _26_ (
    .I0(trim[5]),
    .I1(ext_trim[5]),
    .S(dco),
    .Z(\dstage[5].id.trim[0] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_4 _27_ (
    .I0(trim[6]),
    .I1(ext_trim[6]),
    .S(dco),
    .Z(\dstage[6].id.trim[0] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_4 _28_ (
    .I0(trim[7]),
    .I1(ext_trim[7]),
    .S(dco),
    .Z(\dstage[7].id.trim[0] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_4 _29_ (
    .I0(trim[8]),
    .I1(ext_trim[8]),
    .S(dco),
    .Z(\dstage[8].id.trim[0] )
  );
  gf180mcu_fd_sc_mcu7t5v0__mux2_4 _30_ (
    .I0(trim[9]),
    .I1(ext_trim[9]),
    .S(dco),
    .Z(\dstage[9].id.trim[0] )
  );
  (* hdlname = "dstage[0].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[0].id.delaybuf0  (
    .I(\dstage[0].id.in ),
    .Z(\dstage[0].id.ts )
  );
  (* hdlname = "dstage[0].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[0].id.delaybuf1  (
    .I(\dstage[0].id.ts ),
    .Z(\dstage[0].id.d0 )
  );
  (* hdlname = "dstage[0].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[0].id.delayen0  (
    .EN(\dstage[0].id.trim[0] ),
    .I(\dstage[0].id.d2 ),
    .ZN(\dstage[0].id.out )
  );
  (* hdlname = "dstage[0].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[0].id.delayen1  (
    .EN(\dstage[0].id.trim[1] ),
    .I(\dstage[0].id.d0 ),
    .ZN(\dstage[0].id.d1 )
  );
  (* hdlname = "dstage[0].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[0].id.delayenb0  (
    .EN(\dstage[0].id.trim0b ),
    .I(\dstage[0].id.ts ),
    .ZN(\dstage[0].id.out )
  );
  (* hdlname = "dstage[0].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[0].id.delayenb1  (
    .EN(\dstage[0].id.trim1b ),
    .I(\dstage[0].id.ts ),
    .ZN(\dstage[0].id.d1 )
  );
  (* hdlname = "dstage[0].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[0].id.delayint0  (
    .I(\dstage[0].id.d1 ),
    .ZN(\dstage[0].id.d2 )
  );
  (* hdlname = "dstage[0].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[0].id.trim0bar  (
    .I(\dstage[0].id.trim[0] ),
    .ZN(\dstage[0].id.trim0b )
  );
  (* hdlname = "dstage[0].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[0].id.trim1bar  (
    .I(\dstage[0].id.trim[1] ),
    .ZN(\dstage[0].id.trim1b )
  );
  (* hdlname = "dstage[10].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[10].id.delaybuf0  (
    .I(\dstage[10].id.in ),
    .Z(\dstage[10].id.ts )
  );
  (* hdlname = "dstage[10].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[10].id.delaybuf1  (
    .I(\dstage[10].id.ts ),
    .Z(\dstage[10].id.d0 )
  );
  (* hdlname = "dstage[10].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[10].id.delayen0  (
    .EN(\dstage[10].id.trim[0] ),
    .I(\dstage[10].id.d2 ),
    .ZN(\dstage[10].id.out )
  );
  (* hdlname = "dstage[10].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[10].id.delayen1  (
    .EN(\dstage[10].id.trim[1] ),
    .I(\dstage[10].id.d0 ),
    .ZN(\dstage[10].id.d1 )
  );
  (* hdlname = "dstage[10].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[10].id.delayenb0  (
    .EN(\dstage[10].id.trim0b ),
    .I(\dstage[10].id.ts ),
    .ZN(\dstage[10].id.out )
  );
  (* hdlname = "dstage[10].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[10].id.delayenb1  (
    .EN(\dstage[10].id.trim1b ),
    .I(\dstage[10].id.ts ),
    .ZN(\dstage[10].id.d1 )
  );
  (* hdlname = "dstage[10].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[10].id.delayint0  (
    .I(\dstage[10].id.d1 ),
    .ZN(\dstage[10].id.d2 )
  );
  (* hdlname = "dstage[10].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[10].id.trim0bar  (
    .I(\dstage[10].id.trim[0] ),
    .ZN(\dstage[10].id.trim0b )
  );
  (* hdlname = "dstage[10].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[10].id.trim1bar  (
    .I(\dstage[10].id.trim[1] ),
    .ZN(\dstage[10].id.trim1b )
  );
  (* hdlname = "dstage[11].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[11].id.delaybuf0  (
    .I(\dstage[10].id.out ),
    .Z(\dstage[11].id.ts )
  );
  (* hdlname = "dstage[11].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[11].id.delaybuf1  (
    .I(\dstage[11].id.ts ),
    .Z(\dstage[11].id.d0 )
  );
  (* hdlname = "dstage[11].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[11].id.delayen0  (
    .EN(\dstage[11].id.trim[0] ),
    .I(\dstage[11].id.d2 ),
    .ZN(\dstage[11].id.out )
  );
  (* hdlname = "dstage[11].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[11].id.delayen1  (
    .EN(\dstage[11].id.trim[1] ),
    .I(\dstage[11].id.d0 ),
    .ZN(\dstage[11].id.d1 )
  );
  (* hdlname = "dstage[11].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[11].id.delayenb0  (
    .EN(\dstage[11].id.trim0b ),
    .I(\dstage[11].id.ts ),
    .ZN(\dstage[11].id.out )
  );
  (* hdlname = "dstage[11].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[11].id.delayenb1  (
    .EN(\dstage[11].id.trim1b ),
    .I(\dstage[11].id.ts ),
    .ZN(\dstage[11].id.d1 )
  );
  (* hdlname = "dstage[11].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[11].id.delayint0  (
    .I(\dstage[11].id.d1 ),
    .ZN(\dstage[11].id.d2 )
  );
  (* hdlname = "dstage[11].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[11].id.trim0bar  (
    .I(\dstage[11].id.trim[0] ),
    .ZN(\dstage[11].id.trim0b )
  );
  (* hdlname = "dstage[11].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[11].id.trim1bar  (
    .I(\dstage[11].id.trim[1] ),
    .ZN(\dstage[11].id.trim1b )
  );
  (* hdlname = "dstage[1].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[1].id.delaybuf0  (
    .I(\dstage[0].id.out ),
    .Z(\dstage[1].id.ts )
  );
  (* hdlname = "dstage[1].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[1].id.delaybuf1  (
    .I(\dstage[1].id.ts ),
    .Z(\dstage[1].id.d0 )
  );
  (* hdlname = "dstage[1].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[1].id.delayen0  (
    .EN(\dstage[1].id.trim[0] ),
    .I(\dstage[1].id.d2 ),
    .ZN(\dstage[1].id.out )
  );
  (* hdlname = "dstage[1].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[1].id.delayen1  (
    .EN(\dstage[1].id.trim[1] ),
    .I(\dstage[1].id.d0 ),
    .ZN(\dstage[1].id.d1 )
  );
  (* hdlname = "dstage[1].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[1].id.delayenb0  (
    .EN(\dstage[1].id.trim0b ),
    .I(\dstage[1].id.ts ),
    .ZN(\dstage[1].id.out )
  );
  (* hdlname = "dstage[1].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[1].id.delayenb1  (
    .EN(\dstage[1].id.trim1b ),
    .I(\dstage[1].id.ts ),
    .ZN(\dstage[1].id.d1 )
  );
  (* hdlname = "dstage[1].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[1].id.delayint0  (
    .I(\dstage[1].id.d1 ),
    .ZN(\dstage[1].id.d2 )
  );
  (* hdlname = "dstage[1].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[1].id.trim0bar  (
    .I(\dstage[1].id.trim[0] ),
    .ZN(\dstage[1].id.trim0b )
  );
  (* hdlname = "dstage[1].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[1].id.trim1bar  (
    .I(\dstage[1].id.trim[1] ),
    .ZN(\dstage[1].id.trim1b )
  );
  (* hdlname = "dstage[2].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[2].id.delaybuf0  (
    .I(\dstage[1].id.out ),
    .Z(\dstage[2].id.ts )
  );
  (* hdlname = "dstage[2].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[2].id.delaybuf1  (
    .I(\dstage[2].id.ts ),
    .Z(\dstage[2].id.d0 )
  );
  (* hdlname = "dstage[2].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[2].id.delayen0  (
    .EN(\dstage[2].id.trim[0] ),
    .I(\dstage[2].id.d2 ),
    .ZN(\dstage[2].id.out )
  );
  (* hdlname = "dstage[2].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[2].id.delayen1  (
    .EN(\dstage[2].id.trim[1] ),
    .I(\dstage[2].id.d0 ),
    .ZN(\dstage[2].id.d1 )
  );
  (* hdlname = "dstage[2].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[2].id.delayenb0  (
    .EN(\dstage[2].id.trim0b ),
    .I(\dstage[2].id.ts ),
    .ZN(\dstage[2].id.out )
  );
  (* hdlname = "dstage[2].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[2].id.delayenb1  (
    .EN(\dstage[2].id.trim1b ),
    .I(\dstage[2].id.ts ),
    .ZN(\dstage[2].id.d1 )
  );
  (* hdlname = "dstage[2].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[2].id.delayint0  (
    .I(\dstage[2].id.d1 ),
    .ZN(\dstage[2].id.d2 )
  );
  (* hdlname = "dstage[2].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[2].id.trim0bar  (
    .I(\dstage[2].id.trim[0] ),
    .ZN(\dstage[2].id.trim0b )
  );
  (* hdlname = "dstage[2].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[2].id.trim1bar  (
    .I(\dstage[2].id.trim[1] ),
    .ZN(\dstage[2].id.trim1b )
  );
  (* hdlname = "dstage[3].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[3].id.delaybuf0  (
    .I(\dstage[2].id.out ),
    .Z(\dstage[3].id.ts )
  );
  (* hdlname = "dstage[3].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[3].id.delaybuf1  (
    .I(\dstage[3].id.ts ),
    .Z(\dstage[3].id.d0 )
  );
  (* hdlname = "dstage[3].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[3].id.delayen0  (
    .EN(\dstage[3].id.trim[0] ),
    .I(\dstage[3].id.d2 ),
    .ZN(\dstage[3].id.out )
  );
  (* hdlname = "dstage[3].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[3].id.delayen1  (
    .EN(\dstage[3].id.trim[1] ),
    .I(\dstage[3].id.d0 ),
    .ZN(\dstage[3].id.d1 )
  );
  (* hdlname = "dstage[3].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[3].id.delayenb0  (
    .EN(\dstage[3].id.trim0b ),
    .I(\dstage[3].id.ts ),
    .ZN(\dstage[3].id.out )
  );
  (* hdlname = "dstage[3].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[3].id.delayenb1  (
    .EN(\dstage[3].id.trim1b ),
    .I(\dstage[3].id.ts ),
    .ZN(\dstage[3].id.d1 )
  );
  (* hdlname = "dstage[3].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[3].id.delayint0  (
    .I(\dstage[3].id.d1 ),
    .ZN(\dstage[3].id.d2 )
  );
  (* hdlname = "dstage[3].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[3].id.trim0bar  (
    .I(\dstage[3].id.trim[0] ),
    .ZN(\dstage[3].id.trim0b )
  );
  (* hdlname = "dstage[3].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[3].id.trim1bar  (
    .I(\dstage[3].id.trim[1] ),
    .ZN(\dstage[3].id.trim1b )
  );
  (* hdlname = "dstage[4].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[4].id.delaybuf0  (
    .I(\dstage[3].id.out ),
    .Z(\dstage[4].id.ts )
  );
  (* hdlname = "dstage[4].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[4].id.delaybuf1  (
    .I(\dstage[4].id.ts ),
    .Z(\dstage[4].id.d0 )
  );
  (* hdlname = "dstage[4].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[4].id.delayen0  (
    .EN(\dstage[4].id.trim[0] ),
    .I(\dstage[4].id.d2 ),
    .ZN(\dstage[4].id.out )
  );
  (* hdlname = "dstage[4].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[4].id.delayen1  (
    .EN(\dstage[4].id.trim[1] ),
    .I(\dstage[4].id.d0 ),
    .ZN(\dstage[4].id.d1 )
  );
  (* hdlname = "dstage[4].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[4].id.delayenb0  (
    .EN(\dstage[4].id.trim0b ),
    .I(\dstage[4].id.ts ),
    .ZN(\dstage[4].id.out )
  );
  (* hdlname = "dstage[4].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[4].id.delayenb1  (
    .EN(\dstage[4].id.trim1b ),
    .I(\dstage[4].id.ts ),
    .ZN(\dstage[4].id.d1 )
  );
  (* hdlname = "dstage[4].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[4].id.delayint0  (
    .I(\dstage[4].id.d1 ),
    .ZN(\dstage[4].id.d2 )
  );
  (* hdlname = "dstage[4].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[4].id.trim0bar  (
    .I(\dstage[4].id.trim[0] ),
    .ZN(\dstage[4].id.trim0b )
  );
  (* hdlname = "dstage[4].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[4].id.trim1bar  (
    .I(\dstage[4].id.trim[1] ),
    .ZN(\dstage[4].id.trim1b )
  );
  (* hdlname = "dstage[5].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[5].id.delaybuf0  (
    .I(\dstage[4].id.out ),
    .Z(\dstage[5].id.ts )
  );
  (* hdlname = "dstage[5].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[5].id.delaybuf1  (
    .I(\dstage[5].id.ts ),
    .Z(\dstage[5].id.d0 )
  );
  (* hdlname = "dstage[5].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[5].id.delayen0  (
    .EN(\dstage[5].id.trim[0] ),
    .I(\dstage[5].id.d2 ),
    .ZN(\dstage[5].id.out )
  );
  (* hdlname = "dstage[5].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[5].id.delayen1  (
    .EN(\dstage[5].id.trim[1] ),
    .I(\dstage[5].id.d0 ),
    .ZN(\dstage[5].id.d1 )
  );
  (* hdlname = "dstage[5].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[5].id.delayenb0  (
    .EN(\dstage[5].id.trim0b ),
    .I(\dstage[5].id.ts ),
    .ZN(\dstage[5].id.out )
  );
  (* hdlname = "dstage[5].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[5].id.delayenb1  (
    .EN(\dstage[5].id.trim1b ),
    .I(\dstage[5].id.ts ),
    .ZN(\dstage[5].id.d1 )
  );
  (* hdlname = "dstage[5].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[5].id.delayint0  (
    .I(\dstage[5].id.d1 ),
    .ZN(\dstage[5].id.d2 )
  );
  (* hdlname = "dstage[5].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[5].id.trim0bar  (
    .I(\dstage[5].id.trim[0] ),
    .ZN(\dstage[5].id.trim0b )
  );
  (* hdlname = "dstage[5].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[5].id.trim1bar  (
    .I(\dstage[5].id.trim[1] ),
    .ZN(\dstage[5].id.trim1b )
  );
  (* hdlname = "dstage[6].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[6].id.delaybuf0  (
    .I(\dstage[5].id.out ),
    .Z(\dstage[6].id.ts )
  );
  (* hdlname = "dstage[6].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[6].id.delaybuf1  (
    .I(\dstage[6].id.ts ),
    .Z(\dstage[6].id.d0 )
  );
  (* hdlname = "dstage[6].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[6].id.delayen0  (
    .EN(\dstage[6].id.trim[0] ),
    .I(\dstage[6].id.d2 ),
    .ZN(\dstage[6].id.out )
  );
  (* hdlname = "dstage[6].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[6].id.delayen1  (
    .EN(\dstage[6].id.trim[1] ),
    .I(\dstage[6].id.d0 ),
    .ZN(\dstage[6].id.d1 )
  );
  (* hdlname = "dstage[6].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[6].id.delayenb0  (
    .EN(\dstage[6].id.trim0b ),
    .I(\dstage[6].id.ts ),
    .ZN(\dstage[6].id.out )
  );
  (* hdlname = "dstage[6].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[6].id.delayenb1  (
    .EN(\dstage[6].id.trim1b ),
    .I(\dstage[6].id.ts ),
    .ZN(\dstage[6].id.d1 )
  );
  (* hdlname = "dstage[6].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[6].id.delayint0  (
    .I(\dstage[6].id.d1 ),
    .ZN(\dstage[6].id.d2 )
  );
  (* hdlname = "dstage[6].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[6].id.trim0bar  (
    .I(\dstage[6].id.trim[0] ),
    .ZN(\dstage[6].id.trim0b )
  );
  (* hdlname = "dstage[6].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[6].id.trim1bar  (
    .I(\dstage[6].id.trim[1] ),
    .ZN(\dstage[6].id.trim1b )
  );
  (* hdlname = "dstage[7].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[7].id.delaybuf0  (
    .I(\dstage[6].id.out ),
    .Z(\dstage[7].id.ts )
  );
  (* hdlname = "dstage[7].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[7].id.delaybuf1  (
    .I(\dstage[7].id.ts ),
    .Z(\dstage[7].id.d0 )
  );
  (* hdlname = "dstage[7].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[7].id.delayen0  (
    .EN(\dstage[7].id.trim[0] ),
    .I(\dstage[7].id.d2 ),
    .ZN(\dstage[7].id.out )
  );
  (* hdlname = "dstage[7].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[7].id.delayen1  (
    .EN(\dstage[7].id.trim[1] ),
    .I(\dstage[7].id.d0 ),
    .ZN(\dstage[7].id.d1 )
  );
  (* hdlname = "dstage[7].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[7].id.delayenb0  (
    .EN(\dstage[7].id.trim0b ),
    .I(\dstage[7].id.ts ),
    .ZN(\dstage[7].id.out )
  );
  (* hdlname = "dstage[7].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[7].id.delayenb1  (
    .EN(\dstage[7].id.trim1b ),
    .I(\dstage[7].id.ts ),
    .ZN(\dstage[7].id.d1 )
  );
  (* hdlname = "dstage[7].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[7].id.delayint0  (
    .I(\dstage[7].id.d1 ),
    .ZN(\dstage[7].id.d2 )
  );
  (* hdlname = "dstage[7].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[7].id.trim0bar  (
    .I(\dstage[7].id.trim[0] ),
    .ZN(\dstage[7].id.trim0b )
  );
  (* hdlname = "dstage[7].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[7].id.trim1bar  (
    .I(\dstage[7].id.trim[1] ),
    .ZN(\dstage[7].id.trim1b )
  );
  (* hdlname = "dstage[8].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[8].id.delaybuf0  (
    .I(\dstage[7].id.out ),
    .Z(\dstage[8].id.ts )
  );
  (* hdlname = "dstage[8].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[8].id.delaybuf1  (
    .I(\dstage[8].id.ts ),
    .Z(\dstage[8].id.d0 )
  );
  (* hdlname = "dstage[8].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[8].id.delayen0  (
    .EN(\dstage[8].id.trim[0] ),
    .I(\dstage[8].id.d2 ),
    .ZN(\dstage[8].id.out )
  );
  (* hdlname = "dstage[8].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[8].id.delayen1  (
    .EN(\dstage[8].id.trim[1] ),
    .I(\dstage[8].id.d0 ),
    .ZN(\dstage[8].id.d1 )
  );
  (* hdlname = "dstage[8].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[8].id.delayenb0  (
    .EN(\dstage[8].id.trim0b ),
    .I(\dstage[8].id.ts ),
    .ZN(\dstage[8].id.out )
  );
  (* hdlname = "dstage[8].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[8].id.delayenb1  (
    .EN(\dstage[8].id.trim1b ),
    .I(\dstage[8].id.ts ),
    .ZN(\dstage[8].id.d1 )
  );
  (* hdlname = "dstage[8].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[8].id.delayint0  (
    .I(\dstage[8].id.d1 ),
    .ZN(\dstage[8].id.d2 )
  );
  (* hdlname = "dstage[8].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[8].id.trim0bar  (
    .I(\dstage[8].id.trim[0] ),
    .ZN(\dstage[8].id.trim0b )
  );
  (* hdlname = "dstage[8].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[8].id.trim1bar  (
    .I(\dstage[8].id.trim[1] ),
    .ZN(\dstage[8].id.trim1b )
  );
  (* hdlname = "dstage[9].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[9].id.delaybuf0  (
    .I(\dstage[8].id.out ),
    .Z(\dstage[9].id.ts )
  );
  (* hdlname = "dstage[9].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[9].id.delaybuf1  (
    .I(\dstage[9].id.ts ),
    .Z(\dstage[9].id.d0 )
  );
  (* hdlname = "dstage[9].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[9].id.delayen0  (
    .EN(\dstage[9].id.trim[0] ),
    .I(\dstage[9].id.d2 ),
    .ZN(\dstage[10].id.in )
  );
  (* hdlname = "dstage[9].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[9].id.delayen1  (
    .EN(\dstage[9].id.trim[1] ),
    .I(\dstage[9].id.d0 ),
    .ZN(\dstage[9].id.d1 )
  );
  (* hdlname = "dstage[9].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[9].id.delayenb0  (
    .EN(\dstage[9].id.trim0b ),
    .I(\dstage[9].id.ts ),
    .ZN(\dstage[10].id.in )
  );
  (* hdlname = "dstage[9].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[9].id.delayenb1  (
    .EN(\dstage[9].id.trim1b ),
    .I(\dstage[9].id.ts ),
    .ZN(\dstage[9].id.d1 )
  );
  (* hdlname = "dstage[9].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[9].id.delayint0  (
    .I(\dstage[9].id.d1 ),
    .ZN(\dstage[9].id.d2 )
  );
  (* hdlname = "dstage[9].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[9].id.trim0bar  (
    .I(\dstage[9].id.trim[0] ),
    .ZN(\dstage[9].id.trim0b )
  );
  (* hdlname = "dstage[9].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[9].id.trim1bar  (
    .I(\dstage[9].id.trim[1] ),
    .ZN(\dstage[9].id.trim1b )
  );
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:252.39-255.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 ibufp00 (
    .I(\dstage[0].id.in ),
    .ZN(\c[0] )
  );
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:256.39-259.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_8 ibufp01 (
    .I(\c[0] ),
    .ZN(clockp[0])
  );
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:260.39-263.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 ibufp10 (
    .I(\dstage[5].id.out ),
    .ZN(\c[1] )
  );
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:264.39-267.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_8 ibufp11 (
    .I(\c[1] ),
    .ZN(clockp[1])
  );
  (* hdlname = "iss const1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:140.35-142.6" *)
  gf180mcu_fd_sc_mcu7t5v0__tieh \iss.const1  (
    .Z(\iss.one )
  );
  (* hdlname = "iss ctrlen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:134.37-138.6" *)
  gf180mcu_fd_sc_mcu7t5v0__nor2_2 \iss.ctrlen0  (
    .A1(ireset),
    .A2(\iss.trim[0] ),
    .ZN(\iss.ctrl0b )
  );
  (* hdlname = "iss delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:94.39-97.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \iss.delaybuf0  (
    .I(\dstage[11].id.out ),
    .Z(\iss.d0 )
  );
  (* hdlname = "iss delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:116.37-120.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \iss.delayen0  (
    .EN(\iss.trim[0] ),
    .I(\iss.d2 ),
    .ZN(\dstage[0].id.in )
  );
  (* hdlname = "iss delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:99.37-103.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \iss.delayen1  (
    .EN(\iss.trim[1] ),
    .I(\iss.d0 ),
    .ZN(\iss.d1 )
  );
  (* hdlname = "iss delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:122.37-126.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \iss.delayenb0  (
    .EN(\iss.ctrl0b ),
    .I(\dstage[11].id.out ),
    .ZN(\dstage[0].id.in )
  );
  (* hdlname = "iss delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:105.37-109.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \iss.delayenb1  (
    .EN(\iss.trim1b ),
    .I(\dstage[11].id.out ),
    .ZN(\iss.d1 )
  );
  (* hdlname = "iss delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:111.39-114.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1 \iss.delayint0  (
    .I(\iss.d1 ),
    .ZN(\iss.d2 )
  );
  (* hdlname = "iss reseten0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:128.37-132.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_1 \iss.reseten0  (
    .EN(ireset),
    .I(\iss.one ),
    .ZN(\dstage[0].id.in )
  );
  (* hdlname = "iss trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:89.36-92.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \iss.trim1bar  (
    .I(\iss.trim[1] ),
    .ZN(\iss.trim1b )
  );
endmodule
