Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun  4 16:16:56 2023
| Host         : IronPatriot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder8_timing_summary_routed.rpt -pb adder8_timing_summary_routed.pb -rpx adder8_timing_summary_routed.rpx -warn_on_violation
| Design       : adder8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
virtual_clock  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.716ns  (logic 5.457ns (39.782%)  route 8.260ns (60.218%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           3.865     5.319    b_IBUF[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I1_O)        0.124     5.443 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.686     6.129    carry_1
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.124     6.253 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.656     6.910    carry_3
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.124     7.034 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.180     8.214    carry_5
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     8.338 r  s_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.872    10.210    s_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.716 r  s_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.716    s[6]
    U14                                                               r  s[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.694ns  (logic 5.455ns (39.832%)  route 8.239ns (60.168%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           3.865     5.319    b_IBUF[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I1_O)        0.124     5.443 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.686     6.129    carry_1
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.124     6.253 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.656     6.910    carry_3
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.124     7.034 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.166     8.200    carry_5
    SLICE_X0Y6           LUT6 (Prop_lut6_I3_O)        0.124     8.324 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.865    10.190    cout_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.694 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000    13.694    cout
    V13                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.162ns  (logic 5.451ns (41.416%)  route 7.711ns (58.584%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           3.865     5.319    b_IBUF[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I1_O)        0.124     5.443 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.686     6.129    carry_1
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.124     6.253 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.656     6.910    carry_3
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.124     7.034 r  cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.790     7.824    carry_5
    SLICE_X0Y6           LUT6 (Prop_lut6_I3_O)        0.124     7.948 r  s_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.713     9.661    s_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.162 r  s_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.162    s[7]
    V14                                                               r  s[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.459ns  (logic 5.341ns (42.870%)  route 7.118ns (57.130%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           3.865     5.319    b_IBUF[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I1_O)        0.124     5.443 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.686     6.129    carry_1
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.124     6.253 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.645     6.899    carry_3
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.124     7.023 r  s_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.922     8.944    s_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.459 r  s_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.459    s[5]
    U15                                                               r  s[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.371ns  (logic 5.335ns (43.127%)  route 7.036ns (56.873%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           3.865     5.319    b_IBUF[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I1_O)        0.124     5.443 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.686     6.129    carry_1
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.124     6.253 r  s_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.675     6.928    carry_3
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.124     7.052 r  s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.810     8.862    s_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.371 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.371    s[4]
    W18                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.762ns  (logic 5.338ns (45.387%)  route 6.423ns (54.613%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           3.865     5.319    b_IBUF[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I4_O)        0.152     5.471 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.558     8.030    s_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    11.762 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.762    s[1]
    E19                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.471ns  (logic 5.203ns (45.360%)  route 6.268ns (54.639%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           3.865     5.319    b_IBUF[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I1_O)        0.124     5.443 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.691     6.134    carry_1
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.258 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     7.970    s_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.471 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.471    s[2]
    U19                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.186ns  (logic 5.212ns (46.590%)  route 5.974ns (53.410%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           3.865     5.319    b_IBUF[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I1_O)        0.124     5.443 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.285     5.728    carry_1
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.852 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.825     7.677    s_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.186 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.186    s[3]
    V19                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.675ns  (logic 5.083ns (47.620%)  route 5.591ns (52.380%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           3.370     4.825    b_IBUF[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     4.949 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.221     7.170    s_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.675 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.675    s[0]
    U16                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[7]
                            (input port)
  Destination:            s[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.474ns (65.800%)  route 0.766ns (34.200%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  a[7] (IN)
                         net (fo=0)                   0.000     0.000    a[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  a_IBUF[7]_inst/O
                         net (fo=2, routed)           0.409     0.636    a_IBUF[7]
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.045     0.681 r  s_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.038    s_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.240 r  s_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.240    s[7]
    V14                                                               r  s[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.479ns (64.300%)  route 0.821ns (35.700%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.468     0.700    a_IBUF[2]
    SLICE_X1Y16          LUT4 (Prop_lut4_I2_O)        0.045     0.745 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.098    s_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.300 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.300    s[2]
    U19                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[7]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.477ns (64.164%)  route 0.825ns (35.836%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  a[7] (IN)
                         net (fo=0)                   0.000     0.000    a[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  a_IBUF[7]_inst/O
                         net (fo=2, routed)           0.420     0.646    a_IBUF[7]
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.045     0.691 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.405     1.097    cout_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.302 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.302    cout
    V13                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.487ns (62.727%)  route 0.884ns (37.273%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.492     0.724    a_IBUF[2]
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.045     0.769 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.160    s_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.370 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.370    s[3]
    V19                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.474ns (61.409%)  route 0.926ns (38.591%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  a_IBUF[4]_inst/O
                         net (fo=3, routed)           0.535     0.754    a_IBUF[4]
    SLICE_X0Y16          LUT4 (Prop_lut4_I2_O)        0.045     0.799 r  s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.190    s_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.400 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.400    s[4]
    W18                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            s[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.470ns (60.909%)  route 0.944ns (39.091%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  a_IBUF[6]_inst/O
                         net (fo=3, routed)           0.524     0.742    a_IBUF[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.045     0.787 r  s_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.419     1.206    s_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.414 r  s_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.414    s[6]
    U14                                                               r  s[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[5]
                            (input port)
  Destination:            s[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.495ns (61.440%)  route 0.938ns (38.560%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  a[5] (IN)
                         net (fo=0)                   0.000     0.000    a[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  a_IBUF[5]_inst/O
                         net (fo=2, routed)           0.488     0.722    a_IBUF[5]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.045     0.767 r  s_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.450     1.217    s_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.433 r  s_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.433    s[5]
    U15                                                               r  s[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.472ns (56.941%)  route 1.113ns (43.059%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           0.547     0.768    a_IBUF[0]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.813 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.566     1.379    s_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.585 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.585    s[0]
    U16                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.550ns (56.779%)  route 1.180ns (43.221%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  ctrl (IN)
                         net (fo=0)                   0.000     0.000    ctrl
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  ctrl_IBUF_inst/O
                         net (fo=11, routed)          0.455     0.664    ctrl_IBUF
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.048     0.712 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.725     1.437    s_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     2.730 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.730    s[1]
    E19                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------





