{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715066209251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715066209251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 01:16:49 2024 " "Processing started: Tue May 07 01:16:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715066209251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066209251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066209252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715066209687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715066209687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/sumador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/sumador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_tb " "Found entity 1: sumador_tb" {  } { { "testbench/sumador_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/sumador_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/program_counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/program_counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_tb " "Found entity 1: program_counter_tb" {  } { { "testbench/program_counter_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/program_counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mux2_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/mux2_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_tb " "Found entity 1: mux2_1_tb" {  } { { "testbench/mux2_1_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/mux2_1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/if_id_reg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/if_id_reg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg_tb " "Found entity 1: IF_ID_Reg_tb" {  } { { "testbench/IF_ID_Reg_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/IF_ID_Reg_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "InstructionFetch/sumador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "InstructionFetch/program_counter.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/program_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "InstructionFetch/mux2_1.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/if_id_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/if_id_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg " "Found entity 1: IF_ID_Reg" {  } { { "InstructionFetch/IF_ID_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IF_ID_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 new_clk " "Found entity 1: new_clk" {  } { { "new_clk.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/new_clk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Docode/extend.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Docode/register_file.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/register_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/register_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/register_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "testbench/register_file_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/register_file_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_tb " "Found entity 1: extend_tb" {  } { { "testbench/extend_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/extend_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Docode/Control_Unit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/exe_mem_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/exe_mem_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_MEM_Reg " "Found entity 1: EXE_MEM_Reg" {  } { { "Execute/EXE_MEM_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/EXE_MEM_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Execute/alu.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/sumadorexe.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/sumadorexe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorExe " "Found entity 1: sumadorExe" {  } { { "Execute/sumadorExe.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/sumadorExe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/mux_exe.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/mux_exe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Exe " "Found entity 1: mux_Exe" {  } { { "Execute/mux_Exe.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/mux_Exe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/compuerta.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/compuerta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta " "Found entity 1: compuerta" {  } { { "Execute/compuerta.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/compuerta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/compuerta_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/compuerta_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_tb " "Found entity 1: compuerta_tb" {  } { { "testbench/compuerta_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/compuerta_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/control_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/control_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_tb " "Found entity 1: Control_Unit_tb" {  } { { "testbench/Control_Unit_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/Control_Unit_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/id_exe_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/id_exe_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE_Reg " "Found entity 1: ID_EXE_Reg" {  } { { "Docode/ID_EXE_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/ID_EXE_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/id_exe_reg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/id_exe_reg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE_Reg_tb " "Found entity 1: ID_EXE_Reg_tb" {  } { { "testbench/ID_EXE_Reg_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/ID_EXE_Reg_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/mem_wb_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/mem_wb_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Reg " "Found entity 1: MEM_WB_Reg" {  } { { "Memory/MEM_WB_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/MEM_WB_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback/mux_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback/mux_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_WB " "Found entity 1: mux_WB" {  } { { "WriteBack/mux_WB.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/WriteBack/mux_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "InstructionFetch/fetch.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "testbench/fetch_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/fetch_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "Docode/decode.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory/memory.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/decode_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/decode_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tb " "Found entity 1: decode_tb" {  } { { "testbench/decode_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/decode_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "testbench/memory_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/memory_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga/vga.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "vga/pll.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vga/vgaController.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "vga/videoGen.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/shiftlpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/shiftlpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLPC " "Found entity 1: shiftLPC" {  } { { "Docode/shiftLPC.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/shiftLPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/shiftlpc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/shiftlpc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLPC_tb " "Found entity 1: shiftLPC_tb" {  } { { "testbench/shiftLPC_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/shiftLPC_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/muxdeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/muxdeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxDeco " "Found entity 1: muxDeco" {  } { { "Docode/muxDeco.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/muxDeco.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/muxsrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/muxsrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxSrc " "Found entity 1: muxSrc" {  } { { "Docode/muxSrc.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/muxSrc.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/aluflags.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/aluflags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluFlags " "Found entity 1: aluFlags" {  } { { "Execute/aluFlags.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/aluFlags.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216775 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "procesador.sv(114) " "Verilog HDL Instantiation warning at procesador.sv(114): instance has no name" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 114 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715066216776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "procesador " "Elaborating entity \"procesador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715066216839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_inst " "Elaborating entity \"vga\" for hierarchy \"vga:vga_inst\"" {  } { { "procesador.sv" "vga_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga:vga_inst\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga:vga_inst\|pll:vgapll\"" {  } { { "vga/vga.sv" "vgapll" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga:vga_inst\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga:vga_inst\|vgaController:vgaCont\"" {  } { { "vga/vga.sv" "vgaCont" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga:vga_inst\|videoGen:vgaVideoGen " "Elaborating entity \"videoGen\" for hierarchy \"vga:vga_inst\|videoGen:vgaVideoGen\"" {  } { { "vga/vga.sv" "vgaVideoGen" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216846 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "address videoGen.sv(7) " "Output port \"address\" at videoGen.sv(7) has no driver" {  } { { "vga/videoGen.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/videoGen.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715066216847 "|procesador|vga:vga_inst|videoGen:vgaVideoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:muxPC " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:muxPC\"" {  } { { "procesador.sv" "muxPC" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc_inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc_inst\"" {  } { { "procesador.sv" "pc_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:sum_inst " "Elaborating entity \"sumador\" for hierarchy \"sumador:sum_inst\"" {  } { { "procesador.sv" "sum_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216850 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imem.v 1 1 " "Using design file imem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMem " "Found entity 1: IMem" {  } { { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216859 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715066216859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMem IMem:IMem_inst " "Elaborating entity \"IMem\" for hierarchy \"IMem:IMem_inst\"" {  } { { "procesador.sv" "IMem_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMem:IMem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IMem:IMem_inst\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMem:IMem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IMem:IMem_inst\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMem:IMem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"IMem:IMem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file iMem.mif " "Parameter \"init_file\" = \"iMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216903 ""}  } { { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715066216903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88o1 " "Found entity 1: altsyncram_88o1" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066216948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_88o1 IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated " "Elaborating entity \"altsyncram_88o1\" for hierarchy \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Reg IF_ID_Reg:fetch " "Elaborating entity \"IF_ID_Reg\" for hierarchy \"IF_ID_Reg:fetch\"" {  } { { "procesador.sv" "fetch" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:ext_inst " "Elaborating entity \"extend\" for hierarchy \"extend:ext_inst\"" {  } { { "procesador.sv" "ext_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxDeco muxDeco:muxRF1 " "Elaborating entity \"muxDeco\" for hierarchy \"muxDeco:muxRF1\"" {  } { { "procesador.sv" "muxRF1" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSrc muxSrc:muxSrc1 " "Elaborating entity \"muxSrc\" for hierarchy \"muxSrc:muxSrc1\"" {  } { { "procesador.sv" "muxSrc1" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:regFile_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:regFile_inst\"" {  } { { "procesador.sv" "regFile_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:control_inst " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:control_inst\"" {  } { { "procesador.sv" "control_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216958 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readDataVGATemp Control_Unit.sv(18) " "Verilog HDL Always Construct warning at Control_Unit.sv(18): inferring latch(es) for variable \"readDataVGATemp\", which holds its previous value in one or more paths through the always construct" {  } { { "Docode/Control_Unit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/Control_Unit.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715066216960 "|procesador|Control_Unit:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readDataVGATemp Control_Unit.sv(18) " "Inferred latch for \"readDataVGATemp\" at Control_Unit.sv(18)" {  } { { "Docode/Control_Unit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/Control_Unit.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066216960 "|procesador|Control_Unit:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLPC shiftLPC:comb_3 " "Elaborating entity \"shiftLPC\" for hierarchy \"shiftLPC:comb_3\"" {  } { { "procesador.sv" "comb_3" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXE_Reg ID_EXE_Reg:decode " "Elaborating entity \"ID_EXE_Reg\" for hierarchy \"ID_EXE_Reg:decode\"" {  } { { "procesador.sv" "decode" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_Exe mux_Exe:muxExe_inst " "Elaborating entity \"mux_Exe\" for hierarchy \"mux_Exe:muxExe_inst\"" {  } { { "procesador.sv" "muxExe_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "procesador.sv" "alu_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216963 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "alu.sv(45) " "Verilog HDL Case Statement warning at alu.sv(45): case item expression covers a value already covered by a previous case item" {  } { { "Execute/alu.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/alu.sv" 45 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1715066216965 "|procesador|alu:alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluFlags aluFlags:aluFlags_inst " "Elaborating entity \"aluFlags\" for hierarchy \"aluFlags:aluFlags_inst\"" {  } { { "procesador.sv" "aluFlags_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta compuerta:compuerta_inst " "Elaborating entity \"compuerta\" for hierarchy \"compuerta:compuerta_inst\"" {  } { { "procesador.sv" "compuerta_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_MEM_Reg EXE_MEM_Reg:EMReg_inst " "Elaborating entity \"EXE_MEM_Reg\" for hierarchy \"EXE_MEM_Reg:EMReg_inst\"" {  } { { "procesador.sv" "EMReg_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:dataMem_inst " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:dataMem_inst\"" {  } { { "procesador.sv" "dataMem_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMem:dataMem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\"" {  } { { "Memory/DataMem.v" "altsyncram_component" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMem:dataMem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\"" {  } { { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066216981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMem:dataMem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Memory/DataMem.mif " "Parameter \"init_file\" = \"./Memory/DataMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715066216981 ""}  } { { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715066216981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2bp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2bp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2bp1 " "Found entity 1: altsyncram_2bp1" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715066217026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066217026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2bp1 DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated " "Elaborating entity \"altsyncram_2bp1\" for hierarchy \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066217027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Reg MEM_WB_Reg:memory " "Elaborating entity \"MEM_WB_Reg\" for hierarchy \"MEM_WB_Reg:memory\"" {  } { { "procesador.sv" "memory" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066217029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_WB mux_WB:mux3a1_inst " "Elaborating entity \"mux_WB\" for hierarchy \"mux_WB:mux3a1_inst\"" {  } { { "procesador.sv" "mux3a1_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066217031 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[15\] " "Net \"source\[15\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[15\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[14\] " "Net \"source\[14\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[14\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[13\] " "Net \"source\[13\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[13\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[12\] " "Net \"source\[12\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[12\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[11\] " "Net \"source\[11\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[11\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[10\] " "Net \"source\[10\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[10\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[9\] " "Net \"source\[9\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[9\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[8\] " "Net \"source\[8\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[8\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[7\] " "Net \"source\[7\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[7\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[6\] " "Net \"source\[6\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[6\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[5\] " "Net \"source\[5\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[5\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[4\] " "Net \"source\[4\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[4\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[3\] " "Net \"source\[3\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[3\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[2\] " "Net \"source\[2\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[2\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[1\] " "Net \"source\[1\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[1\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217090 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715066217090 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[15\] " "Net \"source\[15\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[15\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[14\] " "Net \"source\[14\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[14\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[13\] " "Net \"source\[13\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[13\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[12\] " "Net \"source\[12\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[12\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[11\] " "Net \"source\[11\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[11\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[10\] " "Net \"source\[10\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[10\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[9\] " "Net \"source\[9\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[9\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[8\] " "Net \"source\[8\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[8\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[7\] " "Net \"source\[7\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[7\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[6\] " "Net \"source\[6\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[6\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[5\] " "Net \"source\[5\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[5\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[4\] " "Net \"source\[4\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[4\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[3\] " "Net \"source\[3\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[3\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[2\] " "Net \"source\[2\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[2\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[1\] " "Net \"source\[1\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[1\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217091 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715066217091 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[15\] " "Net \"source\[15\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[15\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[14\] " "Net \"source\[14\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[14\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[13\] " "Net \"source\[13\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[13\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[12\] " "Net \"source\[12\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[12\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[11\] " "Net \"source\[11\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[11\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[10\] " "Net \"source\[10\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[10\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[9\] " "Net \"source\[9\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[9\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[8\] " "Net \"source\[8\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[8\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[7\] " "Net \"source\[7\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[7\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[6\] " "Net \"source\[6\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[6\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[5\] " "Net \"source\[5\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[5\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[4\] " "Net \"source\[4\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[4\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[3\] " "Net \"source\[3\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[3\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[2\] " "Net \"source\[2\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[2\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[1\] " "Net \"source\[1\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[1\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217092 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715066217092 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[15\] " "Net \"source\[15\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[15\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[14\] " "Net \"source\[14\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[14\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[13\] " "Net \"source\[13\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[13\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[12\] " "Net \"source\[12\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[12\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[11\] " "Net \"source\[11\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[11\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[10\] " "Net \"source\[10\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[10\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[9\] " "Net \"source\[9\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[9\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[8\] " "Net \"source\[8\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[8\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[7\] " "Net \"source\[7\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[7\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[6\] " "Net \"source\[6\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[6\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[5\] " "Net \"source\[5\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[5\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[4\] " "Net \"source\[4\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[4\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[3\] " "Net \"source\[3\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[3\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[2\] " "Net \"source\[2\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[2\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[1\] " "Net \"source\[1\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[1\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715066217093 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[15\] " "Net \"source\[15\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[15\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[14\] " "Net \"source\[14\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[14\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[13\] " "Net \"source\[13\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[13\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[12\] " "Net \"source\[12\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[12\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[11\] " "Net \"source\[11\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[11\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[10\] " "Net \"source\[10\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[10\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[9\] " "Net \"source\[9\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[9\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[8\] " "Net \"source\[8\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[8\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[7\] " "Net \"source\[7\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[7\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[6\] " "Net \"source\[6\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[6\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[5\] " "Net \"source\[5\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[5\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[4\] " "Net \"source\[4\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[4\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[3\] " "Net \"source\[3\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[3\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[2\] " "Net \"source\[2\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[2\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[1\] " "Net \"source\[1\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[1\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217093 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715066217093 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[15\] " "Net \"source\[15\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[15\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[14\] " "Net \"source\[14\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[14\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[13\] " "Net \"source\[13\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[13\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[12\] " "Net \"source\[12\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[12\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[11\] " "Net \"source\[11\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[11\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[10\] " "Net \"source\[10\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[10\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[9\] " "Net \"source\[9\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[9\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[8\] " "Net \"source\[8\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[8\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[7\] " "Net \"source\[7\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[7\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[6\] " "Net \"source\[6\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[6\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[5\] " "Net \"source\[5\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[5\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[4\] " "Net \"source\[4\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[4\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[3\] " "Net \"source\[3\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[3\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[2\] " "Net \"source\[2\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[2\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[1\] " "Net \"source\[1\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[1\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217094 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715066217094 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[15\] " "Net \"source\[15\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[15\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[14\] " "Net \"source\[14\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[14\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[13\] " "Net \"source\[13\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[13\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[12\] " "Net \"source\[12\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[12\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[11\] " "Net \"source\[11\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[11\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[10\] " "Net \"source\[10\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[10\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[9\] " "Net \"source\[9\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[9\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[8\] " "Net \"source\[8\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[8\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[7\] " "Net \"source\[7\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[7\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[6\] " "Net \"source\[6\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[6\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[5\] " "Net \"source\[5\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[5\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[4\] " "Net \"source\[4\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[4\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[3\] " "Net \"source\[3\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[3\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[2\] " "Net \"source\[2\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[2\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[1\] " "Net \"source\[1\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[1\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715066217095 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[15\] " "Net \"source\[15\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[15\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[14\] " "Net \"source\[14\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[14\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[13\] " "Net \"source\[13\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[13\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[12\] " "Net \"source\[12\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[12\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[11\] " "Net \"source\[11\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[11\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[10\] " "Net \"source\[10\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[10\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[9\] " "Net \"source\[9\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[9\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[8\] " "Net \"source\[8\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[8\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[7\] " "Net \"source\[7\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[7\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[6\] " "Net \"source\[6\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[6\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[5\] " "Net \"source\[5\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[5\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[4\] " "Net \"source\[4\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[4\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[3\] " "Net \"source\[3\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[3\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[2\] " "Net \"source\[2\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[2\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[1\] " "Net \"source\[1\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[1\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217095 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715066217095 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[15\] " "Net \"source\[15\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[15\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[14\] " "Net \"source\[14\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[14\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[13\] " "Net \"source\[13\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[13\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[12\] " "Net \"source\[12\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[12\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[11\] " "Net \"source\[11\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[11\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[10\] " "Net \"source\[10\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[10\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[9\] " "Net \"source\[9\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[9\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[8\] " "Net \"source\[8\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[8\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[7\] " "Net \"source\[7\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[7\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[6\] " "Net \"source\[6\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[6\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[5\] " "Net \"source\[5\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[5\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[4\] " "Net \"source\[4\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[4\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[3\] " "Net \"source\[3\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[3\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[2\] " "Net \"source\[2\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[2\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "source\[1\] " "Net \"source\[1\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "source\[1\]" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715066217098 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715066217098 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[0\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[1\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[2\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[3\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[4\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[5\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[6\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[7\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[8\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[9\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[10\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[11\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[12\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[13\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[14\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[15\] " "Synthesized away node \"DataMem:dataMem_inst\|altsyncram:altsyncram_component\|altsyncram_2bp1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2bp1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory/DataMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[0\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[1\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[2\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[3\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[4\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[5\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[6\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[7\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[8\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[9\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[10\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[11\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[12\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[13\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[14\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[15\] " "Synthesized away node \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_88o1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_88o1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v" 86 0 0 } } { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066217200 "|procesador|IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1715066217200 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1715066217200 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715066217683 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r\[0\] GND " "Pin \"r\[0\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[1\] GND " "Pin \"r\[1\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[2\] GND " "Pin \"r\[2\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\] GND " "Pin \"r\[3\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[4\] GND " "Pin \"r\[4\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[5\] GND " "Pin \"r\[5\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[6\] GND " "Pin \"r\[6\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[7\] GND " "Pin \"r\[7\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[0\] GND " "Pin \"g\[0\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[1\] GND " "Pin \"g\[1\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[2\] GND " "Pin \"g\[2\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[3\] GND " "Pin \"g\[3\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[4\] GND " "Pin \"g\[4\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[5\] GND " "Pin \"g\[5\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[6\] GND " "Pin \"g\[6\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[7\] GND " "Pin \"g\[7\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[0\] GND " "Pin \"b\[0\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[1\] GND " "Pin \"b\[1\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[2\] GND " "Pin \"b\[2\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[3\] GND " "Pin \"b\[3\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[4\] GND " "Pin \"b\[4\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[5\] GND " "Pin \"b\[5\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[6\] GND " "Pin \"b\[6\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[7\] GND " "Pin \"b\[7\]\" is stuck at GND" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715066217701 "|procesador|b[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715066217701 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715066217777 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "540 " "540 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715066217997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715066218249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715066218249 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715066218342 "|procesador|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715066218342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715066218343 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715066218343 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715066218343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715066218343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 212 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 212 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715066218371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 01:16:58 2024 " "Processing ended: Tue May 07 01:16:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715066218371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715066218371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715066218371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715066218371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715066219728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715066219728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 01:16:59 2024 " "Processing started: Tue May 07 01:16:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715066219728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715066219728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off procesador -c procesador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715066219728 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715066219936 ""}
{ "Info" "0" "" "Project  = procesador" {  } {  } 0 0 "Project  = procesador" 0 0 "Fitter" 0 0 1715066219938 ""}
{ "Info" "0" "" "Revision = procesador" {  } {  } 0 0 "Revision = procesador" 0 0 "Fitter" 0 0 1715066219938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715066220095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715066220095 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "procesador 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"procesador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715066220104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715066220161 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715066220161 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715066220601 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715066220659 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715066220832 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "No exact pin location assignment(s) for 31 pins of 31 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1715066221052 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1715066231867 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715066231941 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715066231955 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715066231956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715066231956 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715066231957 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715066231958 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715066231958 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "procesador.sdc " "Synopsys Design Constraints File file not found: 'procesador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715066232654 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715066232654 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715066232656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715066232657 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715066232657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715066232659 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715066232659 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715066232659 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715066232677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715066238471 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1715066238679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715066248399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715066255830 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715066257514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715066257514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715066258644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715066262203 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715066262203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715066263052 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715066263052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715066263056 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715066264846 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715066264894 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715066265284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715066265284 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715066265651 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715066268264 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/output_files/procesador.fit.smsg " "Generated suppressed messages file C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/output_files/procesador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715066268660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7333 " "Peak virtual memory: 7333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715066303921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 01:18:23 2024 " "Processing ended: Tue May 07 01:18:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715066303921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715066303921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715066303921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715066303921 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715066305211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715066305211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 01:18:25 2024 " "Processing started: Tue May 07 01:18:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715066305211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715066305211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off procesador -c procesador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715066305211 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1715066306079 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715066346884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715066347469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 01:19:07 2024 " "Processing ended: Tue May 07 01:19:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715066347469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715066347469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715066347469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715066347469 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715066348160 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715066348785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715066348785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 01:19:08 2024 " "Processing started: Tue May 07 01:19:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715066348785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715066348785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta procesador -c procesador " "Command: quartus_sta procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715066348785 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715066348897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715066349559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715066349559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066349627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066349627 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "procesador.sdc " "Synopsys Design Constraints File file not found: 'procesador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1715066384944 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066384945 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga_inst\|pll:vgapll\|toggle vga:vga_inst\|pll:vgapll\|toggle " "create_clock -period 1.000 -name vga:vga_inst\|pll:vgapll\|toggle vga:vga_inst\|pll:vgapll\|toggle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715066384945 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715066384945 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715066384945 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1715066384947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715066384950 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715066384952 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715066384965 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715066384986 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715066384986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.962 " "Worst-case setup slack is -2.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066384987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066384987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.962             -70.496 vga:vga_inst\|pll:vgapll\|toggle  " "   -2.962             -70.496 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066384987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.509              -2.509 clk  " "   -2.509              -2.509 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066384987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066384987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.532 " "Worst-case hold slack is 0.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066384991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066384991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.532               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066384991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 clk  " "    1.137               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066384991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066384991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715066384993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715066384995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066384996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066384996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.024 vga:vga_inst\|pll:vgapll\|toggle  " "   -0.394             -13.024 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066384996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.708 clk  " "   -0.394              -0.708 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066384996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066384996 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715066385008 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715066385038 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715066386063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715066386110 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715066386116 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715066386116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.040 " "Worst-case setup slack is -3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066386117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066386117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.040             -72.068 vga:vga_inst\|pll:vgapll\|toggle  " "   -3.040             -72.068 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066386117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.432              -2.432 clk  " "   -2.432              -2.432 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066386117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066386117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.482 " "Worst-case hold slack is 0.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066386122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066386122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.482               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066386122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.088               0.000 clk  " "    1.088               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066386122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066386122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715066386124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715066386126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066386127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066386127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.983 vga:vga_inst\|pll:vgapll\|toggle  " "   -0.394             -12.983 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066386127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.714 clk  " "   -0.394              -0.714 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066386127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066386127 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715066386136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715066386319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715066387117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715066387158 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715066387160 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715066387160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.039 " "Worst-case setup slack is -2.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.039              -2.039 clk  " "   -2.039              -2.039 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.229             -29.792 vga:vga_inst\|pll:vgapll\|toggle  " "   -1.229             -29.792 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066387161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.239 " "Worst-case hold slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.239               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.153               0.000 clk  " "    1.153               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066387165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715066387167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715066387169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.328 " "Worst-case minimum pulse width slack is -0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.328              -0.328 clk  " "   -0.328              -0.328 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.092               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066387171 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715066387180 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715066387319 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715066387320 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715066387320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.710 " "Worst-case setup slack is -1.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.710              -1.710 clk  " "   -1.710              -1.710 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.131             -27.310 vga:vga_inst\|pll:vgapll\|toggle  " "   -1.131             -27.310 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066387323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.206 " "Worst-case hold slack is 0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.206               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.852               0.000 clk  " "    0.852               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066387325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715066387327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715066387329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.337 " "Worst-case minimum pulse width slack is -0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.337              -0.337 clk  " "   -0.337              -0.337 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 vga:vga_inst\|pll:vgapll\|toggle  " "    0.103               0.000 vga:vga_inst\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715066387330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715066387330 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715066389121 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715066389121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5235 " "Peak virtual memory: 5235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715066389173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 01:19:49 2024 " "Processing ended: Tue May 07 01:19:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715066389173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715066389173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715066389173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715066389173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1715066390312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715066390313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 01:19:50 2024 " "Processing started: Tue May 07 01:19:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715066390313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715066390313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off procesador -c procesador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715066390313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1715066391324 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "procesador.svo C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/simulation/modelsim/ simulation " "Generated file procesador.svo in folder \"C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715066391394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715066426184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 01:20:26 2024 " "Processing ended: Tue May 07 01:20:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715066426184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715066426184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715066426184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715066426184 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 225 s " "Quartus Prime Full Compilation was successful. 0 errors, 225 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715066426852 ""}
