/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [7:0] _04_;
  wire [5:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~((in_data[50] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_1_4z = ~((in_data[120] | celloutsig_1_0z) & celloutsig_1_3z);
  assign celloutsig_0_0z = in_data[40] | ~(in_data[9]);
  assign celloutsig_1_18z = _01_ | ~(celloutsig_1_7z);
  assign celloutsig_0_14z = celloutsig_0_9z[2] | ~(_02_);
  assign celloutsig_0_6z = ~(in_data[37] ^ celloutsig_0_2z);
  assign celloutsig_0_10z = ~(celloutsig_0_9z[1] ^ in_data[15]);
  reg [2:0] _13_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 3'h0;
    else _13_ <= in_data[130:128];
  assign { _03_[2:1], _01_ } = _13_;
  reg [7:0] _14_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _14_ <= 8'h00;
    else _14_ <= { celloutsig_0_12z[0], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_2z };
  assign { _04_[7], _02_, _04_[5:0] } = _14_;
  reg [5:0] _15_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _15_ <= 6'h00;
    else _15_ <= { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_14z };
  assign { _05_[5:4], _00_, _05_[2:0] } = _15_;
  assign celloutsig_0_12z = { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z } & { celloutsig_0_9z[8:7], celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[137:130] & in_data[129:122];
  assign celloutsig_1_12z = celloutsig_1_1z[5:3] >= celloutsig_1_10z[9:7];
  assign celloutsig_0_7z = { in_data[20:17], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z } >= { in_data[13:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_2z = in_data[175:170] >= celloutsig_1_1z[5:0];
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } > { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z[12:8], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z } > in_data[163:156];
  assign celloutsig_0_3z = in_data[85:82] <= { in_data[54], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z } && { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_7z = { in_data[129:119], celloutsig_1_0z } && { in_data[175:168], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_8z = ! { in_data[132:121], celloutsig_1_4z };
  assign celloutsig_0_11z = ! { celloutsig_0_9z[3:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_1_0z = ! in_data[172:160];
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_3z } || { celloutsig_1_10z[5:4], celloutsig_1_7z };
  assign celloutsig_0_8z = celloutsig_0_1z & ~(celloutsig_0_2z);
  assign celloutsig_1_19z = { celloutsig_1_9z[11:4], celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_18z } != { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_0_9z = - { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_5z = celloutsig_0_3z !== celloutsig_0_1z;
  assign celloutsig_0_18z = { _05_[5:4], _00_, celloutsig_0_3z } !== { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_23z = | { celloutsig_0_9z[7:0], celloutsig_0_3z };
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_1z, in_data[109:107] };
  assign celloutsig_0_24z = ~^ { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_1_5z = { in_data[175:174], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } << { in_data[103:100], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[134:117], celloutsig_1_3z } ~^ { celloutsig_1_1z[3], celloutsig_1_9z[14:1], celloutsig_1_9z[10], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign { celloutsig_0_15z[1], celloutsig_0_15z[13:5], celloutsig_0_15z[2], celloutsig_0_15z[3], celloutsig_0_15z[15], celloutsig_0_15z[4], celloutsig_0_15z[19:16] } = ~ { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, in_data[41:38] };
  assign { out_data[2], out_data[25], out_data[23:18], out_data[26], out_data[14:7], out_data[17:15], out_data[0], out_data[3], out_data[24], out_data[1] } = ~ { celloutsig_0_23z, celloutsig_0_18z, _05_[5:4], _00_, _05_[2:0], celloutsig_0_15z[6], _04_[7], _02_, _04_[5:0], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign { celloutsig_1_9z[10], celloutsig_1_9z[14:11], celloutsig_1_9z[1], celloutsig_1_9z[9:2] } = ~ { celloutsig_1_7z, celloutsig_1_5z[8:5], celloutsig_1_4z, celloutsig_1_1z };
  assign _03_[0] = _01_;
  assign _04_[6] = _02_;
  assign _05_[3] = _00_;
  assign { celloutsig_0_15z[14], celloutsig_0_15z[0] } = { celloutsig_0_15z[15], celloutsig_0_15z[1] };
  assign celloutsig_1_9z[0] = celloutsig_1_9z[10];
  assign { out_data[128], out_data[96], out_data[32], out_data[6:4] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, out_data[17:15] };
endmodule
