
robot_stm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d4b8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000420  0800d5c8  0800d5c8  0000e5c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d9e8  0800d9e8  0000f1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d9e8  0800d9e8  0000e9e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d9f0  0800d9f0  0000f1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d9f0  0800d9f0  0000e9f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d9f4  0800d9f4  0000e9f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800d9f8  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007a4  200001d4  0800dbcc  0000f1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00001100  20000978  0800dbcc  0000f978  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001657c  00000000  00000000  0000f1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003aa6  00000000  00000000  00025779  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e8  00000000  00000000  00029220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f79  00000000  00000000  0002a608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bc3a  00000000  00000000  0002b581  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019b3b  00000000  00000000  000471bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095013  00000000  00000000  00060cf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f5d09  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006494  00000000  00000000  000f5d4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000fc1e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d5b0 	.word	0x0800d5b0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800d5b0 	.word	0x0800d5b0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001162:	1d3b      	adds	r3, r7, #4
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800116c:	4b18      	ldr	r3, [pc, #96]	@ (80011d0 <MX_ADC1_Init+0x74>)
 800116e:	4a19      	ldr	r2, [pc, #100]	@ (80011d4 <MX_ADC1_Init+0x78>)
 8001170:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001172:	4b17      	ldr	r3, [pc, #92]	@ (80011d0 <MX_ADC1_Init+0x74>)
 8001174:	2200      	movs	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001178:	4b15      	ldr	r3, [pc, #84]	@ (80011d0 <MX_ADC1_Init+0x74>)
 800117a:	2200      	movs	r2, #0
 800117c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800117e:	4b14      	ldr	r3, [pc, #80]	@ (80011d0 <MX_ADC1_Init+0x74>)
 8001180:	2200      	movs	r2, #0
 8001182:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001184:	4b12      	ldr	r3, [pc, #72]	@ (80011d0 <MX_ADC1_Init+0x74>)
 8001186:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800118a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800118c:	4b10      	ldr	r3, [pc, #64]	@ (80011d0 <MX_ADC1_Init+0x74>)
 800118e:	2200      	movs	r2, #0
 8001190:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001192:	4b0f      	ldr	r3, [pc, #60]	@ (80011d0 <MX_ADC1_Init+0x74>)
 8001194:	2201      	movs	r2, #1
 8001196:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001198:	480d      	ldr	r0, [pc, #52]	@ (80011d0 <MX_ADC1_Init+0x74>)
 800119a:	f002 fbc5 	bl	8003928 <HAL_ADC_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80011a4:	f000 fe11 	bl	8001dca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011a8:	2301      	movs	r3, #1
 80011aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011ac:	2301      	movs	r3, #1
 80011ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80011b0:	2307      	movs	r3, #7
 80011b2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011b4:	1d3b      	adds	r3, r7, #4
 80011b6:	4619      	mov	r1, r3
 80011b8:	4805      	ldr	r0, [pc, #20]	@ (80011d0 <MX_ADC1_Init+0x74>)
 80011ba:	f002 fe17 	bl	8003dec <HAL_ADC_ConfigChannel>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80011c4:	f000 fe01 	bl	8001dca <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011c8:	bf00      	nop
 80011ca:	3710      	adds	r7, #16
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	200001f0 	.word	0x200001f0
 80011d4:	40012400 	.word	0x40012400

080011d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b088      	sub	sp, #32
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	f107 0310 	add.w	r3, r7, #16
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a18      	ldr	r2, [pc, #96]	@ (8001254 <HAL_ADC_MspInit+0x7c>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d129      	bne.n	800124c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011f8:	4b17      	ldr	r3, [pc, #92]	@ (8001258 <HAL_ADC_MspInit+0x80>)
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	4a16      	ldr	r2, [pc, #88]	@ (8001258 <HAL_ADC_MspInit+0x80>)
 80011fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001202:	6193      	str	r3, [r2, #24]
 8001204:	4b14      	ldr	r3, [pc, #80]	@ (8001258 <HAL_ADC_MspInit+0x80>)
 8001206:	699b      	ldr	r3, [r3, #24]
 8001208:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800120c:	60fb      	str	r3, [r7, #12]
 800120e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001210:	4b11      	ldr	r3, [pc, #68]	@ (8001258 <HAL_ADC_MspInit+0x80>)
 8001212:	699b      	ldr	r3, [r3, #24]
 8001214:	4a10      	ldr	r2, [pc, #64]	@ (8001258 <HAL_ADC_MspInit+0x80>)
 8001216:	f043 0304 	orr.w	r3, r3, #4
 800121a:	6193      	str	r3, [r2, #24]
 800121c:	4b0e      	ldr	r3, [pc, #56]	@ (8001258 <HAL_ADC_MspInit+0x80>)
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	f003 0304 	and.w	r3, r3, #4
 8001224:	60bb      	str	r3, [r7, #8]
 8001226:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = BATTERY_VOLTAGE_Pin;
 8001228:	2302      	movs	r3, #2
 800122a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800122c:	2303      	movs	r3, #3
 800122e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BATTERY_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8001230:	f107 0310 	add.w	r3, r7, #16
 8001234:	4619      	mov	r1, r3
 8001236:	4809      	ldr	r0, [pc, #36]	@ (800125c <HAL_ADC_MspInit+0x84>)
 8001238:	f003 fb30 	bl	800489c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 800123c:	2200      	movs	r2, #0
 800123e:	2105      	movs	r1, #5
 8001240:	2012      	movs	r0, #18
 8001242:	f003 f846 	bl	80042d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001246:	2012      	movs	r0, #18
 8001248:	f003 f85f 	bl	800430a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800124c:	bf00      	nop
 800124e:	3720      	adds	r7, #32
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40012400 	.word	0x40012400
 8001258:	40021000 	.word	0x40021000
 800125c:	40010800 	.word	0x40010800

08001260 <start_interface>:





static void start_interface(){
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(communication_interface.huart, communication_interface.receive_buffer, Rx_BUFFER_SIZE);
 8001264:	4b04      	ldr	r3, [pc, #16]	@ (8001278 <start_interface+0x18>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	2210      	movs	r2, #16
 800126a:	4904      	ldr	r1, [pc, #16]	@ (800127c <start_interface+0x1c>)
 800126c:	4618      	mov	r0, r3
 800126e:	f008 f91b 	bl	80094a8 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000220 	.word	0x20000220
 800127c:	20000224 	.word	0x20000224

08001280 <communication_interface_init>:



void communication_interface_init(UART_HandleTypeDef *huart, DMA_HandleTypeDef* hdma_usart_rx){
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
	__HAL_DMA_DISABLE_IT(hdma_usart_rx, DMA_IT_HT); //disable half transfer DMA interrupt
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f022 0204 	bic.w	r2, r2, #4
 8001298:	601a      	str	r2, [r3, #0]

	communication_interface.huart = huart;
 800129a:	4a0a      	ldr	r2, [pc, #40]	@ (80012c4 <communication_interface_init+0x44>)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6013      	str	r3, [r2, #0]
	communication_interface.received_command_size = 0;
 80012a0:	4b08      	ldr	r3, [pc, #32]	@ (80012c4 <communication_interface_init+0x44>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	f8a3 2114 	strh.w	r2, [r3, #276]	@ 0x114
	communication_interface.command_received_flag = 0;
 80012a8:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <communication_interface_init+0x44>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116

	communication_interface.uart_tx_ready = 1;
 80012b0:	4b04      	ldr	r3, [pc, #16]	@ (80012c4 <communication_interface_init+0x44>)
 80012b2:	2201      	movs	r2, #1
 80012b4:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117

	start_interface();
 80012b8:	f7ff ffd2 	bl	8001260 <start_interface>
}
 80012bc:	bf00      	nop
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000220 	.word	0x20000220

080012c8 <execute_command>:



void execute_command(){
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
	if(communication_interface.command_received_flag){
 80012ce:	4b20      	ldr	r3, [pc, #128]	@ (8001350 <execute_command+0x88>)
 80012d0:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d030      	beq.n	800133c <execute_command+0x74>
		if(communication_interface.received_command_size >= 3 && communication_interface.received_command_size <= 6){
 80012da:	4b1d      	ldr	r3, [pc, #116]	@ (8001350 <execute_command+0x88>)
 80012dc:	f8b3 3114 	ldrh.w	r3, [r3, #276]	@ 0x114
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d92b      	bls.n	800133c <execute_command+0x74>
 80012e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001350 <execute_command+0x88>)
 80012e6:	f8b3 3114 	ldrh.w	r3, [r3, #276]	@ 0x114
 80012ea:	2b06      	cmp	r3, #6
 80012ec:	d826      	bhi.n	800133c <execute_command+0x74>
			if(communication_interface.receive_buffer[0] == 0xAA){
 80012ee:	4b18      	ldr	r3, [pc, #96]	@ (8001350 <execute_command+0x88>)
 80012f0:	791b      	ldrb	r3, [r3, #4]
 80012f2:	2baa      	cmp	r3, #170	@ 0xaa
 80012f4:	d122      	bne.n	800133c <execute_command+0x74>
				uint8_t address = communication_interface.receive_buffer[1];
 80012f6:	4b16      	ldr	r3, [pc, #88]	@ (8001350 <execute_command+0x88>)
 80012f8:	795b      	ldrb	r3, [r3, #5]
 80012fa:	71fb      	strb	r3, [r7, #7]
				if(address < REGISTER_MAP_SIZE){
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	2b1f      	cmp	r3, #31
 8001300:	d81c      	bhi.n	800133c <execute_command+0x74>
					uint8_t size = communication_interface.received_command_size - 2;
 8001302:	4b13      	ldr	r3, [pc, #76]	@ (8001350 <execute_command+0x88>)
 8001304:	f8b3 3114 	ldrh.w	r3, [r3, #276]	@ 0x114
 8001308:	b2db      	uxtb	r3, r3
 800130a:	3b02      	subs	r3, #2
 800130c:	71bb      	strb	r3, [r7, #6]
					if(registerMap[address].ptr != NULL && registerMap[address].dataSize == size){
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	4a10      	ldr	r2, [pc, #64]	@ (8001354 <execute_command+0x8c>)
 8001312:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d010      	beq.n	800133c <execute_command+0x74>
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	4a0d      	ldr	r2, [pc, #52]	@ (8001354 <execute_command+0x8c>)
 800131e:	00db      	lsls	r3, r3, #3
 8001320:	4413      	add	r3, r2
 8001322:	791b      	ldrb	r3, [r3, #4]
 8001324:	79ba      	ldrb	r2, [r7, #6]
 8001326:	429a      	cmp	r2, r3
 8001328:	d108      	bne.n	800133c <execute_command+0x74>
						memcpy(registerMap[address].ptr, communication_interface.receive_buffer+2, size);
 800132a:	79fb      	ldrb	r3, [r7, #7]
 800132c:	4a09      	ldr	r2, [pc, #36]	@ (8001354 <execute_command+0x8c>)
 800132e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001332:	4909      	ldr	r1, [pc, #36]	@ (8001358 <execute_command+0x90>)
 8001334:	79ba      	ldrb	r2, [r7, #6]
 8001336:	4618      	mov	r0, r3
 8001338:	f009 fe85 	bl	800b046 <memcpy>
				}
			}
		}
	}

	communication_interface.command_received_flag = 0;
 800133c:	4b04      	ldr	r3, [pc, #16]	@ (8001350 <execute_command+0x88>)
 800133e:	2200      	movs	r2, #0
 8001340:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
	start_interface();
 8001344:	f7ff ff8c 	bl	8001260 <start_interface>
	return;
 8001348:	bf00      	nop

}
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	20000220 	.word	0x20000220
 8001354:	20000338 	.word	0x20000338
 8001358:	20000226 	.word	0x20000226

0800135c <uart_send_buffer>:



void uart_send_buffer(uint16_t size){
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	80fb      	strh	r3, [r7, #6]
	if(communication_interface.uart_tx_ready){
 8001366:	4b0a      	ldr	r3, [pc, #40]	@ (8001390 <uart_send_buffer+0x34>)
 8001368:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	d00a      	beq.n	8001388 <uart_send_buffer+0x2c>
		communication_interface.uart_tx_ready = 0;
 8001372:	4b07      	ldr	r3, [pc, #28]	@ (8001390 <uart_send_buffer+0x34>)
 8001374:	2200      	movs	r2, #0
 8001376:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
		HAL_UART_Transmit_DMA(communication_interface.huart, communication_interface.transmit_buffer, size);
 800137a:	4b05      	ldr	r3, [pc, #20]	@ (8001390 <uart_send_buffer+0x34>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	88fa      	ldrh	r2, [r7, #6]
 8001380:	4904      	ldr	r1, [pc, #16]	@ (8001394 <uart_send_buffer+0x38>)
 8001382:	4618      	mov	r0, r3
 8001384:	f008 f820 	bl	80093c8 <HAL_UART_Transmit_DMA>
	}
}
 8001388:	bf00      	nop
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000220 	.word	0x20000220
 8001394:	20000234 	.word	0x20000234

08001398 <HAL_UARTEx_RxEventCallback>:
 * ###############################################
 */

// received UART command
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	460b      	mov	r3, r1
 80013a2:	807b      	strh	r3, [r7, #2]
    if(huart->Instance == communication_interface.huart->Instance)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	4b09      	ldr	r3, [pc, #36]	@ (80013d0 <HAL_UARTEx_RxEventCallback+0x38>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d109      	bne.n	80013c6 <HAL_UARTEx_RxEventCallback+0x2e>
    {
    	communication_interface.command_received_flag = 1;
 80013b2:	4b07      	ldr	r3, [pc, #28]	@ (80013d0 <HAL_UARTEx_RxEventCallback+0x38>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    	communication_interface.received_command_size = Size;
 80013ba:	4a05      	ldr	r2, [pc, #20]	@ (80013d0 <HAL_UARTEx_RxEventCallback+0x38>)
 80013bc:	887b      	ldrh	r3, [r7, #2]
 80013be:	f8a2 3114 	strh.w	r3, [r2, #276]	@ 0x114
    	start_interface();
 80013c2:	f7ff ff4d 	bl	8001260 <start_interface>
    }
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000220 	.word	0x20000220

080013d4 <HAL_UART_TxCpltCallback>:

// UART transmit ready
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
	if(huart->Instance == communication_interface.huart->Instance){
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <HAL_UART_TxCpltCallback+0x28>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d103      	bne.n	80013f2 <HAL_UART_TxCpltCallback+0x1e>
		communication_interface.uart_tx_ready = 1;
 80013ea:	4b04      	ldr	r3, [pc, #16]	@ (80013fc <HAL_UART_TxCpltCallback+0x28>)
 80013ec:	2201      	movs	r2, #1
 80013ee:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
	}
}
 80013f2:	bf00      	nop
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr
 80013fc:	20000220 	.word	0x20000220

08001400 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001406:	4b14      	ldr	r3, [pc, #80]	@ (8001458 <MX_DMA_Init+0x58>)
 8001408:	695b      	ldr	r3, [r3, #20]
 800140a:	4a13      	ldr	r2, [pc, #76]	@ (8001458 <MX_DMA_Init+0x58>)
 800140c:	f043 0301 	orr.w	r3, r3, #1
 8001410:	6153      	str	r3, [r2, #20]
 8001412:	4b11      	ldr	r3, [pc, #68]	@ (8001458 <MX_DMA_Init+0x58>)
 8001414:	695b      	ldr	r3, [r3, #20]
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 3, 0);
 800141e:	2200      	movs	r2, #0
 8001420:	2103      	movs	r1, #3
 8001422:	200e      	movs	r0, #14
 8001424:	f002 ff55 	bl	80042d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001428:	200e      	movs	r0, #14
 800142a:	f002 ff6e 	bl	800430a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 3, 0);
 800142e:	2200      	movs	r2, #0
 8001430:	2103      	movs	r1, #3
 8001432:	200f      	movs	r0, #15
 8001434:	f002 ff4d 	bl	80042d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001438:	200f      	movs	r0, #15
 800143a:	f002 ff66 	bl	800430a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 1, 0);
 800143e:	2200      	movs	r2, #0
 8001440:	2101      	movs	r1, #1
 8001442:	2011      	movs	r0, #17
 8001444:	f002 ff45 	bl	80042d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001448:	2011      	movs	r0, #17
 800144a:	f002 ff5e 	bl	800430a <HAL_NVIC_EnableIRQ>

}
 800144e:	bf00      	nop
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	40021000 	.word	0x40021000

0800145c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b088      	sub	sp, #32
 8001460:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001462:	f107 0310 	add.w	r3, r7, #16
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	605a      	str	r2, [r3, #4]
 800146c:	609a      	str	r2, [r3, #8]
 800146e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001470:	4b40      	ldr	r3, [pc, #256]	@ (8001574 <MX_GPIO_Init+0x118>)
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	4a3f      	ldr	r2, [pc, #252]	@ (8001574 <MX_GPIO_Init+0x118>)
 8001476:	f043 0310 	orr.w	r3, r3, #16
 800147a:	6193      	str	r3, [r2, #24]
 800147c:	4b3d      	ldr	r3, [pc, #244]	@ (8001574 <MX_GPIO_Init+0x118>)
 800147e:	699b      	ldr	r3, [r3, #24]
 8001480:	f003 0310 	and.w	r3, r3, #16
 8001484:	60fb      	str	r3, [r7, #12]
 8001486:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001488:	4b3a      	ldr	r3, [pc, #232]	@ (8001574 <MX_GPIO_Init+0x118>)
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	4a39      	ldr	r2, [pc, #228]	@ (8001574 <MX_GPIO_Init+0x118>)
 800148e:	f043 0320 	orr.w	r3, r3, #32
 8001492:	6193      	str	r3, [r2, #24]
 8001494:	4b37      	ldr	r3, [pc, #220]	@ (8001574 <MX_GPIO_Init+0x118>)
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	f003 0320 	and.w	r3, r3, #32
 800149c:	60bb      	str	r3, [r7, #8]
 800149e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a0:	4b34      	ldr	r3, [pc, #208]	@ (8001574 <MX_GPIO_Init+0x118>)
 80014a2:	699b      	ldr	r3, [r3, #24]
 80014a4:	4a33      	ldr	r2, [pc, #204]	@ (8001574 <MX_GPIO_Init+0x118>)
 80014a6:	f043 0304 	orr.w	r3, r3, #4
 80014aa:	6193      	str	r3, [r2, #24]
 80014ac:	4b31      	ldr	r3, [pc, #196]	@ (8001574 <MX_GPIO_Init+0x118>)
 80014ae:	699b      	ldr	r3, [r3, #24]
 80014b0:	f003 0304 	and.w	r3, r3, #4
 80014b4:	607b      	str	r3, [r7, #4]
 80014b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b8:	4b2e      	ldr	r3, [pc, #184]	@ (8001574 <MX_GPIO_Init+0x118>)
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	4a2d      	ldr	r2, [pc, #180]	@ (8001574 <MX_GPIO_Init+0x118>)
 80014be:	f043 0308 	orr.w	r3, r3, #8
 80014c2:	6193      	str	r3, [r2, #24]
 80014c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001574 <MX_GPIO_Init+0x118>)
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	f003 0308 	and.w	r3, r3, #8
 80014cc:	603b      	str	r3, [r7, #0]
 80014ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80014d0:	2201      	movs	r2, #1
 80014d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014d6:	4828      	ldr	r0, [pc, #160]	@ (8001578 <MX_GPIO_Init+0x11c>)
 80014d8:	f003 fb64 	bl	8004ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 80014dc:	2200      	movs	r2, #0
 80014de:	2108      	movs	r1, #8
 80014e0:	4826      	ldr	r0, [pc, #152]	@ (800157c <MX_GPIO_Init+0x120>)
 80014e2:	f003 fb5f 	bl	8004ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, GPIO_PIN_SET);
 80014e6:	2201      	movs	r2, #1
 80014e8:	2180      	movs	r1, #128	@ 0x80
 80014ea:	4824      	ldr	r0, [pc, #144]	@ (800157c <MX_GPIO_Init+0x120>)
 80014ec:	f003 fb5a 	bl	8004ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, GPIO_PIN_RESET);
 80014f0:	2200      	movs	r2, #0
 80014f2:	2102      	movs	r1, #2
 80014f4:	4822      	ldr	r0, [pc, #136]	@ (8001580 <MX_GPIO_Init+0x124>)
 80014f6:	f003 fb55 	bl	8004ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80014fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001500:	2301      	movs	r3, #1
 8001502:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001504:	2300      	movs	r3, #0
 8001506:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001508:	2302      	movs	r3, #2
 800150a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800150c:	f107 0310 	add.w	r3, r7, #16
 8001510:	4619      	mov	r1, r3
 8001512:	4819      	ldr	r0, [pc, #100]	@ (8001578 <MX_GPIO_Init+0x11c>)
 8001514:	f003 f9c2 	bl	800489c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR1_Pin ENABLE_Pin */
  GPIO_InitStruct.Pin = DIR1_Pin|ENABLE_Pin;
 8001518:	2388      	movs	r3, #136	@ 0x88
 800151a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800151c:	2301      	movs	r3, #1
 800151e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001524:	2302      	movs	r3, #2
 8001526:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001528:	f107 0310 	add.w	r3, r7, #16
 800152c:	4619      	mov	r1, r3
 800152e:	4813      	ldr	r0, [pc, #76]	@ (800157c <MX_GPIO_Init+0x120>)
 8001530:	f003 f9b4 	bl	800489c <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR2_Pin */
  GPIO_InitStruct.Pin = DIR2_Pin;
 8001534:	2302      	movs	r3, #2
 8001536:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001538:	2301      	movs	r3, #1
 800153a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001540:	2302      	movs	r3, #2
 8001542:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR2_GPIO_Port, &GPIO_InitStruct);
 8001544:	f107 0310 	add.w	r3, r7, #16
 8001548:	4619      	mov	r1, r3
 800154a:	480d      	ldr	r0, [pc, #52]	@ (8001580 <MX_GPIO_Init+0x124>)
 800154c:	f003 f9a6 	bl	800489c <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUE_STATE_Pin */
  GPIO_InitStruct.Pin = BLUE_STATE_Pin;
 8001550:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001554:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001556:	2300      	movs	r3, #0
 8001558:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155a:	2300      	movs	r3, #0
 800155c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BLUE_STATE_GPIO_Port, &GPIO_InitStruct);
 800155e:	f107 0310 	add.w	r3, r7, #16
 8001562:	4619      	mov	r1, r3
 8001564:	4805      	ldr	r0, [pc, #20]	@ (800157c <MX_GPIO_Init+0x120>)
 8001566:	f003 f999 	bl	800489c <HAL_GPIO_Init>

}
 800156a:	bf00      	nop
 800156c:	3720      	adds	r7, #32
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40021000 	.word	0x40021000
 8001578:	40011000 	.word	0x40011000
 800157c:	40010800 	.word	0x40010800
 8001580:	40010c00 	.word	0x40010c00

08001584 <calculate_encoder_angle>:
volatile float encoder_angle;




void calculate_encoder_angle(){
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
	static int16_t prev_angle;

	int16_t new_angle = ((uint16_t)encoder_data_buffer[0] << 8) | (uint16_t)encoder_data_buffer[1];
 800158a:	4b37      	ldr	r3, [pc, #220]	@ (8001668 <calculate_encoder_angle+0xe4>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	b2db      	uxtb	r3, r3
 8001590:	b21b      	sxth	r3, r3
 8001592:	021b      	lsls	r3, r3, #8
 8001594:	b21a      	sxth	r2, r3
 8001596:	4b34      	ldr	r3, [pc, #208]	@ (8001668 <calculate_encoder_angle+0xe4>)
 8001598:	785b      	ldrb	r3, [r3, #1]
 800159a:	b2db      	uxtb	r3, r3
 800159c:	b21b      	sxth	r3, r3
 800159e:	4313      	orrs	r3, r2
 80015a0:	80fb      	strh	r3, [r7, #6]

	if(prev_angle > 3600 && new_angle < 500){ //overflow
 80015a2:	4b32      	ldr	r3, [pc, #200]	@ (800166c <calculate_encoder_angle+0xe8>)
 80015a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015a8:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 80015ac:	dd1c      	ble.n	80015e8 <calculate_encoder_angle+0x64>
 80015ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015b2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80015b6:	da17      	bge.n	80015e8 <calculate_encoder_angle+0x64>
		encoder_angle += 4095 - prev_angle + new_angle;
 80015b8:	4b2c      	ldr	r3, [pc, #176]	@ (800166c <calculate_encoder_angle+0xe8>)
 80015ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015be:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 80015c2:	330f      	adds	r3, #15
 80015c4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80015c8:	4413      	add	r3, r2
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7ff fb86 	bl	8000cdc <__aeabi_i2f>
 80015d0:	4602      	mov	r2, r0
 80015d2:	4b27      	ldr	r3, [pc, #156]	@ (8001670 <calculate_encoder_angle+0xec>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4619      	mov	r1, r3
 80015d8:	4610      	mov	r0, r2
 80015da:	f7ff facb 	bl	8000b74 <__addsf3>
 80015de:	4603      	mov	r3, r0
 80015e0:	461a      	mov	r2, r3
 80015e2:	4b23      	ldr	r3, [pc, #140]	@ (8001670 <calculate_encoder_angle+0xec>)
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	e037      	b.n	8001658 <calculate_encoder_angle+0xd4>
	}
	else if(prev_angle < 500 && new_angle > 3600){ //underflow
 80015e8:	4b20      	ldr	r3, [pc, #128]	@ (800166c <calculate_encoder_angle+0xe8>)
 80015ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ee:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80015f2:	da1d      	bge.n	8001630 <calculate_encoder_angle+0xac>
 80015f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015f8:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 80015fc:	dd18      	ble.n	8001630 <calculate_encoder_angle+0xac>
		encoder_angle += -prev_angle - (4095 - new_angle);
 80015fe:	4b1b      	ldr	r3, [pc, #108]	@ (800166c <calculate_encoder_angle+0xe8>)
 8001600:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001604:	425a      	negs	r2, r3
 8001606:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800160a:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 800160e:	330f      	adds	r3, #15
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff fb62 	bl	8000cdc <__aeabi_i2f>
 8001618:	4602      	mov	r2, r0
 800161a:	4b15      	ldr	r3, [pc, #84]	@ (8001670 <calculate_encoder_angle+0xec>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4619      	mov	r1, r3
 8001620:	4610      	mov	r0, r2
 8001622:	f7ff faa7 	bl	8000b74 <__addsf3>
 8001626:	4603      	mov	r3, r0
 8001628:	461a      	mov	r2, r3
 800162a:	4b11      	ldr	r3, [pc, #68]	@ (8001670 <calculate_encoder_angle+0xec>)
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	e013      	b.n	8001658 <calculate_encoder_angle+0xd4>
	}
	else{
		encoder_angle += new_angle - prev_angle;
 8001630:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001634:	4a0d      	ldr	r2, [pc, #52]	@ (800166c <calculate_encoder_angle+0xe8>)
 8001636:	f9b2 2000 	ldrsh.w	r2, [r2]
 800163a:	1a9b      	subs	r3, r3, r2
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff fb4d 	bl	8000cdc <__aeabi_i2f>
 8001642:	4602      	mov	r2, r0
 8001644:	4b0a      	ldr	r3, [pc, #40]	@ (8001670 <calculate_encoder_angle+0xec>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4619      	mov	r1, r3
 800164a:	4610      	mov	r0, r2
 800164c:	f7ff fa92 	bl	8000b74 <__addsf3>
 8001650:	4603      	mov	r3, r0
 8001652:	461a      	mov	r2, r3
 8001654:	4b06      	ldr	r3, [pc, #24]	@ (8001670 <calculate_encoder_angle+0xec>)
 8001656:	601a      	str	r2, [r3, #0]
	}

	prev_angle = new_angle;
 8001658:	4a04      	ldr	r2, [pc, #16]	@ (800166c <calculate_encoder_angle+0xe8>)
 800165a:	88fb      	ldrh	r3, [r7, #6]
 800165c:	8013      	strh	r3, [r2, #0]

}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000438 	.word	0x20000438
 800166c:	20000440 	.word	0x20000440
 8001670:	2000043c 	.word	0x2000043c

08001674 <saturation>:



void saturation(float min, float max, float* val){
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
	if(*val > max) *val = max;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4619      	mov	r1, r3
 8001686:	68b8      	ldr	r0, [r7, #8]
 8001688:	f7ff fd1a 	bl	80010c0 <__aeabi_fcmplt>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d002      	beq.n	8001698 <saturation+0x24>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	68ba      	ldr	r2, [r7, #8]
 8001696:	601a      	str	r2, [r3, #0]
	if(*val < min) *val = min;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4619      	mov	r1, r3
 800169e:	68f8      	ldr	r0, [r7, #12]
 80016a0:	f7ff fd2c 	bl	80010fc <__aeabi_fcmpgt>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d100      	bne.n	80016ac <saturation+0x38>
}
 80016aa:	e002      	b.n	80016b2 <saturation+0x3e>
	if(*val < min) *val = min;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68fa      	ldr	r2, [r7, #12]
 80016b0:	601a      	str	r2, [r3, #0]
}
 80016b2:	bf00      	nop
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
	...

080016bc <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016c0:	4b12      	ldr	r3, [pc, #72]	@ (800170c <MX_I2C1_Init+0x50>)
 80016c2:	4a13      	ldr	r2, [pc, #76]	@ (8001710 <MX_I2C1_Init+0x54>)
 80016c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016c6:	4b11      	ldr	r3, [pc, #68]	@ (800170c <MX_I2C1_Init+0x50>)
 80016c8:	4a12      	ldr	r2, [pc, #72]	@ (8001714 <MX_I2C1_Init+0x58>)
 80016ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016cc:	4b0f      	ldr	r3, [pc, #60]	@ (800170c <MX_I2C1_Init+0x50>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016d2:	4b0e      	ldr	r3, [pc, #56]	@ (800170c <MX_I2C1_Init+0x50>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016d8:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <MX_I2C1_Init+0x50>)
 80016da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016e0:	4b0a      	ldr	r3, [pc, #40]	@ (800170c <MX_I2C1_Init+0x50>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016e6:	4b09      	ldr	r3, [pc, #36]	@ (800170c <MX_I2C1_Init+0x50>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016ec:	4b07      	ldr	r3, [pc, #28]	@ (800170c <MX_I2C1_Init+0x50>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016f2:	4b06      	ldr	r3, [pc, #24]	@ (800170c <MX_I2C1_Init+0x50>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016f8:	4804      	ldr	r0, [pc, #16]	@ (800170c <MX_I2C1_Init+0x50>)
 80016fa:	f003 fa85 	bl	8004c08 <HAL_I2C_Init>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001704:	f000 fb61 	bl	8001dca <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}
 800170c:	20000444 	.word	0x20000444
 8001710:	40005400 	.word	0x40005400
 8001714:	000186a0 	.word	0x000186a0

08001718 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800171c:	4b12      	ldr	r3, [pc, #72]	@ (8001768 <MX_I2C2_Init+0x50>)
 800171e:	4a13      	ldr	r2, [pc, #76]	@ (800176c <MX_I2C2_Init+0x54>)
 8001720:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001722:	4b11      	ldr	r3, [pc, #68]	@ (8001768 <MX_I2C2_Init+0x50>)
 8001724:	4a12      	ldr	r2, [pc, #72]	@ (8001770 <MX_I2C2_Init+0x58>)
 8001726:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001728:	4b0f      	ldr	r3, [pc, #60]	@ (8001768 <MX_I2C2_Init+0x50>)
 800172a:	2200      	movs	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800172e:	4b0e      	ldr	r3, [pc, #56]	@ (8001768 <MX_I2C2_Init+0x50>)
 8001730:	2200      	movs	r2, #0
 8001732:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001734:	4b0c      	ldr	r3, [pc, #48]	@ (8001768 <MX_I2C2_Init+0x50>)
 8001736:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800173a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800173c:	4b0a      	ldr	r3, [pc, #40]	@ (8001768 <MX_I2C2_Init+0x50>)
 800173e:	2200      	movs	r2, #0
 8001740:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001742:	4b09      	ldr	r3, [pc, #36]	@ (8001768 <MX_I2C2_Init+0x50>)
 8001744:	2200      	movs	r2, #0
 8001746:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001748:	4b07      	ldr	r3, [pc, #28]	@ (8001768 <MX_I2C2_Init+0x50>)
 800174a:	2200      	movs	r2, #0
 800174c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800174e:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <MX_I2C2_Init+0x50>)
 8001750:	2200      	movs	r2, #0
 8001752:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001754:	4804      	ldr	r0, [pc, #16]	@ (8001768 <MX_I2C2_Init+0x50>)
 8001756:	f003 fa57 	bl	8004c08 <HAL_I2C_Init>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001760:	f000 fb33 	bl	8001dca <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20000498 	.word	0x20000498
 800176c:	40005800 	.word	0x40005800
 8001770:	000186a0 	.word	0x000186a0

08001774 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08a      	sub	sp, #40	@ 0x28
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177c:	f107 0318 	add.w	r3, r7, #24
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a42      	ldr	r2, [pc, #264]	@ (8001898 <HAL_I2C_MspInit+0x124>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d14a      	bne.n	800182a <HAL_I2C_MspInit+0xb6>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001794:	4b41      	ldr	r3, [pc, #260]	@ (800189c <HAL_I2C_MspInit+0x128>)
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	4a40      	ldr	r2, [pc, #256]	@ (800189c <HAL_I2C_MspInit+0x128>)
 800179a:	f043 0308 	orr.w	r3, r3, #8
 800179e:	6193      	str	r3, [r2, #24]
 80017a0:	4b3e      	ldr	r3, [pc, #248]	@ (800189c <HAL_I2C_MspInit+0x128>)
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	f003 0308 	and.w	r3, r3, #8
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017ac:	23c0      	movs	r3, #192	@ 0xc0
 80017ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017b0:	2312      	movs	r3, #18
 80017b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017b4:	2303      	movs	r3, #3
 80017b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b8:	f107 0318 	add.w	r3, r7, #24
 80017bc:	4619      	mov	r1, r3
 80017be:	4838      	ldr	r0, [pc, #224]	@ (80018a0 <HAL_I2C_MspInit+0x12c>)
 80017c0:	f003 f86c 	bl	800489c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017c4:	4b35      	ldr	r3, [pc, #212]	@ (800189c <HAL_I2C_MspInit+0x128>)
 80017c6:	69db      	ldr	r3, [r3, #28]
 80017c8:	4a34      	ldr	r2, [pc, #208]	@ (800189c <HAL_I2C_MspInit+0x128>)
 80017ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017ce:	61d3      	str	r3, [r2, #28]
 80017d0:	4b32      	ldr	r3, [pc, #200]	@ (800189c <HAL_I2C_MspInit+0x128>)
 80017d2:	69db      	ldr	r3, [r3, #28]
 80017d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017d8:	613b      	str	r3, [r7, #16]
 80017da:	693b      	ldr	r3, [r7, #16]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 80017dc:	4b31      	ldr	r3, [pc, #196]	@ (80018a4 <HAL_I2C_MspInit+0x130>)
 80017de:	4a32      	ldr	r2, [pc, #200]	@ (80018a8 <HAL_I2C_MspInit+0x134>)
 80017e0:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017e2:	4b30      	ldr	r3, [pc, #192]	@ (80018a4 <HAL_I2C_MspInit+0x130>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017e8:	4b2e      	ldr	r3, [pc, #184]	@ (80018a4 <HAL_I2C_MspInit+0x130>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017ee:	4b2d      	ldr	r3, [pc, #180]	@ (80018a4 <HAL_I2C_MspInit+0x130>)
 80017f0:	2280      	movs	r2, #128	@ 0x80
 80017f2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017f4:	4b2b      	ldr	r3, [pc, #172]	@ (80018a4 <HAL_I2C_MspInit+0x130>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017fa:	4b2a      	ldr	r3, [pc, #168]	@ (80018a4 <HAL_I2C_MspInit+0x130>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001800:	4b28      	ldr	r3, [pc, #160]	@ (80018a4 <HAL_I2C_MspInit+0x130>)
 8001802:	2200      	movs	r2, #0
 8001804:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001806:	4b27      	ldr	r3, [pc, #156]	@ (80018a4 <HAL_I2C_MspInit+0x130>)
 8001808:	2200      	movs	r2, #0
 800180a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800180c:	4825      	ldr	r0, [pc, #148]	@ (80018a4 <HAL_I2C_MspInit+0x130>)
 800180e:	f002 fd97 	bl	8004340 <HAL_DMA_Init>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8001818:	f000 fad7 	bl	8001dca <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a21      	ldr	r2, [pc, #132]	@ (80018a4 <HAL_I2C_MspInit+0x130>)
 8001820:	639a      	str	r2, [r3, #56]	@ 0x38
 8001822:	4a20      	ldr	r2, [pc, #128]	@ (80018a4 <HAL_I2C_MspInit+0x130>)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001828:	e031      	b.n	800188e <HAL_I2C_MspInit+0x11a>
  else if(i2cHandle->Instance==I2C2)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a1f      	ldr	r2, [pc, #124]	@ (80018ac <HAL_I2C_MspInit+0x138>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d12c      	bne.n	800188e <HAL_I2C_MspInit+0x11a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001834:	4b19      	ldr	r3, [pc, #100]	@ (800189c <HAL_I2C_MspInit+0x128>)
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	4a18      	ldr	r2, [pc, #96]	@ (800189c <HAL_I2C_MspInit+0x128>)
 800183a:	f043 0308 	orr.w	r3, r3, #8
 800183e:	6193      	str	r3, [r2, #24]
 8001840:	4b16      	ldr	r3, [pc, #88]	@ (800189c <HAL_I2C_MspInit+0x128>)
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	f003 0308 	and.w	r3, r3, #8
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800184c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001850:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001852:	2312      	movs	r3, #18
 8001854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001856:	2303      	movs	r3, #3
 8001858:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800185a:	f107 0318 	add.w	r3, r7, #24
 800185e:	4619      	mov	r1, r3
 8001860:	480f      	ldr	r0, [pc, #60]	@ (80018a0 <HAL_I2C_MspInit+0x12c>)
 8001862:	f003 f81b 	bl	800489c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001866:	4b0d      	ldr	r3, [pc, #52]	@ (800189c <HAL_I2C_MspInit+0x128>)
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	4a0c      	ldr	r2, [pc, #48]	@ (800189c <HAL_I2C_MspInit+0x128>)
 800186c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001870:	61d3      	str	r3, [r2, #28]
 8001872:	4b0a      	ldr	r3, [pc, #40]	@ (800189c <HAL_I2C_MspInit+0x128>)
 8001874:	69db      	ldr	r3, [r3, #28]
 8001876:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800187e:	2200      	movs	r2, #0
 8001880:	2100      	movs	r1, #0
 8001882:	2021      	movs	r0, #33	@ 0x21
 8001884:	f002 fd25 	bl	80042d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001888:	2021      	movs	r0, #33	@ 0x21
 800188a:	f002 fd3e 	bl	800430a <HAL_NVIC_EnableIRQ>
}
 800188e:	bf00      	nop
 8001890:	3728      	adds	r7, #40	@ 0x28
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	40005400 	.word	0x40005400
 800189c:	40021000 	.word	0x40021000
 80018a0:	40010c00 	.word	0x40010c00
 80018a4:	200004ec 	.word	0x200004ec
 80018a8:	40020080 	.word	0x40020080
 80018ac:	40005800 	.word	0x40005800

080018b0 <filter_init>:
 */

#include "low_pass_filter.h"


filter_typedef filter_init(float alpha){
 80018b0:	b490      	push	{r4, r7}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
	filter_typedef f = {alpha, 0, 1};
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	f04f 0300 	mov.w	r3, #0
 80018c2:	613b      	str	r3, [r7, #16]
 80018c4:	2301      	movs	r3, #1
 80018c6:	753b      	strb	r3, [r7, #20]
	return f;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	461c      	mov	r4, r3
 80018cc:	f107 030c 	add.w	r3, r7, #12
 80018d0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80018d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	3718      	adds	r7, #24
 80018dc:	46bd      	mov	sp, r7
 80018de:	bc90      	pop	{r4, r7}
 80018e0:	4770      	bx	lr

080018e2 <filter>:


float filter(filter_typedef* filter, float new_value){
 80018e2:	b590      	push	{r4, r7, lr}
 80018e4:	b085      	sub	sp, #20
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
 80018ea:	6039      	str	r1, [r7, #0]
	if(filter->reset){
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	7a1b      	ldrb	r3, [r3, #8]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d007      	beq.n	8001904 <filter+0x22>
		filter->reset = 0;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2200      	movs	r2, #0
 80018f8:	721a      	strb	r2, [r3, #8]
		filter->prev_value = new_value;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	683a      	ldr	r2, [r7, #0]
 80018fe:	605a      	str	r2, [r3, #4]
		return new_value;
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	e021      	b.n	8001948 <filter+0x66>
	}
	else{
		float filtered_value = (filter->alpha) * new_value + (1 - filter->alpha) * filter->prev_value;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	6839      	ldr	r1, [r7, #0]
 800190a:	4618      	mov	r0, r3
 800190c:	f7ff fa3a 	bl	8000d84 <__aeabi_fmul>
 8001910:	4603      	mov	r3, r0
 8001912:	461c      	mov	r4, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4619      	mov	r1, r3
 800191a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800191e:	f7ff f927 	bl	8000b70 <__aeabi_fsub>
 8001922:	4603      	mov	r3, r0
 8001924:	461a      	mov	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	4619      	mov	r1, r3
 800192c:	4610      	mov	r0, r2
 800192e:	f7ff fa29 	bl	8000d84 <__aeabi_fmul>
 8001932:	4603      	mov	r3, r0
 8001934:	4619      	mov	r1, r3
 8001936:	4620      	mov	r0, r4
 8001938:	f7ff f91c 	bl	8000b74 <__addsf3>
 800193c:	4603      	mov	r3, r0
 800193e:	60fb      	str	r3, [r7, #12]
		filter->prev_value = filtered_value;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	605a      	str	r2, [r3, #4]
		return filtered_value;
 8001946:	68fb      	ldr	r3, [r7, #12]
	}
}
 8001948:	4618      	mov	r0, r3
 800194a:	3714      	adds	r7, #20
 800194c:	46bd      	mov	sp, r7
 800194e:	bd90      	pop	{r4, r7, pc}

08001950 <reset_filter>:


void reset_filter(filter_typedef* filter){
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
	filter->reset = 1;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2201      	movs	r2, #1
 800195c:	721a      	strb	r2, [r3, #8]
}
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	bc80      	pop	{r7}
 8001966:	4770      	bx	lr

08001968 <__io_putchar>:
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */


int __io_putchar(int ch)  //for printf
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
    if (ch == '\n') {
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2b0a      	cmp	r3, #10
 8001974:	d109      	bne.n	800198a <__io_putchar+0x22>
        uint8_t ch2 = '\r';
 8001976:	230d      	movs	r3, #13
 8001978:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart1, &ch2, 1, HAL_MAX_DELAY);
 800197a:	f107 010f 	add.w	r1, r7, #15
 800197e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001982:	2201      	movs	r2, #1
 8001984:	4807      	ldr	r0, [pc, #28]	@ (80019a4 <__io_putchar+0x3c>)
 8001986:	f007 fc93 	bl	80092b0 <HAL_UART_Transmit>
    }
    HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800198a:	1d39      	adds	r1, r7, #4
 800198c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001990:	2201      	movs	r2, #1
 8001992:	4804      	ldr	r0, [pc, #16]	@ (80019a4 <__io_putchar+0x3c>)
 8001994:	f007 fc8c 	bl	80092b0 <HAL_UART_Transmit>
    return 1;
 8001998:	2301      	movs	r3, #1
}
 800199a:	4618      	mov	r0, r3
 800199c:	3710      	adds	r7, #16
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	20000758 	.word	0x20000758

080019a8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
	if(htim == stepper1.htim){
 80019b0:	4b12      	ldr	r3, [pc, #72]	@ (80019fc <HAL_TIM_PeriodElapsedCallback+0x54>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	687a      	ldr	r2, [r7, #4]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d103      	bne.n	80019c2 <HAL_TIM_PeriodElapsedCallback+0x1a>
		stepper_update(&stepper1);
 80019ba:	4810      	ldr	r0, [pc, #64]	@ (80019fc <HAL_TIM_PeriodElapsedCallback+0x54>)
 80019bc:	f001 fa10 	bl	8002de0 <stepper_update>
		//HAL_I2C_Mem_Read_IT(&hi2c2, 0x6C, 0x0C, 1, encoder_data_buffer, 2);  //encoder
	}
	else if(htim == &htim1){
		HAL_ADC_Start_IT(&hadc1);
	}
}
 80019c0:	e017      	b.n	80019f2 <HAL_TIM_PeriodElapsedCallback+0x4a>
	else if(htim == stepper2.htim){
 80019c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a00 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d103      	bne.n	80019d4 <HAL_TIM_PeriodElapsedCallback+0x2c>
		stepper_update(&stepper2);
 80019cc:	480c      	ldr	r0, [pc, #48]	@ (8001a00 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80019ce:	f001 fa07 	bl	8002de0 <stepper_update>
}
 80019d2:	e00e      	b.n	80019f2 <HAL_TIM_PeriodElapsedCallback+0x4a>
	else if (htim == &htim4){
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	4a0b      	ldr	r2, [pc, #44]	@ (8001a04 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d103      	bne.n	80019e4 <HAL_TIM_PeriodElapsedCallback+0x3c>
		mpu_get_data_x_angle_DMA(&mpu);
 80019dc:	480a      	ldr	r0, [pc, #40]	@ (8001a08 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80019de:	f000 fc56 	bl	800228e <mpu_get_data_x_angle_DMA>
}
 80019e2:	e006      	b.n	80019f2 <HAL_TIM_PeriodElapsedCallback+0x4a>
	else if(htim == &htim1){
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	4a09      	ldr	r2, [pc, #36]	@ (8001a0c <HAL_TIM_PeriodElapsedCallback+0x64>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d102      	bne.n	80019f2 <HAL_TIM_PeriodElapsedCallback+0x4a>
		HAL_ADC_Start_IT(&hadc1);
 80019ec:	4808      	ldr	r0, [pc, #32]	@ (8001a10 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80019ee:	f002 f873 	bl	8003ad8 <HAL_ADC_Start_IT>
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000530 	.word	0x20000530
 8001a00:	2000055c 	.word	0x2000055c
 8001a04:	20000710 	.word	0x20000710
 8001a08:	20000588 	.word	0x20000588
 8001a0c:	20000638 	.word	0x20000638
 8001a10:	200001f0 	.word	0x200001f0

08001a14 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1){
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	4a07      	ldr	r2, [pc, #28]	@ (8001a3c <HAL_ADC_ConvCpltCallback+0x28>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d107      	bne.n	8001a34 <HAL_ADC_ConvCpltCallback+0x20>
		battery_voltage_update(HAL_ADC_GetValue(&hadc1));
 8001a24:	4805      	ldr	r0, [pc, #20]	@ (8001a3c <HAL_ADC_ConvCpltCallback+0x28>)
 8001a26:	f002 f90d 	bl	8003c44 <HAL_ADC_GetValue>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	b29b      	uxth	r3, r3
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f001 f822 	bl	8002a78 <battery_voltage_update>
	}
}
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	200001f0 	.word	0x200001f0

08001a40 <HAL_I2C_MemRxCpltCallback>:


void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){   // DMA transfer complete mpu
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	if(hi2c == mpu.hi2c){
 8001a48:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <HAL_I2C_MemRxCpltCallback+0x3c>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d10a      	bne.n	8001a68 <HAL_I2C_MemRxCpltCallback+0x28>
		DMA_transfer_complete_callback(&mpu);
 8001a52:	480a      	ldr	r0, [pc, #40]	@ (8001a7c <HAL_I2C_MemRxCpltCallback+0x3c>)
 8001a54:	f000 fdbc 	bl	80025d0 <DMA_transfer_complete_callback>
		if(robot.control_enable) robot.data_ready = 1;
 8001a58:	4b09      	ldr	r3, [pc, #36]	@ (8001a80 <HAL_I2C_MemRxCpltCallback+0x40>)
 8001a5a:	789b      	ldrb	r3, [r3, #2]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d009      	beq.n	8001a74 <HAL_I2C_MemRxCpltCallback+0x34>
 8001a60:	4b07      	ldr	r3, [pc, #28]	@ (8001a80 <HAL_I2C_MemRxCpltCallback+0x40>)
 8001a62:	2201      	movs	r2, #1
 8001a64:	701a      	strb	r2, [r3, #0]

	}
	else if (hi2c == &hi2c2){  // encoder
		calculate_encoder_angle();
	}
}
 8001a66:	e005      	b.n	8001a74 <HAL_I2C_MemRxCpltCallback+0x34>
	else if (hi2c == &hi2c2){  // encoder
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4a06      	ldr	r2, [pc, #24]	@ (8001a84 <HAL_I2C_MemRxCpltCallback+0x44>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d101      	bne.n	8001a74 <HAL_I2C_MemRxCpltCallback+0x34>
		calculate_encoder_angle();
 8001a70:	f7ff fd88 	bl	8001584 <calculate_encoder_angle>
}
 8001a74:	bf00      	nop
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	20000588 	.word	0x20000588
 8001a80:	200005d0 	.word	0x200005d0
 8001a84:	20000498 	.word	0x20000498

08001a88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a88:	b5b0      	push	{r4, r5, r7, lr}
 8001a8a:	b088      	sub	sp, #32
 8001a8c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a8e:	f001 fec5 	bl	800381c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a92:	f000 f93f 	bl	8001d14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a96:	f7ff fce1 	bl	800145c <MX_GPIO_Init>
  MX_DMA_Init();
 8001a9a:	f7ff fcb1 	bl	8001400 <MX_DMA_Init>
  MX_I2C1_Init();
 8001a9e:	f7ff fe0d 	bl	80016bc <MX_I2C1_Init>
  MX_TIM2_Init();
 8001aa2:	f001 fbbf 	bl	8003224 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001aa6:	f001 fc33 	bl	8003310 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001aaa:	f001 fdbd 	bl	8003628 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8001aae:	f7ff fe33 	bl	8001718 <MX_I2C2_Init>
  MX_TIM4_Init();
 8001ab2:	f001 fca3 	bl	80033fc <MX_TIM4_Init>
  MX_ADC1_Init();
 8001ab6:	f7ff fb51 	bl	800115c <MX_ADC1_Init>
  MX_TIM1_Init();
 8001aba:	f001 fb61 	bl	8003180 <MX_TIM1_Init>
  /*##################################################
   * 			SETUP begin
   * ##################################################
   */

  robot_init();
 8001abe:	f000 fde9 	bl	8002694 <robot_init>


  // stepper motor setup
   stepper_init(&stepper1, &htim2, TIM_CHANNEL_1, ENABLE_GPIO_Port, ENABLE_Pin,
 8001ac2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ac6:	9304      	str	r3, [sp, #16]
 8001ac8:	231c      	movs	r3, #28
 8001aca:	9303      	str	r3, [sp, #12]
 8001acc:	2308      	movs	r3, #8
 8001ace:	9302      	str	r3, [sp, #8]
 8001ad0:	4b77      	ldr	r3, [pc, #476]	@ (8001cb0 <main+0x228>)
 8001ad2:	9301      	str	r3, [sp, #4]
 8001ad4:	2380      	movs	r3, #128	@ 0x80
 8001ad6:	9300      	str	r3, [sp, #0]
 8001ad8:	4b75      	ldr	r3, [pc, #468]	@ (8001cb0 <main+0x228>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	4975      	ldr	r1, [pc, #468]	@ (8001cb4 <main+0x22c>)
 8001ade:	4876      	ldr	r0, [pc, #472]	@ (8001cb8 <main+0x230>)
 8001ae0:	f001 f856 	bl	8002b90 <stepper_init>
 		  DIR1_GPIO_Port, DIR1_Pin, 28, -1);
   stepper_init(&stepper2, &htim3, TIM_CHANNEL_1, ENABLE_GPIO_Port, ENABLE_Pin,
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	9304      	str	r3, [sp, #16]
 8001ae8:	231c      	movs	r3, #28
 8001aea:	9303      	str	r3, [sp, #12]
 8001aec:	2302      	movs	r3, #2
 8001aee:	9302      	str	r3, [sp, #8]
 8001af0:	4b72      	ldr	r3, [pc, #456]	@ (8001cbc <main+0x234>)
 8001af2:	9301      	str	r3, [sp, #4]
 8001af4:	2380      	movs	r3, #128	@ 0x80
 8001af6:	9300      	str	r3, [sp, #0]
 8001af8:	4b6d      	ldr	r3, [pc, #436]	@ (8001cb0 <main+0x228>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	4970      	ldr	r1, [pc, #448]	@ (8001cc0 <main+0x238>)
 8001afe:	4871      	ldr	r0, [pc, #452]	@ (8001cc4 <main+0x23c>)
 8001b00:	f001 f846 	bl	8002b90 <stepper_init>
 		  DIR2_GPIO_Port, DIR2_Pin, 28, 1);


   // MPU6050 setup
   mpu_init(&mpu, &hi2c1, 0xD0);
 8001b04:	22d0      	movs	r2, #208	@ 0xd0
 8001b06:	4970      	ldr	r1, [pc, #448]	@ (8001cc8 <main+0x240>)
 8001b08:	4870      	ldr	r0, [pc, #448]	@ (8001ccc <main+0x244>)
 8001b0a:	f000 fabb 	bl	8002084 <mpu_init>
   set_gyro_scale(&mpu, range_250);
 8001b0e:	2100      	movs	r1, #0
 8001b10:	486e      	ldr	r0, [pc, #440]	@ (8001ccc <main+0x244>)
 8001b12:	f000 f9e3 	bl	8001edc <set_gyro_scale>
   set_accelerometer_scale(&mpu, range_2g);
 8001b16:	2100      	movs	r1, #0
 8001b18:	486c      	ldr	r0, [pc, #432]	@ (8001ccc <main+0x244>)
 8001b1a:	f000 fa2d 	bl	8001f78 <set_accelerometer_scale>
   mpu_low_pass_filter(&mpu, Acc94Hz_Gyro98Hz);
 8001b1e:	2102      	movs	r1, #2
 8001b20:	486a      	ldr	r0, [pc, #424]	@ (8001ccc <main+0x244>)
 8001b22:	f000 fa77 	bl	8002014 <mpu_low_pass_filter>

   HAL_Delay(1000); // gives time to leave the robot stable after turn on
 8001b26:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b2a:	f001 fed9 	bl	80038e0 <HAL_Delay>
   mpu_gyro_calibration(&mpu);
 8001b2e:	4867      	ldr	r0, [pc, #412]	@ (8001ccc <main+0x244>)
 8001b30:	f000 fbc4 	bl	80022bc <mpu_gyro_calibration>



   // communication protocol setup
   communication_interface_init(&huart1, &hdma_usart1_rx);
 8001b34:	4966      	ldr	r1, [pc, #408]	@ (8001cd0 <main+0x248>)
 8001b36:	4867      	ldr	r0, [pc, #412]	@ (8001cd4 <main+0x24c>)
 8001b38:	f7ff fba2 	bl	8001280 <communication_interface_init>

   registerMap[0].ptr = &robot.robot_enable;
 8001b3c:	4b66      	ldr	r3, [pc, #408]	@ (8001cd8 <main+0x250>)
 8001b3e:	4a67      	ldr	r2, [pc, #412]	@ (8001cdc <main+0x254>)
 8001b40:	601a      	str	r2, [r3, #0]
   registerMap[0].dataSize = sizeof(robot.robot_enable);
 8001b42:	4b65      	ldr	r3, [pc, #404]	@ (8001cd8 <main+0x250>)
 8001b44:	2201      	movs	r2, #1
 8001b46:	711a      	strb	r2, [r3, #4]

   registerMap[1].ptr = &robot.set_pos;
 8001b48:	4b63      	ldr	r3, [pc, #396]	@ (8001cd8 <main+0x250>)
 8001b4a:	4a65      	ldr	r2, [pc, #404]	@ (8001ce0 <main+0x258>)
 8001b4c:	609a      	str	r2, [r3, #8]
   registerMap[1].dataSize = sizeof(robot.set_pos);
 8001b4e:	4b62      	ldr	r3, [pc, #392]	@ (8001cd8 <main+0x250>)
 8001b50:	2204      	movs	r2, #4
 8001b52:	731a      	strb	r2, [r3, #12]

   registerMap[2].ptr = &robot.K1;
 8001b54:	4b60      	ldr	r3, [pc, #384]	@ (8001cd8 <main+0x250>)
 8001b56:	4a63      	ldr	r2, [pc, #396]	@ (8001ce4 <main+0x25c>)
 8001b58:	611a      	str	r2, [r3, #16]
   registerMap[2].dataSize = sizeof(robot.K1);
 8001b5a:	4b5f      	ldr	r3, [pc, #380]	@ (8001cd8 <main+0x250>)
 8001b5c:	2204      	movs	r2, #4
 8001b5e:	751a      	strb	r2, [r3, #20]

   registerMap[3].ptr = &robot.K2;
 8001b60:	4b5d      	ldr	r3, [pc, #372]	@ (8001cd8 <main+0x250>)
 8001b62:	4a61      	ldr	r2, [pc, #388]	@ (8001ce8 <main+0x260>)
 8001b64:	619a      	str	r2, [r3, #24]
   registerMap[3].dataSize = sizeof(robot.K2);
 8001b66:	4b5c      	ldr	r3, [pc, #368]	@ (8001cd8 <main+0x250>)
 8001b68:	2204      	movs	r2, #4
 8001b6a:	771a      	strb	r2, [r3, #28]

   registerMap[4].ptr = &robot.K3;
 8001b6c:	4b5a      	ldr	r3, [pc, #360]	@ (8001cd8 <main+0x250>)
 8001b6e:	4a5f      	ldr	r2, [pc, #380]	@ (8001cec <main+0x264>)
 8001b70:	621a      	str	r2, [r3, #32]
   registerMap[4].dataSize = sizeof(robot.K3);
 8001b72:	4b59      	ldr	r3, [pc, #356]	@ (8001cd8 <main+0x250>)
 8001b74:	2204      	movs	r2, #4
 8001b76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

   registerMap[5].ptr = &robot.K4;
 8001b7a:	4b57      	ldr	r3, [pc, #348]	@ (8001cd8 <main+0x250>)
 8001b7c:	4a5c      	ldr	r2, [pc, #368]	@ (8001cf0 <main+0x268>)
 8001b7e:	629a      	str	r2, [r3, #40]	@ 0x28
   registerMap[5].dataSize = sizeof(robot.K4);
 8001b80:	4b55      	ldr	r3, [pc, #340]	@ (8001cd8 <main+0x250>)
 8001b82:	2204      	movs	r2, #4
 8001b84:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

   registerMap[6].ptr = &robot.K5;
 8001b88:	4b53      	ldr	r3, [pc, #332]	@ (8001cd8 <main+0x250>)
 8001b8a:	4a5a      	ldr	r2, [pc, #360]	@ (8001cf4 <main+0x26c>)
 8001b8c:	631a      	str	r2, [r3, #48]	@ 0x30
   registerMap[6].dataSize = sizeof(robot.K5);
 8001b8e:	4b52      	ldr	r3, [pc, #328]	@ (8001cd8 <main+0x250>)
 8001b90:	2204      	movs	r2, #4
 8001b92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    * 			SETUP end
    * ##################################################
    */


   HAL_TIM_Base_Start_IT(&htim4);
 8001b96:	4858      	ldr	r0, [pc, #352]	@ (8001cf8 <main+0x270>)
 8001b98:	f006 fc30 	bl	80083fc <HAL_TIM_Base_Start_IT>
   HAL_TIM_Base_Start_IT(&htim1);
 8001b9c:	4857      	ldr	r0, [pc, #348]	@ (8001cfc <main+0x274>)
 8001b9e:	f006 fc2d 	bl	80083fc <HAL_TIM_Base_Start_IT>

   HAL_Delay(100);
 8001ba2:	2064      	movs	r0, #100	@ 0x64
 8001ba4:	f001 fe9c 	bl	80038e0 <HAL_Delay>



   while (1)
  {
	if(robot.robot_enable){
 8001ba8:	4b55      	ldr	r3, [pc, #340]	@ (8001d00 <main+0x278>)
 8001baa:	785b      	ldrb	r3, [r3, #1]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d02e      	beq.n	8001c0e <main+0x186>
		if(fabs(mpu.x_angle) < 0.05 && !robot.control_enable){
 8001bb0:	4b46      	ldr	r3, [pc, #280]	@ (8001ccc <main+0x244>)
 8001bb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bb4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7fe fc35 	bl	8000428 <__aeabi_f2d>
 8001bbe:	a338      	add	r3, pc, #224	@ (adr r3, 8001ca0 <main+0x218>)
 8001bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc4:	f7fe fefa 	bl	80009bc <__aeabi_dcmplt>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d005      	beq.n	8001bda <main+0x152>
 8001bce:	4b4c      	ldr	r3, [pc, #304]	@ (8001d00 <main+0x278>)
 8001bd0:	789b      	ldrb	r3, [r3, #2]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d101      	bne.n	8001bda <main+0x152>
			robot_start();
 8001bd6:	f000 fef7 	bl	80029c8 <robot_start>
		}
		if(fabs(mpu.x_angle)> 0.8 && robot.control_enable){
 8001bda:	4b3c      	ldr	r3, [pc, #240]	@ (8001ccc <main+0x244>)
 8001bdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bde:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7fe fc20 	bl	8000428 <__aeabi_f2d>
 8001be8:	a32f      	add	r3, pc, #188	@ (adr r3, 8001ca8 <main+0x220>)
 8001bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bee:	f7fe ff03 	bl	80009f8 <__aeabi_dcmpgt>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d00f      	beq.n	8001c18 <main+0x190>
 8001bf8:	4b41      	ldr	r3, [pc, #260]	@ (8001d00 <main+0x278>)
 8001bfa:	789b      	ldrb	r3, [r3, #2]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d00b      	beq.n	8001c18 <main+0x190>
			robot_stop();
 8001c00:	f000 ff24 	bl	8002a4c <robot_stop>
			HAL_Delay(2000);
 8001c04:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001c08:	f001 fe6a 	bl	80038e0 <HAL_Delay>
 8001c0c:	e004      	b.n	8001c18 <main+0x190>
		}
  	}
   	else{
   		robot_stop();
 8001c0e:	f000 ff1d 	bl	8002a4c <robot_stop>
   		robot.control_enable = 0;
 8001c12:	4b3b      	ldr	r3, [pc, #236]	@ (8001d00 <main+0x278>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	709a      	strb	r2, [r3, #2]
   	}

	if(robot.robot_enable){
 8001c18:	4b39      	ldr	r3, [pc, #228]	@ (8001d00 <main+0x278>)
 8001c1a:	785b      	ldrb	r3, [r3, #1]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d006      	beq.n	8001c2e <main+0x1a6>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001c20:	2200      	movs	r2, #0
 8001c22:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c26:	4837      	ldr	r0, [pc, #220]	@ (8001d04 <main+0x27c>)
 8001c28:	f002 ffbc 	bl	8004ba4 <HAL_GPIO_WritePin>
 8001c2c:	e005      	b.n	8001c3a <main+0x1b2>
	}
	else{
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c34:	4833      	ldr	r0, [pc, #204]	@ (8001d04 <main+0x27c>)
 8001c36:	f002 ffb5 	bl	8004ba4 <HAL_GPIO_WritePin>
	}

	if(robot.control_enable && robot.data_ready){
 8001c3a:	4b31      	ldr	r3, [pc, #196]	@ (8001d00 <main+0x278>)
 8001c3c:	789b      	ldrb	r3, [r3, #2]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d029      	beq.n	8001c96 <main+0x20e>
 8001c42:	4b2f      	ldr	r3, [pc, #188]	@ (8001d00 <main+0x278>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d025      	beq.n	8001c96 <main+0x20e>
		control_step();
 8001c4a:	f000 fd75 	bl	8002738 <control_step>

		//send data
		if(communication_interface.uart_tx_ready){
 8001c4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001d08 <main+0x280>)
 8001c50:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d01d      	beq.n	8001c96 <main+0x20e>
//		uint16_t size = snprintf((char*)communication_interface.transmit_buffer, Tx_BUFFER_SIZE,
//				"%.3f, %.3f, %.3f, %ld\r\n", mpu.x_angle, robot.d_angle, robot.speed_delta, HAL_GetTick());
		uint16_t size = snprintf((char*)communication_interface.transmit_buffer, Tx_BUFFER_SIZE,
				"%.3f,%.3f\n", mpu.x_angle, robot.pos_error);
 8001c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001ccc <main+0x244>)
 8001c5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
		uint16_t size = snprintf((char*)communication_interface.transmit_buffer, Tx_BUFFER_SIZE,
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7fe fbe2 	bl	8000428 <__aeabi_f2d>
 8001c64:	4604      	mov	r4, r0
 8001c66:	460d      	mov	r5, r1
				"%.3f,%.3f\n", mpu.x_angle, robot.pos_error);
 8001c68:	4b25      	ldr	r3, [pc, #148]	@ (8001d00 <main+0x278>)
 8001c6a:	69db      	ldr	r3, [r3, #28]
		uint16_t size = snprintf((char*)communication_interface.transmit_buffer, Tx_BUFFER_SIZE,
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7fe fbdb 	bl	8000428 <__aeabi_f2d>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001c7a:	e9cd 4500 	strd	r4, r5, [sp]
 8001c7e:	4a23      	ldr	r2, [pc, #140]	@ (8001d0c <main+0x284>)
 8001c80:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c84:	4822      	ldr	r0, [pc, #136]	@ (8001d10 <main+0x288>)
 8001c86:	f009 f8d7 	bl	800ae38 <sniprintf>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	80fb      	strh	r3, [r7, #6]
		uart_send_buffer(size);
 8001c8e:	88fb      	ldrh	r3, [r7, #6]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff fb63 	bl	800135c <uart_send_buffer>
		}

	}

	execute_command();
 8001c96:	f7ff fb17 	bl	80012c8 <execute_command>
	if(robot.robot_enable){
 8001c9a:	e785      	b.n	8001ba8 <main+0x120>
 8001c9c:	f3af 8000 	nop.w
 8001ca0:	9999999a 	.word	0x9999999a
 8001ca4:	3fa99999 	.word	0x3fa99999
 8001ca8:	9999999a 	.word	0x9999999a
 8001cac:	3fe99999 	.word	0x3fe99999
 8001cb0:	40010800 	.word	0x40010800
 8001cb4:	20000680 	.word	0x20000680
 8001cb8:	20000530 	.word	0x20000530
 8001cbc:	40010c00 	.word	0x40010c00
 8001cc0:	200006c8 	.word	0x200006c8
 8001cc4:	2000055c 	.word	0x2000055c
 8001cc8:	20000444 	.word	0x20000444
 8001ccc:	20000588 	.word	0x20000588
 8001cd0:	200007a0 	.word	0x200007a0
 8001cd4:	20000758 	.word	0x20000758
 8001cd8:	20000338 	.word	0x20000338
 8001cdc:	200005d1 	.word	0x200005d1
 8001ce0:	200005f4 	.word	0x200005f4
 8001ce4:	20000604 	.word	0x20000604
 8001ce8:	20000608 	.word	0x20000608
 8001cec:	2000060c 	.word	0x2000060c
 8001cf0:	20000610 	.word	0x20000610
 8001cf4:	20000614 	.word	0x20000614
 8001cf8:	20000710 	.word	0x20000710
 8001cfc:	20000638 	.word	0x20000638
 8001d00:	200005d0 	.word	0x200005d0
 8001d04:	40011000 	.word	0x40011000
 8001d08:	20000220 	.word	0x20000220
 8001d0c:	0800d5c8 	.word	0x0800d5c8
 8001d10:	20000234 	.word	0x20000234

08001d14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b094      	sub	sp, #80	@ 0x50
 8001d18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d1a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d1e:	2228      	movs	r2, #40	@ 0x28
 8001d20:	2100      	movs	r1, #0
 8001d22:	4618      	mov	r0, r3
 8001d24:	f009 f901 	bl	800af2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	60da      	str	r2, [r3, #12]
 8001d36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d38:	1d3b      	adds	r3, r7, #4
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]
 8001d3e:	605a      	str	r2, [r3, #4]
 8001d40:	609a      	str	r2, [r3, #8]
 8001d42:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d44:	2301      	movs	r3, #1
 8001d46:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d48:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d52:	2301      	movs	r3, #1
 8001d54:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d56:	2302      	movs	r3, #2
 8001d58:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d5a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d5e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001d60:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001d64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d66:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f005 fe30 	bl	80079d0 <HAL_RCC_OscConfig>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001d76:	f000 f828 	bl	8001dca <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d7a:	230f      	movs	r3, #15
 8001d7c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d82:	2300      	movs	r3, #0
 8001d84:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d8a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	2102      	movs	r1, #2
 8001d96:	4618      	mov	r0, r3
 8001d98:	f006 f89c 	bl	8007ed4 <HAL_RCC_ClockConfig>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001da2:	f000 f812 	bl	8001dca <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001da6:	2302      	movs	r3, #2
 8001da8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001daa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001dae:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001db0:	1d3b      	adds	r3, r7, #4
 8001db2:	4618      	mov	r0, r3
 8001db4:	f006 fa1c 	bl	80081f0 <HAL_RCCEx_PeriphCLKConfig>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001dbe:	f000 f804 	bl	8001dca <Error_Handler>
  }
}
 8001dc2:	bf00      	nop
 8001dc4:	3750      	adds	r7, #80	@ 0x50
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dce:	b672      	cpsid	i
}
 8001dd0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dd2:	bf00      	nop
 8001dd4:	e7fd      	b.n	8001dd2 <Error_Handler+0x8>

08001dd6 <mpu_write_reg>:
//*****************************************************************
//     			SETUP FUNCTIONS
//*****************************************************************

static void mpu_write_reg(mpu6050_typedef *mpu, uint8_t reg, uint8_t val)
{
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b086      	sub	sp, #24
 8001dda:	af04      	add	r7, sp, #16
 8001ddc:	6078      	str	r0, [r7, #4]
 8001dde:	460b      	mov	r3, r1
 8001de0:	70fb      	strb	r3, [r7, #3]
 8001de2:	4613      	mov	r3, r2
 8001de4:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(mpu->hi2c, mpu->i2c_address, reg, 1, &val, 1, HAL_MAX_DELAY);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6818      	ldr	r0, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	791b      	ldrb	r3, [r3, #4]
 8001dee:	4619      	mov	r1, r3
 8001df0:	78fb      	ldrb	r3, [r7, #3]
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001df8:	9302      	str	r3, [sp, #8]
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	9301      	str	r3, [sp, #4]
 8001dfe:	1cbb      	adds	r3, r7, #2
 8001e00:	9300      	str	r3, [sp, #0]
 8001e02:	2301      	movs	r3, #1
 8001e04:	f003 f858 	bl	8004eb8 <HAL_I2C_Mem_Write>
}
 8001e08:	bf00      	nop
 8001e0a:	3708      	adds	r7, #8
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <mpu_read_reg>:


static uint8_t mpu_read_reg(mpu6050_typedef *mpu, uint8_t reg)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b088      	sub	sp, #32
 8001e14:	af04      	add	r7, sp, #16
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	460b      	mov	r3, r1
 8001e1a:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	HAL_I2C_Mem_Read(mpu->hi2c, mpu->i2c_address, reg, 1, &tmp, 1, HAL_MAX_DELAY);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6818      	ldr	r0, [r3, #0]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	791b      	ldrb	r3, [r3, #4]
 8001e24:	4619      	mov	r1, r3
 8001e26:	78fb      	ldrb	r3, [r7, #3]
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e2e:	9302      	str	r3, [sp, #8]
 8001e30:	2301      	movs	r3, #1
 8001e32:	9301      	str	r3, [sp, #4]
 8001e34:	f107 030f 	add.w	r3, r7, #15
 8001e38:	9300      	str	r3, [sp, #0]
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	f003 f936 	bl	80050ac <HAL_I2C_Mem_Read>
	return tmp;
 8001e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <mpu_reset>:


static void mpu_reset(mpu6050_typedef *mpu, uint8_t value)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b084      	sub	sp, #16
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
 8001e52:	460b      	mov	r3, r1
 8001e54:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, PWR_MGMT_1);
 8001e56:	216b      	movs	r1, #107	@ 0x6b
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f7ff ffd9 	bl	8001e10 <mpu_read_reg>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	73fb      	strb	r3, [r7, #15]
	tmp &= ~(1<<7);
 8001e62:	7bfb      	ldrb	r3, [r7, #15]
 8001e64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001e68:	73fb      	strb	r3, [r7, #15]
	tmp |= ((value & 0x1) << 7);
 8001e6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e6e:	01db      	lsls	r3, r3, #7
 8001e70:	b25a      	sxtb	r2, r3
 8001e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	b25b      	sxtb	r3, r3
 8001e7a:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, PWR_MGMT_1, tmp);
 8001e7c:	7bfb      	ldrb	r3, [r7, #15]
 8001e7e:	461a      	mov	r2, r3
 8001e80:	216b      	movs	r1, #107	@ 0x6b
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f7ff ffa7 	bl	8001dd6 <mpu_write_reg>
}
 8001e88:	bf00      	nop
 8001e8a:	3710      	adds	r7, #16
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <mpu_sleep_mode>:


static void mpu_sleep_mode(mpu6050_typedef *mpu, uint8_t value)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, PWR_MGMT_1);
 8001e9c:	216b      	movs	r1, #107	@ 0x6b
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f7ff ffb6 	bl	8001e10 <mpu_read_reg>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	73fb      	strb	r3, [r7, #15]
	tmp &= ~(1<<6);
 8001ea8:	7bfb      	ldrb	r3, [r7, #15]
 8001eaa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001eae:	73fb      	strb	r3, [r7, #15]
	tmp |= ((value & 0x1) << 6);
 8001eb0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001eb4:	019b      	lsls	r3, r3, #6
 8001eb6:	b25b      	sxtb	r3, r3
 8001eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ebc:	b25a      	sxtb	r2, r3
 8001ebe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	b25b      	sxtb	r3, r3
 8001ec6:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, PWR_MGMT_1, tmp);
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
 8001eca:	461a      	mov	r2, r3
 8001ecc:	216b      	movs	r1, #107	@ 0x6b
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f7ff ff81 	bl	8001dd6 <mpu_write_reg>
}
 8001ed4:	bf00      	nop
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <set_gyro_scale>:


void set_gyro_scale(mpu6050_typedef *mpu, gyro_range_typedef range)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, GYRO_CONFIG);
 8001ee8:	211b      	movs	r1, #27
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f7ff ff90 	bl	8001e10 <mpu_read_reg>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	73fb      	strb	r3, [r7, #15]
	tmp &= ~(3 << 3);
 8001ef4:	7bfb      	ldrb	r3, [r7, #15]
 8001ef6:	f023 0318 	bic.w	r3, r3, #24
 8001efa:	73fb      	strb	r3, [r7, #15]
	tmp |= (range & 0x3) << 3;
 8001efc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f00:	00db      	lsls	r3, r3, #3
 8001f02:	b25b      	sxtb	r3, r3
 8001f04:	f003 0318 	and.w	r3, r3, #24
 8001f08:	b25a      	sxtb	r2, r3
 8001f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	b25b      	sxtb	r3, r3
 8001f12:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, GYRO_CONFIG, tmp);
 8001f14:	7bfb      	ldrb	r3, [r7, #15]
 8001f16:	461a      	mov	r2, r3
 8001f18:	211b      	movs	r1, #27
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f7ff ff5b 	bl	8001dd6 <mpu_write_reg>

	switch (range){
 8001f20:	78fb      	ldrb	r3, [r7, #3]
 8001f22:	2b03      	cmp	r3, #3
 8001f24:	d81a      	bhi.n	8001f5c <set_gyro_scale+0x80>
 8001f26:	a201      	add	r2, pc, #4	@ (adr r2, 8001f2c <set_gyro_scale+0x50>)
 8001f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f2c:	08001f3d 	.word	0x08001f3d
 8001f30:	08001f45 	.word	0x08001f45
 8001f34:	08001f4d 	.word	0x08001f4d
 8001f38:	08001f55 	.word	0x08001f55
	case range_250:
		mpu->gyro_scale = 0.007633;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001f68 <set_gyro_scale+0x8c>)
 8001f40:	609a      	str	r2, [r3, #8]
		break;
 8001f42:	e00c      	b.n	8001f5e <set_gyro_scale+0x82>
	case range_500:
		mpu->gyro_scale = 0.015267;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	4a09      	ldr	r2, [pc, #36]	@ (8001f6c <set_gyro_scale+0x90>)
 8001f48:	609a      	str	r2, [r3, #8]
		break;
 8001f4a:	e008      	b.n	8001f5e <set_gyro_scale+0x82>
	case range_1000:
		mpu->gyro_scale = 0.030487;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a08      	ldr	r2, [pc, #32]	@ (8001f70 <set_gyro_scale+0x94>)
 8001f50:	609a      	str	r2, [r3, #8]
		break;
 8001f52:	e004      	b.n	8001f5e <set_gyro_scale+0x82>
	case range_2000:
		mpu->gyro_scale = 0.060975;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4a07      	ldr	r2, [pc, #28]	@ (8001f74 <set_gyro_scale+0x98>)
 8001f58:	609a      	str	r2, [r3, #8]
		break;
 8001f5a:	e000      	b.n	8001f5e <set_gyro_scale+0x82>
	default:
		break;
 8001f5c:	bf00      	nop
	}
}
 8001f5e:	bf00      	nop
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	3bfa1e3f 	.word	0x3bfa1e3f
 8001f6c:	3c7a2270 	.word	0x3c7a2270
 8001f70:	3cf9bfdf 	.word	0x3cf9bfdf
 8001f74:	3d79c0ec 	.word	0x3d79c0ec

08001f78 <set_accelerometer_scale>:


void set_accelerometer_scale(mpu6050_typedef *mpu, accelerometer_range_typedef range)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	460b      	mov	r3, r1
 8001f82:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, ACCEL_CONFIG);
 8001f84:	211c      	movs	r1, #28
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f7ff ff42 	bl	8001e10 <mpu_read_reg>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	73fb      	strb	r3, [r7, #15]
	tmp &= ~(3 << 3);
 8001f90:	7bfb      	ldrb	r3, [r7, #15]
 8001f92:	f023 0318 	bic.w	r3, r3, #24
 8001f96:	73fb      	strb	r3, [r7, #15]
	tmp |= (range & 0x3) << 3;
 8001f98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	b25b      	sxtb	r3, r3
 8001fa0:	f003 0318 	and.w	r3, r3, #24
 8001fa4:	b25a      	sxtb	r2, r3
 8001fa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	b25b      	sxtb	r3, r3
 8001fae:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, ACCEL_CONFIG, tmp);
 8001fb0:	7bfb      	ldrb	r3, [r7, #15]
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	211c      	movs	r1, #28
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7ff ff0d 	bl	8001dd6 <mpu_write_reg>

	switch (range)
 8001fbc:	78fb      	ldrb	r3, [r7, #3]
 8001fbe:	2b03      	cmp	r3, #3
 8001fc0:	d81a      	bhi.n	8001ff8 <set_accelerometer_scale+0x80>
 8001fc2:	a201      	add	r2, pc, #4	@ (adr r2, 8001fc8 <set_accelerometer_scale+0x50>)
 8001fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc8:	08001fd9 	.word	0x08001fd9
 8001fcc:	08001fe1 	.word	0x08001fe1
 8001fd0:	08001fe9 	.word	0x08001fe9
 8001fd4:	08001ff1 	.word	0x08001ff1
	{
	case range_2g:
		mpu->acc_scale = 0.000061;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4a0a      	ldr	r2, [pc, #40]	@ (8002004 <set_accelerometer_scale+0x8c>)
 8001fdc:	60da      	str	r2, [r3, #12]
		break;
 8001fde:	e00c      	b.n	8001ffa <set_accelerometer_scale+0x82>
	case range_4g:
		mpu->acc_scale = 0.000122;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4a09      	ldr	r2, [pc, #36]	@ (8002008 <set_accelerometer_scale+0x90>)
 8001fe4:	60da      	str	r2, [r3, #12]
		break;
 8001fe6:	e008      	b.n	8001ffa <set_accelerometer_scale+0x82>
	case range_8g:
		mpu->acc_scale = 0.000244;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	4a08      	ldr	r2, [pc, #32]	@ (800200c <set_accelerometer_scale+0x94>)
 8001fec:	60da      	str	r2, [r3, #12]
		break;
 8001fee:	e004      	b.n	8001ffa <set_accelerometer_scale+0x82>
	case range_16g:
		mpu->acc_scale = 0.0004882;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a07      	ldr	r2, [pc, #28]	@ (8002010 <set_accelerometer_scale+0x98>)
 8001ff4:	60da      	str	r2, [r3, #12]
		break;
 8001ff6:	e000      	b.n	8001ffa <set_accelerometer_scale+0x82>
	default:
		break;
 8001ff8:	bf00      	nop
	}
}
 8001ffa:	bf00      	nop
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	387fda40 	.word	0x387fda40
 8002008:	38ffda40 	.word	0x38ffda40
 800200c:	397fda40 	.word	0x397fda40
 8002010:	39fff518 	.word	0x39fff518

08002014 <mpu_low_pass_filter>:


void mpu_low_pass_filter(mpu6050_typedef *mpu, low_pass_filter_typedef filter)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	460b      	mov	r3, r1
 800201e:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, CONFIG);
 8002020:	211a      	movs	r1, #26
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f7ff fef4 	bl	8001e10 <mpu_read_reg>
 8002028:	4603      	mov	r3, r0
 800202a:	73fb      	strb	r3, [r7, #15]
	tmp &= ~ 7;
 800202c:	7bfb      	ldrb	r3, [r7, #15]
 800202e:	f023 0307 	bic.w	r3, r3, #7
 8002032:	73fb      	strb	r3, [r7, #15]
	tmp |= filter & 0x7;
 8002034:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002038:	f003 0307 	and.w	r3, r3, #7
 800203c:	b25a      	sxtb	r2, r3
 800203e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002042:	4313      	orrs	r3, r2
 8002044:	b25b      	sxtb	r3, r3
 8002046:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, CONFIG, tmp);
 8002048:	7bfb      	ldrb	r3, [r7, #15]
 800204a:	461a      	mov	r2, r3
 800204c:	211a      	movs	r1, #26
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f7ff fec1 	bl	8001dd6 <mpu_write_reg>
}
 8002054:	bf00      	nop
 8002056:	3710      	adds	r7, #16
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <mpu_who_am_i>:


HAL_StatusTypeDef mpu_who_am_i(mpu6050_typedef *mpu)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
	uint8_t value = mpu_read_reg(mpu, WHO_AM_I);
 8002064:	2175      	movs	r1, #117	@ 0x75
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f7ff fed2 	bl	8001e10 <mpu_read_reg>
 800206c:	4603      	mov	r3, r0
 800206e:	73fb      	strb	r3, [r7, #15]
	if (value == 0x68){
 8002070:	7bfb      	ldrb	r3, [r7, #15]
 8002072:	2b68      	cmp	r3, #104	@ 0x68
 8002074:	d101      	bne.n	800207a <mpu_who_am_i+0x1e>
		return HAL_OK;
 8002076:	2300      	movs	r3, #0
 8002078:	e000      	b.n	800207c <mpu_who_am_i+0x20>
	}
	else{
		return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
	}
}
 800207c:	4618      	mov	r0, r3
 800207e:	3710      	adds	r7, #16
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <mpu_init>:

void mpu_init(mpu6050_typedef* mpu, I2C_HandleTypeDef *hi2c, uint8_t i2c_address)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	4613      	mov	r3, r2
 8002090:	71fb      	strb	r3, [r7, #7]
	mpu->hi2c = hi2c;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	68ba      	ldr	r2, [r7, #8]
 8002096:	601a      	str	r2, [r3, #0]
	mpu->i2c_address = i2c_address;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	79fa      	ldrb	r2, [r7, #7]
 800209c:	711a      	strb	r2, [r3, #4]

	mpu_reset(mpu, 1);
 800209e:	2101      	movs	r1, #1
 80020a0:	68f8      	ldr	r0, [r7, #12]
 80020a2:	f7ff fed2 	bl	8001e4a <mpu_reset>
	HAL_Delay(500);
 80020a6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80020aa:	f001 fc19 	bl	80038e0 <HAL_Delay>
	mpu_sleep_mode(mpu, 0);
 80020ae:	2100      	movs	r1, #0
 80020b0:	68f8      	ldr	r0, [r7, #12]
 80020b2:	f7ff feed 	bl	8001e90 <mpu_sleep_mode>

	set_gyro_scale(mpu, range_250);
 80020b6:	2100      	movs	r1, #0
 80020b8:	68f8      	ldr	r0, [r7, #12]
 80020ba:	f7ff ff0f 	bl	8001edc <set_gyro_scale>
	set_accelerometer_scale(mpu, range_2g);
 80020be:	2100      	movs	r1, #0
 80020c0:	68f8      	ldr	r0, [r7, #12]
 80020c2:	f7ff ff59 	bl	8001f78 <set_accelerometer_scale>

	mpu->gx_bias = 0;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f04f 0200 	mov.w	r2, #0
 80020cc:	611a      	str	r2, [r3, #16]
	mpu->gy_bias = 0;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	f04f 0200 	mov.w	r2, #0
 80020d4:	615a      	str	r2, [r3, #20]
	mpu->gz_bias = 0;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	f04f 0200 	mov.w	r2, #0
 80020dc:	619a      	str	r2, [r3, #24]
	mpu->lst_update_x_angle_tick = HAL_GetTick();
 80020de:	f001 fbf5 	bl	80038cc <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	639a      	str	r2, [r3, #56]	@ 0x38

   if(mpu_who_am_i(mpu) != HAL_OK){
 80020e8:	68f8      	ldr	r0, [r7, #12]
 80020ea:	f7ff ffb7 	bl	800205c <mpu_who_am_i>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d00e      	beq.n	8002112 <mpu_init+0x8e>
	  while(1){
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80020f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020f8:	4808      	ldr	r0, [pc, #32]	@ (800211c <mpu_init+0x98>)
 80020fa:	f002 fd6b 	bl	8004bd4 <HAL_GPIO_TogglePin>
		  mpu_init(mpu, &hi2c1, 0xD0);
 80020fe:	22d0      	movs	r2, #208	@ 0xd0
 8002100:	4907      	ldr	r1, [pc, #28]	@ (8002120 <mpu_init+0x9c>)
 8002102:	68f8      	ldr	r0, [r7, #12]
 8002104:	f7ff ffbe 	bl	8002084 <mpu_init>
		  HAL_Delay(100);
 8002108:	2064      	movs	r0, #100	@ 0x64
 800210a:	f001 fbe9 	bl	80038e0 <HAL_Delay>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800210e:	bf00      	nop
 8002110:	e7f0      	b.n	80020f4 <mpu_init+0x70>
	  }
   }
}
 8002112:	bf00      	nop
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40011000 	.word	0x40011000
 8002120:	20000444 	.word	0x20000444

08002124 <mpu_get_data>:




void mpu_get_data(mpu6050_typedef *mpu)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08a      	sub	sp, #40	@ 0x28
 8002128:	af04      	add	r7, sp, #16
 800212a:	6078      	str	r0, [r7, #4]
	uint8_t data[14];
	HAL_I2C_Mem_Read(mpu->hi2c, mpu->i2c_address, ACCEL_XOUT_H, 1, data, 14, HAL_MAX_DELAY); // get all the data
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6818      	ldr	r0, [r3, #0]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	791b      	ldrb	r3, [r3, #4]
 8002134:	4619      	mov	r1, r3
 8002136:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800213a:	9302      	str	r3, [sp, #8]
 800213c:	230e      	movs	r3, #14
 800213e:	9301      	str	r3, [sp, #4]
 8002140:	f107 0308 	add.w	r3, r7, #8
 8002144:	9300      	str	r3, [sp, #0]
 8002146:	2301      	movs	r3, #1
 8002148:	223b      	movs	r2, #59	@ 0x3b
 800214a:	f002 ffaf 	bl	80050ac <HAL_I2C_Mem_Read>

	mpu->ax = (int16_t)((int16_t)data[0] << 8 | data[1]) * mpu->acc_scale;
 800214e:	7a3b      	ldrb	r3, [r7, #8]
 8002150:	b21b      	sxth	r3, r3
 8002152:	021b      	lsls	r3, r3, #8
 8002154:	b21a      	sxth	r2, r3
 8002156:	7a7b      	ldrb	r3, [r7, #9]
 8002158:	b21b      	sxth	r3, r3
 800215a:	4313      	orrs	r3, r2
 800215c:	b21b      	sxth	r3, r3
 800215e:	4618      	mov	r0, r3
 8002160:	f7fe fdbc 	bl	8000cdc <__aeabi_i2f>
 8002164:	4602      	mov	r2, r0
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	4619      	mov	r1, r3
 800216c:	4610      	mov	r0, r2
 800216e:	f7fe fe09 	bl	8000d84 <__aeabi_fmul>
 8002172:	4603      	mov	r3, r0
 8002174:	461a      	mov	r2, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	61da      	str	r2, [r3, #28]
	mpu->ay = (int16_t)((int16_t)data[2] << 8 | data[3]) * mpu->acc_scale;
 800217a:	7abb      	ldrb	r3, [r7, #10]
 800217c:	b21b      	sxth	r3, r3
 800217e:	021b      	lsls	r3, r3, #8
 8002180:	b21a      	sxth	r2, r3
 8002182:	7afb      	ldrb	r3, [r7, #11]
 8002184:	b21b      	sxth	r3, r3
 8002186:	4313      	orrs	r3, r2
 8002188:	b21b      	sxth	r3, r3
 800218a:	4618      	mov	r0, r3
 800218c:	f7fe fda6 	bl	8000cdc <__aeabi_i2f>
 8002190:	4602      	mov	r2, r0
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	4619      	mov	r1, r3
 8002198:	4610      	mov	r0, r2
 800219a:	f7fe fdf3 	bl	8000d84 <__aeabi_fmul>
 800219e:	4603      	mov	r3, r0
 80021a0:	461a      	mov	r2, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	621a      	str	r2, [r3, #32]
	mpu->az = (int16_t)((int16_t)data[4] << 8 | data[5]) * mpu->acc_scale;
 80021a6:	7b3b      	ldrb	r3, [r7, #12]
 80021a8:	b21b      	sxth	r3, r3
 80021aa:	021b      	lsls	r3, r3, #8
 80021ac:	b21a      	sxth	r2, r3
 80021ae:	7b7b      	ldrb	r3, [r7, #13]
 80021b0:	b21b      	sxth	r3, r3
 80021b2:	4313      	orrs	r3, r2
 80021b4:	b21b      	sxth	r3, r3
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7fe fd90 	bl	8000cdc <__aeabi_i2f>
 80021bc:	4602      	mov	r2, r0
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	68db      	ldr	r3, [r3, #12]
 80021c2:	4619      	mov	r1, r3
 80021c4:	4610      	mov	r0, r2
 80021c6:	f7fe fddd 	bl	8000d84 <__aeabi_fmul>
 80021ca:	4603      	mov	r3, r0
 80021cc:	461a      	mov	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	625a      	str	r2, [r3, #36]	@ 0x24

	mpu->gx = ((int16_t)((int16_t)data[8] << 8 | data[9]) * mpu->gyro_scale) - mpu->gx_bias;
 80021d2:	7c3b      	ldrb	r3, [r7, #16]
 80021d4:	b21b      	sxth	r3, r3
 80021d6:	021b      	lsls	r3, r3, #8
 80021d8:	b21a      	sxth	r2, r3
 80021da:	7c7b      	ldrb	r3, [r7, #17]
 80021dc:	b21b      	sxth	r3, r3
 80021de:	4313      	orrs	r3, r2
 80021e0:	b21b      	sxth	r3, r3
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe fd7a 	bl	8000cdc <__aeabi_i2f>
 80021e8:	4602      	mov	r2, r0
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	4619      	mov	r1, r3
 80021f0:	4610      	mov	r0, r2
 80021f2:	f7fe fdc7 	bl	8000d84 <__aeabi_fmul>
 80021f6:	4603      	mov	r3, r0
 80021f8:	461a      	mov	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	4619      	mov	r1, r3
 8002200:	4610      	mov	r0, r2
 8002202:	f7fe fcb5 	bl	8000b70 <__aeabi_fsub>
 8002206:	4603      	mov	r3, r0
 8002208:	461a      	mov	r2, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	629a      	str	r2, [r3, #40]	@ 0x28
	mpu->gy = ((int16_t)((int16_t)data[10] << 8 | data[11]) * mpu->gyro_scale) - mpu->gy_bias;
 800220e:	7cbb      	ldrb	r3, [r7, #18]
 8002210:	b21b      	sxth	r3, r3
 8002212:	021b      	lsls	r3, r3, #8
 8002214:	b21a      	sxth	r2, r3
 8002216:	7cfb      	ldrb	r3, [r7, #19]
 8002218:	b21b      	sxth	r3, r3
 800221a:	4313      	orrs	r3, r2
 800221c:	b21b      	sxth	r3, r3
 800221e:	4618      	mov	r0, r3
 8002220:	f7fe fd5c 	bl	8000cdc <__aeabi_i2f>
 8002224:	4602      	mov	r2, r0
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	4619      	mov	r1, r3
 800222c:	4610      	mov	r0, r2
 800222e:	f7fe fda9 	bl	8000d84 <__aeabi_fmul>
 8002232:	4603      	mov	r3, r0
 8002234:	461a      	mov	r2, r3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	4619      	mov	r1, r3
 800223c:	4610      	mov	r0, r2
 800223e:	f7fe fc97 	bl	8000b70 <__aeabi_fsub>
 8002242:	4603      	mov	r3, r0
 8002244:	461a      	mov	r2, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	62da      	str	r2, [r3, #44]	@ 0x2c
	mpu->gz = ((int16_t)((int16_t)data[12] << 8 | data[13]) * mpu->gyro_scale) - mpu->gz_bias;
 800224a:	7d3b      	ldrb	r3, [r7, #20]
 800224c:	b21b      	sxth	r3, r3
 800224e:	021b      	lsls	r3, r3, #8
 8002250:	b21a      	sxth	r2, r3
 8002252:	7d7b      	ldrb	r3, [r7, #21]
 8002254:	b21b      	sxth	r3, r3
 8002256:	4313      	orrs	r3, r2
 8002258:	b21b      	sxth	r3, r3
 800225a:	4618      	mov	r0, r3
 800225c:	f7fe fd3e 	bl	8000cdc <__aeabi_i2f>
 8002260:	4602      	mov	r2, r0
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	4619      	mov	r1, r3
 8002268:	4610      	mov	r0, r2
 800226a:	f7fe fd8b 	bl	8000d84 <__aeabi_fmul>
 800226e:	4603      	mov	r3, r0
 8002270:	461a      	mov	r2, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	699b      	ldr	r3, [r3, #24]
 8002276:	4619      	mov	r1, r3
 8002278:	4610      	mov	r0, r2
 800227a:	f7fe fc79 	bl	8000b70 <__aeabi_fsub>
 800227e:	4603      	mov	r3, r0
 8002280:	461a      	mov	r2, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002286:	bf00      	nop
 8002288:	3718      	adds	r7, #24
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}

0800228e <mpu_get_data_x_angle_DMA>:
	mpu->gy = ((int16_t)((int16_t)data[10] << 8 | data[11]) * mpu->gyro_scale) - mpu->gy_bias;

}


void mpu_get_data_x_angle_DMA(mpu6050_typedef* mpu){
 800228e:	b580      	push	{r7, lr}
 8002290:	b084      	sub	sp, #16
 8002292:	af02      	add	r7, sp, #8
 8002294:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read_DMA(mpu->hi2c, mpu->i2c_address, ACCEL_XOUT_H, 1, mpu->DMA_buffer, 12);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6818      	ldr	r0, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	791b      	ldrb	r3, [r3, #4]
 800229e:	4619      	mov	r1, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	333c      	adds	r3, #60	@ 0x3c
 80022a4:	220c      	movs	r2, #12
 80022a6:	9201      	str	r2, [sp, #4]
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	2301      	movs	r3, #1
 80022ac:	223b      	movs	r2, #59	@ 0x3b
 80022ae:	f003 f971 	bl	8005594 <HAL_I2C_Mem_Read_DMA>
}
 80022b2:	bf00      	nop
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
	...

080022bc <mpu_gyro_calibration>:


void mpu_gyro_calibration(mpu6050_typedef *mpu)
{
 80022bc:	b590      	push	{r4, r7, lr}
 80022be:	b089      	sub	sp, #36	@ 0x24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80022c4:	2200      	movs	r2, #0
 80022c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022ca:	485e      	ldr	r0, [pc, #376]	@ (8002444 <mpu_gyro_calibration+0x188>)
 80022cc:	f002 fc6a 	bl	8004ba4 <HAL_GPIO_WritePin>
	uint8_t counter = 100;
 80022d0:	2364      	movs	r3, #100	@ 0x64
 80022d2:	73fb      	strb	r3, [r7, #15]
	float gx_sum = 0;
 80022d4:	f04f 0300 	mov.w	r3, #0
 80022d8:	61fb      	str	r3, [r7, #28]
	float gy_sum = 0;
 80022da:	f04f 0300 	mov.w	r3, #0
 80022de:	61bb      	str	r3, [r7, #24]
	float gz_sum = 0;
 80022e0:	f04f 0300 	mov.w	r3, #0
 80022e4:	617b      	str	r3, [r7, #20]

	for(int i = 0; i < counter; i++)
 80022e6:	2300      	movs	r3, #0
 80022e8:	613b      	str	r3, [r7, #16]
 80022ea:	e060      	b.n	80023ae <mpu_gyro_calibration+0xf2>
	{
		mpu_get_data(mpu);
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	f7ff ff19 	bl	8002124 <mpu_get_data>
		if(fabs(mpu->gx) > 8 || fabs(mpu->gy) > 8 ||fabs(mpu->gz) > 8){
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80022fa:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 80022fe:	4618      	mov	r0, r3
 8002300:	f7fe fefc 	bl	80010fc <__aeabi_fcmpgt>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d117      	bne.n	800233a <mpu_gyro_calibration+0x7e>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800230e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002312:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8002316:	4618      	mov	r0, r3
 8002318:	f7fe fef0 	bl	80010fc <__aeabi_fcmpgt>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d10b      	bne.n	800233a <mpu_gyro_calibration+0x7e>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800232a:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe fee4 	bl	80010fc <__aeabi_fcmpgt>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d01b      	beq.n	8002372 <mpu_gyro_calibration+0xb6>
			i = 0;
 800233a:	2300      	movs	r3, #0
 800233c:	613b      	str	r3, [r7, #16]
			gx_sum = 0;
 800233e:	f04f 0300 	mov.w	r3, #0
 8002342:	61fb      	str	r3, [r7, #28]
			gy_sum = 0;
 8002344:	f04f 0300 	mov.w	r3, #0
 8002348:	61bb      	str	r3, [r7, #24]
			gz_sum = 0;
 800234a:	f04f 0300 	mov.w	r3, #0
 800234e:	617b      	str	r3, [r7, #20]
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002350:	2201      	movs	r2, #1
 8002352:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002356:	483b      	ldr	r0, [pc, #236]	@ (8002444 <mpu_gyro_calibration+0x188>)
 8002358:	f002 fc24 	bl	8004ba4 <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 800235c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002360:	f001 fabe 	bl	80038e0 <HAL_Delay>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002364:	2200      	movs	r2, #0
 8002366:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800236a:	4836      	ldr	r0, [pc, #216]	@ (8002444 <mpu_gyro_calibration+0x188>)
 800236c:	f002 fc1a 	bl	8004ba4 <HAL_GPIO_WritePin>
			continue;
 8002370:	e01a      	b.n	80023a8 <mpu_gyro_calibration+0xec>
		}

		gx_sum += mpu->gx;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002376:	4619      	mov	r1, r3
 8002378:	69f8      	ldr	r0, [r7, #28]
 800237a:	f7fe fbfb 	bl	8000b74 <__addsf3>
 800237e:	4603      	mov	r3, r0
 8002380:	61fb      	str	r3, [r7, #28]
		gy_sum += mpu->gy;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002386:	4619      	mov	r1, r3
 8002388:	69b8      	ldr	r0, [r7, #24]
 800238a:	f7fe fbf3 	bl	8000b74 <__addsf3>
 800238e:	4603      	mov	r3, r0
 8002390:	61bb      	str	r3, [r7, #24]
		gz_sum += mpu->gz;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002396:	4619      	mov	r1, r3
 8002398:	6978      	ldr	r0, [r7, #20]
 800239a:	f7fe fbeb 	bl	8000b74 <__addsf3>
 800239e:	4603      	mov	r3, r0
 80023a0:	617b      	str	r3, [r7, #20]

		HAL_Delay(4);
 80023a2:	2004      	movs	r0, #4
 80023a4:	f001 fa9c 	bl	80038e0 <HAL_Delay>
	for(int i = 0; i < counter; i++)
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	3301      	adds	r3, #1
 80023ac:	613b      	str	r3, [r7, #16]
 80023ae:	7bfb      	ldrb	r3, [r7, #15]
 80023b0:	693a      	ldr	r2, [r7, #16]
 80023b2:	429a      	cmp	r2, r3
 80023b4:	db9a      	blt.n	80022ec <mpu_gyro_calibration+0x30>
	}
	// += instead of = is used in case of second calibration (bias is added in mpu_get_data)
	mpu->gx_bias += gx_sum / counter;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	691c      	ldr	r4, [r3, #16]
 80023ba:	7bfb      	ldrb	r3, [r7, #15]
 80023bc:	4618      	mov	r0, r3
 80023be:	f7fe fc8d 	bl	8000cdc <__aeabi_i2f>
 80023c2:	4603      	mov	r3, r0
 80023c4:	4619      	mov	r1, r3
 80023c6:	69f8      	ldr	r0, [r7, #28]
 80023c8:	f7fe fd90 	bl	8000eec <__aeabi_fdiv>
 80023cc:	4603      	mov	r3, r0
 80023ce:	4619      	mov	r1, r3
 80023d0:	4620      	mov	r0, r4
 80023d2:	f7fe fbcf 	bl	8000b74 <__addsf3>
 80023d6:	4603      	mov	r3, r0
 80023d8:	461a      	mov	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	611a      	str	r2, [r3, #16]
	mpu->gy_bias += gy_sum / counter;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	695c      	ldr	r4, [r3, #20]
 80023e2:	7bfb      	ldrb	r3, [r7, #15]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fe fc79 	bl	8000cdc <__aeabi_i2f>
 80023ea:	4603      	mov	r3, r0
 80023ec:	4619      	mov	r1, r3
 80023ee:	69b8      	ldr	r0, [r7, #24]
 80023f0:	f7fe fd7c 	bl	8000eec <__aeabi_fdiv>
 80023f4:	4603      	mov	r3, r0
 80023f6:	4619      	mov	r1, r3
 80023f8:	4620      	mov	r0, r4
 80023fa:	f7fe fbbb 	bl	8000b74 <__addsf3>
 80023fe:	4603      	mov	r3, r0
 8002400:	461a      	mov	r2, r3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	615a      	str	r2, [r3, #20]
	mpu->gz_bias += gz_sum / counter;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	699c      	ldr	r4, [r3, #24]
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	4618      	mov	r0, r3
 800240e:	f7fe fc65 	bl	8000cdc <__aeabi_i2f>
 8002412:	4603      	mov	r3, r0
 8002414:	4619      	mov	r1, r3
 8002416:	6978      	ldr	r0, [r7, #20]
 8002418:	f7fe fd68 	bl	8000eec <__aeabi_fdiv>
 800241c:	4603      	mov	r3, r0
 800241e:	4619      	mov	r1, r3
 8002420:	4620      	mov	r0, r4
 8002422:	f7fe fba7 	bl	8000b74 <__addsf3>
 8002426:	4603      	mov	r3, r0
 8002428:	461a      	mov	r2, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	619a      	str	r2, [r3, #24]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800242e:	2201      	movs	r2, #1
 8002430:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002434:	4803      	ldr	r0, [pc, #12]	@ (8002444 <mpu_gyro_calibration+0x188>)
 8002436:	f002 fbb5 	bl	8004ba4 <HAL_GPIO_WritePin>
}
 800243a:	bf00      	nop
 800243c:	3724      	adds	r7, #36	@ 0x24
 800243e:	46bd      	mov	sp, r7
 8002440:	bd90      	pop	{r4, r7, pc}
 8002442:	bf00      	nop
 8002444:	40011000 	.word	0x40011000

08002448 <mpu_get_acc_x_angle>:


float mpu_get_acc_x_angle(mpu6050_typedef *mpu)
{
 8002448:	b5b0      	push	{r4, r5, r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
	return atan2(mpu->ax, mpu->az) + M_PI/2;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	69db      	ldr	r3, [r3, #28]
 8002454:	4618      	mov	r0, r3
 8002456:	f7fd ffe7 	bl	8000428 <__aeabi_f2d>
 800245a:	4604      	mov	r4, r0
 800245c:	460d      	mov	r5, r1
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002462:	4618      	mov	r0, r3
 8002464:	f7fd ffe0 	bl	8000428 <__aeabi_f2d>
 8002468:	4602      	mov	r2, r0
 800246a:	460b      	mov	r3, r1
 800246c:	4620      	mov	r0, r4
 800246e:	4629      	mov	r1, r5
 8002470:	f00a fe34 	bl	800d0dc <atan2>
 8002474:	a308      	add	r3, pc, #32	@ (adr r3, 8002498 <mpu_get_acc_x_angle+0x50>)
 8002476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800247a:	f7fd fe77 	bl	800016c <__adddf3>
 800247e:	4602      	mov	r2, r0
 8002480:	460b      	mov	r3, r1
 8002482:	4610      	mov	r0, r2
 8002484:	4619      	mov	r1, r3
 8002486:	f7fe fb1f 	bl	8000ac8 <__aeabi_d2f>
 800248a:	4603      	mov	r3, r0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bdb0      	pop	{r4, r5, r7, pc}
 8002494:	f3af 8000 	nop.w
 8002498:	54442d18 	.word	0x54442d18
 800249c:	3ff921fb 	.word	0x3ff921fb

080024a0 <mpu_calc_x_angle>:


void mpu_calc_x_angle(mpu6050_typedef *mpu)
{
 80024a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024a4:	b088      	sub	sp, #32
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	60f8      	str	r0, [r7, #12]
	float time_delta = (HAL_GetTick() - mpu->lst_update_x_angle_tick) / 1000.0;
 80024aa:	f001 fa0f 	bl	80038cc <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	4618      	mov	r0, r3
 80024b8:	f7fd ff94 	bl	80003e4 <__aeabi_ui2d>
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	4b41      	ldr	r3, [pc, #260]	@ (80025c8 <mpu_calc_x_angle+0x128>)
 80024c2:	f7fe f933 	bl	800072c <__aeabi_ddiv>
 80024c6:	4602      	mov	r2, r0
 80024c8:	460b      	mov	r3, r1
 80024ca:	4610      	mov	r0, r2
 80024cc:	4619      	mov	r1, r3
 80024ce:	f7fe fafb 	bl	8000ac8 <__aeabi_d2f>
 80024d2:	4603      	mov	r3, r0
 80024d4:	61fb      	str	r3, [r7, #28]
	mpu->lst_update_x_angle_tick = HAL_GetTick();
 80024d6:	f001 f9f9 	bl	80038cc <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	639a      	str	r2, [r3, #56]	@ 0x38

	float acc_angle = mpu_get_acc_x_angle(mpu);
 80024e0:	68f8      	ldr	r0, [r7, #12]
 80024e2:	f7ff ffb1 	bl	8002448 <mpu_get_acc_x_angle>
 80024e6:	61b8      	str	r0, [r7, #24]

	if(time_delta > 0.02){
 80024e8:	69f8      	ldr	r0, [r7, #28]
 80024ea:	f7fd ff9d 	bl	8000428 <__aeabi_f2d>
 80024ee:	a332      	add	r3, pc, #200	@ (adr r3, 80025b8 <mpu_calc_x_angle+0x118>)
 80024f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024f4:	f7fe fa80 	bl	80009f8 <__aeabi_dcmpgt>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d003      	beq.n	8002506 <mpu_calc_x_angle+0x66>
		mpu->x_angle = acc_angle;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	635a      	str	r2, [r3, #52]	@ 0x34
	else{
		//complementary filter
		float alpha = 0.003;
		mpu->x_angle = alpha * acc_angle + (1 - alpha) * (mpu->x_angle + (-mpu->gy * DEG2RAD * time_delta));
	}
}
 8002504:	e051      	b.n	80025aa <mpu_calc_x_angle+0x10a>
		float alpha = 0.003;
 8002506:	4b31      	ldr	r3, [pc, #196]	@ (80025cc <mpu_calc_x_angle+0x12c>)
 8002508:	617b      	str	r3, [r7, #20]
		mpu->x_angle = alpha * acc_angle + (1 - alpha) * (mpu->x_angle + (-mpu->gy * DEG2RAD * time_delta));
 800250a:	69b9      	ldr	r1, [r7, #24]
 800250c:	6978      	ldr	r0, [r7, #20]
 800250e:	f7fe fc39 	bl	8000d84 <__aeabi_fmul>
 8002512:	4603      	mov	r3, r0
 8002514:	4618      	mov	r0, r3
 8002516:	f7fd ff87 	bl	8000428 <__aeabi_f2d>
 800251a:	4604      	mov	r4, r0
 800251c:	460d      	mov	r5, r1
 800251e:	6979      	ldr	r1, [r7, #20]
 8002520:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002524:	f7fe fb24 	bl	8000b70 <__aeabi_fsub>
 8002528:	4603      	mov	r3, r0
 800252a:	4618      	mov	r0, r3
 800252c:	f7fd ff7c 	bl	8000428 <__aeabi_f2d>
 8002530:	4680      	mov	r8, r0
 8002532:	4689      	mov	r9, r1
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002538:	4618      	mov	r0, r3
 800253a:	f7fd ff75 	bl	8000428 <__aeabi_f2d>
 800253e:	4682      	mov	sl, r0
 8002540:	468b      	mov	fp, r1
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002546:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800254a:	4618      	mov	r0, r3
 800254c:	f7fd ff6c 	bl	8000428 <__aeabi_f2d>
 8002550:	a31b      	add	r3, pc, #108	@ (adr r3, 80025c0 <mpu_calc_x_angle+0x120>)
 8002552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002556:	f7fd ffbf 	bl	80004d8 <__aeabi_dmul>
 800255a:	4602      	mov	r2, r0
 800255c:	460b      	mov	r3, r1
 800255e:	e9c7 2300 	strd	r2, r3, [r7]
 8002562:	69f8      	ldr	r0, [r7, #28]
 8002564:	f7fd ff60 	bl	8000428 <__aeabi_f2d>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002570:	f7fd ffb2 	bl	80004d8 <__aeabi_dmul>
 8002574:	4602      	mov	r2, r0
 8002576:	460b      	mov	r3, r1
 8002578:	4650      	mov	r0, sl
 800257a:	4659      	mov	r1, fp
 800257c:	f7fd fdf6 	bl	800016c <__adddf3>
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	4640      	mov	r0, r8
 8002586:	4649      	mov	r1, r9
 8002588:	f7fd ffa6 	bl	80004d8 <__aeabi_dmul>
 800258c:	4602      	mov	r2, r0
 800258e:	460b      	mov	r3, r1
 8002590:	4620      	mov	r0, r4
 8002592:	4629      	mov	r1, r5
 8002594:	f7fd fdea 	bl	800016c <__adddf3>
 8002598:	4602      	mov	r2, r0
 800259a:	460b      	mov	r3, r1
 800259c:	4610      	mov	r0, r2
 800259e:	4619      	mov	r1, r3
 80025a0:	f7fe fa92 	bl	8000ac8 <__aeabi_d2f>
 80025a4:	4602      	mov	r2, r0
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80025aa:	bf00      	nop
 80025ac:	3720      	adds	r7, #32
 80025ae:	46bd      	mov	sp, r7
 80025b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025b4:	f3af 8000 	nop.w
 80025b8:	47ae147b 	.word	0x47ae147b
 80025bc:	3f947ae1 	.word	0x3f947ae1
 80025c0:	22d4405f 	.word	0x22d4405f
 80025c4:	3f91df47 	.word	0x3f91df47
 80025c8:	408f4000 	.word	0x408f4000
 80025cc:	3b449ba6 	.word	0x3b449ba6

080025d0 <DMA_transfer_complete_callback>:


void DMA_transfer_complete_callback(mpu6050_typedef* mpu){
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
	mpu->ax = (int16_t)((int16_t)mpu->DMA_buffer[0] << 8 | mpu->DMA_buffer[1]) * mpu->acc_scale;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025de:	b21b      	sxth	r3, r3
 80025e0:	021b      	lsls	r3, r3, #8
 80025e2:	b21a      	sxth	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025ea:	b21b      	sxth	r3, r3
 80025ec:	4313      	orrs	r3, r2
 80025ee:	b21b      	sxth	r3, r3
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7fe fb73 	bl	8000cdc <__aeabi_i2f>
 80025f6:	4602      	mov	r2, r0
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	4619      	mov	r1, r3
 80025fe:	4610      	mov	r0, r2
 8002600:	f7fe fbc0 	bl	8000d84 <__aeabi_fmul>
 8002604:	4603      	mov	r3, r0
 8002606:	461a      	mov	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	61da      	str	r2, [r3, #28]
	mpu->az = (int16_t)((int16_t)mpu->DMA_buffer[4] << 8 | mpu->DMA_buffer[5]) * mpu->acc_scale;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002612:	b21b      	sxth	r3, r3
 8002614:	021b      	lsls	r3, r3, #8
 8002616:	b21a      	sxth	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800261e:	b21b      	sxth	r3, r3
 8002620:	4313      	orrs	r3, r2
 8002622:	b21b      	sxth	r3, r3
 8002624:	4618      	mov	r0, r3
 8002626:	f7fe fb59 	bl	8000cdc <__aeabi_i2f>
 800262a:	4602      	mov	r2, r0
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	4619      	mov	r1, r3
 8002632:	4610      	mov	r0, r2
 8002634:	f7fe fba6 	bl	8000d84 <__aeabi_fmul>
 8002638:	4603      	mov	r3, r0
 800263a:	461a      	mov	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	625a      	str	r2, [r3, #36]	@ 0x24
	mpu->gy = ((int16_t)((int16_t)mpu->DMA_buffer[10] << 8 | mpu->DMA_buffer[11]) * mpu->gyro_scale) - mpu->gy_bias;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8002646:	b21b      	sxth	r3, r3
 8002648:	021b      	lsls	r3, r3, #8
 800264a:	b21a      	sxth	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8002652:	b21b      	sxth	r3, r3
 8002654:	4313      	orrs	r3, r2
 8002656:	b21b      	sxth	r3, r3
 8002658:	4618      	mov	r0, r3
 800265a:	f7fe fb3f 	bl	8000cdc <__aeabi_i2f>
 800265e:	4602      	mov	r2, r0
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	4619      	mov	r1, r3
 8002666:	4610      	mov	r0, r2
 8002668:	f7fe fb8c 	bl	8000d84 <__aeabi_fmul>
 800266c:	4603      	mov	r3, r0
 800266e:	461a      	mov	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	695b      	ldr	r3, [r3, #20]
 8002674:	4619      	mov	r1, r3
 8002676:	4610      	mov	r0, r2
 8002678:	f7fe fa7a 	bl	8000b70 <__aeabi_fsub>
 800267c:	4603      	mov	r3, r0
 800267e:	461a      	mov	r2, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	62da      	str	r2, [r3, #44]	@ 0x2c
	mpu_calc_x_angle(mpu);
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f7ff ff0b 	bl	80024a0 <mpu_calc_x_angle>
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
	...

08002694 <robot_init>:

robot_t robot;



void robot_init(){
 8002694:	b590      	push	{r4, r7, lr}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
	robot.data_ready = 0;
 800269a:	4b20      	ldr	r3, [pc, #128]	@ (800271c <robot_init+0x88>)
 800269c:	2200      	movs	r2, #0
 800269e:	701a      	strb	r2, [r3, #0]
	robot.robot_enable = 1;
 80026a0:	4b1e      	ldr	r3, [pc, #120]	@ (800271c <robot_init+0x88>)
 80026a2:	2201      	movs	r2, #1
 80026a4:	705a      	strb	r2, [r3, #1]
	robot.control_enable = 0;
 80026a6:	4b1d      	ldr	r3, [pc, #116]	@ (800271c <robot_init+0x88>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	709a      	strb	r2, [r3, #2]

	robot.K1 = 2.21;
 80026ac:	4b1b      	ldr	r3, [pc, #108]	@ (800271c <robot_init+0x88>)
 80026ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002720 <robot_init+0x8c>)
 80026b0:	635a      	str	r2, [r3, #52]	@ 0x34
	robot.K2 = 0.2611;
 80026b2:	4b1a      	ldr	r3, [pc, #104]	@ (800271c <robot_init+0x88>)
 80026b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002724 <robot_init+0x90>)
 80026b6:	639a      	str	r2, [r3, #56]	@ 0x38
	robot.K3 = -0.852;
 80026b8:	4b18      	ldr	r3, [pc, #96]	@ (800271c <robot_init+0x88>)
 80026ba:	4a1b      	ldr	r2, [pc, #108]	@ (8002728 <robot_init+0x94>)
 80026bc:	63da      	str	r2, [r3, #60]	@ 0x3c
	robot.K4 = -0.8;
 80026be:	4b17      	ldr	r3, [pc, #92]	@ (800271c <robot_init+0x88>)
 80026c0:	4a1a      	ldr	r2, [pc, #104]	@ (800272c <robot_init+0x98>)
 80026c2:	641a      	str	r2, [r3, #64]	@ 0x40
	robot.K5 = -0.2395;
 80026c4:	4b15      	ldr	r3, [pc, #84]	@ (800271c <robot_init+0x88>)
 80026c6:	4a1a      	ldr	r2, [pc, #104]	@ (8002730 <robot_init+0x9c>)
 80026c8:	645a      	str	r2, [r3, #68]	@ 0x44

	robot.set_angle = 0;
 80026ca:	4b14      	ldr	r3, [pc, #80]	@ (800271c <robot_init+0x88>)
 80026cc:	f04f 0200 	mov.w	r2, #0
 80026d0:	621a      	str	r2, [r3, #32]
	robot.set_pos = 0;
 80026d2:	4b12      	ldr	r3, [pc, #72]	@ (800271c <robot_init+0x88>)
 80026d4:	f04f 0200 	mov.w	r2, #0
 80026d8:	625a      	str	r2, [r3, #36]	@ 0x24
	robot.set_speed = 0;
 80026da:	4b10      	ldr	r3, [pc, #64]	@ (800271c <robot_init+0x88>)
 80026dc:	f04f 0200 	mov.w	r2, #0
 80026e0:	629a      	str	r2, [r3, #40]	@ 0x28

	robot.d_angle_filter = filter_init(0.8);
 80026e2:	4c0e      	ldr	r4, [pc, #56]	@ (800271c <robot_init+0x88>)
 80026e4:	463b      	mov	r3, r7
 80026e6:	4913      	ldr	r1, [pc, #76]	@ (8002734 <robot_init+0xa0>)
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7ff f8e1 	bl	80018b0 <filter_init>
 80026ee:	f104 034c 	add.w	r3, r4, #76	@ 0x4c
 80026f2:	463a      	mov	r2, r7
 80026f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80026f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	robot.speed_filter = filter_init(0.8);
 80026fa:	4c08      	ldr	r4, [pc, #32]	@ (800271c <robot_init+0x88>)
 80026fc:	463b      	mov	r3, r7
 80026fe:	490d      	ldr	r1, [pc, #52]	@ (8002734 <robot_init+0xa0>)
 8002700:	4618      	mov	r0, r3
 8002702:	f7ff f8d5 	bl	80018b0 <filter_init>
 8002706:	f104 0358 	add.w	r3, r4, #88	@ 0x58
 800270a:	463a      	mov	r2, r7
 800270c:	ca07      	ldmia	r2, {r0, r1, r2}
 800270e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 8002712:	bf00      	nop
 8002714:	3714      	adds	r7, #20
 8002716:	46bd      	mov	sp, r7
 8002718:	bd90      	pop	{r4, r7, pc}
 800271a:	bf00      	nop
 800271c:	200005d0 	.word	0x200005d0
 8002720:	400d70a4 	.word	0x400d70a4
 8002724:	3e85aee6 	.word	0x3e85aee6
 8002728:	bf5a1cac 	.word	0xbf5a1cac
 800272c:	bf4ccccd 	.word	0xbf4ccccd
 8002730:	be753f7d 	.word	0xbe753f7d
 8002734:	3f4ccccd 	.word	0x3f4ccccd

08002738 <control_step>:


void control_step(){
 8002738:	b5b0      	push	{r4, r5, r7, lr}
 800273a:	af00      	add	r7, sp, #0
	robot.d_angle = (mpu.x_angle - robot.prev_angle) / TIME_DELTA;
 800273c:	4b96      	ldr	r3, [pc, #600]	@ (8002998 <control_step+0x260>)
 800273e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002740:	4a96      	ldr	r2, [pc, #600]	@ (800299c <control_step+0x264>)
 8002742:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002744:	4611      	mov	r1, r2
 8002746:	4618      	mov	r0, r3
 8002748:	f7fe fa12 	bl	8000b70 <__aeabi_fsub>
 800274c:	4603      	mov	r3, r0
 800274e:	4618      	mov	r0, r3
 8002750:	f7fd fe6a 	bl	8000428 <__aeabi_f2d>
 8002754:	a38a      	add	r3, pc, #552	@ (adr r3, 8002980 <control_step+0x248>)
 8002756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800275a:	f7fd ffe7 	bl	800072c <__aeabi_ddiv>
 800275e:	4602      	mov	r2, r0
 8002760:	460b      	mov	r3, r1
 8002762:	4610      	mov	r0, r2
 8002764:	4619      	mov	r1, r3
 8002766:	f7fe f9af 	bl	8000ac8 <__aeabi_d2f>
 800276a:	4603      	mov	r3, r0
 800276c:	4a8b      	ldr	r2, [pc, #556]	@ (800299c <control_step+0x264>)
 800276e:	6093      	str	r3, [r2, #8]
	robot.d_angle = filter(&robot.d_angle_filter, robot.d_angle);
 8002770:	4b8a      	ldr	r3, [pc, #552]	@ (800299c <control_step+0x264>)
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	4619      	mov	r1, r3
 8002776:	488a      	ldr	r0, [pc, #552]	@ (80029a0 <control_step+0x268>)
 8002778:	f7ff f8b3 	bl	80018e2 <filter>
 800277c:	4603      	mov	r3, r0
 800277e:	4a87      	ldr	r2, [pc, #540]	@ (800299c <control_step+0x264>)
 8002780:	6093      	str	r3, [r2, #8]
	robot.pos = stepper1.step_counter * STEP2METERS;
 8002782:	4b88      	ldr	r3, [pc, #544]	@ (80029a4 <control_step+0x26c>)
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	4618      	mov	r0, r3
 8002788:	f7fd fe3c 	bl	8000404 <__aeabi_i2d>
 800278c:	a37e      	add	r3, pc, #504	@ (adr r3, 8002988 <control_step+0x250>)
 800278e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002792:	f7fd fea1 	bl	80004d8 <__aeabi_dmul>
 8002796:	4602      	mov	r2, r0
 8002798:	460b      	mov	r3, r1
 800279a:	4610      	mov	r0, r2
 800279c:	4619      	mov	r1, r3
 800279e:	f7fe f993 	bl	8000ac8 <__aeabi_d2f>
 80027a2:	4603      	mov	r3, r0
 80027a4:	4a7d      	ldr	r2, [pc, #500]	@ (800299c <control_step+0x264>)
 80027a6:	6113      	str	r3, [r2, #16]
	robot.d_pos = (robot.pos - robot.prev_pos) / TIME_DELTA;
 80027a8:	4b7c      	ldr	r3, [pc, #496]	@ (800299c <control_step+0x264>)
 80027aa:	691b      	ldr	r3, [r3, #16]
 80027ac:	4a7b      	ldr	r2, [pc, #492]	@ (800299c <control_step+0x264>)
 80027ae:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80027b0:	4611      	mov	r1, r2
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7fe f9dc 	bl	8000b70 <__aeabi_fsub>
 80027b8:	4603      	mov	r3, r0
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7fd fe34 	bl	8000428 <__aeabi_f2d>
 80027c0:	a36f      	add	r3, pc, #444	@ (adr r3, 8002980 <control_step+0x248>)
 80027c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027c6:	f7fd ffb1 	bl	800072c <__aeabi_ddiv>
 80027ca:	4602      	mov	r2, r0
 80027cc:	460b      	mov	r3, r1
 80027ce:	4610      	mov	r0, r2
 80027d0:	4619      	mov	r1, r3
 80027d2:	f7fe f979 	bl	8000ac8 <__aeabi_d2f>
 80027d6:	4603      	mov	r3, r0
 80027d8:	4a70      	ldr	r2, [pc, #448]	@ (800299c <control_step+0x264>)
 80027da:	60d3      	str	r3, [r2, #12]
	robot.pos_error = robot.set_pos - robot.pos;
 80027dc:	4b6f      	ldr	r3, [pc, #444]	@ (800299c <control_step+0x264>)
 80027de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e0:	4a6e      	ldr	r2, [pc, #440]	@ (800299c <control_step+0x264>)
 80027e2:	6912      	ldr	r2, [r2, #16]
 80027e4:	4611      	mov	r1, r2
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7fe f9c2 	bl	8000b70 <__aeabi_fsub>
 80027ec:	4603      	mov	r3, r0
 80027ee:	461a      	mov	r2, r3
 80027f0:	4b6a      	ldr	r3, [pc, #424]	@ (800299c <control_step+0x264>)
 80027f2:	61da      	str	r2, [r3, #28]

	robot.pos_int -= robot.pos_error * TIME_DELTA;
 80027f4:	4b69      	ldr	r3, [pc, #420]	@ (800299c <control_step+0x264>)
 80027f6:	695b      	ldr	r3, [r3, #20]
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7fd fe15 	bl	8000428 <__aeabi_f2d>
 80027fe:	4604      	mov	r4, r0
 8002800:	460d      	mov	r5, r1
 8002802:	4b66      	ldr	r3, [pc, #408]	@ (800299c <control_step+0x264>)
 8002804:	69db      	ldr	r3, [r3, #28]
 8002806:	4618      	mov	r0, r3
 8002808:	f7fd fe0e 	bl	8000428 <__aeabi_f2d>
 800280c:	a35c      	add	r3, pc, #368	@ (adr r3, 8002980 <control_step+0x248>)
 800280e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002812:	f7fd fe61 	bl	80004d8 <__aeabi_dmul>
 8002816:	4602      	mov	r2, r0
 8002818:	460b      	mov	r3, r1
 800281a:	4620      	mov	r0, r4
 800281c:	4629      	mov	r1, r5
 800281e:	f7fd fca3 	bl	8000168 <__aeabi_dsub>
 8002822:	4602      	mov	r2, r0
 8002824:	460b      	mov	r3, r1
 8002826:	4610      	mov	r0, r2
 8002828:	4619      	mov	r1, r3
 800282a:	f7fe f94d 	bl	8000ac8 <__aeabi_d2f>
 800282e:	4603      	mov	r3, r0
 8002830:	4a5a      	ldr	r2, [pc, #360]	@ (800299c <control_step+0x264>)
 8002832:	6153      	str	r3, [r2, #20]


	saturation(-0.2, 0.2, &robot.pos_error);
 8002834:	4a5c      	ldr	r2, [pc, #368]	@ (80029a8 <control_step+0x270>)
 8002836:	495d      	ldr	r1, [pc, #372]	@ (80029ac <control_step+0x274>)
 8002838:	485d      	ldr	r0, [pc, #372]	@ (80029b0 <control_step+0x278>)
 800283a:	f7fe ff1b 	bl	8001674 <saturation>

	robot.speed_delta = (robot.set_angle - mpu.x_angle) * robot.K1
 800283e:	4b57      	ldr	r3, [pc, #348]	@ (800299c <control_step+0x264>)
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	4a55      	ldr	r2, [pc, #340]	@ (8002998 <control_step+0x260>)
 8002844:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002846:	4611      	mov	r1, r2
 8002848:	4618      	mov	r0, r3
 800284a:	f7fe f991 	bl	8000b70 <__aeabi_fsub>
 800284e:	4603      	mov	r3, r0
 8002850:	461a      	mov	r2, r3
 8002852:	4b52      	ldr	r3, [pc, #328]	@ (800299c <control_step+0x264>)
 8002854:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002856:	4619      	mov	r1, r3
 8002858:	4610      	mov	r0, r2
 800285a:	f7fe fa93 	bl	8000d84 <__aeabi_fmul>
 800285e:	4603      	mov	r3, r0
 8002860:	461c      	mov	r4, r3
			- robot.d_angle * robot.K2
 8002862:	4b4e      	ldr	r3, [pc, #312]	@ (800299c <control_step+0x264>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	4a4d      	ldr	r2, [pc, #308]	@ (800299c <control_step+0x264>)
 8002868:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800286a:	4611      	mov	r1, r2
 800286c:	4618      	mov	r0, r3
 800286e:	f7fe fa89 	bl	8000d84 <__aeabi_fmul>
 8002872:	4603      	mov	r3, r0
 8002874:	4619      	mov	r1, r3
 8002876:	4620      	mov	r0, r4
 8002878:	f7fe f97a 	bl	8000b70 <__aeabi_fsub>
 800287c:	4603      	mov	r3, r0
 800287e:	461c      	mov	r4, r3
			+ robot.pos_error * robot.K3
 8002880:	4b46      	ldr	r3, [pc, #280]	@ (800299c <control_step+0x264>)
 8002882:	69db      	ldr	r3, [r3, #28]
 8002884:	4a45      	ldr	r2, [pc, #276]	@ (800299c <control_step+0x264>)
 8002886:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002888:	4611      	mov	r1, r2
 800288a:	4618      	mov	r0, r3
 800288c:	f7fe fa7a 	bl	8000d84 <__aeabi_fmul>
 8002890:	4603      	mov	r3, r0
 8002892:	4619      	mov	r1, r3
 8002894:	4620      	mov	r0, r4
 8002896:	f7fe f96d 	bl	8000b74 <__addsf3>
 800289a:	4603      	mov	r3, r0
 800289c:	461c      	mov	r4, r3
			+ (robot.set_speed - robot.d_pos) * robot.K4
 800289e:	4b3f      	ldr	r3, [pc, #252]	@ (800299c <control_step+0x264>)
 80028a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a2:	4a3e      	ldr	r2, [pc, #248]	@ (800299c <control_step+0x264>)
 80028a4:	68d2      	ldr	r2, [r2, #12]
 80028a6:	4611      	mov	r1, r2
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7fe f961 	bl	8000b70 <__aeabi_fsub>
 80028ae:	4603      	mov	r3, r0
 80028b0:	461a      	mov	r2, r3
 80028b2:	4b3a      	ldr	r3, [pc, #232]	@ (800299c <control_step+0x264>)
 80028b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b6:	4619      	mov	r1, r3
 80028b8:	4610      	mov	r0, r2
 80028ba:	f7fe fa63 	bl	8000d84 <__aeabi_fmul>
 80028be:	4603      	mov	r3, r0
 80028c0:	4619      	mov	r1, r3
 80028c2:	4620      	mov	r0, r4
 80028c4:	f7fe f956 	bl	8000b74 <__addsf3>
 80028c8:	4603      	mov	r3, r0
 80028ca:	461c      	mov	r4, r3
			- robot.pos_int * robot.K5;
 80028cc:	4b33      	ldr	r3, [pc, #204]	@ (800299c <control_step+0x264>)
 80028ce:	695b      	ldr	r3, [r3, #20]
 80028d0:	4a32      	ldr	r2, [pc, #200]	@ (800299c <control_step+0x264>)
 80028d2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80028d4:	4611      	mov	r1, r2
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7fe fa54 	bl	8000d84 <__aeabi_fmul>
 80028dc:	4603      	mov	r3, r0
 80028de:	4619      	mov	r1, r3
 80028e0:	4620      	mov	r0, r4
 80028e2:	f7fe f945 	bl	8000b70 <__aeabi_fsub>
 80028e6:	4603      	mov	r3, r0
 80028e8:	461a      	mov	r2, r3
	robot.speed_delta = (robot.set_angle - mpu.x_angle) * robot.K1
 80028ea:	4b2c      	ldr	r3, [pc, #176]	@ (800299c <control_step+0x264>)
 80028ec:	619a      	str	r2, [r3, #24]

	saturation(-0.35, 0.35, &robot.speed_delta);
 80028ee:	4a31      	ldr	r2, [pc, #196]	@ (80029b4 <control_step+0x27c>)
 80028f0:	4931      	ldr	r1, [pc, #196]	@ (80029b8 <control_step+0x280>)
 80028f2:	4832      	ldr	r0, [pc, #200]	@ (80029bc <control_step+0x284>)
 80028f4:	f7fe febe 	bl	8001674 <saturation>

	robot.speed += robot.speed_delta * METERS2RAD;
 80028f8:	4b28      	ldr	r3, [pc, #160]	@ (800299c <control_step+0x264>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7fd fd93 	bl	8000428 <__aeabi_f2d>
 8002902:	4604      	mov	r4, r0
 8002904:	460d      	mov	r5, r1
 8002906:	4b25      	ldr	r3, [pc, #148]	@ (800299c <control_step+0x264>)
 8002908:	699b      	ldr	r3, [r3, #24]
 800290a:	4618      	mov	r0, r3
 800290c:	f7fd fd8c 	bl	8000428 <__aeabi_f2d>
 8002910:	a31f      	add	r3, pc, #124	@ (adr r3, 8002990 <control_step+0x258>)
 8002912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002916:	f7fd fddf 	bl	80004d8 <__aeabi_dmul>
 800291a:	4602      	mov	r2, r0
 800291c:	460b      	mov	r3, r1
 800291e:	4620      	mov	r0, r4
 8002920:	4629      	mov	r1, r5
 8002922:	f7fd fc23 	bl	800016c <__adddf3>
 8002926:	4602      	mov	r2, r0
 8002928:	460b      	mov	r3, r1
 800292a:	4610      	mov	r0, r2
 800292c:	4619      	mov	r1, r3
 800292e:	f7fe f8cb 	bl	8000ac8 <__aeabi_d2f>
 8002932:	4603      	mov	r3, r0
 8002934:	4a19      	ldr	r2, [pc, #100]	@ (800299c <control_step+0x264>)
 8002936:	6053      	str	r3, [r2, #4]
	robot.speed = filter(&robot.speed_filter, robot.speed);
 8002938:	4b18      	ldr	r3, [pc, #96]	@ (800299c <control_step+0x264>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	4619      	mov	r1, r3
 800293e:	4820      	ldr	r0, [pc, #128]	@ (80029c0 <control_step+0x288>)
 8002940:	f7fe ffcf 	bl	80018e2 <filter>
 8002944:	4603      	mov	r3, r0
 8002946:	4a15      	ldr	r2, [pc, #84]	@ (800299c <control_step+0x264>)
 8002948:	6053      	str	r3, [r2, #4]

	stepper_set_speed(&stepper1, robot.speed);
 800294a:	4b14      	ldr	r3, [pc, #80]	@ (800299c <control_step+0x264>)
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	4619      	mov	r1, r3
 8002950:	4814      	ldr	r0, [pc, #80]	@ (80029a4 <control_step+0x26c>)
 8002952:	f000 f999 	bl	8002c88 <stepper_set_speed>
	stepper_set_speed(&stepper2, robot.speed);
 8002956:	4b11      	ldr	r3, [pc, #68]	@ (800299c <control_step+0x264>)
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	4619      	mov	r1, r3
 800295c:	4819      	ldr	r0, [pc, #100]	@ (80029c4 <control_step+0x28c>)
 800295e:	f000 f993 	bl	8002c88 <stepper_set_speed>

	robot.data_ready = 0;
 8002962:	4b0e      	ldr	r3, [pc, #56]	@ (800299c <control_step+0x264>)
 8002964:	2200      	movs	r2, #0
 8002966:	701a      	strb	r2, [r3, #0]

	//reset prev values
	robot.prev_angle = mpu.x_angle;
 8002968:	4b0b      	ldr	r3, [pc, #44]	@ (8002998 <control_step+0x260>)
 800296a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800296c:	4a0b      	ldr	r2, [pc, #44]	@ (800299c <control_step+0x264>)
 800296e:	62d3      	str	r3, [r2, #44]	@ 0x2c
	robot.prev_pos = robot.pos;
 8002970:	4b0a      	ldr	r3, [pc, #40]	@ (800299c <control_step+0x264>)
 8002972:	691b      	ldr	r3, [r3, #16]
 8002974:	4a09      	ldr	r2, [pc, #36]	@ (800299c <control_step+0x264>)
 8002976:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8002978:	bf00      	nop
 800297a:	bdb0      	pop	{r4, r5, r7, pc}
 800297c:	f3af 8000 	nop.w
 8002980:	47ae147b 	.word	0x47ae147b
 8002984:	3f847ae1 	.word	0x3f847ae1
 8002988:	97020fa5 	.word	0x97020fa5
 800298c:	3f1ee16c 	.word	0x3f1ee16c
 8002990:	226809d5 	.word	0x226809d5
 8002994:	4015386c 	.word	0x4015386c
 8002998:	20000588 	.word	0x20000588
 800299c:	200005d0 	.word	0x200005d0
 80029a0:	2000061c 	.word	0x2000061c
 80029a4:	20000530 	.word	0x20000530
 80029a8:	200005ec 	.word	0x200005ec
 80029ac:	3e4ccccd 	.word	0x3e4ccccd
 80029b0:	be4ccccd 	.word	0xbe4ccccd
 80029b4:	200005e8 	.word	0x200005e8
 80029b8:	3eb33333 	.word	0x3eb33333
 80029bc:	beb33333 	.word	0xbeb33333
 80029c0:	20000628 	.word	0x20000628
 80029c4:	2000055c 	.word	0x2000055c

080029c8 <robot_start>:


void robot_start(){
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
	stepper_enable(&stepper1, 1);
 80029cc:	2101      	movs	r1, #1
 80029ce:	481a      	ldr	r0, [pc, #104]	@ (8002a38 <robot_start+0x70>)
 80029d0:	f000 f926 	bl	8002c20 <stepper_enable>
	stepper_enable(&stepper2, 1);
 80029d4:	2101      	movs	r1, #1
 80029d6:	4819      	ldr	r0, [pc, #100]	@ (8002a3c <robot_start+0x74>)
 80029d8:	f000 f922 	bl	8002c20 <stepper_enable>
	stepper1.step_counter = 0;
 80029dc:	4b16      	ldr	r3, [pc, #88]	@ (8002a38 <robot_start+0x70>)
 80029de:	2200      	movs	r2, #0
 80029e0:	619a      	str	r2, [r3, #24]
	stepper2.step_counter = 0;
 80029e2:	4b16      	ldr	r3, [pc, #88]	@ (8002a3c <robot_start+0x74>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	619a      	str	r2, [r3, #24]

	robot.control_enable = 1;
 80029e8:	4b15      	ldr	r3, [pc, #84]	@ (8002a40 <robot_start+0x78>)
 80029ea:	2201      	movs	r2, #1
 80029ec:	709a      	strb	r2, [r3, #2]
	robot.speed = 0;
 80029ee:	4b14      	ldr	r3, [pc, #80]	@ (8002a40 <robot_start+0x78>)
 80029f0:	f04f 0200 	mov.w	r2, #0
 80029f4:	605a      	str	r2, [r3, #4]
	robot.prev_angle = 0;
 80029f6:	4b12      	ldr	r3, [pc, #72]	@ (8002a40 <robot_start+0x78>)
 80029f8:	f04f 0200 	mov.w	r2, #0
 80029fc:	62da      	str	r2, [r3, #44]	@ 0x2c
	robot.prev_pos = 0;
 80029fe:	4b10      	ldr	r3, [pc, #64]	@ (8002a40 <robot_start+0x78>)
 8002a00:	f04f 0200 	mov.w	r2, #0
 8002a04:	631a      	str	r2, [r3, #48]	@ 0x30
	robot.pos_int = 0;
 8002a06:	4b0e      	ldr	r3, [pc, #56]	@ (8002a40 <robot_start+0x78>)
 8002a08:	f04f 0200 	mov.w	r2, #0
 8002a0c:	615a      	str	r2, [r3, #20]

	robot.set_pos = 0;
 8002a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8002a40 <robot_start+0x78>)
 8002a10:	f04f 0200 	mov.w	r2, #0
 8002a14:	625a      	str	r2, [r3, #36]	@ 0x24
	robot.set_speed = 0;
 8002a16:	4b0a      	ldr	r3, [pc, #40]	@ (8002a40 <robot_start+0x78>)
 8002a18:	f04f 0200 	mov.w	r2, #0
 8002a1c:	629a      	str	r2, [r3, #40]	@ 0x28
	robot.pos_error = 0;
 8002a1e:	4b08      	ldr	r3, [pc, #32]	@ (8002a40 <robot_start+0x78>)
 8002a20:	f04f 0200 	mov.w	r2, #0
 8002a24:	61da      	str	r2, [r3, #28]

	reset_filter(&robot.d_angle_filter);
 8002a26:	4807      	ldr	r0, [pc, #28]	@ (8002a44 <robot_start+0x7c>)
 8002a28:	f7fe ff92 	bl	8001950 <reset_filter>
	reset_filter(&robot.speed_filter);
 8002a2c:	4806      	ldr	r0, [pc, #24]	@ (8002a48 <robot_start+0x80>)
 8002a2e:	f7fe ff8f 	bl	8001950 <reset_filter>
}
 8002a32:	bf00      	nop
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	20000530 	.word	0x20000530
 8002a3c:	2000055c 	.word	0x2000055c
 8002a40:	200005d0 	.word	0x200005d0
 8002a44:	2000061c 	.word	0x2000061c
 8002a48:	20000628 	.word	0x20000628

08002a4c <robot_stop>:


void robot_stop(){
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
	stepper_enable(&stepper1, 0);
 8002a50:	2100      	movs	r1, #0
 8002a52:	4806      	ldr	r0, [pc, #24]	@ (8002a6c <robot_stop+0x20>)
 8002a54:	f000 f8e4 	bl	8002c20 <stepper_enable>
	stepper_enable(&stepper2, 0);
 8002a58:	2100      	movs	r1, #0
 8002a5a:	4805      	ldr	r0, [pc, #20]	@ (8002a70 <robot_stop+0x24>)
 8002a5c:	f000 f8e0 	bl	8002c20 <stepper_enable>
	robot.control_enable = 0;
 8002a60:	4b04      	ldr	r3, [pc, #16]	@ (8002a74 <robot_stop+0x28>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	709a      	strb	r2, [r3, #2]
}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	20000530 	.word	0x20000530
 8002a70:	2000055c 	.word	0x2000055c
 8002a74:	200005d0 	.word	0x200005d0

08002a78 <battery_voltage_update>:



void battery_voltage_update(uint16_t voltage){
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	4603      	mov	r3, r0
 8002a80:	80fb      	strh	r3, [r7, #6]
	robot.battery_voltage = voltage * 0.0045934;
 8002a82:	88fb      	ldrh	r3, [r7, #6]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7fd fcbd 	bl	8000404 <__aeabi_i2d>
 8002a8a:	a31d      	add	r3, pc, #116	@ (adr r3, 8002b00 <battery_voltage_update+0x88>)
 8002a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a90:	f7fd fd22 	bl	80004d8 <__aeabi_dmul>
 8002a94:	4602      	mov	r2, r0
 8002a96:	460b      	mov	r3, r1
 8002a98:	4610      	mov	r0, r2
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	f7fe f814 	bl	8000ac8 <__aeabi_d2f>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	4a1b      	ldr	r2, [pc, #108]	@ (8002b10 <battery_voltage_update+0x98>)
 8002aa4:	6493      	str	r3, [r2, #72]	@ 0x48
		if(robot.battery_voltage < 10.8){
 8002aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8002b10 <battery_voltage_update+0x98>)
 8002aa8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7fd fcbc 	bl	8000428 <__aeabi_f2d>
 8002ab0:	a315      	add	r3, pc, #84	@ (adr r3, 8002b08 <battery_voltage_update+0x90>)
 8002ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab6:	f7fd ff81 	bl	80009bc <__aeabi_dcmplt>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d012      	beq.n	8002ae6 <battery_voltage_update+0x6e>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002ac0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002ac4:	4813      	ldr	r0, [pc, #76]	@ (8002b14 <battery_voltage_update+0x9c>)
 8002ac6:	f002 f885 	bl	8004bd4 <HAL_GPIO_TogglePin>
			//HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
			if(robot.battery_voltage < 10.5){
 8002aca:	4b11      	ldr	r3, [pc, #68]	@ (8002b10 <battery_voltage_update+0x98>)
 8002acc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ace:	4912      	ldr	r1, [pc, #72]	@ (8002b18 <battery_voltage_update+0xa0>)
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7fe faf5 	bl	80010c0 <__aeabi_fcmplt>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d100      	bne.n	8002ade <battery_voltage_update+0x66>
			}
		}
		else{
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
		}
}
 8002adc:	e009      	b.n	8002af2 <battery_voltage_update+0x7a>
				robot.robot_enable = 0;
 8002ade:	4b0c      	ldr	r3, [pc, #48]	@ (8002b10 <battery_voltage_update+0x98>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	705a      	strb	r2, [r3, #1]
}
 8002ae4:	e005      	b.n	8002af2 <battery_voltage_update+0x7a>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002aec:	4809      	ldr	r0, [pc, #36]	@ (8002b14 <battery_voltage_update+0x9c>)
 8002aee:	f002 f859 	bl	8004ba4 <HAL_GPIO_WritePin>
}
 8002af2:	bf00      	nop
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	f3af 8000 	nop.w
 8002b00:	6c706ba3 	.word	0x6c706ba3
 8002b04:	3f72d087 	.word	0x3f72d087
 8002b08:	9999999a 	.word	0x9999999a
 8002b0c:	40259999 	.word	0x40259999
 8002b10:	200005d0 	.word	0x200005d0
 8002b14:	40011000 	.word	0x40011000
 8002b18:	41280000 	.word	0x41280000

08002b1c <set_dir>:


extern volatile uint8_t spin_duration_ms;


static void set_dir(stepper_typedef *stepper, int8_t dir){
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	460b      	mov	r3, r1
 8002b26:	70fb      	strb	r3, [r7, #3]
	if(stepper->dir_polarity * dir == 1){
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8002b2e:	b25b      	sxtb	r3, r3
 8002b30:	461a      	mov	r2, r3
 8002b32:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b36:	fb02 f303 	mul.w	r3, r2, r3
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d110      	bne.n	8002b60 <set_dir+0x44>
		HAL_GPIO_WritePin(stepper->DIR_Port, stepper->DIR_Pin, GPIO_PIN_SET);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6918      	ldr	r0, [r3, #16]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	8a9b      	ldrh	r3, [r3, #20]
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	2201      	movs	r2, #1
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	f002 f82a 	bl	8004ba4 <HAL_GPIO_WritePin>
		stepper->dir = stepper->dir_polarity;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8002b56:	b25a      	sxtb	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	}
	else{
		HAL_GPIO_WritePin(stepper->DIR_Port, stepper->DIR_Pin, GPIO_PIN_RESET);
		stepper->dir = -stepper->dir_polarity;
	}
}
 8002b5e:	e013      	b.n	8002b88 <set_dir+0x6c>
		HAL_GPIO_WritePin(stepper->DIR_Port, stepper->DIR_Pin, GPIO_PIN_RESET);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6918      	ldr	r0, [r3, #16]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	8a9b      	ldrh	r3, [r3, #20]
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	f002 f819 	bl	8004ba4 <HAL_GPIO_WritePin>
		stepper->dir = -stepper->dir_polarity;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8002b78:	b25b      	sxtb	r3, r3
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	425b      	negs	r3, r3
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	b25a      	sxtb	r2, r3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
}
 8002b88:	bf00      	nop
 8002b8a:	3708      	adds	r7, #8
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <stepper_init>:


//dir pin polarity : 1 or -1
void stepper_init(stepper_typedef *stepper, TIM_HandleTypeDef *htim, uint32_t Channel, GPIO_TypeDef *EN_Port, uint16_t EN_Pin,
		GPIO_TypeDef *DIR_Port, uint16_t DIR_Pin, unsigned int max_speed, int8_t dir_polarity)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	60b9      	str	r1, [r7, #8]
 8002b9a:	607a      	str	r2, [r7, #4]
 8002b9c:	603b      	str	r3, [r7, #0]
	stepper->htim = htim;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	68ba      	ldr	r2, [r7, #8]
 8002ba2:	601a      	str	r2, [r3, #0]
	stepper->Channel = Channel;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	605a      	str	r2, [r3, #4]

	stepper->EN_Port = EN_Port;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	683a      	ldr	r2, [r7, #0]
 8002bae:	609a      	str	r2, [r3, #8]
	stepper->EN_Pin = EN_Pin;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	8b3a      	ldrh	r2, [r7, #24]
 8002bb4:	819a      	strh	r2, [r3, #12]
	stepper->DIR_Port = DIR_Port;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	69fa      	ldr	r2, [r7, #28]
 8002bba:	611a      	str	r2, [r3, #16]
	stepper->DIR_Pin = DIR_Pin;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	8c3a      	ldrh	r2, [r7, #32]
 8002bc0:	829a      	strh	r2, [r3, #20]

	stepper->step_counter = 0;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	619a      	str	r2, [r3, #24]
	stepper->on_off = 0;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	771a      	strb	r2, [r3, #28]
	stepper-> new_counter = 65000;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f64f 52e8 	movw	r2, #65000	@ 0xfde8
 8002bd4:	621a      	str	r2, [r3, #32]

	stepper->dir_polarity = dir_polarity;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002bdc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	stepper->max_speed = max_speed;
 8002be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be2:	b29a      	uxth	r2, r3
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	82da      	strh	r2, [r3, #22]

	set_dir(stepper, 1);
 8002be8:	2101      	movs	r1, #1
 8002bea:	68f8      	ldr	r0, [r7, #12]
 8002bec:	f7ff ff96 	bl	8002b1c <set_dir>
	stepper_enable(stepper, 0);
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f000 f814 	bl	8002c20 <stepper_enable>
	stepper_set_speed(stepper, 0);
 8002bf8:	f04f 0100 	mov.w	r1, #0
 8002bfc:	68f8      	ldr	r0, [r7, #12]
 8002bfe:	f000 f843 	bl	8002c88 <stepper_set_speed>
	stepper->speed = 0;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f04f 0200 	mov.w	r2, #0
 8002c08:	625a      	str	r2, [r3, #36]	@ 0x24


	// start timer
	HAL_TIM_Base_Start_IT(htim);
 8002c0a:	68b8      	ldr	r0, [r7, #8]
 8002c0c:	f005 fbf6 	bl	80083fc <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(htim, Channel);
 8002c10:	6879      	ldr	r1, [r7, #4]
 8002c12:	68b8      	ldr	r0, [r7, #8]
 8002c14:	f005 fc9c 	bl	8008550 <HAL_TIM_PWM_Start>
}
 8002c18:	bf00      	nop
 8002c1a:	3710      	adds	r7, #16
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <stepper_enable>:



void stepper_enable(stepper_typedef *stepper, bool en)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	460b      	mov	r3, r1
 8002c2a:	70fb      	strb	r3, [r7, #3]
	if(en){
 8002c2c:	78fb      	ldrb	r3, [r7, #3]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d00d      	beq.n	8002c4e <stepper_enable+0x2e>
		HAL_GPIO_WritePin(stepper->EN_Port, stepper->EN_Pin, GPIO_PIN_RESET);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6898      	ldr	r0, [r3, #8]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	899b      	ldrh	r3, [r3, #12]
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	4619      	mov	r1, r3
 8002c40:	f001 ffb0 	bl	8004ba4 <HAL_GPIO_WritePin>
		stepper->enable = 1;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2201      	movs	r2, #1
 8002c48:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		stepper_set_speed(stepper, 0);
		stepper->enable = 0;
		stepper->on_off = 0;
		stepper->speed = 0;
	}
}
 8002c4c:	e018      	b.n	8002c80 <stepper_enable+0x60>
		HAL_GPIO_WritePin(stepper->EN_Port, stepper->EN_Pin, GPIO_PIN_SET);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6898      	ldr	r0, [r3, #8]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	899b      	ldrh	r3, [r3, #12]
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	2201      	movs	r2, #1
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	f001 ffa2 	bl	8004ba4 <HAL_GPIO_WritePin>
		stepper_set_speed(stepper, 0);
 8002c60:	f04f 0100 	mov.w	r1, #0
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f000 f80f 	bl	8002c88 <stepper_set_speed>
		stepper->enable = 0;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		stepper->on_off = 0;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	771a      	strb	r2, [r3, #28]
		stepper->speed = 0;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f04f 0200 	mov.w	r2, #0
 8002c7e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002c80:	bf00      	nop
 8002c82:	3708      	adds	r7, #8
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <stepper_set_speed>:



void stepper_set_speed(stepper_typedef *stepper, float speed)
{
 8002c88:	b590      	push	{r4, r7, lr}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
	saturation(-stepper->max_speed, stepper->max_speed, &speed);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	8adb      	ldrh	r3, [r3, #22]
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	425b      	negs	r3, r3
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7fe f81e 	bl	8000cdc <__aeabi_i2f>
 8002ca0:	4604      	mov	r4, r0
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	8adb      	ldrh	r3, [r3, #22]
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7fe f813 	bl	8000cd4 <__aeabi_ui2f>
 8002cae:	4601      	mov	r1, r0
 8002cb0:	463b      	mov	r3, r7
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	4620      	mov	r0, r4
 8002cb6:	f7fe fcdd 	bl	8001674 <saturation>
	stepper->speed = speed;
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	625a      	str	r2, [r3, #36]	@ 0x24
	if(fabs(speed) < 0.0628) {
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7fd fbae 	bl	8000428 <__aeabi_f2d>
 8002ccc:	a33e      	add	r3, pc, #248	@ (adr r3, 8002dc8 <stepper_set_speed+0x140>)
 8002cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd2:	f7fd fe73 	bl	80009bc <__aeabi_dcmplt>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d031      	beq.n	8002d40 <stepper_set_speed+0xb8>
		stepper->on_off = 0;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	771a      	strb	r2, [r3, #28]
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 0);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d105      	bne.n	8002cf6 <stepper_set_speed+0x6e>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	635a      	str	r2, [r3, #52]	@ 0x34
 8002cf4:	e018      	b.n	8002d28 <stepper_set_speed+0xa0>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	2b04      	cmp	r3, #4
 8002cfc:	d105      	bne.n	8002d0a <stepper_set_speed+0x82>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	2300      	movs	r3, #0
 8002d06:	6393      	str	r3, [r2, #56]	@ 0x38
 8002d08:	e00e      	b.n	8002d28 <stepper_set_speed+0xa0>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	2b08      	cmp	r3, #8
 8002d10:	d105      	bne.n	8002d1e <stepper_set_speed+0x96>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	2300      	movs	r3, #0
 8002d1a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002d1c:	e004      	b.n	8002d28 <stepper_set_speed+0xa0>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	2300      	movs	r3, #0
 8002d26:	6413      	str	r3, [r2, #64]	@ 0x40
		__HAL_TIM_SET_AUTORELOAD(stepper->htim, 1000);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d32:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d3c:	60da      	str	r2, [r3, #12]
		return;
 8002d3e:	e03f      	b.n	8002dc0 <stepper_set_speed+0x138>
	}
	else{
		stepper->on_off = 1;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	771a      	strb	r2, [r3, #28]
		uint16_t counter = (2*3.14158/(abs(speed)*1600)) * SEC2uSEC;
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7fe f9e1 	bl	8001110 <__aeabi_f2iz>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	bfb8      	it	lt
 8002d54:	425b      	neglt	r3, r3
 8002d56:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8002d5a:	fb02 f303 	mul.w	r3, r2, r3
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7fd fb50 	bl	8000404 <__aeabi_i2d>
 8002d64:	4602      	mov	r2, r0
 8002d66:	460b      	mov	r3, r1
 8002d68:	a119      	add	r1, pc, #100	@ (adr r1, 8002dd0 <stepper_set_speed+0x148>)
 8002d6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002d6e:	f7fd fcdd 	bl	800072c <__aeabi_ddiv>
 8002d72:	4602      	mov	r2, r0
 8002d74:	460b      	mov	r3, r1
 8002d76:	4610      	mov	r0, r2
 8002d78:	4619      	mov	r1, r3
 8002d7a:	a317      	add	r3, pc, #92	@ (adr r3, 8002dd8 <stepper_set_speed+0x150>)
 8002d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d80:	f7fd fbaa 	bl	80004d8 <__aeabi_dmul>
 8002d84:	4602      	mov	r2, r0
 8002d86:	460b      	mov	r3, r1
 8002d88:	4610      	mov	r0, r2
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	f7fd fe7c 	bl	8000a88 <__aeabi_d2uiz>
 8002d90:	4603      	mov	r3, r0
 8002d92:	81fb      	strh	r3, [r7, #14]
		stepper->new_counter = counter;
 8002d94:	89fa      	ldrh	r2, [r7, #14]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	621a      	str	r2, [r3, #32]

		if(speed > 0) set_dir(stepper, 1);
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	f04f 0100 	mov.w	r1, #0
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fe f9ab 	bl	80010fc <__aeabi_fcmpgt>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d004      	beq.n	8002db6 <stepper_set_speed+0x12e>
 8002dac:	2101      	movs	r1, #1
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7ff feb4 	bl	8002b1c <set_dir>
 8002db4:	e004      	b.n	8002dc0 <stepper_set_speed+0x138>
		else set_dir(stepper, -1);
 8002db6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7ff feae 	bl	8002b1c <set_dir>
	}
}
 8002dc0:	3714      	adds	r7, #20
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd90      	pop	{r4, r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	2a305532 	.word	0x2a305532
 8002dcc:	3fb013a9 	.word	0x3fb013a9
 8002dd0:	b1ee2435 	.word	0xb1ee2435
 8002dd4:	401921f4 	.word	0x401921f4
 8002dd8:	00000000 	.word	0x00000000
 8002ddc:	412e8480 	.word	0x412e8480

08002de0 <stepper_update>:


void stepper_update(stepper_typedef *stepper)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
	if(stepper->on_off){
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	7f1b      	ldrb	r3, [r3, #28]
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d036      	beq.n	8002e60 <stepper_update+0x80>
		stepper->step_counter += stepper->dir;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8002df8:	b25a      	sxtb	r2, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	441a      	add	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	619a      	str	r2, [r3, #24]
		__HAL_TIM_SET_AUTORELOAD(stepper->htim, stepper->new_counter);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a1a      	ldr	r2, [r3, #32]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a1a      	ldr	r2, [r3, #32]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 100);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d105      	bne.n	8002e2e <stepper_update+0x4e>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2264      	movs	r2, #100	@ 0x64
 8002e2a:	635a      	str	r2, [r3, #52]	@ 0x34
	}
}
 8002e2c:	e018      	b.n	8002e60 <stepper_update+0x80>
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 100);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	2b04      	cmp	r3, #4
 8002e34:	d105      	bne.n	8002e42 <stepper_update+0x62>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	2364      	movs	r3, #100	@ 0x64
 8002e3e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002e40:	e00e      	b.n	8002e60 <stepper_update+0x80>
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 100);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b08      	cmp	r3, #8
 8002e48:	d105      	bne.n	8002e56 <stepper_update+0x76>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	2364      	movs	r3, #100	@ 0x64
 8002e52:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002e54:	e004      	b.n	8002e60 <stepper_update+0x80>
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 100);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	2364      	movs	r3, #100	@ 0x64
 8002e5e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002e60:	bf00      	nop
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bc80      	pop	{r7}
 8002e68:	4770      	bx	lr
	...

08002e6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002e72:	4b15      	ldr	r3, [pc, #84]	@ (8002ec8 <HAL_MspInit+0x5c>)
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	4a14      	ldr	r2, [pc, #80]	@ (8002ec8 <HAL_MspInit+0x5c>)
 8002e78:	f043 0301 	orr.w	r3, r3, #1
 8002e7c:	6193      	str	r3, [r2, #24]
 8002e7e:	4b12      	ldr	r3, [pc, #72]	@ (8002ec8 <HAL_MspInit+0x5c>)
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	60bb      	str	r3, [r7, #8]
 8002e88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ec8 <HAL_MspInit+0x5c>)
 8002e8c:	69db      	ldr	r3, [r3, #28]
 8002e8e:	4a0e      	ldr	r2, [pc, #56]	@ (8002ec8 <HAL_MspInit+0x5c>)
 8002e90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e94:	61d3      	str	r3, [r2, #28]
 8002e96:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec8 <HAL_MspInit+0x5c>)
 8002e98:	69db      	ldr	r3, [r3, #28]
 8002e9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e9e:	607b      	str	r3, [r7, #4]
 8002ea0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8002ecc <HAL_MspInit+0x60>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002eae:	60fb      	str	r3, [r7, #12]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002eb6:	60fb      	str	r3, [r7, #12]
 8002eb8:	4a04      	ldr	r2, [pc, #16]	@ (8002ecc <HAL_MspInit+0x60>)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ebe:	bf00      	nop
 8002ec0:	3714      	adds	r7, #20
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	40010000 	.word	0x40010000

08002ed0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ed4:	bf00      	nop
 8002ed6:	e7fd      	b.n	8002ed4 <NMI_Handler+0x4>

08002ed8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002edc:	bf00      	nop
 8002ede:	e7fd      	b.n	8002edc <HardFault_Handler+0x4>

08002ee0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ee4:	bf00      	nop
 8002ee6:	e7fd      	b.n	8002ee4 <MemManage_Handler+0x4>

08002ee8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002eec:	bf00      	nop
 8002eee:	e7fd      	b.n	8002eec <BusFault_Handler+0x4>

08002ef0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ef4:	bf00      	nop
 8002ef6:	e7fd      	b.n	8002ef4 <UsageFault_Handler+0x4>

08002ef8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002efc:	bf00      	nop
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bc80      	pop	{r7}
 8002f02:	4770      	bx	lr

08002f04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f04:	b480      	push	{r7}
 8002f06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f08:	bf00      	nop
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bc80      	pop	{r7}
 8002f0e:	4770      	bx	lr

08002f10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f14:	bf00      	nop
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bc80      	pop	{r7}
 8002f1a:	4770      	bx	lr

08002f1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f20:	f000 fcc2 	bl	80038a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f24:	bf00      	nop
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002f2c:	4802      	ldr	r0, [pc, #8]	@ (8002f38 <DMA1_Channel4_IRQHandler+0x10>)
 8002f2e:	f001 fb75 	bl	800461c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002f32:	bf00      	nop
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	200007e4 	.word	0x200007e4

08002f3c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002f40:	4802      	ldr	r0, [pc, #8]	@ (8002f4c <DMA1_Channel5_IRQHandler+0x10>)
 8002f42:	f001 fb6b 	bl	800461c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002f46:	bf00      	nop
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	200007a0 	.word	0x200007a0

08002f50 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002f54:	4802      	ldr	r0, [pc, #8]	@ (8002f60 <DMA1_Channel7_IRQHandler+0x10>)
 8002f56:	f001 fb61 	bl	800461c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002f5a:	bf00      	nop
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	200004ec 	.word	0x200004ec

08002f64 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002f68:	4802      	ldr	r0, [pc, #8]	@ (8002f74 <ADC1_2_IRQHandler+0x10>)
 8002f6a:	f000 fe77 	bl	8003c5c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002f6e:	bf00      	nop
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	200001f0 	.word	0x200001f0

08002f78 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002f7c:	4802      	ldr	r0, [pc, #8]	@ (8002f88 <TIM1_UP_IRQHandler+0x10>)
 8002f7e:	f005 fb89 	bl	8008694 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002f82:	bf00      	nop
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	20000638 	.word	0x20000638

08002f8c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002f90:	4802      	ldr	r0, [pc, #8]	@ (8002f9c <TIM2_IRQHandler+0x10>)
 8002f92:	f005 fb7f 	bl	8008694 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002f96:	bf00      	nop
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	20000680 	.word	0x20000680

08002fa0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002fa4:	4802      	ldr	r0, [pc, #8]	@ (8002fb0 <TIM3_IRQHandler+0x10>)
 8002fa6:	f005 fb75 	bl	8008694 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002faa:	bf00      	nop
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	200006c8 	.word	0x200006c8

08002fb4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002fb8:	4802      	ldr	r0, [pc, #8]	@ (8002fc4 <TIM4_IRQHandler+0x10>)
 8002fba:	f005 fb6b 	bl	8008694 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002fbe:	bf00      	nop
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	20000710 	.word	0x20000710

08002fc8 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8002fcc:	4802      	ldr	r0, [pc, #8]	@ (8002fd8 <I2C2_EV_IRQHandler+0x10>)
 8002fce:	f002 fc67 	bl	80058a0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8002fd2:	bf00      	nop
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	20000498 	.word	0x20000498

08002fdc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002fe0:	4802      	ldr	r0, [pc, #8]	@ (8002fec <USART1_IRQHandler+0x10>)
 8002fe2:	f006 fabb 	bl	800955c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002fe6:	bf00      	nop
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	20000758 	.word	0x20000758

08002ff0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  return 1;
 8002ff4:	2301      	movs	r3, #1
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bc80      	pop	{r7}
 8002ffc:	4770      	bx	lr

08002ffe <_kill>:

int _kill(int pid, int sig)
{
 8002ffe:	b580      	push	{r7, lr}
 8003000:	b082      	sub	sp, #8
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
 8003006:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003008:	f007 ffe2 	bl	800afd0 <__errno>
 800300c:	4603      	mov	r3, r0
 800300e:	2216      	movs	r2, #22
 8003010:	601a      	str	r2, [r3, #0]
  return -1;
 8003012:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003016:	4618      	mov	r0, r3
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <_exit>:

void _exit (int status)
{
 800301e:	b580      	push	{r7, lr}
 8003020:	b082      	sub	sp, #8
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003026:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f7ff ffe7 	bl	8002ffe <_kill>
  while (1) {}    /* Make sure we hang here */
 8003030:	bf00      	nop
 8003032:	e7fd      	b.n	8003030 <_exit+0x12>

08003034 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003040:	2300      	movs	r3, #0
 8003042:	617b      	str	r3, [r7, #20]
 8003044:	e00a      	b.n	800305c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003046:	f3af 8000 	nop.w
 800304a:	4601      	mov	r1, r0
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	1c5a      	adds	r2, r3, #1
 8003050:	60ba      	str	r2, [r7, #8]
 8003052:	b2ca      	uxtb	r2, r1
 8003054:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	3301      	adds	r3, #1
 800305a:	617b      	str	r3, [r7, #20]
 800305c:	697a      	ldr	r2, [r7, #20]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	429a      	cmp	r2, r3
 8003062:	dbf0      	blt.n	8003046 <_read+0x12>
  }

  return len;
 8003064:	687b      	ldr	r3, [r7, #4]
}
 8003066:	4618      	mov	r0, r3
 8003068:	3718      	adds	r7, #24
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}

0800306e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b086      	sub	sp, #24
 8003072:	af00      	add	r7, sp, #0
 8003074:	60f8      	str	r0, [r7, #12]
 8003076:	60b9      	str	r1, [r7, #8]
 8003078:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800307a:	2300      	movs	r3, #0
 800307c:	617b      	str	r3, [r7, #20]
 800307e:	e009      	b.n	8003094 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	1c5a      	adds	r2, r3, #1
 8003084:	60ba      	str	r2, [r7, #8]
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	4618      	mov	r0, r3
 800308a:	f7fe fc6d 	bl	8001968 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	3301      	adds	r3, #1
 8003092:	617b      	str	r3, [r7, #20]
 8003094:	697a      	ldr	r2, [r7, #20]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	429a      	cmp	r2, r3
 800309a:	dbf1      	blt.n	8003080 <_write+0x12>
  }
  return len;
 800309c:	687b      	ldr	r3, [r7, #4]
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3718      	adds	r7, #24
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <_close>:

int _close(int file)
{
 80030a6:	b480      	push	{r7}
 80030a8:	b083      	sub	sp, #12
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	370c      	adds	r7, #12
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr

080030bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80030cc:	605a      	str	r2, [r3, #4]
  return 0;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bc80      	pop	{r7}
 80030d8:	4770      	bx	lr

080030da <_isatty>:

int _isatty(int file)
{
 80030da:	b480      	push	{r7}
 80030dc:	b083      	sub	sp, #12
 80030de:	af00      	add	r7, sp, #0
 80030e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030e2:	2301      	movs	r3, #1
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	370c      	adds	r7, #12
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bc80      	pop	{r7}
 80030ec:	4770      	bx	lr

080030ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030ee:	b480      	push	{r7}
 80030f0:	b085      	sub	sp, #20
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	60f8      	str	r0, [r7, #12]
 80030f6:	60b9      	str	r1, [r7, #8]
 80030f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80030fa:	2300      	movs	r3, #0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3714      	adds	r7, #20
 8003100:	46bd      	mov	sp, r7
 8003102:	bc80      	pop	{r7}
 8003104:	4770      	bx	lr
	...

08003108 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b086      	sub	sp, #24
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003110:	4a14      	ldr	r2, [pc, #80]	@ (8003164 <_sbrk+0x5c>)
 8003112:	4b15      	ldr	r3, [pc, #84]	@ (8003168 <_sbrk+0x60>)
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800311c:	4b13      	ldr	r3, [pc, #76]	@ (800316c <_sbrk+0x64>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d102      	bne.n	800312a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003124:	4b11      	ldr	r3, [pc, #68]	@ (800316c <_sbrk+0x64>)
 8003126:	4a12      	ldr	r2, [pc, #72]	@ (8003170 <_sbrk+0x68>)
 8003128:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800312a:	4b10      	ldr	r3, [pc, #64]	@ (800316c <_sbrk+0x64>)
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4413      	add	r3, r2
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	429a      	cmp	r2, r3
 8003136:	d207      	bcs.n	8003148 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003138:	f007 ff4a 	bl	800afd0 <__errno>
 800313c:	4603      	mov	r3, r0
 800313e:	220c      	movs	r2, #12
 8003140:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003142:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003146:	e009      	b.n	800315c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003148:	4b08      	ldr	r3, [pc, #32]	@ (800316c <_sbrk+0x64>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800314e:	4b07      	ldr	r3, [pc, #28]	@ (800316c <_sbrk+0x64>)
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4413      	add	r3, r2
 8003156:	4a05      	ldr	r2, [pc, #20]	@ (800316c <_sbrk+0x64>)
 8003158:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800315a:	68fb      	ldr	r3, [r7, #12]
}
 800315c:	4618      	mov	r0, r3
 800315e:	3718      	adds	r7, #24
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	20005000 	.word	0x20005000
 8003168:	00001000 	.word	0x00001000
 800316c:	20000634 	.word	0x20000634
 8003170:	20000978 	.word	0x20000978

08003174 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003178:	bf00      	nop
 800317a:	46bd      	mov	sp, r7
 800317c:	bc80      	pop	{r7}
 800317e:	4770      	bx	lr

08003180 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b086      	sub	sp, #24
 8003184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003186:	f107 0308 	add.w	r3, r7, #8
 800318a:	2200      	movs	r2, #0
 800318c:	601a      	str	r2, [r3, #0]
 800318e:	605a      	str	r2, [r3, #4]
 8003190:	609a      	str	r2, [r3, #8]
 8003192:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003194:	463b      	mov	r3, r7
 8003196:	2200      	movs	r2, #0
 8003198:	601a      	str	r2, [r3, #0]
 800319a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800319c:	4b1f      	ldr	r3, [pc, #124]	@ (800321c <MX_TIM1_Init+0x9c>)
 800319e:	4a20      	ldr	r2, [pc, #128]	@ (8003220 <MX_TIM1_Init+0xa0>)
 80031a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 80031a2:	4b1e      	ldr	r3, [pc, #120]	@ (800321c <MX_TIM1_Init+0x9c>)
 80031a4:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80031a8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031aa:	4b1c      	ldr	r3, [pc, #112]	@ (800321c <MX_TIM1_Init+0x9c>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 80031b0:	4b1a      	ldr	r3, [pc, #104]	@ (800321c <MX_TIM1_Init+0x9c>)
 80031b2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80031b6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031b8:	4b18      	ldr	r3, [pc, #96]	@ (800321c <MX_TIM1_Init+0x9c>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80031be:	4b17      	ldr	r3, [pc, #92]	@ (800321c <MX_TIM1_Init+0x9c>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031c4:	4b15      	ldr	r3, [pc, #84]	@ (800321c <MX_TIM1_Init+0x9c>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80031ca:	4814      	ldr	r0, [pc, #80]	@ (800321c <MX_TIM1_Init+0x9c>)
 80031cc:	f005 f8c6 	bl	800835c <HAL_TIM_Base_Init>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80031d6:	f7fe fdf8 	bl	8001dca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80031e0:	f107 0308 	add.w	r3, r7, #8
 80031e4:	4619      	mov	r1, r3
 80031e6:	480d      	ldr	r0, [pc, #52]	@ (800321c <MX_TIM1_Init+0x9c>)
 80031e8:	f005 fc06 	bl	80089f8 <HAL_TIM_ConfigClockSource>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80031f2:	f7fe fdea 	bl	8001dca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031f6:	2300      	movs	r3, #0
 80031f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031fa:	2300      	movs	r3, #0
 80031fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80031fe:	463b      	mov	r3, r7
 8003200:	4619      	mov	r1, r3
 8003202:	4806      	ldr	r0, [pc, #24]	@ (800321c <MX_TIM1_Init+0x9c>)
 8003204:	f005 ff94 	bl	8009130 <HAL_TIMEx_MasterConfigSynchronization>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800320e:	f7fe fddc 	bl	8001dca <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003212:	bf00      	nop
 8003214:	3718      	adds	r7, #24
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	20000638 	.word	0x20000638
 8003220:	40012c00 	.word	0x40012c00

08003224 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b08e      	sub	sp, #56	@ 0x38
 8003228:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800322a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800322e:	2200      	movs	r2, #0
 8003230:	601a      	str	r2, [r3, #0]
 8003232:	605a      	str	r2, [r3, #4]
 8003234:	609a      	str	r2, [r3, #8]
 8003236:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003238:	f107 0320 	add.w	r3, r7, #32
 800323c:	2200      	movs	r2, #0
 800323e:	601a      	str	r2, [r3, #0]
 8003240:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003242:	1d3b      	adds	r3, r7, #4
 8003244:	2200      	movs	r2, #0
 8003246:	601a      	str	r2, [r3, #0]
 8003248:	605a      	str	r2, [r3, #4]
 800324a:	609a      	str	r2, [r3, #8]
 800324c:	60da      	str	r2, [r3, #12]
 800324e:	611a      	str	r2, [r3, #16]
 8003250:	615a      	str	r2, [r3, #20]
 8003252:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003254:	4b2d      	ldr	r3, [pc, #180]	@ (800330c <MX_TIM2_Init+0xe8>)
 8003256:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800325a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 800325c:	4b2b      	ldr	r3, [pc, #172]	@ (800330c <MX_TIM2_Init+0xe8>)
 800325e:	2247      	movs	r2, #71	@ 0x47
 8003260:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003262:	4b2a      	ldr	r3, [pc, #168]	@ (800330c <MX_TIM2_Init+0xe8>)
 8003264:	2200      	movs	r2, #0
 8003266:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8003268:	4b28      	ldr	r3, [pc, #160]	@ (800330c <MX_TIM2_Init+0xe8>)
 800326a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800326e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003270:	4b26      	ldr	r3, [pc, #152]	@ (800330c <MX_TIM2_Init+0xe8>)
 8003272:	2200      	movs	r2, #0
 8003274:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003276:	4b25      	ldr	r3, [pc, #148]	@ (800330c <MX_TIM2_Init+0xe8>)
 8003278:	2200      	movs	r2, #0
 800327a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800327c:	4823      	ldr	r0, [pc, #140]	@ (800330c <MX_TIM2_Init+0xe8>)
 800327e:	f005 f86d 	bl	800835c <HAL_TIM_Base_Init>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d001      	beq.n	800328c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003288:	f7fe fd9f 	bl	8001dca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800328c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003290:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003292:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003296:	4619      	mov	r1, r3
 8003298:	481c      	ldr	r0, [pc, #112]	@ (800330c <MX_TIM2_Init+0xe8>)
 800329a:	f005 fbad 	bl	80089f8 <HAL_TIM_ConfigClockSource>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80032a4:	f7fe fd91 	bl	8001dca <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80032a8:	4818      	ldr	r0, [pc, #96]	@ (800330c <MX_TIM2_Init+0xe8>)
 80032aa:	f005 f8f9 	bl	80084a0 <HAL_TIM_PWM_Init>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80032b4:	f7fe fd89 	bl	8001dca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032b8:	2300      	movs	r3, #0
 80032ba:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032bc:	2300      	movs	r3, #0
 80032be:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80032c0:	f107 0320 	add.w	r3, r7, #32
 80032c4:	4619      	mov	r1, r3
 80032c6:	4811      	ldr	r0, [pc, #68]	@ (800330c <MX_TIM2_Init+0xe8>)
 80032c8:	f005 ff32 	bl	8009130 <HAL_TIMEx_MasterConfigSynchronization>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80032d2:	f7fe fd7a 	bl	8001dca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032d6:	2360      	movs	r3, #96	@ 0x60
 80032d8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80032da:	2300      	movs	r3, #0
 80032dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032de:	2300      	movs	r3, #0
 80032e0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032e2:	2300      	movs	r3, #0
 80032e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80032e6:	1d3b      	adds	r3, r7, #4
 80032e8:	2200      	movs	r2, #0
 80032ea:	4619      	mov	r1, r3
 80032ec:	4807      	ldr	r0, [pc, #28]	@ (800330c <MX_TIM2_Init+0xe8>)
 80032ee:	f005 fac1 	bl	8008874 <HAL_TIM_PWM_ConfigChannel>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80032f8:	f7fe fd67 	bl	8001dca <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80032fc:	4803      	ldr	r0, [pc, #12]	@ (800330c <MX_TIM2_Init+0xe8>)
 80032fe:	f000 f943 	bl	8003588 <HAL_TIM_MspPostInit>

}
 8003302:	bf00      	nop
 8003304:	3738      	adds	r7, #56	@ 0x38
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	20000680 	.word	0x20000680

08003310 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b08e      	sub	sp, #56	@ 0x38
 8003314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003316:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800331a:	2200      	movs	r2, #0
 800331c:	601a      	str	r2, [r3, #0]
 800331e:	605a      	str	r2, [r3, #4]
 8003320:	609a      	str	r2, [r3, #8]
 8003322:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003324:	f107 0320 	add.w	r3, r7, #32
 8003328:	2200      	movs	r2, #0
 800332a:	601a      	str	r2, [r3, #0]
 800332c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800332e:	1d3b      	adds	r3, r7, #4
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]
 8003334:	605a      	str	r2, [r3, #4]
 8003336:	609a      	str	r2, [r3, #8]
 8003338:	60da      	str	r2, [r3, #12]
 800333a:	611a      	str	r2, [r3, #16]
 800333c:	615a      	str	r2, [r3, #20]
 800333e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003340:	4b2c      	ldr	r3, [pc, #176]	@ (80033f4 <MX_TIM3_Init+0xe4>)
 8003342:	4a2d      	ldr	r2, [pc, #180]	@ (80033f8 <MX_TIM3_Init+0xe8>)
 8003344:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8003346:	4b2b      	ldr	r3, [pc, #172]	@ (80033f4 <MX_TIM3_Init+0xe4>)
 8003348:	2247      	movs	r2, #71	@ 0x47
 800334a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800334c:	4b29      	ldr	r3, [pc, #164]	@ (80033f4 <MX_TIM3_Init+0xe4>)
 800334e:	2200      	movs	r2, #0
 8003350:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003352:	4b28      	ldr	r3, [pc, #160]	@ (80033f4 <MX_TIM3_Init+0xe4>)
 8003354:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003358:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800335a:	4b26      	ldr	r3, [pc, #152]	@ (80033f4 <MX_TIM3_Init+0xe4>)
 800335c:	2200      	movs	r2, #0
 800335e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003360:	4b24      	ldr	r3, [pc, #144]	@ (80033f4 <MX_TIM3_Init+0xe4>)
 8003362:	2200      	movs	r2, #0
 8003364:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003366:	4823      	ldr	r0, [pc, #140]	@ (80033f4 <MX_TIM3_Init+0xe4>)
 8003368:	f004 fff8 	bl	800835c <HAL_TIM_Base_Init>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8003372:	f7fe fd2a 	bl	8001dca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003376:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800337a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800337c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003380:	4619      	mov	r1, r3
 8003382:	481c      	ldr	r0, [pc, #112]	@ (80033f4 <MX_TIM3_Init+0xe4>)
 8003384:	f005 fb38 	bl	80089f8 <HAL_TIM_ConfigClockSource>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800338e:	f7fe fd1c 	bl	8001dca <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003392:	4818      	ldr	r0, [pc, #96]	@ (80033f4 <MX_TIM3_Init+0xe4>)
 8003394:	f005 f884 	bl	80084a0 <HAL_TIM_PWM_Init>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d001      	beq.n	80033a2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800339e:	f7fe fd14 	bl	8001dca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033a2:	2300      	movs	r3, #0
 80033a4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033a6:	2300      	movs	r3, #0
 80033a8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80033aa:	f107 0320 	add.w	r3, r7, #32
 80033ae:	4619      	mov	r1, r3
 80033b0:	4810      	ldr	r0, [pc, #64]	@ (80033f4 <MX_TIM3_Init+0xe4>)
 80033b2:	f005 febd 	bl	8009130 <HAL_TIMEx_MasterConfigSynchronization>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80033bc:	f7fe fd05 	bl	8001dca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033c0:	2360      	movs	r3, #96	@ 0x60
 80033c2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80033c4:	2300      	movs	r3, #0
 80033c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033c8:	2300      	movs	r3, #0
 80033ca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033cc:	2300      	movs	r3, #0
 80033ce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033d0:	1d3b      	adds	r3, r7, #4
 80033d2:	2200      	movs	r2, #0
 80033d4:	4619      	mov	r1, r3
 80033d6:	4807      	ldr	r0, [pc, #28]	@ (80033f4 <MX_TIM3_Init+0xe4>)
 80033d8:	f005 fa4c 	bl	8008874 <HAL_TIM_PWM_ConfigChannel>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d001      	beq.n	80033e6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80033e2:	f7fe fcf2 	bl	8001dca <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80033e6:	4803      	ldr	r0, [pc, #12]	@ (80033f4 <MX_TIM3_Init+0xe4>)
 80033e8:	f000 f8ce 	bl	8003588 <HAL_TIM_MspPostInit>

}
 80033ec:	bf00      	nop
 80033ee:	3738      	adds	r7, #56	@ 0x38
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	200006c8 	.word	0x200006c8
 80033f8:	40000400 	.word	0x40000400

080033fc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003402:	f107 0308 	add.w	r3, r7, #8
 8003406:	2200      	movs	r2, #0
 8003408:	601a      	str	r2, [r3, #0]
 800340a:	605a      	str	r2, [r3, #4]
 800340c:	609a      	str	r2, [r3, #8]
 800340e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003410:	463b      	mov	r3, r7
 8003412:	2200      	movs	r2, #0
 8003414:	601a      	str	r2, [r3, #0]
 8003416:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003418:	4b1d      	ldr	r3, [pc, #116]	@ (8003490 <MX_TIM4_Init+0x94>)
 800341a:	4a1e      	ldr	r2, [pc, #120]	@ (8003494 <MX_TIM4_Init+0x98>)
 800341c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7199;
 800341e:	4b1c      	ldr	r3, [pc, #112]	@ (8003490 <MX_TIM4_Init+0x94>)
 8003420:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8003424:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003426:	4b1a      	ldr	r3, [pc, #104]	@ (8003490 <MX_TIM4_Init+0x94>)
 8003428:	2200      	movs	r2, #0
 800342a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 800342c:	4b18      	ldr	r3, [pc, #96]	@ (8003490 <MX_TIM4_Init+0x94>)
 800342e:	2263      	movs	r2, #99	@ 0x63
 8003430:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003432:	4b17      	ldr	r3, [pc, #92]	@ (8003490 <MX_TIM4_Init+0x94>)
 8003434:	2200      	movs	r2, #0
 8003436:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003438:	4b15      	ldr	r3, [pc, #84]	@ (8003490 <MX_TIM4_Init+0x94>)
 800343a:	2200      	movs	r2, #0
 800343c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800343e:	4814      	ldr	r0, [pc, #80]	@ (8003490 <MX_TIM4_Init+0x94>)
 8003440:	f004 ff8c 	bl	800835c <HAL_TIM_Base_Init>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800344a:	f7fe fcbe 	bl	8001dca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800344e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003452:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003454:	f107 0308 	add.w	r3, r7, #8
 8003458:	4619      	mov	r1, r3
 800345a:	480d      	ldr	r0, [pc, #52]	@ (8003490 <MX_TIM4_Init+0x94>)
 800345c:	f005 facc 	bl	80089f8 <HAL_TIM_ConfigClockSource>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8003466:	f7fe fcb0 	bl	8001dca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800346a:	2300      	movs	r3, #0
 800346c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800346e:	2300      	movs	r3, #0
 8003470:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003472:	463b      	mov	r3, r7
 8003474:	4619      	mov	r1, r3
 8003476:	4806      	ldr	r0, [pc, #24]	@ (8003490 <MX_TIM4_Init+0x94>)
 8003478:	f005 fe5a 	bl	8009130 <HAL_TIMEx_MasterConfigSynchronization>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8003482:	f7fe fca2 	bl	8001dca <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003486:	bf00      	nop
 8003488:	3718      	adds	r7, #24
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	20000710 	.word	0x20000710
 8003494:	40000800 	.word	0x40000800

08003498 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a34      	ldr	r2, [pc, #208]	@ (8003578 <HAL_TIM_Base_MspInit+0xe0>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d114      	bne.n	80034d4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80034aa:	4b34      	ldr	r3, [pc, #208]	@ (800357c <HAL_TIM_Base_MspInit+0xe4>)
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	4a33      	ldr	r2, [pc, #204]	@ (800357c <HAL_TIM_Base_MspInit+0xe4>)
 80034b0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80034b4:	6193      	str	r3, [r2, #24]
 80034b6:	4b31      	ldr	r3, [pc, #196]	@ (800357c <HAL_TIM_Base_MspInit+0xe4>)
 80034b8:	699b      	ldr	r3, [r3, #24]
 80034ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034be:	617b      	str	r3, [r7, #20]
 80034c0:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80034c2:	2200      	movs	r2, #0
 80034c4:	2100      	movs	r1, #0
 80034c6:	2019      	movs	r0, #25
 80034c8:	f000 ff03 	bl	80042d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80034cc:	2019      	movs	r0, #25
 80034ce:	f000 ff1c 	bl	800430a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80034d2:	e04c      	b.n	800356e <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM2)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034dc:	d114      	bne.n	8003508 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80034de:	4b27      	ldr	r3, [pc, #156]	@ (800357c <HAL_TIM_Base_MspInit+0xe4>)
 80034e0:	69db      	ldr	r3, [r3, #28]
 80034e2:	4a26      	ldr	r2, [pc, #152]	@ (800357c <HAL_TIM_Base_MspInit+0xe4>)
 80034e4:	f043 0301 	orr.w	r3, r3, #1
 80034e8:	61d3      	str	r3, [r2, #28]
 80034ea:	4b24      	ldr	r3, [pc, #144]	@ (800357c <HAL_TIM_Base_MspInit+0xe4>)
 80034ec:	69db      	ldr	r3, [r3, #28]
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	613b      	str	r3, [r7, #16]
 80034f4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80034f6:	2200      	movs	r2, #0
 80034f8:	2100      	movs	r1, #0
 80034fa:	201c      	movs	r0, #28
 80034fc:	f000 fee9 	bl	80042d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003500:	201c      	movs	r0, #28
 8003502:	f000 ff02 	bl	800430a <HAL_NVIC_EnableIRQ>
}
 8003506:	e032      	b.n	800356e <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM3)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a1c      	ldr	r2, [pc, #112]	@ (8003580 <HAL_TIM_Base_MspInit+0xe8>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d114      	bne.n	800353c <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003512:	4b1a      	ldr	r3, [pc, #104]	@ (800357c <HAL_TIM_Base_MspInit+0xe4>)
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	4a19      	ldr	r2, [pc, #100]	@ (800357c <HAL_TIM_Base_MspInit+0xe4>)
 8003518:	f043 0302 	orr.w	r3, r3, #2
 800351c:	61d3      	str	r3, [r2, #28]
 800351e:	4b17      	ldr	r3, [pc, #92]	@ (800357c <HAL_TIM_Base_MspInit+0xe4>)
 8003520:	69db      	ldr	r3, [r3, #28]
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	60fb      	str	r3, [r7, #12]
 8003528:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800352a:	2200      	movs	r2, #0
 800352c:	2100      	movs	r1, #0
 800352e:	201d      	movs	r0, #29
 8003530:	f000 fecf 	bl	80042d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003534:	201d      	movs	r0, #29
 8003536:	f000 fee8 	bl	800430a <HAL_NVIC_EnableIRQ>
}
 800353a:	e018      	b.n	800356e <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a10      	ldr	r2, [pc, #64]	@ (8003584 <HAL_TIM_Base_MspInit+0xec>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d113      	bne.n	800356e <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003546:	4b0d      	ldr	r3, [pc, #52]	@ (800357c <HAL_TIM_Base_MspInit+0xe4>)
 8003548:	69db      	ldr	r3, [r3, #28]
 800354a:	4a0c      	ldr	r2, [pc, #48]	@ (800357c <HAL_TIM_Base_MspInit+0xe4>)
 800354c:	f043 0304 	orr.w	r3, r3, #4
 8003550:	61d3      	str	r3, [r2, #28]
 8003552:	4b0a      	ldr	r3, [pc, #40]	@ (800357c <HAL_TIM_Base_MspInit+0xe4>)
 8003554:	69db      	ldr	r3, [r3, #28]
 8003556:	f003 0304 	and.w	r3, r3, #4
 800355a:	60bb      	str	r3, [r7, #8]
 800355c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800355e:	2200      	movs	r2, #0
 8003560:	2100      	movs	r1, #0
 8003562:	201e      	movs	r0, #30
 8003564:	f000 feb5 	bl	80042d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003568:	201e      	movs	r0, #30
 800356a:	f000 fece 	bl	800430a <HAL_NVIC_EnableIRQ>
}
 800356e:	bf00      	nop
 8003570:	3718      	adds	r7, #24
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	40012c00 	.word	0x40012c00
 800357c:	40021000 	.word	0x40021000
 8003580:	40000400 	.word	0x40000400
 8003584:	40000800 	.word	0x40000800

08003588 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b088      	sub	sp, #32
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003590:	f107 0310 	add.w	r3, r7, #16
 8003594:	2200      	movs	r2, #0
 8003596:	601a      	str	r2, [r3, #0]
 8003598:	605a      	str	r2, [r3, #4]
 800359a:	609a      	str	r2, [r3, #8]
 800359c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035a6:	d118      	bne.n	80035da <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035a8:	4b1c      	ldr	r3, [pc, #112]	@ (800361c <HAL_TIM_MspPostInit+0x94>)
 80035aa:	699b      	ldr	r3, [r3, #24]
 80035ac:	4a1b      	ldr	r2, [pc, #108]	@ (800361c <HAL_TIM_MspPostInit+0x94>)
 80035ae:	f043 0304 	orr.w	r3, r3, #4
 80035b2:	6193      	str	r3, [r2, #24]
 80035b4:	4b19      	ldr	r3, [pc, #100]	@ (800361c <HAL_TIM_MspPostInit+0x94>)
 80035b6:	699b      	ldr	r3, [r3, #24]
 80035b8:	f003 0304 	and.w	r3, r3, #4
 80035bc:	60fb      	str	r3, [r7, #12]
 80035be:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = STEP1_Pin;
 80035c0:	2301      	movs	r3, #1
 80035c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035c4:	2302      	movs	r3, #2
 80035c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035c8:	2302      	movs	r3, #2
 80035ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEP1_GPIO_Port, &GPIO_InitStruct);
 80035cc:	f107 0310 	add.w	r3, r7, #16
 80035d0:	4619      	mov	r1, r3
 80035d2:	4813      	ldr	r0, [pc, #76]	@ (8003620 <HAL_TIM_MspPostInit+0x98>)
 80035d4:	f001 f962 	bl	800489c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80035d8:	e01c      	b.n	8003614 <HAL_TIM_MspPostInit+0x8c>
  else if(timHandle->Instance==TIM3)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a11      	ldr	r2, [pc, #68]	@ (8003624 <HAL_TIM_MspPostInit+0x9c>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d117      	bne.n	8003614 <HAL_TIM_MspPostInit+0x8c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e4:	4b0d      	ldr	r3, [pc, #52]	@ (800361c <HAL_TIM_MspPostInit+0x94>)
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	4a0c      	ldr	r2, [pc, #48]	@ (800361c <HAL_TIM_MspPostInit+0x94>)
 80035ea:	f043 0304 	orr.w	r3, r3, #4
 80035ee:	6193      	str	r3, [r2, #24]
 80035f0:	4b0a      	ldr	r3, [pc, #40]	@ (800361c <HAL_TIM_MspPostInit+0x94>)
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	f003 0304 	and.w	r3, r3, #4
 80035f8:	60bb      	str	r3, [r7, #8]
 80035fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STEP2_Pin;
 80035fc:	2340      	movs	r3, #64	@ 0x40
 80035fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003600:	2302      	movs	r3, #2
 8003602:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003604:	2302      	movs	r3, #2
 8003606:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEP2_GPIO_Port, &GPIO_InitStruct);
 8003608:	f107 0310 	add.w	r3, r7, #16
 800360c:	4619      	mov	r1, r3
 800360e:	4804      	ldr	r0, [pc, #16]	@ (8003620 <HAL_TIM_MspPostInit+0x98>)
 8003610:	f001 f944 	bl	800489c <HAL_GPIO_Init>
}
 8003614:	bf00      	nop
 8003616:	3720      	adds	r7, #32
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	40021000 	.word	0x40021000
 8003620:	40010800 	.word	0x40010800
 8003624:	40000400 	.word	0x40000400

08003628 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800362c:	4b11      	ldr	r3, [pc, #68]	@ (8003674 <MX_USART1_UART_Init+0x4c>)
 800362e:	4a12      	ldr	r2, [pc, #72]	@ (8003678 <MX_USART1_UART_Init+0x50>)
 8003630:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003632:	4b10      	ldr	r3, [pc, #64]	@ (8003674 <MX_USART1_UART_Init+0x4c>)
 8003634:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003638:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800363a:	4b0e      	ldr	r3, [pc, #56]	@ (8003674 <MX_USART1_UART_Init+0x4c>)
 800363c:	2200      	movs	r2, #0
 800363e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003640:	4b0c      	ldr	r3, [pc, #48]	@ (8003674 <MX_USART1_UART_Init+0x4c>)
 8003642:	2200      	movs	r2, #0
 8003644:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003646:	4b0b      	ldr	r3, [pc, #44]	@ (8003674 <MX_USART1_UART_Init+0x4c>)
 8003648:	2200      	movs	r2, #0
 800364a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800364c:	4b09      	ldr	r3, [pc, #36]	@ (8003674 <MX_USART1_UART_Init+0x4c>)
 800364e:	220c      	movs	r2, #12
 8003650:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003652:	4b08      	ldr	r3, [pc, #32]	@ (8003674 <MX_USART1_UART_Init+0x4c>)
 8003654:	2200      	movs	r2, #0
 8003656:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003658:	4b06      	ldr	r3, [pc, #24]	@ (8003674 <MX_USART1_UART_Init+0x4c>)
 800365a:	2200      	movs	r2, #0
 800365c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800365e:	4805      	ldr	r0, [pc, #20]	@ (8003674 <MX_USART1_UART_Init+0x4c>)
 8003660:	f005 fdd6 	bl	8009210 <HAL_UART_Init>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800366a:	f7fe fbae 	bl	8001dca <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800366e:	bf00      	nop
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	20000758 	.word	0x20000758
 8003678:	40013800 	.word	0x40013800

0800367c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b088      	sub	sp, #32
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003684:	f107 0310 	add.w	r3, r7, #16
 8003688:	2200      	movs	r2, #0
 800368a:	601a      	str	r2, [r3, #0]
 800368c:	605a      	str	r2, [r3, #4]
 800368e:	609a      	str	r2, [r3, #8]
 8003690:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a47      	ldr	r2, [pc, #284]	@ (80037b4 <HAL_UART_MspInit+0x138>)
 8003698:	4293      	cmp	r3, r2
 800369a:	f040 8086 	bne.w	80037aa <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800369e:	4b46      	ldr	r3, [pc, #280]	@ (80037b8 <HAL_UART_MspInit+0x13c>)
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	4a45      	ldr	r2, [pc, #276]	@ (80037b8 <HAL_UART_MspInit+0x13c>)
 80036a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036a8:	6193      	str	r3, [r2, #24]
 80036aa:	4b43      	ldr	r3, [pc, #268]	@ (80037b8 <HAL_UART_MspInit+0x13c>)
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036b2:	60fb      	str	r3, [r7, #12]
 80036b4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036b6:	4b40      	ldr	r3, [pc, #256]	@ (80037b8 <HAL_UART_MspInit+0x13c>)
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	4a3f      	ldr	r2, [pc, #252]	@ (80037b8 <HAL_UART_MspInit+0x13c>)
 80036bc:	f043 0304 	orr.w	r3, r3, #4
 80036c0:	6193      	str	r3, [r2, #24]
 80036c2:	4b3d      	ldr	r3, [pc, #244]	@ (80037b8 <HAL_UART_MspInit+0x13c>)
 80036c4:	699b      	ldr	r3, [r3, #24]
 80036c6:	f003 0304 	and.w	r3, r3, #4
 80036ca:	60bb      	str	r3, [r7, #8]
 80036cc:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80036ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036d4:	2302      	movs	r3, #2
 80036d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036d8:	2303      	movs	r3, #3
 80036da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036dc:	f107 0310 	add.w	r3, r7, #16
 80036e0:	4619      	mov	r1, r3
 80036e2:	4836      	ldr	r0, [pc, #216]	@ (80037bc <HAL_UART_MspInit+0x140>)
 80036e4:	f001 f8da 	bl	800489c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80036e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80036ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036ee:	2300      	movs	r3, #0
 80036f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f2:	2300      	movs	r3, #0
 80036f4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036f6:	f107 0310 	add.w	r3, r7, #16
 80036fa:	4619      	mov	r1, r3
 80036fc:	482f      	ldr	r0, [pc, #188]	@ (80037bc <HAL_UART_MspInit+0x140>)
 80036fe:	f001 f8cd 	bl	800489c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8003702:	4b2f      	ldr	r3, [pc, #188]	@ (80037c0 <HAL_UART_MspInit+0x144>)
 8003704:	4a2f      	ldr	r2, [pc, #188]	@ (80037c4 <HAL_UART_MspInit+0x148>)
 8003706:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003708:	4b2d      	ldr	r3, [pc, #180]	@ (80037c0 <HAL_UART_MspInit+0x144>)
 800370a:	2200      	movs	r2, #0
 800370c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800370e:	4b2c      	ldr	r3, [pc, #176]	@ (80037c0 <HAL_UART_MspInit+0x144>)
 8003710:	2200      	movs	r2, #0
 8003712:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003714:	4b2a      	ldr	r3, [pc, #168]	@ (80037c0 <HAL_UART_MspInit+0x144>)
 8003716:	2280      	movs	r2, #128	@ 0x80
 8003718:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800371a:	4b29      	ldr	r3, [pc, #164]	@ (80037c0 <HAL_UART_MspInit+0x144>)
 800371c:	2200      	movs	r2, #0
 800371e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003720:	4b27      	ldr	r3, [pc, #156]	@ (80037c0 <HAL_UART_MspInit+0x144>)
 8003722:	2200      	movs	r2, #0
 8003724:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003726:	4b26      	ldr	r3, [pc, #152]	@ (80037c0 <HAL_UART_MspInit+0x144>)
 8003728:	2200      	movs	r2, #0
 800372a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800372c:	4b24      	ldr	r3, [pc, #144]	@ (80037c0 <HAL_UART_MspInit+0x144>)
 800372e:	2200      	movs	r2, #0
 8003730:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003732:	4823      	ldr	r0, [pc, #140]	@ (80037c0 <HAL_UART_MspInit+0x144>)
 8003734:	f000 fe04 	bl	8004340 <HAL_DMA_Init>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800373e:	f7fe fb44 	bl	8001dca <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a1e      	ldr	r2, [pc, #120]	@ (80037c0 <HAL_UART_MspInit+0x144>)
 8003746:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003748:	4a1d      	ldr	r2, [pc, #116]	@ (80037c0 <HAL_UART_MspInit+0x144>)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800374e:	4b1e      	ldr	r3, [pc, #120]	@ (80037c8 <HAL_UART_MspInit+0x14c>)
 8003750:	4a1e      	ldr	r2, [pc, #120]	@ (80037cc <HAL_UART_MspInit+0x150>)
 8003752:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003754:	4b1c      	ldr	r3, [pc, #112]	@ (80037c8 <HAL_UART_MspInit+0x14c>)
 8003756:	2210      	movs	r2, #16
 8003758:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800375a:	4b1b      	ldr	r3, [pc, #108]	@ (80037c8 <HAL_UART_MspInit+0x14c>)
 800375c:	2200      	movs	r2, #0
 800375e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003760:	4b19      	ldr	r3, [pc, #100]	@ (80037c8 <HAL_UART_MspInit+0x14c>)
 8003762:	2280      	movs	r2, #128	@ 0x80
 8003764:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003766:	4b18      	ldr	r3, [pc, #96]	@ (80037c8 <HAL_UART_MspInit+0x14c>)
 8003768:	2200      	movs	r2, #0
 800376a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800376c:	4b16      	ldr	r3, [pc, #88]	@ (80037c8 <HAL_UART_MspInit+0x14c>)
 800376e:	2200      	movs	r2, #0
 8003770:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003772:	4b15      	ldr	r3, [pc, #84]	@ (80037c8 <HAL_UART_MspInit+0x14c>)
 8003774:	2200      	movs	r2, #0
 8003776:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003778:	4b13      	ldr	r3, [pc, #76]	@ (80037c8 <HAL_UART_MspInit+0x14c>)
 800377a:	2200      	movs	r2, #0
 800377c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800377e:	4812      	ldr	r0, [pc, #72]	@ (80037c8 <HAL_UART_MspInit+0x14c>)
 8003780:	f000 fdde 	bl	8004340 <HAL_DMA_Init>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 800378a:	f7fe fb1e 	bl	8001dca <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a0d      	ldr	r2, [pc, #52]	@ (80037c8 <HAL_UART_MspInit+0x14c>)
 8003792:	639a      	str	r2, [r3, #56]	@ 0x38
 8003794:	4a0c      	ldr	r2, [pc, #48]	@ (80037c8 <HAL_UART_MspInit+0x14c>)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 800379a:	2200      	movs	r2, #0
 800379c:	2103      	movs	r1, #3
 800379e:	2025      	movs	r0, #37	@ 0x25
 80037a0:	f000 fd97 	bl	80042d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80037a4:	2025      	movs	r0, #37	@ 0x25
 80037a6:	f000 fdb0 	bl	800430a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80037aa:	bf00      	nop
 80037ac:	3720      	adds	r7, #32
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40013800 	.word	0x40013800
 80037b8:	40021000 	.word	0x40021000
 80037bc:	40010800 	.word	0x40010800
 80037c0:	200007a0 	.word	0x200007a0
 80037c4:	40020058 	.word	0x40020058
 80037c8:	200007e4 	.word	0x200007e4
 80037cc:	40020044 	.word	0x40020044

080037d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80037d0:	f7ff fcd0 	bl	8003174 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80037d4:	480b      	ldr	r0, [pc, #44]	@ (8003804 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80037d6:	490c      	ldr	r1, [pc, #48]	@ (8003808 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80037d8:	4a0c      	ldr	r2, [pc, #48]	@ (800380c <LoopFillZerobss+0x16>)
  movs r3, #0
 80037da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037dc:	e002      	b.n	80037e4 <LoopCopyDataInit>

080037de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037e2:	3304      	adds	r3, #4

080037e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037e8:	d3f9      	bcc.n	80037de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037ea:	4a09      	ldr	r2, [pc, #36]	@ (8003810 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80037ec:	4c09      	ldr	r4, [pc, #36]	@ (8003814 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80037ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80037f0:	e001      	b.n	80037f6 <LoopFillZerobss>

080037f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80037f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80037f4:	3204      	adds	r2, #4

080037f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80037f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80037f8:	d3fb      	bcc.n	80037f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80037fa:	f007 fbef 	bl	800afdc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80037fe:	f7fe f943 	bl	8001a88 <main>
  bx lr
 8003802:	4770      	bx	lr
  ldr r0, =_sdata
 8003804:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003808:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800380c:	0800d9f8 	.word	0x0800d9f8
  ldr r2, =_sbss
 8003810:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003814:	20000978 	.word	0x20000978

08003818 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003818:	e7fe      	b.n	8003818 <CAN1_RX1_IRQHandler>
	...

0800381c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003820:	4b08      	ldr	r3, [pc, #32]	@ (8003844 <HAL_Init+0x28>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a07      	ldr	r2, [pc, #28]	@ (8003844 <HAL_Init+0x28>)
 8003826:	f043 0310 	orr.w	r3, r3, #16
 800382a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800382c:	2003      	movs	r0, #3
 800382e:	f000 fd45 	bl	80042bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003832:	2001      	movs	r0, #1
 8003834:	f000 f808 	bl	8003848 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003838:	f7ff fb18 	bl	8002e6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800383c:	2300      	movs	r3, #0
}
 800383e:	4618      	mov	r0, r3
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	40022000 	.word	0x40022000

08003848 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b082      	sub	sp, #8
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003850:	4b12      	ldr	r3, [pc, #72]	@ (800389c <HAL_InitTick+0x54>)
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	4b12      	ldr	r3, [pc, #72]	@ (80038a0 <HAL_InitTick+0x58>)
 8003856:	781b      	ldrb	r3, [r3, #0]
 8003858:	4619      	mov	r1, r3
 800385a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800385e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003862:	fbb2 f3f3 	udiv	r3, r2, r3
 8003866:	4618      	mov	r0, r3
 8003868:	f000 fd5d 	bl	8004326 <HAL_SYSTICK_Config>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e00e      	b.n	8003894 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2b0f      	cmp	r3, #15
 800387a:	d80a      	bhi.n	8003892 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800387c:	2200      	movs	r2, #0
 800387e:	6879      	ldr	r1, [r7, #4]
 8003880:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003884:	f000 fd25 	bl	80042d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003888:	4a06      	ldr	r2, [pc, #24]	@ (80038a4 <HAL_InitTick+0x5c>)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800388e:	2300      	movs	r3, #0
 8003890:	e000      	b.n	8003894 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
}
 8003894:	4618      	mov	r0, r3
 8003896:	3708      	adds	r7, #8
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	20000000 	.word	0x20000000
 80038a0:	20000008 	.word	0x20000008
 80038a4:	20000004 	.word	0x20000004

080038a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038ac:	4b05      	ldr	r3, [pc, #20]	@ (80038c4 <HAL_IncTick+0x1c>)
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	461a      	mov	r2, r3
 80038b2:	4b05      	ldr	r3, [pc, #20]	@ (80038c8 <HAL_IncTick+0x20>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4413      	add	r3, r2
 80038b8:	4a03      	ldr	r2, [pc, #12]	@ (80038c8 <HAL_IncTick+0x20>)
 80038ba:	6013      	str	r3, [r2, #0]
}
 80038bc:	bf00      	nop
 80038be:	46bd      	mov	sp, r7
 80038c0:	bc80      	pop	{r7}
 80038c2:	4770      	bx	lr
 80038c4:	20000008 	.word	0x20000008
 80038c8:	20000828 	.word	0x20000828

080038cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038cc:	b480      	push	{r7}
 80038ce:	af00      	add	r7, sp, #0
  return uwTick;
 80038d0:	4b02      	ldr	r3, [pc, #8]	@ (80038dc <HAL_GetTick+0x10>)
 80038d2:	681b      	ldr	r3, [r3, #0]
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr
 80038dc:	20000828 	.word	0x20000828

080038e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038e8:	f7ff fff0 	bl	80038cc <HAL_GetTick>
 80038ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038f8:	d005      	beq.n	8003906 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003924 <HAL_Delay+0x44>)
 80038fc:	781b      	ldrb	r3, [r3, #0]
 80038fe:	461a      	mov	r2, r3
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	4413      	add	r3, r2
 8003904:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003906:	bf00      	nop
 8003908:	f7ff ffe0 	bl	80038cc <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	429a      	cmp	r2, r3
 8003916:	d8f7      	bhi.n	8003908 <HAL_Delay+0x28>
  {
  }
}
 8003918:	bf00      	nop
 800391a:	bf00      	nop
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	20000008 	.word	0x20000008

08003928 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b086      	sub	sp, #24
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003930:	2300      	movs	r3, #0
 8003932:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003934:	2300      	movs	r3, #0
 8003936:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003938:	2300      	movs	r3, #0
 800393a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800393c:	2300      	movs	r3, #0
 800393e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d101      	bne.n	800394a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e0be      	b.n	8003ac8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003954:	2b00      	cmp	r3, #0
 8003956:	d109      	bne.n	800396c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f7fd fc36 	bl	80011d8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f000 fb8f 	bl	8004090 <ADC_ConversionStop_Disable>
 8003972:	4603      	mov	r3, r0
 8003974:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800397a:	f003 0310 	and.w	r3, r3, #16
 800397e:	2b00      	cmp	r3, #0
 8003980:	f040 8099 	bne.w	8003ab6 <HAL_ADC_Init+0x18e>
 8003984:	7dfb      	ldrb	r3, [r7, #23]
 8003986:	2b00      	cmp	r3, #0
 8003988:	f040 8095 	bne.w	8003ab6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003990:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003994:	f023 0302 	bic.w	r3, r3, #2
 8003998:	f043 0202 	orr.w	r2, r3, #2
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80039a8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	7b1b      	ldrb	r3, [r3, #12]
 80039ae:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80039b0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80039b2:	68ba      	ldr	r2, [r7, #8]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039c0:	d003      	beq.n	80039ca <HAL_ADC_Init+0xa2>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d102      	bne.n	80039d0 <HAL_ADC_Init+0xa8>
 80039ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039ce:	e000      	b.n	80039d2 <HAL_ADC_Init+0xaa>
 80039d0:	2300      	movs	r3, #0
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	4313      	orrs	r3, r2
 80039d6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	7d1b      	ldrb	r3, [r3, #20]
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d119      	bne.n	8003a14 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	7b1b      	ldrb	r3, [r3, #12]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d109      	bne.n	80039fc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	3b01      	subs	r3, #1
 80039ee:	035a      	lsls	r2, r3, #13
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80039f8:	613b      	str	r3, [r7, #16]
 80039fa:	e00b      	b.n	8003a14 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a00:	f043 0220 	orr.w	r2, r3, #32
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a0c:	f043 0201 	orr.w	r2, r3, #1
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	693a      	ldr	r2, [r7, #16]
 8003a24:	430a      	orrs	r2, r1
 8003a26:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	689a      	ldr	r2, [r3, #8]
 8003a2e:	4b28      	ldr	r3, [pc, #160]	@ (8003ad0 <HAL_ADC_Init+0x1a8>)
 8003a30:	4013      	ands	r3, r2
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	6812      	ldr	r2, [r2, #0]
 8003a36:	68b9      	ldr	r1, [r7, #8]
 8003a38:	430b      	orrs	r3, r1
 8003a3a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a44:	d003      	beq.n	8003a4e <HAL_ADC_Init+0x126>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d104      	bne.n	8003a58 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	691b      	ldr	r3, [r3, #16]
 8003a52:	3b01      	subs	r3, #1
 8003a54:	051b      	lsls	r3, r3, #20
 8003a56:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a5e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	68fa      	ldr	r2, [r7, #12]
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689a      	ldr	r2, [r3, #8]
 8003a72:	4b18      	ldr	r3, [pc, #96]	@ (8003ad4 <HAL_ADC_Init+0x1ac>)
 8003a74:	4013      	ands	r3, r2
 8003a76:	68ba      	ldr	r2, [r7, #8]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d10b      	bne.n	8003a94 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a86:	f023 0303 	bic.w	r3, r3, #3
 8003a8a:	f043 0201 	orr.w	r2, r3, #1
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003a92:	e018      	b.n	8003ac6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a98:	f023 0312 	bic.w	r3, r3, #18
 8003a9c:	f043 0210 	orr.w	r2, r3, #16
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa8:	f043 0201 	orr.w	r2, r3, #1
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003ab4:	e007      	b.n	8003ac6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aba:	f043 0210 	orr.w	r2, r3, #16
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003ac6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3718      	adds	r7, #24
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	ffe1f7fd 	.word	0xffe1f7fd
 8003ad4:	ff1f0efe 	.word	0xff1f0efe

08003ad8 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d101      	bne.n	8003af2 <HAL_ADC_Start_IT+0x1a>
 8003aee:	2302      	movs	r3, #2
 8003af0:	e0a0      	b.n	8003c34 <HAL_ADC_Start_IT+0x15c>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2201      	movs	r2, #1
 8003af6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f000 fa6e 	bl	8003fdc <ADC_Enable>
 8003b00:	4603      	mov	r3, r0
 8003b02:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003b04:	7bfb      	ldrb	r3, [r7, #15]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	f040 808f 	bne.w	8003c2a <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b10:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003b14:	f023 0301 	bic.w	r3, r3, #1
 8003b18:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a45      	ldr	r2, [pc, #276]	@ (8003c3c <HAL_ADC_Start_IT+0x164>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d105      	bne.n	8003b36 <HAL_ADC_Start_IT+0x5e>
 8003b2a:	4b45      	ldr	r3, [pc, #276]	@ (8003c40 <HAL_ADC_Start_IT+0x168>)
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d115      	bne.n	8003b62 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d026      	beq.n	8003b9e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b54:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003b58:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b60:	e01d      	b.n	8003b9e <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b66:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a33      	ldr	r2, [pc, #204]	@ (8003c40 <HAL_ADC_Start_IT+0x168>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d004      	beq.n	8003b82 <HAL_ADC_Start_IT+0xaa>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a2f      	ldr	r2, [pc, #188]	@ (8003c3c <HAL_ADC_Start_IT+0x164>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d10d      	bne.n	8003b9e <HAL_ADC_Start_IT+0xc6>
 8003b82:	4b2f      	ldr	r3, [pc, #188]	@ (8003c40 <HAL_ADC_Start_IT+0x168>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d007      	beq.n	8003b9e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b92:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003b96:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d006      	beq.n	8003bb8 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bae:	f023 0206 	bic.w	r2, r3, #6
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003bb6:	e002      	b.n	8003bbe <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f06f 0202 	mvn.w	r2, #2
 8003bce:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	685a      	ldr	r2, [r3, #4]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f042 0220 	orr.w	r2, r2, #32
 8003bde:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003bea:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003bee:	d113      	bne.n	8003c18 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003bf4:	4a11      	ldr	r2, [pc, #68]	@ (8003c3c <HAL_ADC_Start_IT+0x164>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d105      	bne.n	8003c06 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003bfa:	4b11      	ldr	r3, [pc, #68]	@ (8003c40 <HAL_ADC_Start_IT+0x168>)
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d108      	bne.n	8003c18 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	689a      	ldr	r2, [r3, #8]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8003c14:	609a      	str	r2, [r3, #8]
 8003c16:	e00c      	b.n	8003c32 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	689a      	ldr	r2, [r3, #8]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003c26:	609a      	str	r2, [r3, #8]
 8003c28:	e003      	b.n	8003c32 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3710      	adds	r7, #16
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	40012800 	.word	0x40012800
 8003c40:	40012400 	.word	0x40012400

08003c44 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	370c      	adds	r7, #12
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bc80      	pop	{r7}
 8003c5a:	4770      	bx	lr

08003c5c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	f003 0320 	and.w	r3, r3, #32
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d03e      	beq.n	8003cfc <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d039      	beq.n	8003cfc <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c8c:	f003 0310 	and.w	r3, r3, #16
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d105      	bne.n	8003ca0 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c98:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003caa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003cae:	d11d      	bne.n	8003cec <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d119      	bne.n	8003cec <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	685a      	ldr	r2, [r3, #4]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f022 0220 	bic.w	r2, r2, #32
 8003cc6:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ccc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cd8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d105      	bne.n	8003cec <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ce4:	f043 0201 	orr.w	r2, r3, #1
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f7fd fe91 	bl	8001a14 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f06f 0212 	mvn.w	r2, #18
 8003cfa:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d04d      	beq.n	8003da2 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f003 0304 	and.w	r3, r3, #4
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d048      	beq.n	8003da2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d14:	f003 0310 	and.w	r3, r3, #16
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d105      	bne.n	8003d28 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d20:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003d32:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8003d36:	d012      	beq.n	8003d5e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d125      	bne.n	8003d92 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003d50:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003d54:	d11d      	bne.n	8003d92 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d119      	bne.n	8003d92 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	685a      	ldr	r2, [r3, #4]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d6c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d72:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d105      	bne.n	8003d92 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d8a:	f043 0201 	orr.w	r2, r3, #1
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 f9bd 	bl	8004112 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f06f 020c 	mvn.w	r2, #12
 8003da0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d012      	beq.n	8003dd2 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00d      	beq.n	8003dd2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dba:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 f809 	bl	8003dda <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f06f 0201 	mvn.w	r2, #1
 8003dd0:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003dd2:	bf00      	nop
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}

08003dda <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b083      	sub	sp, #12
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003de2:	bf00      	nop
 8003de4:	370c      	adds	r7, #12
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bc80      	pop	{r7}
 8003dea:	4770      	bx	lr

08003dec <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003dec:	b480      	push	{r7}
 8003dee:	b085      	sub	sp, #20
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003df6:	2300      	movs	r3, #0
 8003df8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d101      	bne.n	8003e0c <HAL_ADC_ConfigChannel+0x20>
 8003e08:	2302      	movs	r3, #2
 8003e0a:	e0dc      	b.n	8003fc6 <HAL_ADC_ConfigChannel+0x1da>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	2b06      	cmp	r3, #6
 8003e1a:	d81c      	bhi.n	8003e56 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685a      	ldr	r2, [r3, #4]
 8003e26:	4613      	mov	r3, r2
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	4413      	add	r3, r2
 8003e2c:	3b05      	subs	r3, #5
 8003e2e:	221f      	movs	r2, #31
 8003e30:	fa02 f303 	lsl.w	r3, r2, r3
 8003e34:	43db      	mvns	r3, r3
 8003e36:	4019      	ands	r1, r3
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	6818      	ldr	r0, [r3, #0]
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	685a      	ldr	r2, [r3, #4]
 8003e40:	4613      	mov	r3, r2
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	4413      	add	r3, r2
 8003e46:	3b05      	subs	r3, #5
 8003e48:	fa00 f203 	lsl.w	r2, r0, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	430a      	orrs	r2, r1
 8003e52:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e54:	e03c      	b.n	8003ed0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	2b0c      	cmp	r3, #12
 8003e5c:	d81c      	bhi.n	8003e98 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	685a      	ldr	r2, [r3, #4]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	4413      	add	r3, r2
 8003e6e:	3b23      	subs	r3, #35	@ 0x23
 8003e70:	221f      	movs	r2, #31
 8003e72:	fa02 f303 	lsl.w	r3, r2, r3
 8003e76:	43db      	mvns	r3, r3
 8003e78:	4019      	ands	r1, r3
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	6818      	ldr	r0, [r3, #0]
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	685a      	ldr	r2, [r3, #4]
 8003e82:	4613      	mov	r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	4413      	add	r3, r2
 8003e88:	3b23      	subs	r3, #35	@ 0x23
 8003e8a:	fa00 f203 	lsl.w	r2, r0, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	430a      	orrs	r2, r1
 8003e94:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e96:	e01b      	b.n	8003ed0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	685a      	ldr	r2, [r3, #4]
 8003ea2:	4613      	mov	r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	4413      	add	r3, r2
 8003ea8:	3b41      	subs	r3, #65	@ 0x41
 8003eaa:	221f      	movs	r2, #31
 8003eac:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb0:	43db      	mvns	r3, r3
 8003eb2:	4019      	ands	r1, r3
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	6818      	ldr	r0, [r3, #0]
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	685a      	ldr	r2, [r3, #4]
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	4413      	add	r3, r2
 8003ec2:	3b41      	subs	r3, #65	@ 0x41
 8003ec4:	fa00 f203 	lsl.w	r2, r0, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	2b09      	cmp	r3, #9
 8003ed6:	d91c      	bls.n	8003f12 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	68d9      	ldr	r1, [r3, #12]
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	4613      	mov	r3, r2
 8003ee4:	005b      	lsls	r3, r3, #1
 8003ee6:	4413      	add	r3, r2
 8003ee8:	3b1e      	subs	r3, #30
 8003eea:	2207      	movs	r2, #7
 8003eec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef0:	43db      	mvns	r3, r3
 8003ef2:	4019      	ands	r1, r3
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	6898      	ldr	r0, [r3, #8]
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	4613      	mov	r3, r2
 8003efe:	005b      	lsls	r3, r3, #1
 8003f00:	4413      	add	r3, r2
 8003f02:	3b1e      	subs	r3, #30
 8003f04:	fa00 f203 	lsl.w	r2, r0, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	60da      	str	r2, [r3, #12]
 8003f10:	e019      	b.n	8003f46 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6919      	ldr	r1, [r3, #16]
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	005b      	lsls	r3, r3, #1
 8003f20:	4413      	add	r3, r2
 8003f22:	2207      	movs	r2, #7
 8003f24:	fa02 f303 	lsl.w	r3, r2, r3
 8003f28:	43db      	mvns	r3, r3
 8003f2a:	4019      	ands	r1, r3
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	6898      	ldr	r0, [r3, #8]
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	4613      	mov	r3, r2
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	4413      	add	r3, r2
 8003f3a:	fa00 f203 	lsl.w	r2, r0, r3
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	430a      	orrs	r2, r1
 8003f44:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	2b10      	cmp	r3, #16
 8003f4c:	d003      	beq.n	8003f56 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003f52:	2b11      	cmp	r3, #17
 8003f54:	d132      	bne.n	8003fbc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a1d      	ldr	r2, [pc, #116]	@ (8003fd0 <HAL_ADC_ConfigChannel+0x1e4>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d125      	bne.n	8003fac <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d126      	bne.n	8003fbc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	689a      	ldr	r2, [r3, #8]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003f7c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	2b10      	cmp	r3, #16
 8003f84:	d11a      	bne.n	8003fbc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003f86:	4b13      	ldr	r3, [pc, #76]	@ (8003fd4 <HAL_ADC_ConfigChannel+0x1e8>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a13      	ldr	r2, [pc, #76]	@ (8003fd8 <HAL_ADC_ConfigChannel+0x1ec>)
 8003f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f90:	0c9a      	lsrs	r2, r3, #18
 8003f92:	4613      	mov	r3, r2
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	4413      	add	r3, r2
 8003f98:	005b      	lsls	r3, r3, #1
 8003f9a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003f9c:	e002      	b.n	8003fa4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	3b01      	subs	r3, #1
 8003fa2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d1f9      	bne.n	8003f9e <HAL_ADC_ConfigChannel+0x1b2>
 8003faa:	e007      	b.n	8003fbc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb0:	f043 0220 	orr.w	r2, r3, #32
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3714      	adds	r7, #20
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bc80      	pop	{r7}
 8003fce:	4770      	bx	lr
 8003fd0:	40012400 	.word	0x40012400
 8003fd4:	20000000 	.word	0x20000000
 8003fd8:	431bde83 	.word	0x431bde83

08003fdc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d040      	beq.n	800407c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	689a      	ldr	r2, [r3, #8]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f042 0201 	orr.w	r2, r2, #1
 8004008:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800400a:	4b1f      	ldr	r3, [pc, #124]	@ (8004088 <ADC_Enable+0xac>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a1f      	ldr	r2, [pc, #124]	@ (800408c <ADC_Enable+0xb0>)
 8004010:	fba2 2303 	umull	r2, r3, r2, r3
 8004014:	0c9b      	lsrs	r3, r3, #18
 8004016:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004018:	e002      	b.n	8004020 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	3b01      	subs	r3, #1
 800401e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1f9      	bne.n	800401a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004026:	f7ff fc51 	bl	80038cc <HAL_GetTick>
 800402a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800402c:	e01f      	b.n	800406e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800402e:	f7ff fc4d 	bl	80038cc <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d918      	bls.n	800406e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f003 0301 	and.w	r3, r3, #1
 8004046:	2b01      	cmp	r3, #1
 8004048:	d011      	beq.n	800406e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404e:	f043 0210 	orr.w	r2, r3, #16
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800405a:	f043 0201 	orr.w	r2, r3, #1
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e007      	b.n	800407e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f003 0301 	and.w	r3, r3, #1
 8004078:	2b01      	cmp	r3, #1
 800407a:	d1d8      	bne.n	800402e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3710      	adds	r7, #16
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	20000000 	.word	0x20000000
 800408c:	431bde83 	.word	0x431bde83

08004090 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004098:	2300      	movs	r3, #0
 800409a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	f003 0301 	and.w	r3, r3, #1
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d12e      	bne.n	8004108 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	689a      	ldr	r2, [r3, #8]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f022 0201 	bic.w	r2, r2, #1
 80040b8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80040ba:	f7ff fc07 	bl	80038cc <HAL_GetTick>
 80040be:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80040c0:	e01b      	b.n	80040fa <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80040c2:	f7ff fc03 	bl	80038cc <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d914      	bls.n	80040fa <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d10d      	bne.n	80040fa <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e2:	f043 0210 	orr.w	r2, r3, #16
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ee:	f043 0201 	orr.w	r2, r3, #1
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e007      	b.n	800410a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	f003 0301 	and.w	r3, r3, #1
 8004104:	2b01      	cmp	r3, #1
 8004106:	d0dc      	beq.n	80040c2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3710      	adds	r7, #16
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}

08004112 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004112:	b480      	push	{r7}
 8004114:	b083      	sub	sp, #12
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800411a:	bf00      	nop
 800411c:	370c      	adds	r7, #12
 800411e:	46bd      	mov	sp, r7
 8004120:	bc80      	pop	{r7}
 8004122:	4770      	bx	lr

08004124 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f003 0307 	and.w	r3, r3, #7
 8004132:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004134:	4b0c      	ldr	r3, [pc, #48]	@ (8004168 <__NVIC_SetPriorityGrouping+0x44>)
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800413a:	68ba      	ldr	r2, [r7, #8]
 800413c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004140:	4013      	ands	r3, r2
 8004142:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800414c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004150:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004154:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004156:	4a04      	ldr	r2, [pc, #16]	@ (8004168 <__NVIC_SetPriorityGrouping+0x44>)
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	60d3      	str	r3, [r2, #12]
}
 800415c:	bf00      	nop
 800415e:	3714      	adds	r7, #20
 8004160:	46bd      	mov	sp, r7
 8004162:	bc80      	pop	{r7}
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	e000ed00 	.word	0xe000ed00

0800416c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800416c:	b480      	push	{r7}
 800416e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004170:	4b04      	ldr	r3, [pc, #16]	@ (8004184 <__NVIC_GetPriorityGrouping+0x18>)
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	0a1b      	lsrs	r3, r3, #8
 8004176:	f003 0307 	and.w	r3, r3, #7
}
 800417a:	4618      	mov	r0, r3
 800417c:	46bd      	mov	sp, r7
 800417e:	bc80      	pop	{r7}
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	e000ed00 	.word	0xe000ed00

08004188 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	4603      	mov	r3, r0
 8004190:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004196:	2b00      	cmp	r3, #0
 8004198:	db0b      	blt.n	80041b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800419a:	79fb      	ldrb	r3, [r7, #7]
 800419c:	f003 021f 	and.w	r2, r3, #31
 80041a0:	4906      	ldr	r1, [pc, #24]	@ (80041bc <__NVIC_EnableIRQ+0x34>)
 80041a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a6:	095b      	lsrs	r3, r3, #5
 80041a8:	2001      	movs	r0, #1
 80041aa:	fa00 f202 	lsl.w	r2, r0, r2
 80041ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80041b2:	bf00      	nop
 80041b4:	370c      	adds	r7, #12
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bc80      	pop	{r7}
 80041ba:	4770      	bx	lr
 80041bc:	e000e100 	.word	0xe000e100

080041c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	4603      	mov	r3, r0
 80041c8:	6039      	str	r1, [r7, #0]
 80041ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	db0a      	blt.n	80041ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	b2da      	uxtb	r2, r3
 80041d8:	490c      	ldr	r1, [pc, #48]	@ (800420c <__NVIC_SetPriority+0x4c>)
 80041da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041de:	0112      	lsls	r2, r2, #4
 80041e0:	b2d2      	uxtb	r2, r2
 80041e2:	440b      	add	r3, r1
 80041e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041e8:	e00a      	b.n	8004200 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	b2da      	uxtb	r2, r3
 80041ee:	4908      	ldr	r1, [pc, #32]	@ (8004210 <__NVIC_SetPriority+0x50>)
 80041f0:	79fb      	ldrb	r3, [r7, #7]
 80041f2:	f003 030f 	and.w	r3, r3, #15
 80041f6:	3b04      	subs	r3, #4
 80041f8:	0112      	lsls	r2, r2, #4
 80041fa:	b2d2      	uxtb	r2, r2
 80041fc:	440b      	add	r3, r1
 80041fe:	761a      	strb	r2, [r3, #24]
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	bc80      	pop	{r7}
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop
 800420c:	e000e100 	.word	0xe000e100
 8004210:	e000ed00 	.word	0xe000ed00

08004214 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004214:	b480      	push	{r7}
 8004216:	b089      	sub	sp, #36	@ 0x24
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f003 0307 	and.w	r3, r3, #7
 8004226:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	f1c3 0307 	rsb	r3, r3, #7
 800422e:	2b04      	cmp	r3, #4
 8004230:	bf28      	it	cs
 8004232:	2304      	movcs	r3, #4
 8004234:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004236:	69fb      	ldr	r3, [r7, #28]
 8004238:	3304      	adds	r3, #4
 800423a:	2b06      	cmp	r3, #6
 800423c:	d902      	bls.n	8004244 <NVIC_EncodePriority+0x30>
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	3b03      	subs	r3, #3
 8004242:	e000      	b.n	8004246 <NVIC_EncodePriority+0x32>
 8004244:	2300      	movs	r3, #0
 8004246:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004248:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800424c:	69bb      	ldr	r3, [r7, #24]
 800424e:	fa02 f303 	lsl.w	r3, r2, r3
 8004252:	43da      	mvns	r2, r3
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	401a      	ands	r2, r3
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800425c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	fa01 f303 	lsl.w	r3, r1, r3
 8004266:	43d9      	mvns	r1, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800426c:	4313      	orrs	r3, r2
         );
}
 800426e:	4618      	mov	r0, r3
 8004270:	3724      	adds	r7, #36	@ 0x24
 8004272:	46bd      	mov	sp, r7
 8004274:	bc80      	pop	{r7}
 8004276:	4770      	bx	lr

08004278 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	3b01      	subs	r3, #1
 8004284:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004288:	d301      	bcc.n	800428e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800428a:	2301      	movs	r3, #1
 800428c:	e00f      	b.n	80042ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800428e:	4a0a      	ldr	r2, [pc, #40]	@ (80042b8 <SysTick_Config+0x40>)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	3b01      	subs	r3, #1
 8004294:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004296:	210f      	movs	r1, #15
 8004298:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800429c:	f7ff ff90 	bl	80041c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042a0:	4b05      	ldr	r3, [pc, #20]	@ (80042b8 <SysTick_Config+0x40>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042a6:	4b04      	ldr	r3, [pc, #16]	@ (80042b8 <SysTick_Config+0x40>)
 80042a8:	2207      	movs	r2, #7
 80042aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042ac:	2300      	movs	r3, #0
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3708      	adds	r7, #8
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	e000e010 	.word	0xe000e010

080042bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f7ff ff2d 	bl	8004124 <__NVIC_SetPriorityGrouping>
}
 80042ca:	bf00      	nop
 80042cc:	3708      	adds	r7, #8
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b086      	sub	sp, #24
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	4603      	mov	r3, r0
 80042da:	60b9      	str	r1, [r7, #8]
 80042dc:	607a      	str	r2, [r7, #4]
 80042de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80042e0:	2300      	movs	r3, #0
 80042e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80042e4:	f7ff ff42 	bl	800416c <__NVIC_GetPriorityGrouping>
 80042e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	68b9      	ldr	r1, [r7, #8]
 80042ee:	6978      	ldr	r0, [r7, #20]
 80042f0:	f7ff ff90 	bl	8004214 <NVIC_EncodePriority>
 80042f4:	4602      	mov	r2, r0
 80042f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042fa:	4611      	mov	r1, r2
 80042fc:	4618      	mov	r0, r3
 80042fe:	f7ff ff5f 	bl	80041c0 <__NVIC_SetPriority>
}
 8004302:	bf00      	nop
 8004304:	3718      	adds	r7, #24
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}

0800430a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800430a:	b580      	push	{r7, lr}
 800430c:	b082      	sub	sp, #8
 800430e:	af00      	add	r7, sp, #0
 8004310:	4603      	mov	r3, r0
 8004312:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004318:	4618      	mov	r0, r3
 800431a:	f7ff ff35 	bl	8004188 <__NVIC_EnableIRQ>
}
 800431e:	bf00      	nop
 8004320:	3708      	adds	r7, #8
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}

08004326 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004326:	b580      	push	{r7, lr}
 8004328:	b082      	sub	sp, #8
 800432a:	af00      	add	r7, sp, #0
 800432c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f7ff ffa2 	bl	8004278 <SysTick_Config>
 8004334:	4603      	mov	r3, r0
}
 8004336:	4618      	mov	r0, r3
 8004338:	3708      	adds	r7, #8
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
	...

08004340 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004348:	2300      	movs	r3, #0
 800434a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e043      	b.n	80043de <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	461a      	mov	r2, r3
 800435c:	4b22      	ldr	r3, [pc, #136]	@ (80043e8 <HAL_DMA_Init+0xa8>)
 800435e:	4413      	add	r3, r2
 8004360:	4a22      	ldr	r2, [pc, #136]	@ (80043ec <HAL_DMA_Init+0xac>)
 8004362:	fba2 2303 	umull	r2, r3, r2, r3
 8004366:	091b      	lsrs	r3, r3, #4
 8004368:	009a      	lsls	r2, r3, #2
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4a1f      	ldr	r2, [pc, #124]	@ (80043f0 <HAL_DMA_Init+0xb0>)
 8004372:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2202      	movs	r2, #2
 8004378:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800438a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800438e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004398:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	69db      	ldr	r3, [r3, #28]
 80043b6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80043b8:	68fa      	ldr	r2, [r7, #12]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3714      	adds	r7, #20
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bc80      	pop	{r7}
 80043e6:	4770      	bx	lr
 80043e8:	bffdfff8 	.word	0xbffdfff8
 80043ec:	cccccccd 	.word	0xcccccccd
 80043f0:	40020000 	.word	0x40020000

080043f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b086      	sub	sp, #24
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
 8004400:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004402:	2300      	movs	r3, #0
 8004404:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f893 3020 	ldrb.w	r3, [r3, #32]
 800440c:	2b01      	cmp	r3, #1
 800440e:	d101      	bne.n	8004414 <HAL_DMA_Start_IT+0x20>
 8004410:	2302      	movs	r3, #2
 8004412:	e04b      	b.n	80044ac <HAL_DMA_Start_IT+0xb8>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004422:	b2db      	uxtb	r3, r3
 8004424:	2b01      	cmp	r3, #1
 8004426:	d13a      	bne.n	800449e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2202      	movs	r2, #2
 800442c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 0201 	bic.w	r2, r2, #1
 8004444:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	68b9      	ldr	r1, [r7, #8]
 800444c:	68f8      	ldr	r0, [r7, #12]
 800444e:	f000 f9f8 	bl	8004842 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004456:	2b00      	cmp	r3, #0
 8004458:	d008      	beq.n	800446c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f042 020e 	orr.w	r2, r2, #14
 8004468:	601a      	str	r2, [r3, #0]
 800446a:	e00f      	b.n	800448c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f022 0204 	bic.w	r2, r2, #4
 800447a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f042 020a 	orr.w	r2, r2, #10
 800448a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f042 0201 	orr.w	r2, r2, #1
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	e005      	b.n	80044aa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80044a6:	2302      	movs	r3, #2
 80044a8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80044aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3718      	adds	r7, #24
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044bc:	2300      	movs	r3, #0
 80044be:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d008      	beq.n	80044de <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2204      	movs	r2, #4
 80044d0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e020      	b.n	8004520 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f022 020e 	bic.w	r2, r2, #14
 80044ec:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f022 0201 	bic.w	r2, r2, #1
 80044fc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004506:	2101      	movs	r1, #1
 8004508:	fa01 f202 	lsl.w	r2, r1, r2
 800450c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2201      	movs	r2, #1
 8004512:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800451e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004520:	4618      	mov	r0, r3
 8004522:	3714      	adds	r7, #20
 8004524:	46bd      	mov	sp, r7
 8004526:	bc80      	pop	{r7}
 8004528:	4770      	bx	lr
	...

0800452c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004534:	2300      	movs	r3, #0
 8004536:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800453e:	b2db      	uxtb	r3, r3
 8004540:	2b02      	cmp	r3, #2
 8004542:	d005      	beq.n	8004550 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2204      	movs	r2, #4
 8004548:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	73fb      	strb	r3, [r7, #15]
 800454e:	e051      	b.n	80045f4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 020e 	bic.w	r2, r2, #14
 800455e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f022 0201 	bic.w	r2, r2, #1
 800456e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a22      	ldr	r2, [pc, #136]	@ (8004600 <HAL_DMA_Abort_IT+0xd4>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d029      	beq.n	80045ce <HAL_DMA_Abort_IT+0xa2>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a21      	ldr	r2, [pc, #132]	@ (8004604 <HAL_DMA_Abort_IT+0xd8>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d022      	beq.n	80045ca <HAL_DMA_Abort_IT+0x9e>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a1f      	ldr	r2, [pc, #124]	@ (8004608 <HAL_DMA_Abort_IT+0xdc>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d01a      	beq.n	80045c4 <HAL_DMA_Abort_IT+0x98>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a1e      	ldr	r2, [pc, #120]	@ (800460c <HAL_DMA_Abort_IT+0xe0>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d012      	beq.n	80045be <HAL_DMA_Abort_IT+0x92>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a1c      	ldr	r2, [pc, #112]	@ (8004610 <HAL_DMA_Abort_IT+0xe4>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d00a      	beq.n	80045b8 <HAL_DMA_Abort_IT+0x8c>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a1b      	ldr	r2, [pc, #108]	@ (8004614 <HAL_DMA_Abort_IT+0xe8>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d102      	bne.n	80045b2 <HAL_DMA_Abort_IT+0x86>
 80045ac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80045b0:	e00e      	b.n	80045d0 <HAL_DMA_Abort_IT+0xa4>
 80045b2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80045b6:	e00b      	b.n	80045d0 <HAL_DMA_Abort_IT+0xa4>
 80045b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80045bc:	e008      	b.n	80045d0 <HAL_DMA_Abort_IT+0xa4>
 80045be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045c2:	e005      	b.n	80045d0 <HAL_DMA_Abort_IT+0xa4>
 80045c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80045c8:	e002      	b.n	80045d0 <HAL_DMA_Abort_IT+0xa4>
 80045ca:	2310      	movs	r3, #16
 80045cc:	e000      	b.n	80045d0 <HAL_DMA_Abort_IT+0xa4>
 80045ce:	2301      	movs	r3, #1
 80045d0:	4a11      	ldr	r2, [pc, #68]	@ (8004618 <HAL_DMA_Abort_IT+0xec>)
 80045d2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d003      	beq.n	80045f4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	4798      	blx	r3
    } 
  }
  return status;
 80045f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3710      	adds	r7, #16
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	40020008 	.word	0x40020008
 8004604:	4002001c 	.word	0x4002001c
 8004608:	40020030 	.word	0x40020030
 800460c:	40020044 	.word	0x40020044
 8004610:	40020058 	.word	0x40020058
 8004614:	4002006c 	.word	0x4002006c
 8004618:	40020000 	.word	0x40020000

0800461c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004638:	2204      	movs	r2, #4
 800463a:	409a      	lsls	r2, r3
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	4013      	ands	r3, r2
 8004640:	2b00      	cmp	r3, #0
 8004642:	d04f      	beq.n	80046e4 <HAL_DMA_IRQHandler+0xc8>
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	f003 0304 	and.w	r3, r3, #4
 800464a:	2b00      	cmp	r3, #0
 800464c:	d04a      	beq.n	80046e4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0320 	and.w	r3, r3, #32
 8004658:	2b00      	cmp	r3, #0
 800465a:	d107      	bne.n	800466c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f022 0204 	bic.w	r2, r2, #4
 800466a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a66      	ldr	r2, [pc, #408]	@ (800480c <HAL_DMA_IRQHandler+0x1f0>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d029      	beq.n	80046ca <HAL_DMA_IRQHandler+0xae>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a65      	ldr	r2, [pc, #404]	@ (8004810 <HAL_DMA_IRQHandler+0x1f4>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d022      	beq.n	80046c6 <HAL_DMA_IRQHandler+0xaa>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a63      	ldr	r2, [pc, #396]	@ (8004814 <HAL_DMA_IRQHandler+0x1f8>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d01a      	beq.n	80046c0 <HAL_DMA_IRQHandler+0xa4>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a62      	ldr	r2, [pc, #392]	@ (8004818 <HAL_DMA_IRQHandler+0x1fc>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d012      	beq.n	80046ba <HAL_DMA_IRQHandler+0x9e>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a60      	ldr	r2, [pc, #384]	@ (800481c <HAL_DMA_IRQHandler+0x200>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d00a      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x98>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a5f      	ldr	r2, [pc, #380]	@ (8004820 <HAL_DMA_IRQHandler+0x204>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d102      	bne.n	80046ae <HAL_DMA_IRQHandler+0x92>
 80046a8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80046ac:	e00e      	b.n	80046cc <HAL_DMA_IRQHandler+0xb0>
 80046ae:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80046b2:	e00b      	b.n	80046cc <HAL_DMA_IRQHandler+0xb0>
 80046b4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80046b8:	e008      	b.n	80046cc <HAL_DMA_IRQHandler+0xb0>
 80046ba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80046be:	e005      	b.n	80046cc <HAL_DMA_IRQHandler+0xb0>
 80046c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046c4:	e002      	b.n	80046cc <HAL_DMA_IRQHandler+0xb0>
 80046c6:	2340      	movs	r3, #64	@ 0x40
 80046c8:	e000      	b.n	80046cc <HAL_DMA_IRQHandler+0xb0>
 80046ca:	2304      	movs	r3, #4
 80046cc:	4a55      	ldr	r2, [pc, #340]	@ (8004824 <HAL_DMA_IRQHandler+0x208>)
 80046ce:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	f000 8094 	beq.w	8004802 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80046e2:	e08e      	b.n	8004802 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e8:	2202      	movs	r2, #2
 80046ea:	409a      	lsls	r2, r3
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	4013      	ands	r3, r2
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d056      	beq.n	80047a2 <HAL_DMA_IRQHandler+0x186>
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d051      	beq.n	80047a2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0320 	and.w	r3, r3, #32
 8004708:	2b00      	cmp	r3, #0
 800470a:	d10b      	bne.n	8004724 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f022 020a 	bic.w	r2, r2, #10
 800471a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a38      	ldr	r2, [pc, #224]	@ (800480c <HAL_DMA_IRQHandler+0x1f0>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d029      	beq.n	8004782 <HAL_DMA_IRQHandler+0x166>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a37      	ldr	r2, [pc, #220]	@ (8004810 <HAL_DMA_IRQHandler+0x1f4>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d022      	beq.n	800477e <HAL_DMA_IRQHandler+0x162>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a35      	ldr	r2, [pc, #212]	@ (8004814 <HAL_DMA_IRQHandler+0x1f8>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d01a      	beq.n	8004778 <HAL_DMA_IRQHandler+0x15c>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a34      	ldr	r2, [pc, #208]	@ (8004818 <HAL_DMA_IRQHandler+0x1fc>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d012      	beq.n	8004772 <HAL_DMA_IRQHandler+0x156>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a32      	ldr	r2, [pc, #200]	@ (800481c <HAL_DMA_IRQHandler+0x200>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d00a      	beq.n	800476c <HAL_DMA_IRQHandler+0x150>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a31      	ldr	r2, [pc, #196]	@ (8004820 <HAL_DMA_IRQHandler+0x204>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d102      	bne.n	8004766 <HAL_DMA_IRQHandler+0x14a>
 8004760:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004764:	e00e      	b.n	8004784 <HAL_DMA_IRQHandler+0x168>
 8004766:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800476a:	e00b      	b.n	8004784 <HAL_DMA_IRQHandler+0x168>
 800476c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004770:	e008      	b.n	8004784 <HAL_DMA_IRQHandler+0x168>
 8004772:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004776:	e005      	b.n	8004784 <HAL_DMA_IRQHandler+0x168>
 8004778:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800477c:	e002      	b.n	8004784 <HAL_DMA_IRQHandler+0x168>
 800477e:	2320      	movs	r3, #32
 8004780:	e000      	b.n	8004784 <HAL_DMA_IRQHandler+0x168>
 8004782:	2302      	movs	r3, #2
 8004784:	4a27      	ldr	r2, [pc, #156]	@ (8004824 <HAL_DMA_IRQHandler+0x208>)
 8004786:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004794:	2b00      	cmp	r3, #0
 8004796:	d034      	beq.n	8004802 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80047a0:	e02f      	b.n	8004802 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a6:	2208      	movs	r2, #8
 80047a8:	409a      	lsls	r2, r3
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	4013      	ands	r3, r2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d028      	beq.n	8004804 <HAL_DMA_IRQHandler+0x1e8>
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	f003 0308 	and.w	r3, r3, #8
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d023      	beq.n	8004804 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 020e 	bic.w	r2, r2, #14
 80047ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047d4:	2101      	movs	r1, #1
 80047d6:	fa01 f202 	lsl.w	r2, r1, r2
 80047da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2201      	movs	r2, #1
 80047e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d004      	beq.n	8004804 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	4798      	blx	r3
    }
  }
  return;
 8004802:	bf00      	nop
 8004804:	bf00      	nop
}
 8004806:	3710      	adds	r7, #16
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}
 800480c:	40020008 	.word	0x40020008
 8004810:	4002001c 	.word	0x4002001c
 8004814:	40020030 	.word	0x40020030
 8004818:	40020044 	.word	0x40020044
 800481c:	40020058 	.word	0x40020058
 8004820:	4002006c 	.word	0x4002006c
 8004824:	40020000 	.word	0x40020000

08004828 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004836:	b2db      	uxtb	r3, r3
}
 8004838:	4618      	mov	r0, r3
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	bc80      	pop	{r7}
 8004840:	4770      	bx	lr

08004842 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004842:	b480      	push	{r7}
 8004844:	b085      	sub	sp, #20
 8004846:	af00      	add	r7, sp, #0
 8004848:	60f8      	str	r0, [r7, #12]
 800484a:	60b9      	str	r1, [r7, #8]
 800484c:	607a      	str	r2, [r7, #4]
 800484e:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004858:	2101      	movs	r1, #1
 800485a:	fa01 f202 	lsl.w	r2, r1, r2
 800485e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	683a      	ldr	r2, [r7, #0]
 8004866:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	2b10      	cmp	r3, #16
 800486e:	d108      	bne.n	8004882 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	687a      	ldr	r2, [r7, #4]
 8004876:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68ba      	ldr	r2, [r7, #8]
 800487e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004880:	e007      	b.n	8004892 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	68ba      	ldr	r2, [r7, #8]
 8004888:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	60da      	str	r2, [r3, #12]
}
 8004892:	bf00      	nop
 8004894:	3714      	adds	r7, #20
 8004896:	46bd      	mov	sp, r7
 8004898:	bc80      	pop	{r7}
 800489a:	4770      	bx	lr

0800489c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800489c:	b480      	push	{r7}
 800489e:	b08b      	sub	sp, #44	@ 0x2c
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80048a6:	2300      	movs	r3, #0
 80048a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80048aa:	2300      	movs	r3, #0
 80048ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048ae:	e169      	b.n	8004b84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80048b0:	2201      	movs	r2, #1
 80048b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b4:	fa02 f303 	lsl.w	r3, r2, r3
 80048b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	69fa      	ldr	r2, [r7, #28]
 80048c0:	4013      	ands	r3, r2
 80048c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80048c4:	69ba      	ldr	r2, [r7, #24]
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	f040 8158 	bne.w	8004b7e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	4a9a      	ldr	r2, [pc, #616]	@ (8004b3c <HAL_GPIO_Init+0x2a0>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d05e      	beq.n	8004996 <HAL_GPIO_Init+0xfa>
 80048d8:	4a98      	ldr	r2, [pc, #608]	@ (8004b3c <HAL_GPIO_Init+0x2a0>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d875      	bhi.n	80049ca <HAL_GPIO_Init+0x12e>
 80048de:	4a98      	ldr	r2, [pc, #608]	@ (8004b40 <HAL_GPIO_Init+0x2a4>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d058      	beq.n	8004996 <HAL_GPIO_Init+0xfa>
 80048e4:	4a96      	ldr	r2, [pc, #600]	@ (8004b40 <HAL_GPIO_Init+0x2a4>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d86f      	bhi.n	80049ca <HAL_GPIO_Init+0x12e>
 80048ea:	4a96      	ldr	r2, [pc, #600]	@ (8004b44 <HAL_GPIO_Init+0x2a8>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d052      	beq.n	8004996 <HAL_GPIO_Init+0xfa>
 80048f0:	4a94      	ldr	r2, [pc, #592]	@ (8004b44 <HAL_GPIO_Init+0x2a8>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d869      	bhi.n	80049ca <HAL_GPIO_Init+0x12e>
 80048f6:	4a94      	ldr	r2, [pc, #592]	@ (8004b48 <HAL_GPIO_Init+0x2ac>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d04c      	beq.n	8004996 <HAL_GPIO_Init+0xfa>
 80048fc:	4a92      	ldr	r2, [pc, #584]	@ (8004b48 <HAL_GPIO_Init+0x2ac>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d863      	bhi.n	80049ca <HAL_GPIO_Init+0x12e>
 8004902:	4a92      	ldr	r2, [pc, #584]	@ (8004b4c <HAL_GPIO_Init+0x2b0>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d046      	beq.n	8004996 <HAL_GPIO_Init+0xfa>
 8004908:	4a90      	ldr	r2, [pc, #576]	@ (8004b4c <HAL_GPIO_Init+0x2b0>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d85d      	bhi.n	80049ca <HAL_GPIO_Init+0x12e>
 800490e:	2b12      	cmp	r3, #18
 8004910:	d82a      	bhi.n	8004968 <HAL_GPIO_Init+0xcc>
 8004912:	2b12      	cmp	r3, #18
 8004914:	d859      	bhi.n	80049ca <HAL_GPIO_Init+0x12e>
 8004916:	a201      	add	r2, pc, #4	@ (adr r2, 800491c <HAL_GPIO_Init+0x80>)
 8004918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800491c:	08004997 	.word	0x08004997
 8004920:	08004971 	.word	0x08004971
 8004924:	08004983 	.word	0x08004983
 8004928:	080049c5 	.word	0x080049c5
 800492c:	080049cb 	.word	0x080049cb
 8004930:	080049cb 	.word	0x080049cb
 8004934:	080049cb 	.word	0x080049cb
 8004938:	080049cb 	.word	0x080049cb
 800493c:	080049cb 	.word	0x080049cb
 8004940:	080049cb 	.word	0x080049cb
 8004944:	080049cb 	.word	0x080049cb
 8004948:	080049cb 	.word	0x080049cb
 800494c:	080049cb 	.word	0x080049cb
 8004950:	080049cb 	.word	0x080049cb
 8004954:	080049cb 	.word	0x080049cb
 8004958:	080049cb 	.word	0x080049cb
 800495c:	080049cb 	.word	0x080049cb
 8004960:	08004979 	.word	0x08004979
 8004964:	0800498d 	.word	0x0800498d
 8004968:	4a79      	ldr	r2, [pc, #484]	@ (8004b50 <HAL_GPIO_Init+0x2b4>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d013      	beq.n	8004996 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800496e:	e02c      	b.n	80049ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	623b      	str	r3, [r7, #32]
          break;
 8004976:	e029      	b.n	80049cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	3304      	adds	r3, #4
 800497e:	623b      	str	r3, [r7, #32]
          break;
 8004980:	e024      	b.n	80049cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	3308      	adds	r3, #8
 8004988:	623b      	str	r3, [r7, #32]
          break;
 800498a:	e01f      	b.n	80049cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	330c      	adds	r3, #12
 8004992:	623b      	str	r3, [r7, #32]
          break;
 8004994:	e01a      	b.n	80049cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d102      	bne.n	80049a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800499e:	2304      	movs	r3, #4
 80049a0:	623b      	str	r3, [r7, #32]
          break;
 80049a2:	e013      	b.n	80049cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d105      	bne.n	80049b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80049ac:	2308      	movs	r3, #8
 80049ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	69fa      	ldr	r2, [r7, #28]
 80049b4:	611a      	str	r2, [r3, #16]
          break;
 80049b6:	e009      	b.n	80049cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80049b8:	2308      	movs	r3, #8
 80049ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	69fa      	ldr	r2, [r7, #28]
 80049c0:	615a      	str	r2, [r3, #20]
          break;
 80049c2:	e003      	b.n	80049cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80049c4:	2300      	movs	r3, #0
 80049c6:	623b      	str	r3, [r7, #32]
          break;
 80049c8:	e000      	b.n	80049cc <HAL_GPIO_Init+0x130>
          break;
 80049ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80049cc:	69bb      	ldr	r3, [r7, #24]
 80049ce:	2bff      	cmp	r3, #255	@ 0xff
 80049d0:	d801      	bhi.n	80049d6 <HAL_GPIO_Init+0x13a>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	e001      	b.n	80049da <HAL_GPIO_Init+0x13e>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	3304      	adds	r3, #4
 80049da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	2bff      	cmp	r3, #255	@ 0xff
 80049e0:	d802      	bhi.n	80049e8 <HAL_GPIO_Init+0x14c>
 80049e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	e002      	b.n	80049ee <HAL_GPIO_Init+0x152>
 80049e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ea:	3b08      	subs	r3, #8
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	210f      	movs	r1, #15
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	fa01 f303 	lsl.w	r3, r1, r3
 80049fc:	43db      	mvns	r3, r3
 80049fe:	401a      	ands	r2, r3
 8004a00:	6a39      	ldr	r1, [r7, #32]
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	fa01 f303 	lsl.w	r3, r1, r3
 8004a08:	431a      	orrs	r2, r3
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	f000 80b1 	beq.w	8004b7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004a1c:	4b4d      	ldr	r3, [pc, #308]	@ (8004b54 <HAL_GPIO_Init+0x2b8>)
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	4a4c      	ldr	r2, [pc, #304]	@ (8004b54 <HAL_GPIO_Init+0x2b8>)
 8004a22:	f043 0301 	orr.w	r3, r3, #1
 8004a26:	6193      	str	r3, [r2, #24]
 8004a28:	4b4a      	ldr	r3, [pc, #296]	@ (8004b54 <HAL_GPIO_Init+0x2b8>)
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	f003 0301 	and.w	r3, r3, #1
 8004a30:	60bb      	str	r3, [r7, #8]
 8004a32:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004a34:	4a48      	ldr	r2, [pc, #288]	@ (8004b58 <HAL_GPIO_Init+0x2bc>)
 8004a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a38:	089b      	lsrs	r3, r3, #2
 8004a3a:	3302      	adds	r3, #2
 8004a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a40:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a44:	f003 0303 	and.w	r3, r3, #3
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	220f      	movs	r2, #15
 8004a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a50:	43db      	mvns	r3, r3
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	4013      	ands	r3, r2
 8004a56:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a40      	ldr	r2, [pc, #256]	@ (8004b5c <HAL_GPIO_Init+0x2c0>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d013      	beq.n	8004a88 <HAL_GPIO_Init+0x1ec>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a3f      	ldr	r2, [pc, #252]	@ (8004b60 <HAL_GPIO_Init+0x2c4>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d00d      	beq.n	8004a84 <HAL_GPIO_Init+0x1e8>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4a3e      	ldr	r2, [pc, #248]	@ (8004b64 <HAL_GPIO_Init+0x2c8>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d007      	beq.n	8004a80 <HAL_GPIO_Init+0x1e4>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a3d      	ldr	r2, [pc, #244]	@ (8004b68 <HAL_GPIO_Init+0x2cc>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d101      	bne.n	8004a7c <HAL_GPIO_Init+0x1e0>
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e006      	b.n	8004a8a <HAL_GPIO_Init+0x1ee>
 8004a7c:	2304      	movs	r3, #4
 8004a7e:	e004      	b.n	8004a8a <HAL_GPIO_Init+0x1ee>
 8004a80:	2302      	movs	r3, #2
 8004a82:	e002      	b.n	8004a8a <HAL_GPIO_Init+0x1ee>
 8004a84:	2301      	movs	r3, #1
 8004a86:	e000      	b.n	8004a8a <HAL_GPIO_Init+0x1ee>
 8004a88:	2300      	movs	r3, #0
 8004a8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a8c:	f002 0203 	and.w	r2, r2, #3
 8004a90:	0092      	lsls	r2, r2, #2
 8004a92:	4093      	lsls	r3, r2
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004a9a:	492f      	ldr	r1, [pc, #188]	@ (8004b58 <HAL_GPIO_Init+0x2bc>)
 8004a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a9e:	089b      	lsrs	r3, r3, #2
 8004aa0:	3302      	adds	r3, #2
 8004aa2:	68fa      	ldr	r2, [r7, #12]
 8004aa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d006      	beq.n	8004ac2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004ab4:	4b2d      	ldr	r3, [pc, #180]	@ (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004ab6:	689a      	ldr	r2, [r3, #8]
 8004ab8:	492c      	ldr	r1, [pc, #176]	@ (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004aba:	69bb      	ldr	r3, [r7, #24]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	608b      	str	r3, [r1, #8]
 8004ac0:	e006      	b.n	8004ad0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004ac2:	4b2a      	ldr	r3, [pc, #168]	@ (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004ac4:	689a      	ldr	r2, [r3, #8]
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	43db      	mvns	r3, r3
 8004aca:	4928      	ldr	r1, [pc, #160]	@ (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004acc:	4013      	ands	r3, r2
 8004ace:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d006      	beq.n	8004aea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004adc:	4b23      	ldr	r3, [pc, #140]	@ (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004ade:	68da      	ldr	r2, [r3, #12]
 8004ae0:	4922      	ldr	r1, [pc, #136]	@ (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004ae2:	69bb      	ldr	r3, [r7, #24]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	60cb      	str	r3, [r1, #12]
 8004ae8:	e006      	b.n	8004af8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004aea:	4b20      	ldr	r3, [pc, #128]	@ (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004aec:	68da      	ldr	r2, [r3, #12]
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	43db      	mvns	r3, r3
 8004af2:	491e      	ldr	r1, [pc, #120]	@ (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004af4:	4013      	ands	r3, r2
 8004af6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d006      	beq.n	8004b12 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004b04:	4b19      	ldr	r3, [pc, #100]	@ (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004b06:	685a      	ldr	r2, [r3, #4]
 8004b08:	4918      	ldr	r1, [pc, #96]	@ (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004b0a:	69bb      	ldr	r3, [r7, #24]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	604b      	str	r3, [r1, #4]
 8004b10:	e006      	b.n	8004b20 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004b12:	4b16      	ldr	r3, [pc, #88]	@ (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004b14:	685a      	ldr	r2, [r3, #4]
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	43db      	mvns	r3, r3
 8004b1a:	4914      	ldr	r1, [pc, #80]	@ (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d021      	beq.n	8004b70 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004b2c:	4b0f      	ldr	r3, [pc, #60]	@ (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	490e      	ldr	r1, [pc, #56]	@ (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	600b      	str	r3, [r1, #0]
 8004b38:	e021      	b.n	8004b7e <HAL_GPIO_Init+0x2e2>
 8004b3a:	bf00      	nop
 8004b3c:	10320000 	.word	0x10320000
 8004b40:	10310000 	.word	0x10310000
 8004b44:	10220000 	.word	0x10220000
 8004b48:	10210000 	.word	0x10210000
 8004b4c:	10120000 	.word	0x10120000
 8004b50:	10110000 	.word	0x10110000
 8004b54:	40021000 	.word	0x40021000
 8004b58:	40010000 	.word	0x40010000
 8004b5c:	40010800 	.word	0x40010800
 8004b60:	40010c00 	.word	0x40010c00
 8004b64:	40011000 	.word	0x40011000
 8004b68:	40011400 	.word	0x40011400
 8004b6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004b70:	4b0b      	ldr	r3, [pc, #44]	@ (8004ba0 <HAL_GPIO_Init+0x304>)
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	43db      	mvns	r3, r3
 8004b78:	4909      	ldr	r1, [pc, #36]	@ (8004ba0 <HAL_GPIO_Init+0x304>)
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b80:	3301      	adds	r3, #1
 8004b82:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	f47f ae8e 	bne.w	80048b0 <HAL_GPIO_Init+0x14>
  }
}
 8004b94:	bf00      	nop
 8004b96:	bf00      	nop
 8004b98:	372c      	adds	r7, #44	@ 0x2c
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bc80      	pop	{r7}
 8004b9e:	4770      	bx	lr
 8004ba0:	40010400 	.word	0x40010400

08004ba4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	460b      	mov	r3, r1
 8004bae:	807b      	strh	r3, [r7, #2]
 8004bb0:	4613      	mov	r3, r2
 8004bb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004bb4:	787b      	ldrb	r3, [r7, #1]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d003      	beq.n	8004bc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004bba:	887a      	ldrh	r2, [r7, #2]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004bc0:	e003      	b.n	8004bca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004bc2:	887b      	ldrh	r3, [r7, #2]
 8004bc4:	041a      	lsls	r2, r3, #16
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	611a      	str	r2, [r3, #16]
}
 8004bca:	bf00      	nop
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bc80      	pop	{r7}
 8004bd2:	4770      	bx	lr

08004bd4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	460b      	mov	r3, r1
 8004bde:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004be6:	887a      	ldrh	r2, [r7, #2]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	4013      	ands	r3, r2
 8004bec:	041a      	lsls	r2, r3, #16
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	43d9      	mvns	r1, r3
 8004bf2:	887b      	ldrh	r3, [r7, #2]
 8004bf4:	400b      	ands	r3, r1
 8004bf6:	431a      	orrs	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	611a      	str	r2, [r3, #16]
}
 8004bfc:	bf00      	nop
 8004bfe:	3714      	adds	r7, #20
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bc80      	pop	{r7}
 8004c04:	4770      	bx	lr
	...

08004c08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d101      	bne.n	8004c1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e12b      	b.n	8004e72 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d106      	bne.n	8004c34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f7fc fda0 	bl	8001774 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2224      	movs	r2, #36	@ 0x24
 8004c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f022 0201 	bic.w	r2, r2, #1
 8004c4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c6c:	f003 fa7a 	bl	8008164 <HAL_RCC_GetPCLK1Freq>
 8004c70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	4a81      	ldr	r2, [pc, #516]	@ (8004e7c <HAL_I2C_Init+0x274>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d807      	bhi.n	8004c8c <HAL_I2C_Init+0x84>
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	4a80      	ldr	r2, [pc, #512]	@ (8004e80 <HAL_I2C_Init+0x278>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	bf94      	ite	ls
 8004c84:	2301      	movls	r3, #1
 8004c86:	2300      	movhi	r3, #0
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	e006      	b.n	8004c9a <HAL_I2C_Init+0x92>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	4a7d      	ldr	r2, [pc, #500]	@ (8004e84 <HAL_I2C_Init+0x27c>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	bf94      	ite	ls
 8004c94:	2301      	movls	r3, #1
 8004c96:	2300      	movhi	r3, #0
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d001      	beq.n	8004ca2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e0e7      	b.n	8004e72 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	4a78      	ldr	r2, [pc, #480]	@ (8004e88 <HAL_I2C_Init+0x280>)
 8004ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8004caa:	0c9b      	lsrs	r3, r3, #18
 8004cac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68ba      	ldr	r2, [r7, #8]
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	6a1b      	ldr	r3, [r3, #32]
 8004cc8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	4a6a      	ldr	r2, [pc, #424]	@ (8004e7c <HAL_I2C_Init+0x274>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d802      	bhi.n	8004cdc <HAL_I2C_Init+0xd4>
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	3301      	adds	r3, #1
 8004cda:	e009      	b.n	8004cf0 <HAL_I2C_Init+0xe8>
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004ce2:	fb02 f303 	mul.w	r3, r2, r3
 8004ce6:	4a69      	ldr	r2, [pc, #420]	@ (8004e8c <HAL_I2C_Init+0x284>)
 8004ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cec:	099b      	lsrs	r3, r3, #6
 8004cee:	3301      	adds	r3, #1
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	6812      	ldr	r2, [r2, #0]
 8004cf4:	430b      	orrs	r3, r1
 8004cf6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004d02:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	495c      	ldr	r1, [pc, #368]	@ (8004e7c <HAL_I2C_Init+0x274>)
 8004d0c:	428b      	cmp	r3, r1
 8004d0e:	d819      	bhi.n	8004d44 <HAL_I2C_Init+0x13c>
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	1e59      	subs	r1, r3, #1
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	005b      	lsls	r3, r3, #1
 8004d1a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d1e:	1c59      	adds	r1, r3, #1
 8004d20:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004d24:	400b      	ands	r3, r1
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d00a      	beq.n	8004d40 <HAL_I2C_Init+0x138>
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	1e59      	subs	r1, r3, #1
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	005b      	lsls	r3, r3, #1
 8004d34:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d38:	3301      	adds	r3, #1
 8004d3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d3e:	e051      	b.n	8004de4 <HAL_I2C_Init+0x1dc>
 8004d40:	2304      	movs	r3, #4
 8004d42:	e04f      	b.n	8004de4 <HAL_I2C_Init+0x1dc>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d111      	bne.n	8004d70 <HAL_I2C_Init+0x168>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	1e58      	subs	r0, r3, #1
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6859      	ldr	r1, [r3, #4]
 8004d54:	460b      	mov	r3, r1
 8004d56:	005b      	lsls	r3, r3, #1
 8004d58:	440b      	add	r3, r1
 8004d5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d5e:	3301      	adds	r3, #1
 8004d60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	bf0c      	ite	eq
 8004d68:	2301      	moveq	r3, #1
 8004d6a:	2300      	movne	r3, #0
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	e012      	b.n	8004d96 <HAL_I2C_Init+0x18e>
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	1e58      	subs	r0, r3, #1
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6859      	ldr	r1, [r3, #4]
 8004d78:	460b      	mov	r3, r1
 8004d7a:	009b      	lsls	r3, r3, #2
 8004d7c:	440b      	add	r3, r1
 8004d7e:	0099      	lsls	r1, r3, #2
 8004d80:	440b      	add	r3, r1
 8004d82:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d86:	3301      	adds	r3, #1
 8004d88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	bf0c      	ite	eq
 8004d90:	2301      	moveq	r3, #1
 8004d92:	2300      	movne	r3, #0
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d001      	beq.n	8004d9e <HAL_I2C_Init+0x196>
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e022      	b.n	8004de4 <HAL_I2C_Init+0x1dc>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10e      	bne.n	8004dc4 <HAL_I2C_Init+0x1bc>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	1e58      	subs	r0, r3, #1
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6859      	ldr	r1, [r3, #4]
 8004dae:	460b      	mov	r3, r1
 8004db0:	005b      	lsls	r3, r3, #1
 8004db2:	440b      	add	r3, r1
 8004db4:	fbb0 f3f3 	udiv	r3, r0, r3
 8004db8:	3301      	adds	r3, #1
 8004dba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004dc2:	e00f      	b.n	8004de4 <HAL_I2C_Init+0x1dc>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	1e58      	subs	r0, r3, #1
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6859      	ldr	r1, [r3, #4]
 8004dcc:	460b      	mov	r3, r1
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	440b      	add	r3, r1
 8004dd2:	0099      	lsls	r1, r3, #2
 8004dd4:	440b      	add	r3, r1
 8004dd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dda:	3301      	adds	r3, #1
 8004ddc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004de0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004de4:	6879      	ldr	r1, [r7, #4]
 8004de6:	6809      	ldr	r1, [r1, #0]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	69da      	ldr	r2, [r3, #28]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	430a      	orrs	r2, r1
 8004e06:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004e12:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	6911      	ldr	r1, [r2, #16]
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	68d2      	ldr	r2, [r2, #12]
 8004e1e:	4311      	orrs	r1, r2
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	6812      	ldr	r2, [r2, #0]
 8004e24:	430b      	orrs	r3, r1
 8004e26:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	695a      	ldr	r2, [r3, #20]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	431a      	orrs	r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	430a      	orrs	r2, r1
 8004e42:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f042 0201 	orr.w	r2, r2, #1
 8004e52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3710      	adds	r7, #16
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	000186a0 	.word	0x000186a0
 8004e80:	001e847f 	.word	0x001e847f
 8004e84:	003d08ff 	.word	0x003d08ff
 8004e88:	431bde83 	.word	0x431bde83
 8004e8c:	10624dd3 	.word	0x10624dd3

08004e90 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ea2:	2b80      	cmp	r3, #128	@ 0x80
 8004ea4:	d103      	bne.n	8004eae <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	611a      	str	r2, [r3, #16]
  }
}
 8004eae:	bf00      	nop
 8004eb0:	370c      	adds	r7, #12
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bc80      	pop	{r7}
 8004eb6:	4770      	bx	lr

08004eb8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b088      	sub	sp, #32
 8004ebc:	af02      	add	r7, sp, #8
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	4608      	mov	r0, r1
 8004ec2:	4611      	mov	r1, r2
 8004ec4:	461a      	mov	r2, r3
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	817b      	strh	r3, [r7, #10]
 8004eca:	460b      	mov	r3, r1
 8004ecc:	813b      	strh	r3, [r7, #8]
 8004ece:	4613      	mov	r3, r2
 8004ed0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ed2:	f7fe fcfb 	bl	80038cc <HAL_GetTick>
 8004ed6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	2b20      	cmp	r3, #32
 8004ee2:	f040 80d9 	bne.w	8005098 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	9300      	str	r3, [sp, #0]
 8004eea:	2319      	movs	r3, #25
 8004eec:	2201      	movs	r2, #1
 8004eee:	496d      	ldr	r1, [pc, #436]	@ (80050a4 <HAL_I2C_Mem_Write+0x1ec>)
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f002 faeb 	bl	80074cc <I2C_WaitOnFlagUntilTimeout>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d001      	beq.n	8004f00 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004efc:	2302      	movs	r3, #2
 8004efe:	e0cc      	b.n	800509a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d101      	bne.n	8004f0e <HAL_I2C_Mem_Write+0x56>
 8004f0a:	2302      	movs	r3, #2
 8004f0c:	e0c5      	b.n	800509a <HAL_I2C_Mem_Write+0x1e2>
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2201      	movs	r2, #1
 8004f12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0301 	and.w	r3, r3, #1
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d007      	beq.n	8004f34 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f042 0201 	orr.w	r2, r2, #1
 8004f32:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f42:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2221      	movs	r2, #33	@ 0x21
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2240      	movs	r2, #64	@ 0x40
 8004f50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2200      	movs	r2, #0
 8004f58:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6a3a      	ldr	r2, [r7, #32]
 8004f5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004f64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f6a:	b29a      	uxth	r2, r3
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	4a4d      	ldr	r2, [pc, #308]	@ (80050a8 <HAL_I2C_Mem_Write+0x1f0>)
 8004f74:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f76:	88f8      	ldrh	r0, [r7, #6]
 8004f78:	893a      	ldrh	r2, [r7, #8]
 8004f7a:	8979      	ldrh	r1, [r7, #10]
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	9301      	str	r3, [sp, #4]
 8004f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f82:	9300      	str	r3, [sp, #0]
 8004f84:	4603      	mov	r3, r0
 8004f86:	68f8      	ldr	r0, [r7, #12]
 8004f88:	f001 ff64 	bl	8006e54 <I2C_RequestMemoryWrite>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d052      	beq.n	8005038 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e081      	b.n	800509a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f96:	697a      	ldr	r2, [r7, #20]
 8004f98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f002 fbb0 	bl	8007700 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00d      	beq.n	8004fc2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004faa:	2b04      	cmp	r3, #4
 8004fac:	d107      	bne.n	8004fbe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fbc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e06b      	b.n	800509a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc6:	781a      	ldrb	r2, [r3, #0]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd2:	1c5a      	adds	r2, r3, #1
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	b29a      	uxth	r2, r3
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	3b01      	subs	r3, #1
 8004fec:	b29a      	uxth	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	695b      	ldr	r3, [r3, #20]
 8004ff8:	f003 0304 	and.w	r3, r3, #4
 8004ffc:	2b04      	cmp	r3, #4
 8004ffe:	d11b      	bne.n	8005038 <HAL_I2C_Mem_Write+0x180>
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005004:	2b00      	cmp	r3, #0
 8005006:	d017      	beq.n	8005038 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500c:	781a      	ldrb	r2, [r3, #0]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005018:	1c5a      	adds	r2, r3, #1
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005022:	3b01      	subs	r3, #1
 8005024:	b29a      	uxth	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800502e:	b29b      	uxth	r3, r3
 8005030:	3b01      	subs	r3, #1
 8005032:	b29a      	uxth	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800503c:	2b00      	cmp	r3, #0
 800503e:	d1aa      	bne.n	8004f96 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005040:	697a      	ldr	r2, [r7, #20]
 8005042:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005044:	68f8      	ldr	r0, [r7, #12]
 8005046:	f002 fba3 	bl	8007790 <I2C_WaitOnBTFFlagUntilTimeout>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d00d      	beq.n	800506c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005054:	2b04      	cmp	r3, #4
 8005056:	d107      	bne.n	8005068 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005066:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e016      	b.n	800509a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800507a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2220      	movs	r2, #32
 8005080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2200      	movs	r2, #0
 8005088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2200      	movs	r2, #0
 8005090:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005094:	2300      	movs	r3, #0
 8005096:	e000      	b.n	800509a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005098:	2302      	movs	r3, #2
  }
}
 800509a:	4618      	mov	r0, r3
 800509c:	3718      	adds	r7, #24
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	00100002 	.word	0x00100002
 80050a8:	ffff0000 	.word	0xffff0000

080050ac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b08c      	sub	sp, #48	@ 0x30
 80050b0:	af02      	add	r7, sp, #8
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	4608      	mov	r0, r1
 80050b6:	4611      	mov	r1, r2
 80050b8:	461a      	mov	r2, r3
 80050ba:	4603      	mov	r3, r0
 80050bc:	817b      	strh	r3, [r7, #10]
 80050be:	460b      	mov	r3, r1
 80050c0:	813b      	strh	r3, [r7, #8]
 80050c2:	4613      	mov	r3, r2
 80050c4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80050c6:	2300      	movs	r3, #0
 80050c8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80050ca:	f7fe fbff 	bl	80038cc <HAL_GetTick>
 80050ce:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	2b20      	cmp	r3, #32
 80050da:	f040 8250 	bne.w	800557e <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80050de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e0:	9300      	str	r3, [sp, #0]
 80050e2:	2319      	movs	r3, #25
 80050e4:	2201      	movs	r2, #1
 80050e6:	4982      	ldr	r1, [pc, #520]	@ (80052f0 <HAL_I2C_Mem_Read+0x244>)
 80050e8:	68f8      	ldr	r0, [r7, #12]
 80050ea:	f002 f9ef 	bl	80074cc <I2C_WaitOnFlagUntilTimeout>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d001      	beq.n	80050f8 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80050f4:	2302      	movs	r3, #2
 80050f6:	e243      	b.n	8005580 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d101      	bne.n	8005106 <HAL_I2C_Mem_Read+0x5a>
 8005102:	2302      	movs	r3, #2
 8005104:	e23c      	b.n	8005580 <HAL_I2C_Mem_Read+0x4d4>
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2201      	movs	r2, #1
 800510a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0301 	and.w	r3, r3, #1
 8005118:	2b01      	cmp	r3, #1
 800511a:	d007      	beq.n	800512c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f042 0201 	orr.w	r2, r2, #1
 800512a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800513a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2222      	movs	r2, #34	@ 0x22
 8005140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2240      	movs	r2, #64	@ 0x40
 8005148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2200      	movs	r2, #0
 8005150:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005156:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800515c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005162:	b29a      	uxth	r2, r3
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	4a62      	ldr	r2, [pc, #392]	@ (80052f4 <HAL_I2C_Mem_Read+0x248>)
 800516c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800516e:	88f8      	ldrh	r0, [r7, #6]
 8005170:	893a      	ldrh	r2, [r7, #8]
 8005172:	8979      	ldrh	r1, [r7, #10]
 8005174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005176:	9301      	str	r3, [sp, #4]
 8005178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800517a:	9300      	str	r3, [sp, #0]
 800517c:	4603      	mov	r3, r0
 800517e:	68f8      	ldr	r0, [r7, #12]
 8005180:	f001 fefe 	bl	8006f80 <I2C_RequestMemoryRead>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d001      	beq.n	800518e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e1f8      	b.n	8005580 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005192:	2b00      	cmp	r3, #0
 8005194:	d113      	bne.n	80051be <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005196:	2300      	movs	r3, #0
 8005198:	61fb      	str	r3, [r7, #28]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	61fb      	str	r3, [r7, #28]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	699b      	ldr	r3, [r3, #24]
 80051a8:	61fb      	str	r3, [r7, #28]
 80051aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051ba:	601a      	str	r2, [r3, #0]
 80051bc:	e1cc      	b.n	8005558 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d11e      	bne.n	8005204 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051d4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80051d6:	b672      	cpsid	i
}
 80051d8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051da:	2300      	movs	r3, #0
 80051dc:	61bb      	str	r3, [r7, #24]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	695b      	ldr	r3, [r3, #20]
 80051e4:	61bb      	str	r3, [r7, #24]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	699b      	ldr	r3, [r3, #24]
 80051ec:	61bb      	str	r3, [r7, #24]
 80051ee:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005200:	b662      	cpsie	i
}
 8005202:	e035      	b.n	8005270 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005208:	2b02      	cmp	r3, #2
 800520a:	d11e      	bne.n	800524a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800521a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800521c:	b672      	cpsid	i
}
 800521e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005220:	2300      	movs	r3, #0
 8005222:	617b      	str	r3, [r7, #20]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	617b      	str	r3, [r7, #20]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	699b      	ldr	r3, [r3, #24]
 8005232:	617b      	str	r3, [r7, #20]
 8005234:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005244:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005246:	b662      	cpsie	i
}
 8005248:	e012      	b.n	8005270 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005258:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800525a:	2300      	movs	r3, #0
 800525c:	613b      	str	r3, [r7, #16]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	695b      	ldr	r3, [r3, #20]
 8005264:	613b      	str	r3, [r7, #16]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	699b      	ldr	r3, [r3, #24]
 800526c:	613b      	str	r3, [r7, #16]
 800526e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005270:	e172      	b.n	8005558 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005276:	2b03      	cmp	r3, #3
 8005278:	f200 811f 	bhi.w	80054ba <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005280:	2b01      	cmp	r3, #1
 8005282:	d123      	bne.n	80052cc <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005284:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005286:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005288:	68f8      	ldr	r0, [r7, #12]
 800528a:	f002 fafb 	bl	8007884 <I2C_WaitOnRXNEFlagUntilTimeout>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d001      	beq.n	8005298 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	e173      	b.n	8005580 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	691a      	ldr	r2, [r3, #16]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a2:	b2d2      	uxtb	r2, r2
 80052a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052aa:	1c5a      	adds	r2, r3, #1
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052b4:	3b01      	subs	r3, #1
 80052b6:	b29a      	uxth	r2, r3
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	3b01      	subs	r3, #1
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80052ca:	e145      	b.n	8005558 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052d0:	2b02      	cmp	r3, #2
 80052d2:	d152      	bne.n	800537a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d6:	9300      	str	r3, [sp, #0]
 80052d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052da:	2200      	movs	r2, #0
 80052dc:	4906      	ldr	r1, [pc, #24]	@ (80052f8 <HAL_I2C_Mem_Read+0x24c>)
 80052de:	68f8      	ldr	r0, [r7, #12]
 80052e0:	f002 f8f4 	bl	80074cc <I2C_WaitOnFlagUntilTimeout>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d008      	beq.n	80052fc <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e148      	b.n	8005580 <HAL_I2C_Mem_Read+0x4d4>
 80052ee:	bf00      	nop
 80052f0:	00100002 	.word	0x00100002
 80052f4:	ffff0000 	.word	0xffff0000
 80052f8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80052fc:	b672      	cpsid	i
}
 80052fe:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800530e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	691a      	ldr	r2, [r3, #16]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531a:	b2d2      	uxtb	r2, r2
 800531c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005322:	1c5a      	adds	r2, r3, #1
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800532c:	3b01      	subs	r3, #1
 800532e:	b29a      	uxth	r2, r3
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005338:	b29b      	uxth	r3, r3
 800533a:	3b01      	subs	r3, #1
 800533c:	b29a      	uxth	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005342:	b662      	cpsie	i
}
 8005344:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	691a      	ldr	r2, [r3, #16]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005350:	b2d2      	uxtb	r2, r2
 8005352:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005358:	1c5a      	adds	r2, r3, #1
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005362:	3b01      	subs	r3, #1
 8005364:	b29a      	uxth	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800536e:	b29b      	uxth	r3, r3
 8005370:	3b01      	subs	r3, #1
 8005372:	b29a      	uxth	r2, r3
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005378:	e0ee      	b.n	8005558 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800537a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800537c:	9300      	str	r3, [sp, #0]
 800537e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005380:	2200      	movs	r2, #0
 8005382:	4981      	ldr	r1, [pc, #516]	@ (8005588 <HAL_I2C_Mem_Read+0x4dc>)
 8005384:	68f8      	ldr	r0, [r7, #12]
 8005386:	f002 f8a1 	bl	80074cc <I2C_WaitOnFlagUntilTimeout>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d001      	beq.n	8005394 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e0f5      	b.n	8005580 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053a2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80053a4:	b672      	cpsid	i
}
 80053a6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	691a      	ldr	r2, [r3, #16]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b2:	b2d2      	uxtb	r2, r2
 80053b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ba:	1c5a      	adds	r2, r3, #1
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053c4:	3b01      	subs	r3, #1
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053d0:	b29b      	uxth	r3, r3
 80053d2:	3b01      	subs	r3, #1
 80053d4:	b29a      	uxth	r2, r3
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80053da:	4b6c      	ldr	r3, [pc, #432]	@ (800558c <HAL_I2C_Mem_Read+0x4e0>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	08db      	lsrs	r3, r3, #3
 80053e0:	4a6b      	ldr	r2, [pc, #428]	@ (8005590 <HAL_I2C_Mem_Read+0x4e4>)
 80053e2:	fba2 2303 	umull	r2, r3, r2, r3
 80053e6:	0a1a      	lsrs	r2, r3, #8
 80053e8:	4613      	mov	r3, r2
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	4413      	add	r3, r2
 80053ee:	00da      	lsls	r2, r3, #3
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80053f4:	6a3b      	ldr	r3, [r7, #32]
 80053f6:	3b01      	subs	r3, #1
 80053f8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80053fa:	6a3b      	ldr	r3, [r7, #32]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d118      	bne.n	8005432 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2200      	movs	r2, #0
 8005404:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2220      	movs	r2, #32
 800540a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800541a:	f043 0220 	orr.w	r2, r3, #32
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005422:	b662      	cpsie	i
}
 8005424:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e0a6      	b.n	8005580 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	695b      	ldr	r3, [r3, #20]
 8005438:	f003 0304 	and.w	r3, r3, #4
 800543c:	2b04      	cmp	r3, #4
 800543e:	d1d9      	bne.n	80053f4 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800544e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	691a      	ldr	r2, [r3, #16]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545a:	b2d2      	uxtb	r2, r2
 800545c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005462:	1c5a      	adds	r2, r3, #1
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800546c:	3b01      	subs	r3, #1
 800546e:	b29a      	uxth	r2, r3
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005478:	b29b      	uxth	r3, r3
 800547a:	3b01      	subs	r3, #1
 800547c:	b29a      	uxth	r2, r3
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005482:	b662      	cpsie	i
}
 8005484:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	691a      	ldr	r2, [r3, #16]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005490:	b2d2      	uxtb	r2, r2
 8005492:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005498:	1c5a      	adds	r2, r3, #1
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054a2:	3b01      	subs	r3, #1
 80054a4:	b29a      	uxth	r2, r3
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	3b01      	subs	r3, #1
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80054b8:	e04e      	b.n	8005558 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054bc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80054be:	68f8      	ldr	r0, [r7, #12]
 80054c0:	f002 f9e0 	bl	8007884 <I2C_WaitOnRXNEFlagUntilTimeout>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d001      	beq.n	80054ce <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e058      	b.n	8005580 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	691a      	ldr	r2, [r3, #16]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d8:	b2d2      	uxtb	r2, r2
 80054da:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e0:	1c5a      	adds	r2, r3, #1
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ea:	3b01      	subs	r3, #1
 80054ec:	b29a      	uxth	r2, r3
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	3b01      	subs	r3, #1
 80054fa:	b29a      	uxth	r2, r3
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	695b      	ldr	r3, [r3, #20]
 8005506:	f003 0304 	and.w	r3, r3, #4
 800550a:	2b04      	cmp	r3, #4
 800550c:	d124      	bne.n	8005558 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005512:	2b03      	cmp	r3, #3
 8005514:	d107      	bne.n	8005526 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005524:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	691a      	ldr	r2, [r3, #16]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005530:	b2d2      	uxtb	r2, r2
 8005532:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005538:	1c5a      	adds	r2, r3, #1
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005542:	3b01      	subs	r3, #1
 8005544:	b29a      	uxth	r2, r3
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800554e:	b29b      	uxth	r3, r3
 8005550:	3b01      	subs	r3, #1
 8005552:	b29a      	uxth	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800555c:	2b00      	cmp	r3, #0
 800555e:	f47f ae88 	bne.w	8005272 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2220      	movs	r2, #32
 8005566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800557a:	2300      	movs	r3, #0
 800557c:	e000      	b.n	8005580 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800557e:	2302      	movs	r3, #2
  }
}
 8005580:	4618      	mov	r0, r3
 8005582:	3728      	adds	r7, #40	@ 0x28
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	00010004 	.word	0x00010004
 800558c:	20000000 	.word	0x20000000
 8005590:	14f8b589 	.word	0x14f8b589

08005594 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b08c      	sub	sp, #48	@ 0x30
 8005598:	af02      	add	r7, sp, #8
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	4608      	mov	r0, r1
 800559e:	4611      	mov	r1, r2
 80055a0:	461a      	mov	r2, r3
 80055a2:	4603      	mov	r3, r0
 80055a4:	817b      	strh	r3, [r7, #10]
 80055a6:	460b      	mov	r3, r1
 80055a8:	813b      	strh	r3, [r7, #8]
 80055aa:	4613      	mov	r3, r2
 80055ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80055ae:	f7fe f98d 	bl	80038cc <HAL_GetTick>
 80055b2:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 80055b4:	2300      	movs	r3, #0
 80055b6:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	2b20      	cmp	r3, #32
 80055c2:	f040 8168 	bne.w	8005896 <HAL_I2C_Mem_Read_DMA+0x302>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80055c6:	4b98      	ldr	r3, [pc, #608]	@ (8005828 <HAL_I2C_Mem_Read_DMA+0x294>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	08db      	lsrs	r3, r3, #3
 80055cc:	4a97      	ldr	r2, [pc, #604]	@ (800582c <HAL_I2C_Mem_Read_DMA+0x298>)
 80055ce:	fba2 2303 	umull	r2, r3, r2, r3
 80055d2:	0a1a      	lsrs	r2, r3, #8
 80055d4:	4613      	mov	r3, r2
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	4413      	add	r3, r2
 80055da:	009a      	lsls	r2, r3, #2
 80055dc:	4413      	add	r3, r2
 80055de:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	3b01      	subs	r3, #1
 80055e4:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d112      	bne.n	8005612 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2200      	movs	r2, #0
 80055f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2220      	movs	r2, #32
 80055f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005606:	f043 0220 	orr.w	r2, r3, #32
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800560e:	2302      	movs	r3, #2
 8005610:	e142      	b.n	8005898 <HAL_I2C_Mem_Read_DMA+0x304>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	699b      	ldr	r3, [r3, #24]
 8005618:	f003 0302 	and.w	r3, r3, #2
 800561c:	2b02      	cmp	r3, #2
 800561e:	d0df      	beq.n	80055e0 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005626:	2b01      	cmp	r3, #1
 8005628:	d101      	bne.n	800562e <HAL_I2C_Mem_Read_DMA+0x9a>
 800562a:	2302      	movs	r3, #2
 800562c:	e134      	b.n	8005898 <HAL_I2C_Mem_Read_DMA+0x304>
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 0301 	and.w	r3, r3, #1
 8005640:	2b01      	cmp	r3, #1
 8005642:	d007      	beq.n	8005654 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f042 0201 	orr.w	r2, r2, #1
 8005652:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005662:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2222      	movs	r2, #34	@ 0x22
 8005668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2240      	movs	r2, #64	@ 0x40
 8005670:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2200      	movs	r2, #0
 8005678:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800567e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005684:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800568a:	b29a      	uxth	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	4a67      	ldr	r2, [pc, #412]	@ (8005830 <HAL_I2C_Mem_Read_DMA+0x29c>)
 8005694:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8005696:	897a      	ldrh	r2, [r7, #10]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800569c:	893a      	ldrh	r2, [r7, #8]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80056a2:	88fa      	ldrh	r2, [r7, #6]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	f000 80c2 	beq.w	800583c <HAL_I2C_Mem_Read_DMA+0x2a8>
    {
      if (hi2c->hdmarx != NULL)
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d024      	beq.n	800570a <HAL_I2C_Mem_Read_DMA+0x176>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c4:	4a5b      	ldr	r2, [pc, #364]	@ (8005834 <HAL_I2C_Mem_Read_DMA+0x2a0>)
 80056c6:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056cc:	4a5a      	ldr	r2, [pc, #360]	@ (8005838 <HAL_I2C_Mem_Read_DMA+0x2a4>)
 80056ce:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d4:	2200      	movs	r2, #0
 80056d6:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmarx->XferAbortCallback = NULL;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056dc:	2200      	movs	r2, #0
 80056de:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	3310      	adds	r3, #16
 80056ea:	4619      	mov	r1, r3
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f0:	461a      	mov	r2, r3
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056f6:	f7fe fe7d 	bl	80043f4 <HAL_DMA_Start_IT>
 80056fa:	4603      	mov	r3, r0
 80056fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8005700:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005704:	2b00      	cmp	r3, #0
 8005706:	d17b      	bne.n	8005800 <HAL_I2C_Mem_Read_DMA+0x26c>
 8005708:	e013      	b.n	8005732 <HAL_I2C_Mem_Read_DMA+0x19e>
        hi2c->State     = HAL_I2C_STATE_READY;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2220      	movs	r2, #32
 800570e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800571e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e0b2      	b.n	8005898 <HAL_I2C_Mem_Read_DMA+0x304>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005732:	88f8      	ldrh	r0, [r7, #6]
 8005734:	893a      	ldrh	r2, [r7, #8]
 8005736:	8979      	ldrh	r1, [r7, #10]
 8005738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800573a:	9301      	str	r3, [sp, #4]
 800573c:	2323      	movs	r3, #35	@ 0x23
 800573e:	9300      	str	r3, [sp, #0]
 8005740:	4603      	mov	r3, r0
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f001 fc1c 	bl	8006f80 <I2C_RequestMemoryRead>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d023      	beq.n	8005796 <HAL_I2C_Mem_Read_DMA+0x202>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005752:	4618      	mov	r0, r3
 8005754:	f7fe feea 	bl	800452c <HAL_DMA_Abort_IT>
 8005758:	4603      	mov	r3, r0
 800575a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005762:	2200      	movs	r2, #0
 8005764:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005774:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2200      	movs	r2, #0
 8005780:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f022 0201 	bic.w	r2, r2, #1
 8005790:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e080      	b.n	8005898 <HAL_I2C_Mem_Read_DMA+0x304>
        }

        if (hi2c->XferSize == 1U)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800579a:	2b01      	cmp	r3, #1
 800579c:	d108      	bne.n	80057b0 <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	e007      	b.n	80057c0 <HAL_I2C_Mem_Read_DMA+0x22c>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	685a      	ldr	r2, [r3, #4]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80057be:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057c0:	2300      	movs	r3, #0
 80057c2:	61bb      	str	r3, [r7, #24]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	695b      	ldr	r3, [r3, #20]
 80057ca:	61bb      	str	r3, [r7, #24]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	699b      	ldr	r3, [r3, #24]
 80057d2:	61bb      	str	r3, [r7, #24]
 80057d4:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	685a      	ldr	r2, [r3, #4]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80057ec:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	685a      	ldr	r2, [r3, #4]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057fc:	605a      	str	r2, [r3, #4]
 80057fe:	e048      	b.n	8005892 <HAL_I2C_Mem_Read_DMA+0x2fe>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2220      	movs	r2, #32
 8005804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2200      	movs	r2, #0
 800580c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005814:	f043 0210 	orr.w	r2, r3, #16
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e037      	b.n	8005898 <HAL_I2C_Mem_Read_DMA+0x304>
 8005828:	20000000 	.word	0x20000000
 800582c:	14f8b589 	.word	0x14f8b589
 8005830:	ffff0000 	.word	0xffff0000
 8005834:	08007151 	.word	0x08007151
 8005838:	0800730f 	.word	0x0800730f
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800583c:	88f8      	ldrh	r0, [r7, #6]
 800583e:	893a      	ldrh	r2, [r7, #8]
 8005840:	8979      	ldrh	r1, [r7, #10]
 8005842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005844:	9301      	str	r3, [sp, #4]
 8005846:	2323      	movs	r3, #35	@ 0x23
 8005848:	9300      	str	r3, [sp, #0]
 800584a:	4603      	mov	r3, r0
 800584c:	68f8      	ldr	r0, [r7, #12]
 800584e:	f001 fb97 	bl	8006f80 <I2C_RequestMemoryRead>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d001      	beq.n	800585c <HAL_I2C_Mem_Read_DMA+0x2c8>
      {
        return HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	e01d      	b.n	8005898 <HAL_I2C_Mem_Read_DMA+0x304>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800585c:	2300      	movs	r3, #0
 800585e:	617b      	str	r3, [r7, #20]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	695b      	ldr	r3, [r3, #20]
 8005866:	617b      	str	r3, [r7, #20]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	699b      	ldr	r3, [r3, #24]
 800586e:	617b      	str	r3, [r7, #20]
 8005870:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005880:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2220      	movs	r2, #32
 8005886:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2200      	movs	r2, #0
 800588e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8005892:	2300      	movs	r3, #0
 8005894:	e000      	b.n	8005898 <HAL_I2C_Mem_Read_DMA+0x304>
  }
  else
  {
    return HAL_BUSY;
 8005896:	2302      	movs	r3, #2
  }
}
 8005898:	4618      	mov	r0, r3
 800589a:	3728      	adds	r7, #40	@ 0x28
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}

080058a0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b088      	sub	sp, #32
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80058a8:	2300      	movs	r3, #0
 80058aa:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058b8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058c0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058c8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80058ca:	7bfb      	ldrb	r3, [r7, #15]
 80058cc:	2b10      	cmp	r3, #16
 80058ce:	d003      	beq.n	80058d8 <HAL_I2C_EV_IRQHandler+0x38>
 80058d0:	7bfb      	ldrb	r3, [r7, #15]
 80058d2:	2b40      	cmp	r3, #64	@ 0x40
 80058d4:	f040 80c1 	bne.w	8005a5a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	695b      	ldr	r3, [r3, #20]
 80058e6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	f003 0301 	and.w	r3, r3, #1
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10d      	bne.n	800590e <HAL_I2C_EV_IRQHandler+0x6e>
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80058f8:	d003      	beq.n	8005902 <HAL_I2C_EV_IRQHandler+0x62>
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005900:	d101      	bne.n	8005906 <HAL_I2C_EV_IRQHandler+0x66>
 8005902:	2301      	movs	r3, #1
 8005904:	e000      	b.n	8005908 <HAL_I2C_EV_IRQHandler+0x68>
 8005906:	2300      	movs	r3, #0
 8005908:	2b01      	cmp	r3, #1
 800590a:	f000 8132 	beq.w	8005b72 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800590e:	69fb      	ldr	r3, [r7, #28]
 8005910:	f003 0301 	and.w	r3, r3, #1
 8005914:	2b00      	cmp	r3, #0
 8005916:	d00c      	beq.n	8005932 <HAL_I2C_EV_IRQHandler+0x92>
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	0a5b      	lsrs	r3, r3, #9
 800591c:	f003 0301 	and.w	r3, r3, #1
 8005920:	2b00      	cmp	r3, #0
 8005922:	d006      	beq.n	8005932 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f002 f838 	bl	800799a <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 fce1 	bl	80062f2 <I2C_Master_SB>
 8005930:	e092      	b.n	8005a58 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005932:	69fb      	ldr	r3, [r7, #28]
 8005934:	08db      	lsrs	r3, r3, #3
 8005936:	f003 0301 	and.w	r3, r3, #1
 800593a:	2b00      	cmp	r3, #0
 800593c:	d009      	beq.n	8005952 <HAL_I2C_EV_IRQHandler+0xb2>
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	0a5b      	lsrs	r3, r3, #9
 8005942:	f003 0301 	and.w	r3, r3, #1
 8005946:	2b00      	cmp	r3, #0
 8005948:	d003      	beq.n	8005952 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 fd56 	bl	80063fc <I2C_Master_ADD10>
 8005950:	e082      	b.n	8005a58 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	085b      	lsrs	r3, r3, #1
 8005956:	f003 0301 	and.w	r3, r3, #1
 800595a:	2b00      	cmp	r3, #0
 800595c:	d009      	beq.n	8005972 <HAL_I2C_EV_IRQHandler+0xd2>
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	0a5b      	lsrs	r3, r3, #9
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b00      	cmp	r3, #0
 8005968:	d003      	beq.n	8005972 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 fd6f 	bl	800644e <I2C_Master_ADDR>
 8005970:	e072      	b.n	8005a58 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	089b      	lsrs	r3, r3, #2
 8005976:	f003 0301 	and.w	r3, r3, #1
 800597a:	2b00      	cmp	r3, #0
 800597c:	d03b      	beq.n	80059f6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005988:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800598c:	f000 80f3 	beq.w	8005b76 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005990:	69fb      	ldr	r3, [r7, #28]
 8005992:	09db      	lsrs	r3, r3, #7
 8005994:	f003 0301 	and.w	r3, r3, #1
 8005998:	2b00      	cmp	r3, #0
 800599a:	d00f      	beq.n	80059bc <HAL_I2C_EV_IRQHandler+0x11c>
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	0a9b      	lsrs	r3, r3, #10
 80059a0:	f003 0301 	and.w	r3, r3, #1
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d009      	beq.n	80059bc <HAL_I2C_EV_IRQHandler+0x11c>
 80059a8:	69fb      	ldr	r3, [r7, #28]
 80059aa:	089b      	lsrs	r3, r3, #2
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d103      	bne.n	80059bc <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f000 f939 	bl	8005c2c <I2C_MasterTransmit_TXE>
 80059ba:	e04d      	b.n	8005a58 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	089b      	lsrs	r3, r3, #2
 80059c0:	f003 0301 	and.w	r3, r3, #1
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f000 80d6 	beq.w	8005b76 <HAL_I2C_EV_IRQHandler+0x2d6>
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	0a5b      	lsrs	r3, r3, #9
 80059ce:	f003 0301 	and.w	r3, r3, #1
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	f000 80cf 	beq.w	8005b76 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80059d8:	7bbb      	ldrb	r3, [r7, #14]
 80059da:	2b21      	cmp	r3, #33	@ 0x21
 80059dc:	d103      	bne.n	80059e6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 f9c0 	bl	8005d64 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059e4:	e0c7      	b.n	8005b76 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80059e6:	7bfb      	ldrb	r3, [r7, #15]
 80059e8:	2b40      	cmp	r3, #64	@ 0x40
 80059ea:	f040 80c4 	bne.w	8005b76 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 fa2e 	bl	8005e50 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059f4:	e0bf      	b.n	8005b76 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a04:	f000 80b7 	beq.w	8005b76 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	099b      	lsrs	r3, r3, #6
 8005a0c:	f003 0301 	and.w	r3, r3, #1
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d00f      	beq.n	8005a34 <HAL_I2C_EV_IRQHandler+0x194>
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	0a9b      	lsrs	r3, r3, #10
 8005a18:	f003 0301 	and.w	r3, r3, #1
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d009      	beq.n	8005a34 <HAL_I2C_EV_IRQHandler+0x194>
 8005a20:	69fb      	ldr	r3, [r7, #28]
 8005a22:	089b      	lsrs	r3, r3, #2
 8005a24:	f003 0301 	and.w	r3, r3, #1
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d103      	bne.n	8005a34 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f000 faa7 	bl	8005f80 <I2C_MasterReceive_RXNE>
 8005a32:	e011      	b.n	8005a58 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a34:	69fb      	ldr	r3, [r7, #28]
 8005a36:	089b      	lsrs	r3, r3, #2
 8005a38:	f003 0301 	and.w	r3, r3, #1
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	f000 809a 	beq.w	8005b76 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	0a5b      	lsrs	r3, r3, #9
 8005a46:	f003 0301 	and.w	r3, r3, #1
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	f000 8093 	beq.w	8005b76 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f000 fb5d 	bl	8006110 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a56:	e08e      	b.n	8005b76 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005a58:	e08d      	b.n	8005b76 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d004      	beq.n	8005a6c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	695b      	ldr	r3, [r3, #20]
 8005a68:	61fb      	str	r3, [r7, #28]
 8005a6a:	e007      	b.n	8005a7c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	695b      	ldr	r3, [r3, #20]
 8005a7a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	085b      	lsrs	r3, r3, #1
 8005a80:	f003 0301 	and.w	r3, r3, #1
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d012      	beq.n	8005aae <HAL_I2C_EV_IRQHandler+0x20e>
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	0a5b      	lsrs	r3, r3, #9
 8005a8c:	f003 0301 	and.w	r3, r3, #1
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d00c      	beq.n	8005aae <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d003      	beq.n	8005aa4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	699b      	ldr	r3, [r3, #24]
 8005aa2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005aa4:	69b9      	ldr	r1, [r7, #24]
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 ff28 	bl	80068fc <I2C_Slave_ADDR>
 8005aac:	e066      	b.n	8005b7c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	091b      	lsrs	r3, r3, #4
 8005ab2:	f003 0301 	and.w	r3, r3, #1
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d009      	beq.n	8005ace <HAL_I2C_EV_IRQHandler+0x22e>
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	0a5b      	lsrs	r3, r3, #9
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d003      	beq.n	8005ace <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 ff62 	bl	8006990 <I2C_Slave_STOPF>
 8005acc:	e056      	b.n	8005b7c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005ace:	7bbb      	ldrb	r3, [r7, #14]
 8005ad0:	2b21      	cmp	r3, #33	@ 0x21
 8005ad2:	d002      	beq.n	8005ada <HAL_I2C_EV_IRQHandler+0x23a>
 8005ad4:	7bbb      	ldrb	r3, [r7, #14]
 8005ad6:	2b29      	cmp	r3, #41	@ 0x29
 8005ad8:	d125      	bne.n	8005b26 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	09db      	lsrs	r3, r3, #7
 8005ade:	f003 0301 	and.w	r3, r3, #1
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d00f      	beq.n	8005b06 <HAL_I2C_EV_IRQHandler+0x266>
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	0a9b      	lsrs	r3, r3, #10
 8005aea:	f003 0301 	and.w	r3, r3, #1
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d009      	beq.n	8005b06 <HAL_I2C_EV_IRQHandler+0x266>
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	089b      	lsrs	r3, r3, #2
 8005af6:	f003 0301 	and.w	r3, r3, #1
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d103      	bne.n	8005b06 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f000 fe40 	bl	8006784 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005b04:	e039      	b.n	8005b7a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	089b      	lsrs	r3, r3, #2
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d033      	beq.n	8005b7a <HAL_I2C_EV_IRQHandler+0x2da>
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	0a5b      	lsrs	r3, r3, #9
 8005b16:	f003 0301 	and.w	r3, r3, #1
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d02d      	beq.n	8005b7a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 fe6d 	bl	80067fe <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005b24:	e029      	b.n	8005b7a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	099b      	lsrs	r3, r3, #6
 8005b2a:	f003 0301 	and.w	r3, r3, #1
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00f      	beq.n	8005b52 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	0a9b      	lsrs	r3, r3, #10
 8005b36:	f003 0301 	and.w	r3, r3, #1
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d009      	beq.n	8005b52 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	089b      	lsrs	r3, r3, #2
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d103      	bne.n	8005b52 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 fe77 	bl	800683e <I2C_SlaveReceive_RXNE>
 8005b50:	e014      	b.n	8005b7c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	089b      	lsrs	r3, r3, #2
 8005b56:	f003 0301 	and.w	r3, r3, #1
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00e      	beq.n	8005b7c <HAL_I2C_EV_IRQHandler+0x2dc>
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	0a5b      	lsrs	r3, r3, #9
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d008      	beq.n	8005b7c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f000 fea5 	bl	80068ba <I2C_SlaveReceive_BTF>
 8005b70:	e004      	b.n	8005b7c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005b72:	bf00      	nop
 8005b74:	e002      	b.n	8005b7c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b76:	bf00      	nop
 8005b78:	e000      	b.n	8005b7c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005b7a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005b7c:	3720      	adds	r7, #32
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}

08005b82 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b82:	b480      	push	{r7}
 8005b84:	b083      	sub	sp, #12
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005b8a:	bf00      	nop
 8005b8c:	370c      	adds	r7, #12
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bc80      	pop	{r7}
 8005b92:	4770      	bx	lr

08005b94 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005b9c:	bf00      	nop
 8005b9e:	370c      	adds	r7, #12
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bc80      	pop	{r7}
 8005ba4:	4770      	bx	lr

08005ba6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005ba6:	b480      	push	{r7}
 8005ba8:	b083      	sub	sp, #12
 8005baa:	af00      	add	r7, sp, #0
 8005bac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005bae:	bf00      	nop
 8005bb0:	370c      	adds	r7, #12
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bc80      	pop	{r7}
 8005bb6:	4770      	bx	lr

08005bb8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005bc0:	bf00      	nop
 8005bc2:	370c      	adds	r7, #12
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bc80      	pop	{r7}
 8005bc8:	4770      	bx	lr

08005bca <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005bca:	b480      	push	{r7}
 8005bcc:	b083      	sub	sp, #12
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	70fb      	strb	r3, [r7, #3]
 8005bd6:	4613      	mov	r3, r2
 8005bd8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005bda:	bf00      	nop
 8005bdc:	370c      	adds	r7, #12
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bc80      	pop	{r7}
 8005be2:	4770      	bx	lr

08005be4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b083      	sub	sp, #12
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005bec:	bf00      	nop
 8005bee:	370c      	adds	r7, #12
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bc80      	pop	{r7}
 8005bf4:	4770      	bx	lr

08005bf6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005bf6:	b480      	push	{r7}
 8005bf8:	b083      	sub	sp, #12
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005bfe:	bf00      	nop
 8005c00:	370c      	adds	r7, #12
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bc80      	pop	{r7}
 8005c06:	4770      	bx	lr

08005c08 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005c10:	bf00      	nop
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bc80      	pop	{r7}
 8005c18:	4770      	bx	lr

08005c1a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c1a:	b480      	push	{r7}
 8005c1c:	b083      	sub	sp, #12
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005c22:	bf00      	nop
 8005c24:	370c      	adds	r7, #12
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bc80      	pop	{r7}
 8005c2a:	4770      	bx	lr

08005c2c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c3a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c42:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c48:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d150      	bne.n	8005cf4 <I2C_MasterTransmit_TXE+0xc8>
 8005c52:	7bfb      	ldrb	r3, [r7, #15]
 8005c54:	2b21      	cmp	r3, #33	@ 0x21
 8005c56:	d14d      	bne.n	8005cf4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	2b08      	cmp	r3, #8
 8005c5c:	d01d      	beq.n	8005c9a <I2C_MasterTransmit_TXE+0x6e>
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	2b20      	cmp	r3, #32
 8005c62:	d01a      	beq.n	8005c9a <I2C_MasterTransmit_TXE+0x6e>
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005c6a:	d016      	beq.n	8005c9a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	685a      	ldr	r2, [r3, #4]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c7a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2211      	movs	r2, #17
 8005c80:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f7ff ff75 	bl	8005b82 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005c98:	e060      	b.n	8005d5c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	685a      	ldr	r2, [r3, #4]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005ca8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cb8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2220      	movs	r2, #32
 8005cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	2b40      	cmp	r3, #64	@ 0x40
 8005cd2:	d107      	bne.n	8005ce4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f7ff ff8a 	bl	8005bf6 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005ce2:	e03b      	b.n	8005d5c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f7ff ff48 	bl	8005b82 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005cf2:	e033      	b.n	8005d5c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005cf4:	7bfb      	ldrb	r3, [r7, #15]
 8005cf6:	2b21      	cmp	r3, #33	@ 0x21
 8005cf8:	d005      	beq.n	8005d06 <I2C_MasterTransmit_TXE+0xda>
 8005cfa:	7bbb      	ldrb	r3, [r7, #14]
 8005cfc:	2b40      	cmp	r3, #64	@ 0x40
 8005cfe:	d12d      	bne.n	8005d5c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005d00:	7bfb      	ldrb	r3, [r7, #15]
 8005d02:	2b22      	cmp	r3, #34	@ 0x22
 8005d04:	d12a      	bne.n	8005d5c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d108      	bne.n	8005d22 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	685a      	ldr	r2, [r3, #4]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d1e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005d20:	e01c      	b.n	8005d5c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	2b40      	cmp	r3, #64	@ 0x40
 8005d2c:	d103      	bne.n	8005d36 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f88e 	bl	8005e50 <I2C_MemoryTransmit_TXE_BTF>
}
 8005d34:	e012      	b.n	8005d5c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d3a:	781a      	ldrb	r2, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d46:	1c5a      	adds	r2, r3, #1
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	3b01      	subs	r3, #1
 8005d54:	b29a      	uxth	r2, r3
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005d5a:	e7ff      	b.n	8005d5c <I2C_MasterTransmit_TXE+0x130>
 8005d5c:	bf00      	nop
 8005d5e:	3710      	adds	r7, #16
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}

08005d64 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d70:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	2b21      	cmp	r3, #33	@ 0x21
 8005d7c:	d164      	bne.n	8005e48 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d012      	beq.n	8005dae <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d8c:	781a      	ldrb	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d98:	1c5a      	adds	r2, r3, #1
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	3b01      	subs	r3, #1
 8005da6:	b29a      	uxth	r2, r3
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005dac:	e04c      	b.n	8005e48 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2b08      	cmp	r3, #8
 8005db2:	d01d      	beq.n	8005df0 <I2C_MasterTransmit_BTF+0x8c>
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2b20      	cmp	r3, #32
 8005db8:	d01a      	beq.n	8005df0 <I2C_MasterTransmit_BTF+0x8c>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005dc0:	d016      	beq.n	8005df0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	685a      	ldr	r2, [r3, #4]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005dd0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2211      	movs	r2, #17
 8005dd6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2220      	movs	r2, #32
 8005de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f7ff feca 	bl	8005b82 <HAL_I2C_MasterTxCpltCallback>
}
 8005dee:	e02b      	b.n	8005e48 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	685a      	ldr	r2, [r3, #4]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005dfe:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e0e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2220      	movs	r2, #32
 8005e1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	2b40      	cmp	r3, #64	@ 0x40
 8005e28:	d107      	bne.n	8005e3a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f7ff fedf 	bl	8005bf6 <HAL_I2C_MemTxCpltCallback>
}
 8005e38:	e006      	b.n	8005e48 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f7ff fe9d 	bl	8005b82 <HAL_I2C_MasterTxCpltCallback>
}
 8005e48:	bf00      	nop
 8005e4a:	3710      	adds	r7, #16
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}

08005e50 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b084      	sub	sp, #16
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e5e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d11d      	bne.n	8005ea4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d10b      	bne.n	8005e88 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e74:	b2da      	uxtb	r2, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e80:	1c9a      	adds	r2, r3, #2
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005e86:	e077      	b.n	8005f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	121b      	asrs	r3, r3, #8
 8005e90:	b2da      	uxtb	r2, r3
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e9c:	1c5a      	adds	r2, r3, #1
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005ea2:	e069      	b.n	8005f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d10b      	bne.n	8005ec4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005eb0:	b2da      	uxtb	r2, r3
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ebc:	1c5a      	adds	r2, r3, #1
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005ec2:	e059      	b.n	8005f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d152      	bne.n	8005f72 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005ecc:	7bfb      	ldrb	r3, [r7, #15]
 8005ece:	2b22      	cmp	r3, #34	@ 0x22
 8005ed0:	d10d      	bne.n	8005eee <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ee0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ee6:	1c5a      	adds	r2, r3, #1
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005eec:	e044      	b.n	8005f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d015      	beq.n	8005f24 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005ef8:	7bfb      	ldrb	r3, [r7, #15]
 8005efa:	2b21      	cmp	r3, #33	@ 0x21
 8005efc:	d112      	bne.n	8005f24 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f02:	781a      	ldrb	r2, [r3, #0]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f0e:	1c5a      	adds	r2, r3, #1
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	3b01      	subs	r3, #1
 8005f1c:	b29a      	uxth	r2, r3
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005f22:	e029      	b.n	8005f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d124      	bne.n	8005f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005f2e:	7bfb      	ldrb	r3, [r7, #15]
 8005f30:	2b21      	cmp	r3, #33	@ 0x21
 8005f32:	d121      	bne.n	8005f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	685a      	ldr	r2, [r3, #4]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005f42:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f52:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2200      	movs	r2, #0
 8005f58:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2220      	movs	r2, #32
 8005f5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f7ff fe43 	bl	8005bf6 <HAL_I2C_MemTxCpltCallback>
}
 8005f70:	e002      	b.n	8005f78 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f7fe ff8c 	bl	8004e90 <I2C_Flush_DR>
}
 8005f78:	bf00      	nop
 8005f7a:	3710      	adds	r7, #16
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	2b22      	cmp	r3, #34	@ 0x22
 8005f92:	f040 80b9 	bne.w	8006108 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f9a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	2b03      	cmp	r3, #3
 8005fa8:	d921      	bls.n	8005fee <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	691a      	ldr	r2, [r3, #16]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb4:	b2d2      	uxtb	r2, r2
 8005fb6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fbc:	1c5a      	adds	r2, r3, #1
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc6:	b29b      	uxth	r3, r3
 8005fc8:	3b01      	subs	r3, #1
 8005fca:	b29a      	uxth	r2, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fd4:	b29b      	uxth	r3, r3
 8005fd6:	2b03      	cmp	r3, #3
 8005fd8:	f040 8096 	bne.w	8006108 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	685a      	ldr	r2, [r3, #4]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fea:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005fec:	e08c      	b.n	8006108 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ff2:	2b02      	cmp	r3, #2
 8005ff4:	d07f      	beq.n	80060f6 <I2C_MasterReceive_RXNE+0x176>
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d002      	beq.n	8006002 <I2C_MasterReceive_RXNE+0x82>
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d179      	bne.n	80060f6 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f001 fc0c 	bl	8007820 <I2C_WaitOnSTOPRequestThroughIT>
 8006008:	4603      	mov	r3, r0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d14c      	bne.n	80060a8 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800601c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	685a      	ldr	r2, [r3, #4]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800602c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	691a      	ldr	r2, [r3, #16]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006038:	b2d2      	uxtb	r2, r2
 800603a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006040:	1c5a      	adds	r2, r3, #1
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800604a:	b29b      	uxth	r3, r3
 800604c:	3b01      	subs	r3, #1
 800604e:	b29a      	uxth	r2, r3
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2220      	movs	r2, #32
 8006058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006062:	b2db      	uxtb	r3, r3
 8006064:	2b40      	cmp	r3, #64	@ 0x40
 8006066:	d10a      	bne.n	800607e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2200      	movs	r2, #0
 8006074:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f7fb fce2 	bl	8001a40 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800607c:	e044      	b.n	8006108 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2b08      	cmp	r3, #8
 800608a:	d002      	beq.n	8006092 <I2C_MasterReceive_RXNE+0x112>
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2b20      	cmp	r3, #32
 8006090:	d103      	bne.n	800609a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	631a      	str	r2, [r3, #48]	@ 0x30
 8006098:	e002      	b.n	80060a0 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2212      	movs	r2, #18
 800609e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f7ff fd77 	bl	8005b94 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80060a6:	e02f      	b.n	8006108 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	685a      	ldr	r2, [r3, #4]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80060b6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	691a      	ldr	r2, [r3, #16]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c2:	b2d2      	uxtb	r2, r2
 80060c4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ca:	1c5a      	adds	r2, r3, #1
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	3b01      	subs	r3, #1
 80060d8:	b29a      	uxth	r2, r3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2220      	movs	r2, #32
 80060e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f7ff fd8a 	bl	8005c08 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80060f4:	e008      	b.n	8006108 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	685a      	ldr	r2, [r3, #4]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006104:	605a      	str	r2, [r3, #4]
}
 8006106:	e7ff      	b.n	8006108 <I2C_MasterReceive_RXNE+0x188>
 8006108:	bf00      	nop
 800610a:	3710      	adds	r7, #16
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}

08006110 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b084      	sub	sp, #16
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800611c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006122:	b29b      	uxth	r3, r3
 8006124:	2b04      	cmp	r3, #4
 8006126:	d11b      	bne.n	8006160 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	685a      	ldr	r2, [r3, #4]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006136:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	691a      	ldr	r2, [r3, #16]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006142:	b2d2      	uxtb	r2, r2
 8006144:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800614a:	1c5a      	adds	r2, r3, #1
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006154:	b29b      	uxth	r3, r3
 8006156:	3b01      	subs	r3, #1
 8006158:	b29a      	uxth	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800615e:	e0c4      	b.n	80062ea <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006164:	b29b      	uxth	r3, r3
 8006166:	2b03      	cmp	r3, #3
 8006168:	d129      	bne.n	80061be <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	685a      	ldr	r2, [r3, #4]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006178:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2b04      	cmp	r3, #4
 800617e:	d00a      	beq.n	8006196 <I2C_MasterReceive_BTF+0x86>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2b02      	cmp	r3, #2
 8006184:	d007      	beq.n	8006196 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006194:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	691a      	ldr	r2, [r3, #16]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a0:	b2d2      	uxtb	r2, r2
 80061a2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a8:	1c5a      	adds	r2, r3, #1
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	3b01      	subs	r3, #1
 80061b6:	b29a      	uxth	r2, r3
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80061bc:	e095      	b.n	80062ea <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	2b02      	cmp	r3, #2
 80061c6:	d17d      	bne.n	80062c4 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d002      	beq.n	80061d4 <I2C_MasterReceive_BTF+0xc4>
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2b10      	cmp	r3, #16
 80061d2:	d108      	bne.n	80061e6 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061e2:	601a      	str	r2, [r3, #0]
 80061e4:	e016      	b.n	8006214 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2b04      	cmp	r3, #4
 80061ea:	d002      	beq.n	80061f2 <I2C_MasterReceive_BTF+0xe2>
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2b02      	cmp	r3, #2
 80061f0:	d108      	bne.n	8006204 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006200:	601a      	str	r2, [r3, #0]
 8006202:	e007      	b.n	8006214 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006212:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	691a      	ldr	r2, [r3, #16]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800621e:	b2d2      	uxtb	r2, r2
 8006220:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006226:	1c5a      	adds	r2, r3, #1
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006230:	b29b      	uxth	r3, r3
 8006232:	3b01      	subs	r3, #1
 8006234:	b29a      	uxth	r2, r3
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	691a      	ldr	r2, [r3, #16]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006244:	b2d2      	uxtb	r2, r2
 8006246:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800624c:	1c5a      	adds	r2, r3, #1
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006256:	b29b      	uxth	r3, r3
 8006258:	3b01      	subs	r3, #1
 800625a:	b29a      	uxth	r2, r3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	685a      	ldr	r2, [r3, #4]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800626e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2220      	movs	r2, #32
 8006274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800627e:	b2db      	uxtb	r3, r3
 8006280:	2b40      	cmp	r3, #64	@ 0x40
 8006282:	d10a      	bne.n	800629a <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f7fb fbd4 	bl	8001a40 <HAL_I2C_MemRxCpltCallback>
}
 8006298:	e027      	b.n	80062ea <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2b08      	cmp	r3, #8
 80062a6:	d002      	beq.n	80062ae <I2C_MasterReceive_BTF+0x19e>
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2b20      	cmp	r3, #32
 80062ac:	d103      	bne.n	80062b6 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	631a      	str	r2, [r3, #48]	@ 0x30
 80062b4:	e002      	b.n	80062bc <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2212      	movs	r2, #18
 80062ba:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f7ff fc69 	bl	8005b94 <HAL_I2C_MasterRxCpltCallback>
}
 80062c2:	e012      	b.n	80062ea <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	691a      	ldr	r2, [r3, #16]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ce:	b2d2      	uxtb	r2, r2
 80062d0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d6:	1c5a      	adds	r2, r3, #1
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	3b01      	subs	r3, #1
 80062e4:	b29a      	uxth	r2, r3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80062ea:	bf00      	nop
 80062ec:	3710      	adds	r7, #16
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80062f2:	b480      	push	{r7}
 80062f4:	b083      	sub	sp, #12
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006300:	b2db      	uxtb	r3, r3
 8006302:	2b40      	cmp	r3, #64	@ 0x40
 8006304:	d117      	bne.n	8006336 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800630a:	2b00      	cmp	r3, #0
 800630c:	d109      	bne.n	8006322 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006312:	b2db      	uxtb	r3, r3
 8006314:	461a      	mov	r2, r3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800631e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006320:	e067      	b.n	80063f2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006326:	b2db      	uxtb	r3, r3
 8006328:	f043 0301 	orr.w	r3, r3, #1
 800632c:	b2da      	uxtb	r2, r3
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	611a      	str	r2, [r3, #16]
}
 8006334:	e05d      	b.n	80063f2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	691b      	ldr	r3, [r3, #16]
 800633a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800633e:	d133      	bne.n	80063a8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006346:	b2db      	uxtb	r3, r3
 8006348:	2b21      	cmp	r3, #33	@ 0x21
 800634a:	d109      	bne.n	8006360 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006350:	b2db      	uxtb	r3, r3
 8006352:	461a      	mov	r2, r3
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800635c:	611a      	str	r2, [r3, #16]
 800635e:	e008      	b.n	8006372 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006364:	b2db      	uxtb	r3, r3
 8006366:	f043 0301 	orr.w	r3, r3, #1
 800636a:	b2da      	uxtb	r2, r3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006376:	2b00      	cmp	r3, #0
 8006378:	d004      	beq.n	8006384 <I2C_Master_SB+0x92>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800637e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006380:	2b00      	cmp	r3, #0
 8006382:	d108      	bne.n	8006396 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006388:	2b00      	cmp	r3, #0
 800638a:	d032      	beq.n	80063f2 <I2C_Master_SB+0x100>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006392:	2b00      	cmp	r3, #0
 8006394:	d02d      	beq.n	80063f2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	685a      	ldr	r2, [r3, #4]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80063a4:	605a      	str	r2, [r3, #4]
}
 80063a6:	e024      	b.n	80063f2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d10e      	bne.n	80063ce <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	11db      	asrs	r3, r3, #7
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	f003 0306 	and.w	r3, r3, #6
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	f063 030f 	orn	r3, r3, #15
 80063c4:	b2da      	uxtb	r2, r3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	611a      	str	r2, [r3, #16]
}
 80063cc:	e011      	b.n	80063f2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d10d      	bne.n	80063f2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063da:	b29b      	uxth	r3, r3
 80063dc:	11db      	asrs	r3, r3, #7
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	f003 0306 	and.w	r3, r3, #6
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	f063 030e 	orn	r3, r3, #14
 80063ea:	b2da      	uxtb	r2, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	611a      	str	r2, [r3, #16]
}
 80063f2:	bf00      	nop
 80063f4:	370c      	adds	r7, #12
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bc80      	pop	{r7}
 80063fa:	4770      	bx	lr

080063fc <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006408:	b2da      	uxtb	r2, r3
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006414:	2b00      	cmp	r3, #0
 8006416:	d004      	beq.n	8006422 <I2C_Master_ADD10+0x26>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800641c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800641e:	2b00      	cmp	r3, #0
 8006420:	d108      	bne.n	8006434 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00c      	beq.n	8006444 <I2C_Master_ADD10+0x48>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800642e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006430:	2b00      	cmp	r3, #0
 8006432:	d007      	beq.n	8006444 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	685a      	ldr	r2, [r3, #4]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006442:	605a      	str	r2, [r3, #4]
  }
}
 8006444:	bf00      	nop
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	bc80      	pop	{r7}
 800644c:	4770      	bx	lr

0800644e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800644e:	b480      	push	{r7}
 8006450:	b091      	sub	sp, #68	@ 0x44
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800645c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006464:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800646a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006472:	b2db      	uxtb	r3, r3
 8006474:	2b22      	cmp	r3, #34	@ 0x22
 8006476:	f040 8174 	bne.w	8006762 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800647e:	2b00      	cmp	r3, #0
 8006480:	d10f      	bne.n	80064a2 <I2C_Master_ADDR+0x54>
 8006482:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006486:	2b40      	cmp	r3, #64	@ 0x40
 8006488:	d10b      	bne.n	80064a2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800648a:	2300      	movs	r3, #0
 800648c:	633b      	str	r3, [r7, #48]	@ 0x30
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	695b      	ldr	r3, [r3, #20]
 8006494:	633b      	str	r3, [r7, #48]	@ 0x30
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	699b      	ldr	r3, [r3, #24]
 800649c:	633b      	str	r3, [r7, #48]	@ 0x30
 800649e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a0:	e16b      	b.n	800677a <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d11d      	bne.n	80064e6 <I2C_Master_ADDR+0x98>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	691b      	ldr	r3, [r3, #16]
 80064ae:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80064b2:	d118      	bne.n	80064e6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064b4:	2300      	movs	r3, #0
 80064b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	695b      	ldr	r3, [r3, #20]
 80064be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80064d8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064de:	1c5a      	adds	r2, r3, #1
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	651a      	str	r2, [r3, #80]	@ 0x50
 80064e4:	e149      	b.n	800677a <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d113      	bne.n	8006518 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064f0:	2300      	movs	r3, #0
 80064f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	695b      	ldr	r3, [r3, #20]
 80064fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	699b      	ldr	r3, [r3, #24]
 8006502:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006504:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006514:	601a      	str	r2, [r3, #0]
 8006516:	e120      	b.n	800675a <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800651c:	b29b      	uxth	r3, r3
 800651e:	2b01      	cmp	r3, #1
 8006520:	f040 808a 	bne.w	8006638 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006526:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800652a:	d137      	bne.n	800659c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800653a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006546:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800654a:	d113      	bne.n	8006574 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800655a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800655c:	2300      	movs	r3, #0
 800655e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	695b      	ldr	r3, [r3, #20]
 8006566:	627b      	str	r3, [r7, #36]	@ 0x24
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	699b      	ldr	r3, [r3, #24]
 800656e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006572:	e0f2      	b.n	800675a <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006574:	2300      	movs	r3, #0
 8006576:	623b      	str	r3, [r7, #32]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	695b      	ldr	r3, [r3, #20]
 800657e:	623b      	str	r3, [r7, #32]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	623b      	str	r3, [r7, #32]
 8006588:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006598:	601a      	str	r2, [r3, #0]
 800659a:	e0de      	b.n	800675a <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800659c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800659e:	2b08      	cmp	r3, #8
 80065a0:	d02e      	beq.n	8006600 <I2C_Master_ADDR+0x1b2>
 80065a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065a4:	2b20      	cmp	r3, #32
 80065a6:	d02b      	beq.n	8006600 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80065a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065aa:	2b12      	cmp	r3, #18
 80065ac:	d102      	bne.n	80065b4 <I2C_Master_ADDR+0x166>
 80065ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d125      	bne.n	8006600 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80065b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065b6:	2b04      	cmp	r3, #4
 80065b8:	d00e      	beq.n	80065d8 <I2C_Master_ADDR+0x18a>
 80065ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065bc:	2b02      	cmp	r3, #2
 80065be:	d00b      	beq.n	80065d8 <I2C_Master_ADDR+0x18a>
 80065c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065c2:	2b10      	cmp	r3, #16
 80065c4:	d008      	beq.n	80065d8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065d4:	601a      	str	r2, [r3, #0]
 80065d6:	e007      	b.n	80065e8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80065e6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065e8:	2300      	movs	r3, #0
 80065ea:	61fb      	str	r3, [r7, #28]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	61fb      	str	r3, [r7, #28]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	699b      	ldr	r3, [r3, #24]
 80065fa:	61fb      	str	r3, [r7, #28]
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	e0ac      	b.n	800675a <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800660e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006610:	2300      	movs	r3, #0
 8006612:	61bb      	str	r3, [r7, #24]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	695b      	ldr	r3, [r3, #20]
 800661a:	61bb      	str	r3, [r7, #24]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	699b      	ldr	r3, [r3, #24]
 8006622:	61bb      	str	r3, [r7, #24]
 8006624:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006634:	601a      	str	r2, [r3, #0]
 8006636:	e090      	b.n	800675a <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800663c:	b29b      	uxth	r3, r3
 800663e:	2b02      	cmp	r3, #2
 8006640:	d158      	bne.n	80066f4 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006644:	2b04      	cmp	r3, #4
 8006646:	d021      	beq.n	800668c <I2C_Master_ADDR+0x23e>
 8006648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800664a:	2b02      	cmp	r3, #2
 800664c:	d01e      	beq.n	800668c <I2C_Master_ADDR+0x23e>
 800664e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006650:	2b10      	cmp	r3, #16
 8006652:	d01b      	beq.n	800668c <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006662:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006664:	2300      	movs	r3, #0
 8006666:	617b      	str	r3, [r7, #20]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	695b      	ldr	r3, [r3, #20]
 800666e:	617b      	str	r3, [r7, #20]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	699b      	ldr	r3, [r3, #24]
 8006676:	617b      	str	r3, [r7, #20]
 8006678:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	681a      	ldr	r2, [r3, #0]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006688:	601a      	str	r2, [r3, #0]
 800668a:	e012      	b.n	80066b2 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800669a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800669c:	2300      	movs	r3, #0
 800669e:	613b      	str	r3, [r7, #16]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	613b      	str	r3, [r7, #16]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	699b      	ldr	r3, [r3, #24]
 80066ae:	613b      	str	r3, [r7, #16]
 80066b0:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066c0:	d14b      	bne.n	800675a <I2C_Master_ADDR+0x30c>
 80066c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80066c8:	d00b      	beq.n	80066e2 <I2C_Master_ADDR+0x294>
 80066ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d008      	beq.n	80066e2 <I2C_Master_ADDR+0x294>
 80066d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066d2:	2b08      	cmp	r3, #8
 80066d4:	d005      	beq.n	80066e2 <I2C_Master_ADDR+0x294>
 80066d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066d8:	2b10      	cmp	r3, #16
 80066da:	d002      	beq.n	80066e2 <I2C_Master_ADDR+0x294>
 80066dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066de:	2b20      	cmp	r3, #32
 80066e0:	d13b      	bne.n	800675a <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	685a      	ldr	r2, [r3, #4]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80066f0:	605a      	str	r2, [r3, #4]
 80066f2:	e032      	b.n	800675a <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006702:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800670e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006712:	d117      	bne.n	8006744 <I2C_Master_ADDR+0x2f6>
 8006714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006716:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800671a:	d00b      	beq.n	8006734 <I2C_Master_ADDR+0x2e6>
 800671c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800671e:	2b01      	cmp	r3, #1
 8006720:	d008      	beq.n	8006734 <I2C_Master_ADDR+0x2e6>
 8006722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006724:	2b08      	cmp	r3, #8
 8006726:	d005      	beq.n	8006734 <I2C_Master_ADDR+0x2e6>
 8006728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800672a:	2b10      	cmp	r3, #16
 800672c:	d002      	beq.n	8006734 <I2C_Master_ADDR+0x2e6>
 800672e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006730:	2b20      	cmp	r3, #32
 8006732:	d107      	bne.n	8006744 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	685a      	ldr	r2, [r3, #4]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006742:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006744:	2300      	movs	r3, #0
 8006746:	60fb      	str	r3, [r7, #12]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	695b      	ldr	r3, [r3, #20]
 800674e:	60fb      	str	r3, [r7, #12]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	699b      	ldr	r3, [r3, #24]
 8006756:	60fb      	str	r3, [r7, #12]
 8006758:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006760:	e00b      	b.n	800677a <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006762:	2300      	movs	r3, #0
 8006764:	60bb      	str	r3, [r7, #8]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	695b      	ldr	r3, [r3, #20]
 800676c:	60bb      	str	r3, [r7, #8]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	699b      	ldr	r3, [r3, #24]
 8006774:	60bb      	str	r3, [r7, #8]
 8006776:	68bb      	ldr	r3, [r7, #8]
}
 8006778:	e7ff      	b.n	800677a <I2C_Master_ADDR+0x32c>
 800677a:	bf00      	nop
 800677c:	3744      	adds	r7, #68	@ 0x44
 800677e:	46bd      	mov	sp, r7
 8006780:	bc80      	pop	{r7}
 8006782:	4770      	bx	lr

08006784 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006792:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006798:	b29b      	uxth	r3, r3
 800679a:	2b00      	cmp	r3, #0
 800679c:	d02b      	beq.n	80067f6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a2:	781a      	ldrb	r2, [r3, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ae:	1c5a      	adds	r2, r3, #1
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	3b01      	subs	r3, #1
 80067bc:	b29a      	uxth	r2, r3
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d114      	bne.n	80067f6 <I2C_SlaveTransmit_TXE+0x72>
 80067cc:	7bfb      	ldrb	r3, [r7, #15]
 80067ce:	2b29      	cmp	r3, #41	@ 0x29
 80067d0:	d111      	bne.n	80067f6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	685a      	ldr	r2, [r3, #4]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067e0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2221      	movs	r2, #33	@ 0x21
 80067e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2228      	movs	r2, #40	@ 0x28
 80067ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f7ff f9d8 	bl	8005ba6 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80067f6:	bf00      	nop
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}

080067fe <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80067fe:	b480      	push	{r7}
 8006800:	b083      	sub	sp, #12
 8006802:	af00      	add	r7, sp, #0
 8006804:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800680a:	b29b      	uxth	r3, r3
 800680c:	2b00      	cmp	r3, #0
 800680e:	d011      	beq.n	8006834 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006814:	781a      	ldrb	r2, [r3, #0]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006820:	1c5a      	adds	r2, r3, #1
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800682a:	b29b      	uxth	r3, r3
 800682c:	3b01      	subs	r3, #1
 800682e:	b29a      	uxth	r2, r3
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006834:	bf00      	nop
 8006836:	370c      	adds	r7, #12
 8006838:	46bd      	mov	sp, r7
 800683a:	bc80      	pop	{r7}
 800683c:	4770      	bx	lr

0800683e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800683e:	b580      	push	{r7, lr}
 8006840:	b084      	sub	sp, #16
 8006842:	af00      	add	r7, sp, #0
 8006844:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800684c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006852:	b29b      	uxth	r3, r3
 8006854:	2b00      	cmp	r3, #0
 8006856:	d02c      	beq.n	80068b2 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	691a      	ldr	r2, [r3, #16]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006862:	b2d2      	uxtb	r2, r2
 8006864:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800686a:	1c5a      	adds	r2, r3, #1
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006874:	b29b      	uxth	r3, r3
 8006876:	3b01      	subs	r3, #1
 8006878:	b29a      	uxth	r2, r3
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006882:	b29b      	uxth	r3, r3
 8006884:	2b00      	cmp	r3, #0
 8006886:	d114      	bne.n	80068b2 <I2C_SlaveReceive_RXNE+0x74>
 8006888:	7bfb      	ldrb	r3, [r7, #15]
 800688a:	2b2a      	cmp	r3, #42	@ 0x2a
 800688c:	d111      	bne.n	80068b2 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	685a      	ldr	r2, [r3, #4]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800689c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2222      	movs	r2, #34	@ 0x22
 80068a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2228      	movs	r2, #40	@ 0x28
 80068a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f7ff f983 	bl	8005bb8 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80068b2:	bf00      	nop
 80068b4:	3710      	adds	r7, #16
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}

080068ba <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80068ba:	b480      	push	{r7}
 80068bc:	b083      	sub	sp, #12
 80068be:	af00      	add	r7, sp, #0
 80068c0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d012      	beq.n	80068f2 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	691a      	ldr	r2, [r3, #16]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d6:	b2d2      	uxtb	r2, r2
 80068d8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068de:	1c5a      	adds	r2, r3, #1
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	3b01      	subs	r3, #1
 80068ec:	b29a      	uxth	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80068f2:	bf00      	nop
 80068f4:	370c      	adds	r7, #12
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bc80      	pop	{r7}
 80068fa:	4770      	bx	lr

080068fc <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006906:	2300      	movs	r3, #0
 8006908:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006910:	b2db      	uxtb	r3, r3
 8006912:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006916:	2b28      	cmp	r3, #40	@ 0x28
 8006918:	d127      	bne.n	800696a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	685a      	ldr	r2, [r3, #4]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006928:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	089b      	lsrs	r3, r3, #2
 800692e:	f003 0301 	and.w	r3, r3, #1
 8006932:	2b00      	cmp	r3, #0
 8006934:	d101      	bne.n	800693a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006936:	2301      	movs	r3, #1
 8006938:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	09db      	lsrs	r3, r3, #7
 800693e:	f003 0301 	and.w	r3, r3, #1
 8006942:	2b00      	cmp	r3, #0
 8006944:	d103      	bne.n	800694e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	81bb      	strh	r3, [r7, #12]
 800694c:	e002      	b.n	8006954 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	699b      	ldr	r3, [r3, #24]
 8006952:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800695c:	89ba      	ldrh	r2, [r7, #12]
 800695e:	7bfb      	ldrb	r3, [r7, #15]
 8006960:	4619      	mov	r1, r3
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f7ff f931 	bl	8005bca <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006968:	e00e      	b.n	8006988 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800696a:	2300      	movs	r3, #0
 800696c:	60bb      	str	r3, [r7, #8]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	695b      	ldr	r3, [r3, #20]
 8006974:	60bb      	str	r3, [r7, #8]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	699b      	ldr	r3, [r3, #24]
 800697c:	60bb      	str	r3, [r7, #8]
 800697e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006988:	bf00      	nop
 800698a:	3710      	adds	r7, #16
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}

08006990 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800699e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	685a      	ldr	r2, [r3, #4]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80069ae:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80069b0:	2300      	movs	r3, #0
 80069b2:	60bb      	str	r3, [r7, #8]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	695b      	ldr	r3, [r3, #20]
 80069ba:	60bb      	str	r3, [r7, #8]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f042 0201 	orr.w	r2, r2, #1
 80069ca:	601a      	str	r2, [r3, #0]
 80069cc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80069dc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069ec:	d172      	bne.n	8006ad4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80069ee:	7bfb      	ldrb	r3, [r7, #15]
 80069f0:	2b22      	cmp	r3, #34	@ 0x22
 80069f2:	d002      	beq.n	80069fa <I2C_Slave_STOPF+0x6a>
 80069f4:	7bfb      	ldrb	r3, [r7, #15]
 80069f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80069f8:	d135      	bne.n	8006a66 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	b29a      	uxth	r2, r3
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d005      	beq.n	8006a1e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a16:	f043 0204 	orr.w	r2, r3, #4
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	685a      	ldr	r2, [r3, #4]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a2c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7fd fef8 	bl	8004828 <HAL_DMA_GetState>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d049      	beq.n	8006ad2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a42:	4a69      	ldr	r2, [pc, #420]	@ (8006be8 <I2C_Slave_STOPF+0x258>)
 8006a44:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f7fd fd6e 	bl	800452c <HAL_DMA_Abort_IT>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d03d      	beq.n	8006ad2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a5c:	687a      	ldr	r2, [r7, #4]
 8006a5e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006a60:	4610      	mov	r0, r2
 8006a62:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006a64:	e035      	b.n	8006ad2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	b29a      	uxth	r2, r3
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d005      	beq.n	8006a8a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a82:	f043 0204 	orr.w	r2, r3, #4
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	685a      	ldr	r2, [r3, #4]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a98:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f7fd fec2 	bl	8004828 <HAL_DMA_GetState>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d014      	beq.n	8006ad4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006aae:	4a4e      	ldr	r2, [pc, #312]	@ (8006be8 <I2C_Slave_STOPF+0x258>)
 8006ab0:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f7fd fd38 	bl	800452c <HAL_DMA_Abort_IT>
 8006abc:	4603      	mov	r3, r0
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d008      	beq.n	8006ad4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006acc:	4610      	mov	r0, r2
 8006ace:	4798      	blx	r3
 8006ad0:	e000      	b.n	8006ad4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006ad2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d03e      	beq.n	8006b5c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	695b      	ldr	r3, [r3, #20]
 8006ae4:	f003 0304 	and.w	r3, r3, #4
 8006ae8:	2b04      	cmp	r3, #4
 8006aea:	d112      	bne.n	8006b12 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	691a      	ldr	r2, [r3, #16]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af6:	b2d2      	uxtb	r2, r2
 8006af8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006afe:	1c5a      	adds	r2, r3, #1
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	3b01      	subs	r3, #1
 8006b0c:	b29a      	uxth	r2, r3
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	695b      	ldr	r3, [r3, #20]
 8006b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b1c:	2b40      	cmp	r3, #64	@ 0x40
 8006b1e:	d112      	bne.n	8006b46 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	691a      	ldr	r2, [r3, #16]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b2a:	b2d2      	uxtb	r2, r2
 8006b2c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b32:	1c5a      	adds	r2, r3, #1
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	3b01      	subs	r3, #1
 8006b40:	b29a      	uxth	r2, r3
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d005      	beq.n	8006b5c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b54:	f043 0204 	orr.w	r2, r3, #4
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d003      	beq.n	8006b6c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f000 f843 	bl	8006bf0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006b6a:	e039      	b.n	8006be0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006b6c:	7bfb      	ldrb	r3, [r7, #15]
 8006b6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b70:	d109      	bne.n	8006b86 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2228      	movs	r2, #40	@ 0x28
 8006b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f7ff f819 	bl	8005bb8 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	2b28      	cmp	r3, #40	@ 0x28
 8006b90:	d111      	bne.n	8006bb6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a15      	ldr	r2, [pc, #84]	@ (8006bec <I2C_Slave_STOPF+0x25c>)
 8006b96:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2220      	movs	r2, #32
 8006ba2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f7ff f818 	bl	8005be4 <HAL_I2C_ListenCpltCallback>
}
 8006bb4:	e014      	b.n	8006be0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bba:	2b22      	cmp	r3, #34	@ 0x22
 8006bbc:	d002      	beq.n	8006bc4 <I2C_Slave_STOPF+0x234>
 8006bbe:	7bfb      	ldrb	r3, [r7, #15]
 8006bc0:	2b22      	cmp	r3, #34	@ 0x22
 8006bc2:	d10d      	bne.n	8006be0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2220      	movs	r2, #32
 8006bce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f7fe ffec 	bl	8005bb8 <HAL_I2C_SlaveRxCpltCallback>
}
 8006be0:	bf00      	nop
 8006be2:	3710      	adds	r7, #16
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}
 8006be8:	0800737d 	.word	0x0800737d
 8006bec:	ffff0000 	.word	0xffff0000

08006bf0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b084      	sub	sp, #16
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bfe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006c06:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006c08:	7bbb      	ldrb	r3, [r7, #14]
 8006c0a:	2b10      	cmp	r3, #16
 8006c0c:	d002      	beq.n	8006c14 <I2C_ITError+0x24>
 8006c0e:	7bbb      	ldrb	r3, [r7, #14]
 8006c10:	2b40      	cmp	r3, #64	@ 0x40
 8006c12:	d10a      	bne.n	8006c2a <I2C_ITError+0x3a>
 8006c14:	7bfb      	ldrb	r3, [r7, #15]
 8006c16:	2b22      	cmp	r3, #34	@ 0x22
 8006c18:	d107      	bne.n	8006c2a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c28:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006c2a:	7bfb      	ldrb	r3, [r7, #15]
 8006c2c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006c30:	2b28      	cmp	r3, #40	@ 0x28
 8006c32:	d107      	bne.n	8006c44 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2228      	movs	r2, #40	@ 0x28
 8006c3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006c42:	e015      	b.n	8006c70 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c52:	d00a      	beq.n	8006c6a <I2C_ITError+0x7a>
 8006c54:	7bfb      	ldrb	r3, [r7, #15]
 8006c56:	2b60      	cmp	r3, #96	@ 0x60
 8006c58:	d007      	beq.n	8006c6a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2220      	movs	r2, #32
 8006c5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c7e:	d162      	bne.n	8006d46 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	685a      	ldr	r2, [r3, #4]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c8e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c94:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d020      	beq.n	8006ce0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ca2:	4a6a      	ldr	r2, [pc, #424]	@ (8006e4c <I2C_ITError+0x25c>)
 8006ca4:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006caa:	4618      	mov	r0, r3
 8006cac:	f7fd fc3e 	bl	800452c <HAL_DMA_Abort_IT>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f000 8089 	beq.w	8006dca <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f022 0201 	bic.w	r2, r2, #1
 8006cc6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2220      	movs	r2, #32
 8006ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cd6:	687a      	ldr	r2, [r7, #4]
 8006cd8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006cda:	4610      	mov	r0, r2
 8006cdc:	4798      	blx	r3
 8006cde:	e074      	b.n	8006dca <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce4:	4a59      	ldr	r2, [pc, #356]	@ (8006e4c <I2C_ITError+0x25c>)
 8006ce6:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cec:	4618      	mov	r0, r3
 8006cee:	f7fd fc1d 	bl	800452c <HAL_DMA_Abort_IT>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d068      	beq.n	8006dca <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	695b      	ldr	r3, [r3, #20]
 8006cfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d02:	2b40      	cmp	r3, #64	@ 0x40
 8006d04:	d10b      	bne.n	8006d1e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	691a      	ldr	r2, [r3, #16]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d10:	b2d2      	uxtb	r2, r2
 8006d12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d18:	1c5a      	adds	r2, r3, #1
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 0201 	bic.w	r2, r2, #1
 8006d2c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2220      	movs	r2, #32
 8006d32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006d40:	4610      	mov	r0, r2
 8006d42:	4798      	blx	r3
 8006d44:	e041      	b.n	8006dca <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	2b60      	cmp	r3, #96	@ 0x60
 8006d50:	d125      	bne.n	8006d9e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2220      	movs	r2, #32
 8006d56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	695b      	ldr	r3, [r3, #20]
 8006d66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d6a:	2b40      	cmp	r3, #64	@ 0x40
 8006d6c:	d10b      	bne.n	8006d86 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	691a      	ldr	r2, [r3, #16]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d78:	b2d2      	uxtb	r2, r2
 8006d7a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d80:	1c5a      	adds	r2, r3, #1
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f022 0201 	bic.w	r2, r2, #1
 8006d94:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f7fe ff3f 	bl	8005c1a <HAL_I2C_AbortCpltCallback>
 8006d9c:	e015      	b.n	8006dca <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	695b      	ldr	r3, [r3, #20]
 8006da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006da8:	2b40      	cmp	r3, #64	@ 0x40
 8006daa:	d10b      	bne.n	8006dc4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	691a      	ldr	r2, [r3, #16]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006db6:	b2d2      	uxtb	r2, r2
 8006db8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dbe:	1c5a      	adds	r2, r3, #1
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f7fe ff1f 	bl	8005c08 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dce:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	f003 0301 	and.w	r3, r3, #1
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d10e      	bne.n	8006df8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d109      	bne.n	8006df8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d104      	bne.n	8006df8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d007      	beq.n	8006e08 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	685a      	ldr	r2, [r3, #4]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006e06:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e0e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e14:	f003 0304 	and.w	r3, r3, #4
 8006e18:	2b04      	cmp	r3, #4
 8006e1a:	d113      	bne.n	8006e44 <I2C_ITError+0x254>
 8006e1c:	7bfb      	ldrb	r3, [r7, #15]
 8006e1e:	2b28      	cmp	r3, #40	@ 0x28
 8006e20:	d110      	bne.n	8006e44 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	4a0a      	ldr	r2, [pc, #40]	@ (8006e50 <I2C_ITError+0x260>)
 8006e26:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2220      	movs	r2, #32
 8006e32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f7fe fed0 	bl	8005be4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006e44:	bf00      	nop
 8006e46:	3710      	adds	r7, #16
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}
 8006e4c:	0800737d 	.word	0x0800737d
 8006e50:	ffff0000 	.word	0xffff0000

08006e54 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b088      	sub	sp, #32
 8006e58:	af02      	add	r7, sp, #8
 8006e5a:	60f8      	str	r0, [r7, #12]
 8006e5c:	4608      	mov	r0, r1
 8006e5e:	4611      	mov	r1, r2
 8006e60:	461a      	mov	r2, r3
 8006e62:	4603      	mov	r3, r0
 8006e64:	817b      	strh	r3, [r7, #10]
 8006e66:	460b      	mov	r3, r1
 8006e68:	813b      	strh	r3, [r7, #8]
 8006e6a:	4613      	mov	r3, r2
 8006e6c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e80:	9300      	str	r3, [sp, #0]
 8006e82:	6a3b      	ldr	r3, [r7, #32]
 8006e84:	2200      	movs	r2, #0
 8006e86:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006e8a:	68f8      	ldr	r0, [r7, #12]
 8006e8c:	f000 fb1e 	bl	80074cc <I2C_WaitOnFlagUntilTimeout>
 8006e90:	4603      	mov	r3, r0
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d00d      	beq.n	8006eb2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ea0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ea4:	d103      	bne.n	8006eae <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006eac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006eae:	2303      	movs	r3, #3
 8006eb0:	e05f      	b.n	8006f72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006eb2:	897b      	ldrh	r3, [r7, #10]
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006ec0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec4:	6a3a      	ldr	r2, [r7, #32]
 8006ec6:	492d      	ldr	r1, [pc, #180]	@ (8006f7c <I2C_RequestMemoryWrite+0x128>)
 8006ec8:	68f8      	ldr	r0, [r7, #12]
 8006eca:	f000 fb79 	bl	80075c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d001      	beq.n	8006ed8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	e04c      	b.n	8006f72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ed8:	2300      	movs	r3, #0
 8006eda:	617b      	str	r3, [r7, #20]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	695b      	ldr	r3, [r3, #20]
 8006ee2:	617b      	str	r3, [r7, #20]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	699b      	ldr	r3, [r3, #24]
 8006eea:	617b      	str	r3, [r7, #20]
 8006eec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ef0:	6a39      	ldr	r1, [r7, #32]
 8006ef2:	68f8      	ldr	r0, [r7, #12]
 8006ef4:	f000 fc04 	bl	8007700 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d00d      	beq.n	8006f1a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f02:	2b04      	cmp	r3, #4
 8006f04:	d107      	bne.n	8006f16 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f14:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	e02b      	b.n	8006f72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006f1a:	88fb      	ldrh	r3, [r7, #6]
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d105      	bne.n	8006f2c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f20:	893b      	ldrh	r3, [r7, #8]
 8006f22:	b2da      	uxtb	r2, r3
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	611a      	str	r2, [r3, #16]
 8006f2a:	e021      	b.n	8006f70 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006f2c:	893b      	ldrh	r3, [r7, #8]
 8006f2e:	0a1b      	lsrs	r3, r3, #8
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	b2da      	uxtb	r2, r3
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f3c:	6a39      	ldr	r1, [r7, #32]
 8006f3e:	68f8      	ldr	r0, [r7, #12]
 8006f40:	f000 fbde 	bl	8007700 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00d      	beq.n	8006f66 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4e:	2b04      	cmp	r3, #4
 8006f50:	d107      	bne.n	8006f62 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f60:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006f62:	2301      	movs	r3, #1
 8006f64:	e005      	b.n	8006f72 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f66:	893b      	ldrh	r3, [r7, #8]
 8006f68:	b2da      	uxtb	r2, r3
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006f70:	2300      	movs	r3, #0
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3718      	adds	r7, #24
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}
 8006f7a:	bf00      	nop
 8006f7c:	00010002 	.word	0x00010002

08006f80 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b088      	sub	sp, #32
 8006f84:	af02      	add	r7, sp, #8
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	4608      	mov	r0, r1
 8006f8a:	4611      	mov	r1, r2
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	4603      	mov	r3, r0
 8006f90:	817b      	strh	r3, [r7, #10]
 8006f92:	460b      	mov	r3, r1
 8006f94:	813b      	strh	r3, [r7, #8]
 8006f96:	4613      	mov	r3, r2
 8006f98:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006fa8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006fb8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fbc:	9300      	str	r3, [sp, #0]
 8006fbe:	6a3b      	ldr	r3, [r7, #32]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006fc6:	68f8      	ldr	r0, [r7, #12]
 8006fc8:	f000 fa80 	bl	80074cc <I2C_WaitOnFlagUntilTimeout>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d00d      	beq.n	8006fee <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fdc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fe0:	d103      	bne.n	8006fea <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006fe8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006fea:	2303      	movs	r3, #3
 8006fec:	e0aa      	b.n	8007144 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006fee:	897b      	ldrh	r3, [r7, #10]
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	461a      	mov	r2, r3
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006ffc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007000:	6a3a      	ldr	r2, [r7, #32]
 8007002:	4952      	ldr	r1, [pc, #328]	@ (800714c <I2C_RequestMemoryRead+0x1cc>)
 8007004:	68f8      	ldr	r0, [r7, #12]
 8007006:	f000 fadb 	bl	80075c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d001      	beq.n	8007014 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	e097      	b.n	8007144 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007014:	2300      	movs	r3, #0
 8007016:	617b      	str	r3, [r7, #20]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	695b      	ldr	r3, [r3, #20]
 800701e:	617b      	str	r3, [r7, #20]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	699b      	ldr	r3, [r3, #24]
 8007026:	617b      	str	r3, [r7, #20]
 8007028:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800702a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800702c:	6a39      	ldr	r1, [r7, #32]
 800702e:	68f8      	ldr	r0, [r7, #12]
 8007030:	f000 fb66 	bl	8007700 <I2C_WaitOnTXEFlagUntilTimeout>
 8007034:	4603      	mov	r3, r0
 8007036:	2b00      	cmp	r3, #0
 8007038:	d00d      	beq.n	8007056 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800703e:	2b04      	cmp	r3, #4
 8007040:	d107      	bne.n	8007052 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007050:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e076      	b.n	8007144 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007056:	88fb      	ldrh	r3, [r7, #6]
 8007058:	2b01      	cmp	r3, #1
 800705a:	d105      	bne.n	8007068 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800705c:	893b      	ldrh	r3, [r7, #8]
 800705e:	b2da      	uxtb	r2, r3
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	611a      	str	r2, [r3, #16]
 8007066:	e021      	b.n	80070ac <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007068:	893b      	ldrh	r3, [r7, #8]
 800706a:	0a1b      	lsrs	r3, r3, #8
 800706c:	b29b      	uxth	r3, r3
 800706e:	b2da      	uxtb	r2, r3
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007076:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007078:	6a39      	ldr	r1, [r7, #32]
 800707a:	68f8      	ldr	r0, [r7, #12]
 800707c:	f000 fb40 	bl	8007700 <I2C_WaitOnTXEFlagUntilTimeout>
 8007080:	4603      	mov	r3, r0
 8007082:	2b00      	cmp	r3, #0
 8007084:	d00d      	beq.n	80070a2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800708a:	2b04      	cmp	r3, #4
 800708c:	d107      	bne.n	800709e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800709c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e050      	b.n	8007144 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80070a2:	893b      	ldrh	r3, [r7, #8]
 80070a4:	b2da      	uxtb	r2, r3
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070ae:	6a39      	ldr	r1, [r7, #32]
 80070b0:	68f8      	ldr	r0, [r7, #12]
 80070b2:	f000 fb25 	bl	8007700 <I2C_WaitOnTXEFlagUntilTimeout>
 80070b6:	4603      	mov	r3, r0
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d00d      	beq.n	80070d8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c0:	2b04      	cmp	r3, #4
 80070c2:	d107      	bne.n	80070d4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070d2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80070d4:	2301      	movs	r3, #1
 80070d6:	e035      	b.n	8007144 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80070e6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80070e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ea:	9300      	str	r3, [sp, #0]
 80070ec:	6a3b      	ldr	r3, [r7, #32]
 80070ee:	2200      	movs	r2, #0
 80070f0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80070f4:	68f8      	ldr	r0, [r7, #12]
 80070f6:	f000 f9e9 	bl	80074cc <I2C_WaitOnFlagUntilTimeout>
 80070fa:	4603      	mov	r3, r0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d00d      	beq.n	800711c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800710a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800710e:	d103      	bne.n	8007118 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007116:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007118:	2303      	movs	r3, #3
 800711a:	e013      	b.n	8007144 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800711c:	897b      	ldrh	r3, [r7, #10]
 800711e:	b2db      	uxtb	r3, r3
 8007120:	f043 0301 	orr.w	r3, r3, #1
 8007124:	b2da      	uxtb	r2, r3
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800712c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800712e:	6a3a      	ldr	r2, [r7, #32]
 8007130:	4906      	ldr	r1, [pc, #24]	@ (800714c <I2C_RequestMemoryRead+0x1cc>)
 8007132:	68f8      	ldr	r0, [r7, #12]
 8007134:	f000 fa44 	bl	80075c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007138:	4603      	mov	r3, r0
 800713a:	2b00      	cmp	r3, #0
 800713c:	d001      	beq.n	8007142 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800713e:	2301      	movs	r3, #1
 8007140:	e000      	b.n	8007144 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007142:	2300      	movs	r3, #0
}
 8007144:	4618      	mov	r0, r3
 8007146:	3718      	adds	r7, #24
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}
 800714c:	00010002 	.word	0x00010002

08007150 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b086      	sub	sp, #24
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800715c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007164:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800716c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007172:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	685a      	ldr	r2, [r3, #4]
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007182:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007188:	2b00      	cmp	r3, #0
 800718a:	d003      	beq.n	8007194 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007190:	2200      	movs	r2, #0
 8007192:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007198:	2b00      	cmp	r3, #0
 800719a:	d003      	beq.n	80071a4 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a0:	2200      	movs	r2, #0
 80071a2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80071a4:	7cfb      	ldrb	r3, [r7, #19]
 80071a6:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80071aa:	2b21      	cmp	r3, #33	@ 0x21
 80071ac:	d007      	beq.n	80071be <I2C_DMAXferCplt+0x6e>
 80071ae:	7cfb      	ldrb	r3, [r7, #19]
 80071b0:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80071b4:	2b22      	cmp	r3, #34	@ 0x22
 80071b6:	d131      	bne.n	800721c <I2C_DMAXferCplt+0xcc>
 80071b8:	7cbb      	ldrb	r3, [r7, #18]
 80071ba:	2b20      	cmp	r3, #32
 80071bc:	d12e      	bne.n	800721c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	685a      	ldr	r2, [r3, #4]
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80071cc:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	2200      	movs	r2, #0
 80071d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80071d4:	7cfb      	ldrb	r3, [r7, #19]
 80071d6:	2b29      	cmp	r3, #41	@ 0x29
 80071d8:	d10a      	bne.n	80071f0 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	2221      	movs	r2, #33	@ 0x21
 80071de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	2228      	movs	r2, #40	@ 0x28
 80071e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80071e8:	6978      	ldr	r0, [r7, #20]
 80071ea:	f7fe fcdc 	bl	8005ba6 <HAL_I2C_SlaveTxCpltCallback>
 80071ee:	e00c      	b.n	800720a <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80071f0:	7cfb      	ldrb	r3, [r7, #19]
 80071f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80071f4:	d109      	bne.n	800720a <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	2222      	movs	r2, #34	@ 0x22
 80071fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	2228      	movs	r2, #40	@ 0x28
 8007200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007204:	6978      	ldr	r0, [r7, #20]
 8007206:	f7fe fcd7 	bl	8005bb8 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	685a      	ldr	r2, [r3, #4]
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8007218:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800721a:	e074      	b.n	8007306 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007222:	b2db      	uxtb	r3, r3
 8007224:	2b00      	cmp	r3, #0
 8007226:	d06e      	beq.n	8007306 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8007228:	697b      	ldr	r3, [r7, #20]
 800722a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800722c:	b29b      	uxth	r3, r3
 800722e:	2b01      	cmp	r3, #1
 8007230:	d107      	bne.n	8007242 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007240:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	685a      	ldr	r2, [r3, #4]
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007250:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007258:	d009      	beq.n	800726e <I2C_DMAXferCplt+0x11e>
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2b08      	cmp	r3, #8
 800725e:	d006      	beq.n	800726e <I2C_DMAXferCplt+0x11e>
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007266:	d002      	beq.n	800726e <I2C_DMAXferCplt+0x11e>
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2b20      	cmp	r3, #32
 800726c:	d107      	bne.n	800727e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800727c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	685a      	ldr	r2, [r3, #4]
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800728c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	685a      	ldr	r2, [r3, #4]
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800729c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	2200      	movs	r2, #0
 80072a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d003      	beq.n	80072b4 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80072ac:	6978      	ldr	r0, [r7, #20]
 80072ae:	f7fe fcab 	bl	8005c08 <HAL_I2C_ErrorCallback>
}
 80072b2:	e028      	b.n	8007306 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	2220      	movs	r2, #32
 80072b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80072c2:	b2db      	uxtb	r3, r3
 80072c4:	2b40      	cmp	r3, #64	@ 0x40
 80072c6:	d10a      	bne.n	80072de <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	2200      	movs	r2, #0
 80072d4:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80072d6:	6978      	ldr	r0, [r7, #20]
 80072d8:	f7fa fbb2 	bl	8001a40 <HAL_I2C_MemRxCpltCallback>
}
 80072dc:	e013      	b.n	8007306 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	2200      	movs	r2, #0
 80072e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2b08      	cmp	r3, #8
 80072ea:	d002      	beq.n	80072f2 <I2C_DMAXferCplt+0x1a2>
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2b20      	cmp	r3, #32
 80072f0:	d103      	bne.n	80072fa <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	2200      	movs	r2, #0
 80072f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80072f8:	e002      	b.n	8007300 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	2212      	movs	r2, #18
 80072fe:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8007300:	6978      	ldr	r0, [r7, #20]
 8007302:	f7fe fc47 	bl	8005b94 <HAL_I2C_MasterRxCpltCallback>
}
 8007306:	bf00      	nop
 8007308:	3718      	adds	r7, #24
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}

0800730e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800730e:	b580      	push	{r7, lr}
 8007310:	b084      	sub	sp, #16
 8007312:	af00      	add	r7, sp, #0
 8007314:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800731a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007320:	2b00      	cmp	r3, #0
 8007322:	d003      	beq.n	800732c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007328:	2200      	movs	r2, #0
 800732a:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007330:	2b00      	cmp	r3, #0
 8007332:	d003      	beq.n	800733c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007338:	2200      	movs	r2, #0
 800733a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800734a:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	2200      	movs	r2, #0
 8007350:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2220      	movs	r2, #32
 8007356:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2200      	movs	r2, #0
 800735e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007366:	f043 0210 	orr.w	r2, r3, #16
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 800736e:	68f8      	ldr	r0, [r7, #12]
 8007370:	f7fe fc4a 	bl	8005c08 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007374:	bf00      	nop
 8007376:	3710      	adds	r7, #16
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b086      	sub	sp, #24
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007384:	2300      	movs	r3, #0
 8007386:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800738c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007394:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007396:	4b4b      	ldr	r3, [pc, #300]	@ (80074c4 <I2C_DMAAbort+0x148>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	08db      	lsrs	r3, r3, #3
 800739c:	4a4a      	ldr	r2, [pc, #296]	@ (80074c8 <I2C_DMAAbort+0x14c>)
 800739e:	fba2 2303 	umull	r2, r3, r2, r3
 80073a2:	0a1a      	lsrs	r2, r3, #8
 80073a4:	4613      	mov	r3, r2
 80073a6:	009b      	lsls	r3, r3, #2
 80073a8:	4413      	add	r3, r2
 80073aa:	00da      	lsls	r2, r3, #3
 80073ac:	1ad3      	subs	r3, r2, r3
 80073ae:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d106      	bne.n	80073c4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ba:	f043 0220 	orr.w	r2, r3, #32
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80073c2:	e00a      	b.n	80073da <I2C_DMAAbort+0x5e>
    }
    count--;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	3b01      	subs	r3, #1
 80073c8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073d8:	d0ea      	beq.n	80073b0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d003      	beq.n	80073ea <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073e6:	2200      	movs	r2, #0
 80073e8:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d003      	beq.n	80073fa <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073f6:	2200      	movs	r2, #0
 80073f8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	681a      	ldr	r2, [r3, #0]
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007408:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	2200      	movs	r2, #0
 800740e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007414:	2b00      	cmp	r3, #0
 8007416:	d003      	beq.n	8007420 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800741c:	2200      	movs	r2, #0
 800741e:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007424:	2b00      	cmp	r3, #0
 8007426:	d003      	beq.n	8007430 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800742c:	2200      	movs	r2, #0
 800742e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f022 0201 	bic.w	r2, r2, #1
 800743e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007446:	b2db      	uxtb	r3, r3
 8007448:	2b60      	cmp	r3, #96	@ 0x60
 800744a:	d10e      	bne.n	800746a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	2220      	movs	r2, #32
 8007450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	2200      	movs	r2, #0
 8007458:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	2200      	movs	r2, #0
 8007460:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007462:	6978      	ldr	r0, [r7, #20]
 8007464:	f7fe fbd9 	bl	8005c1a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007468:	e027      	b.n	80074ba <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800746a:	7cfb      	ldrb	r3, [r7, #19]
 800746c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007470:	2b28      	cmp	r3, #40	@ 0x28
 8007472:	d117      	bne.n	80074a4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f042 0201 	orr.w	r2, r2, #1
 8007482:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	681a      	ldr	r2, [r3, #0]
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007492:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	2200      	movs	r2, #0
 8007498:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	2228      	movs	r2, #40	@ 0x28
 800749e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80074a2:	e007      	b.n	80074b4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	2220      	movs	r2, #32
 80074a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	2200      	movs	r2, #0
 80074b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80074b4:	6978      	ldr	r0, [r7, #20]
 80074b6:	f7fe fba7 	bl	8005c08 <HAL_I2C_ErrorCallback>
}
 80074ba:	bf00      	nop
 80074bc:	3718      	adds	r7, #24
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
 80074c2:	bf00      	nop
 80074c4:	20000000 	.word	0x20000000
 80074c8:	14f8b589 	.word	0x14f8b589

080074cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b084      	sub	sp, #16
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	60f8      	str	r0, [r7, #12]
 80074d4:	60b9      	str	r1, [r7, #8]
 80074d6:	603b      	str	r3, [r7, #0]
 80074d8:	4613      	mov	r3, r2
 80074da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80074dc:	e048      	b.n	8007570 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80074e4:	d044      	beq.n	8007570 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074e6:	f7fc f9f1 	bl	80038cc <HAL_GetTick>
 80074ea:	4602      	mov	r2, r0
 80074ec:	69bb      	ldr	r3, [r7, #24]
 80074ee:	1ad3      	subs	r3, r2, r3
 80074f0:	683a      	ldr	r2, [r7, #0]
 80074f2:	429a      	cmp	r2, r3
 80074f4:	d302      	bcc.n	80074fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d139      	bne.n	8007570 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	0c1b      	lsrs	r3, r3, #16
 8007500:	b2db      	uxtb	r3, r3
 8007502:	2b01      	cmp	r3, #1
 8007504:	d10d      	bne.n	8007522 <I2C_WaitOnFlagUntilTimeout+0x56>
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	695b      	ldr	r3, [r3, #20]
 800750c:	43da      	mvns	r2, r3
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	4013      	ands	r3, r2
 8007512:	b29b      	uxth	r3, r3
 8007514:	2b00      	cmp	r3, #0
 8007516:	bf0c      	ite	eq
 8007518:	2301      	moveq	r3, #1
 800751a:	2300      	movne	r3, #0
 800751c:	b2db      	uxtb	r3, r3
 800751e:	461a      	mov	r2, r3
 8007520:	e00c      	b.n	800753c <I2C_WaitOnFlagUntilTimeout+0x70>
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	699b      	ldr	r3, [r3, #24]
 8007528:	43da      	mvns	r2, r3
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	4013      	ands	r3, r2
 800752e:	b29b      	uxth	r3, r3
 8007530:	2b00      	cmp	r3, #0
 8007532:	bf0c      	ite	eq
 8007534:	2301      	moveq	r3, #1
 8007536:	2300      	movne	r3, #0
 8007538:	b2db      	uxtb	r3, r3
 800753a:	461a      	mov	r2, r3
 800753c:	79fb      	ldrb	r3, [r7, #7]
 800753e:	429a      	cmp	r2, r3
 8007540:	d116      	bne.n	8007570 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2200      	movs	r2, #0
 8007546:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2220      	movs	r2, #32
 800754c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2200      	movs	r2, #0
 8007554:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800755c:	f043 0220 	orr.w	r2, r3, #32
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2200      	movs	r2, #0
 8007568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800756c:	2301      	movs	r3, #1
 800756e:	e023      	b.n	80075b8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	0c1b      	lsrs	r3, r3, #16
 8007574:	b2db      	uxtb	r3, r3
 8007576:	2b01      	cmp	r3, #1
 8007578:	d10d      	bne.n	8007596 <I2C_WaitOnFlagUntilTimeout+0xca>
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	695b      	ldr	r3, [r3, #20]
 8007580:	43da      	mvns	r2, r3
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	4013      	ands	r3, r2
 8007586:	b29b      	uxth	r3, r3
 8007588:	2b00      	cmp	r3, #0
 800758a:	bf0c      	ite	eq
 800758c:	2301      	moveq	r3, #1
 800758e:	2300      	movne	r3, #0
 8007590:	b2db      	uxtb	r3, r3
 8007592:	461a      	mov	r2, r3
 8007594:	e00c      	b.n	80075b0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	699b      	ldr	r3, [r3, #24]
 800759c:	43da      	mvns	r2, r3
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	4013      	ands	r3, r2
 80075a2:	b29b      	uxth	r3, r3
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	bf0c      	ite	eq
 80075a8:	2301      	moveq	r3, #1
 80075aa:	2300      	movne	r3, #0
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	461a      	mov	r2, r3
 80075b0:	79fb      	ldrb	r3, [r7, #7]
 80075b2:	429a      	cmp	r2, r3
 80075b4:	d093      	beq.n	80074de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075b6:	2300      	movs	r3, #0
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b084      	sub	sp, #16
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	60f8      	str	r0, [r7, #12]
 80075c8:	60b9      	str	r1, [r7, #8]
 80075ca:	607a      	str	r2, [r7, #4]
 80075cc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80075ce:	e071      	b.n	80076b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	695b      	ldr	r3, [r3, #20]
 80075d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075de:	d123      	bne.n	8007628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80075ee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80075f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2200      	movs	r2, #0
 80075fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2220      	movs	r2, #32
 8007604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	2200      	movs	r2, #0
 800760c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007614:	f043 0204 	orr.w	r2, r3, #4
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	e067      	b.n	80076f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800762e:	d041      	beq.n	80076b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007630:	f7fc f94c 	bl	80038cc <HAL_GetTick>
 8007634:	4602      	mov	r2, r0
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	1ad3      	subs	r3, r2, r3
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	429a      	cmp	r2, r3
 800763e:	d302      	bcc.n	8007646 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d136      	bne.n	80076b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	0c1b      	lsrs	r3, r3, #16
 800764a:	b2db      	uxtb	r3, r3
 800764c:	2b01      	cmp	r3, #1
 800764e:	d10c      	bne.n	800766a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	695b      	ldr	r3, [r3, #20]
 8007656:	43da      	mvns	r2, r3
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	4013      	ands	r3, r2
 800765c:	b29b      	uxth	r3, r3
 800765e:	2b00      	cmp	r3, #0
 8007660:	bf14      	ite	ne
 8007662:	2301      	movne	r3, #1
 8007664:	2300      	moveq	r3, #0
 8007666:	b2db      	uxtb	r3, r3
 8007668:	e00b      	b.n	8007682 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	699b      	ldr	r3, [r3, #24]
 8007670:	43da      	mvns	r2, r3
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	4013      	ands	r3, r2
 8007676:	b29b      	uxth	r3, r3
 8007678:	2b00      	cmp	r3, #0
 800767a:	bf14      	ite	ne
 800767c:	2301      	movne	r3, #1
 800767e:	2300      	moveq	r3, #0
 8007680:	b2db      	uxtb	r3, r3
 8007682:	2b00      	cmp	r3, #0
 8007684:	d016      	beq.n	80076b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2200      	movs	r2, #0
 800768a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2220      	movs	r2, #32
 8007690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2200      	movs	r2, #0
 8007698:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076a0:	f043 0220 	orr.w	r2, r3, #32
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	2200      	movs	r2, #0
 80076ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e021      	b.n	80076f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	0c1b      	lsrs	r3, r3, #16
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	2b01      	cmp	r3, #1
 80076bc:	d10c      	bne.n	80076d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	695b      	ldr	r3, [r3, #20]
 80076c4:	43da      	mvns	r2, r3
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	4013      	ands	r3, r2
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	bf14      	ite	ne
 80076d0:	2301      	movne	r3, #1
 80076d2:	2300      	moveq	r3, #0
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	e00b      	b.n	80076f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	699b      	ldr	r3, [r3, #24]
 80076de:	43da      	mvns	r2, r3
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	4013      	ands	r3, r2
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	bf14      	ite	ne
 80076ea:	2301      	movne	r3, #1
 80076ec:	2300      	moveq	r3, #0
 80076ee:	b2db      	uxtb	r3, r3
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f47f af6d 	bne.w	80075d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80076f6:	2300      	movs	r3, #0
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3710      	adds	r7, #16
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	60f8      	str	r0, [r7, #12]
 8007708:	60b9      	str	r1, [r7, #8]
 800770a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800770c:	e034      	b.n	8007778 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800770e:	68f8      	ldr	r0, [r7, #12]
 8007710:	f000 f915 	bl	800793e <I2C_IsAcknowledgeFailed>
 8007714:	4603      	mov	r3, r0
 8007716:	2b00      	cmp	r3, #0
 8007718:	d001      	beq.n	800771e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800771a:	2301      	movs	r3, #1
 800771c:	e034      	b.n	8007788 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007724:	d028      	beq.n	8007778 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007726:	f7fc f8d1 	bl	80038cc <HAL_GetTick>
 800772a:	4602      	mov	r2, r0
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	1ad3      	subs	r3, r2, r3
 8007730:	68ba      	ldr	r2, [r7, #8]
 8007732:	429a      	cmp	r2, r3
 8007734:	d302      	bcc.n	800773c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d11d      	bne.n	8007778 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	695b      	ldr	r3, [r3, #20]
 8007742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007746:	2b80      	cmp	r3, #128	@ 0x80
 8007748:	d016      	beq.n	8007778 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2200      	movs	r2, #0
 800774e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2220      	movs	r2, #32
 8007754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	2200      	movs	r2, #0
 800775c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007764:	f043 0220 	orr.w	r2, r3, #32
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	2200      	movs	r2, #0
 8007770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	e007      	b.n	8007788 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	695b      	ldr	r3, [r3, #20]
 800777e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007782:	2b80      	cmp	r3, #128	@ 0x80
 8007784:	d1c3      	bne.n	800770e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007786:	2300      	movs	r3, #0
}
 8007788:	4618      	mov	r0, r3
 800778a:	3710      	adds	r7, #16
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b084      	sub	sp, #16
 8007794:	af00      	add	r7, sp, #0
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	60b9      	str	r1, [r7, #8]
 800779a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800779c:	e034      	b.n	8007808 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800779e:	68f8      	ldr	r0, [r7, #12]
 80077a0:	f000 f8cd 	bl	800793e <I2C_IsAcknowledgeFailed>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d001      	beq.n	80077ae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	e034      	b.n	8007818 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077b4:	d028      	beq.n	8007808 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077b6:	f7fc f889 	bl	80038cc <HAL_GetTick>
 80077ba:	4602      	mov	r2, r0
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	1ad3      	subs	r3, r2, r3
 80077c0:	68ba      	ldr	r2, [r7, #8]
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d302      	bcc.n	80077cc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d11d      	bne.n	8007808 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	695b      	ldr	r3, [r3, #20]
 80077d2:	f003 0304 	and.w	r3, r3, #4
 80077d6:	2b04      	cmp	r3, #4
 80077d8:	d016      	beq.n	8007808 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2200      	movs	r2, #0
 80077de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2220      	movs	r2, #32
 80077e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2200      	movs	r2, #0
 80077ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077f4:	f043 0220 	orr.w	r2, r3, #32
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2200      	movs	r2, #0
 8007800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	e007      	b.n	8007818 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	695b      	ldr	r3, [r3, #20]
 800780e:	f003 0304 	and.w	r3, r3, #4
 8007812:	2b04      	cmp	r3, #4
 8007814:	d1c3      	bne.n	800779e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007816:	2300      	movs	r3, #0
}
 8007818:	4618      	mov	r0, r3
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007820:	b480      	push	{r7}
 8007822:	b085      	sub	sp, #20
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007828:	2300      	movs	r3, #0
 800782a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800782c:	4b13      	ldr	r3, [pc, #76]	@ (800787c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	08db      	lsrs	r3, r3, #3
 8007832:	4a13      	ldr	r2, [pc, #76]	@ (8007880 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007834:	fba2 2303 	umull	r2, r3, r2, r3
 8007838:	0a1a      	lsrs	r2, r3, #8
 800783a:	4613      	mov	r3, r2
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	4413      	add	r3, r2
 8007840:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	3b01      	subs	r3, #1
 8007846:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d107      	bne.n	800785e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007852:	f043 0220 	orr.w	r2, r3, #32
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e008      	b.n	8007870 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007868:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800786c:	d0e9      	beq.n	8007842 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800786e:	2300      	movs	r3, #0
}
 8007870:	4618      	mov	r0, r3
 8007872:	3714      	adds	r7, #20
 8007874:	46bd      	mov	sp, r7
 8007876:	bc80      	pop	{r7}
 8007878:	4770      	bx	lr
 800787a:	bf00      	nop
 800787c:	20000000 	.word	0x20000000
 8007880:	14f8b589 	.word	0x14f8b589

08007884 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b084      	sub	sp, #16
 8007888:	af00      	add	r7, sp, #0
 800788a:	60f8      	str	r0, [r7, #12]
 800788c:	60b9      	str	r1, [r7, #8]
 800788e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007890:	e049      	b.n	8007926 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	695b      	ldr	r3, [r3, #20]
 8007898:	f003 0310 	and.w	r3, r3, #16
 800789c:	2b10      	cmp	r3, #16
 800789e:	d119      	bne.n	80078d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f06f 0210 	mvn.w	r2, #16
 80078a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	2200      	movs	r2, #0
 80078ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2220      	movs	r2, #32
 80078b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2200      	movs	r2, #0
 80078cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80078d0:	2301      	movs	r3, #1
 80078d2:	e030      	b.n	8007936 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078d4:	f7fb fffa 	bl	80038cc <HAL_GetTick>
 80078d8:	4602      	mov	r2, r0
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	1ad3      	subs	r3, r2, r3
 80078de:	68ba      	ldr	r2, [r7, #8]
 80078e0:	429a      	cmp	r2, r3
 80078e2:	d302      	bcc.n	80078ea <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d11d      	bne.n	8007926 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	695b      	ldr	r3, [r3, #20]
 80078f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078f4:	2b40      	cmp	r3, #64	@ 0x40
 80078f6:	d016      	beq.n	8007926 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2220      	movs	r2, #32
 8007902:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2200      	movs	r2, #0
 800790a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007912:	f043 0220 	orr.w	r2, r3, #32
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2200      	movs	r2, #0
 800791e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	e007      	b.n	8007936 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	695b      	ldr	r3, [r3, #20]
 800792c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007930:	2b40      	cmp	r3, #64	@ 0x40
 8007932:	d1ae      	bne.n	8007892 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007934:	2300      	movs	r3, #0
}
 8007936:	4618      	mov	r0, r3
 8007938:	3710      	adds	r7, #16
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}

0800793e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800793e:	b480      	push	{r7}
 8007940:	b083      	sub	sp, #12
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	695b      	ldr	r3, [r3, #20]
 800794c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007950:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007954:	d11b      	bne.n	800798e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800795e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2200      	movs	r2, #0
 8007964:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2220      	movs	r2, #32
 800796a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800797a:	f043 0204 	orr.w	r2, r3, #4
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2200      	movs	r2, #0
 8007986:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	e000      	b.n	8007990 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800798e:	2300      	movs	r3, #0
}
 8007990:	4618      	mov	r0, r3
 8007992:	370c      	adds	r7, #12
 8007994:	46bd      	mov	sp, r7
 8007996:	bc80      	pop	{r7}
 8007998:	4770      	bx	lr

0800799a <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800799a:	b480      	push	{r7}
 800799c:	b083      	sub	sp, #12
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079a6:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80079aa:	d103      	bne.n	80079b4 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2201      	movs	r2, #1
 80079b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80079b2:	e007      	b.n	80079c4 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079b8:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80079bc:	d102      	bne.n	80079c4 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2208      	movs	r2, #8
 80079c2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80079c4:	bf00      	nop
 80079c6:	370c      	adds	r7, #12
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bc80      	pop	{r7}
 80079cc:	4770      	bx	lr
	...

080079d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b086      	sub	sp, #24
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d101      	bne.n	80079e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80079de:	2301      	movs	r3, #1
 80079e0:	e272      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f003 0301 	and.w	r3, r3, #1
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	f000 8087 	beq.w	8007afe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80079f0:	4b92      	ldr	r3, [pc, #584]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	f003 030c 	and.w	r3, r3, #12
 80079f8:	2b04      	cmp	r3, #4
 80079fa:	d00c      	beq.n	8007a16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80079fc:	4b8f      	ldr	r3, [pc, #572]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	f003 030c 	and.w	r3, r3, #12
 8007a04:	2b08      	cmp	r3, #8
 8007a06:	d112      	bne.n	8007a2e <HAL_RCC_OscConfig+0x5e>
 8007a08:	4b8c      	ldr	r3, [pc, #560]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a14:	d10b      	bne.n	8007a2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a16:	4b89      	ldr	r3, [pc, #548]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d06c      	beq.n	8007afc <HAL_RCC_OscConfig+0x12c>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d168      	bne.n	8007afc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	e24c      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a36:	d106      	bne.n	8007a46 <HAL_RCC_OscConfig+0x76>
 8007a38:	4b80      	ldr	r3, [pc, #512]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a7f      	ldr	r2, [pc, #508]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a42:	6013      	str	r3, [r2, #0]
 8007a44:	e02e      	b.n	8007aa4 <HAL_RCC_OscConfig+0xd4>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d10c      	bne.n	8007a68 <HAL_RCC_OscConfig+0x98>
 8007a4e:	4b7b      	ldr	r3, [pc, #492]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a7a      	ldr	r2, [pc, #488]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a58:	6013      	str	r3, [r2, #0]
 8007a5a:	4b78      	ldr	r3, [pc, #480]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4a77      	ldr	r2, [pc, #476]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007a64:	6013      	str	r3, [r2, #0]
 8007a66:	e01d      	b.n	8007aa4 <HAL_RCC_OscConfig+0xd4>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007a70:	d10c      	bne.n	8007a8c <HAL_RCC_OscConfig+0xbc>
 8007a72:	4b72      	ldr	r3, [pc, #456]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a71      	ldr	r2, [pc, #452]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007a7c:	6013      	str	r3, [r2, #0]
 8007a7e:	4b6f      	ldr	r3, [pc, #444]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4a6e      	ldr	r2, [pc, #440]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a88:	6013      	str	r3, [r2, #0]
 8007a8a:	e00b      	b.n	8007aa4 <HAL_RCC_OscConfig+0xd4>
 8007a8c:	4b6b      	ldr	r3, [pc, #428]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a6a      	ldr	r2, [pc, #424]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a96:	6013      	str	r3, [r2, #0]
 8007a98:	4b68      	ldr	r3, [pc, #416]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4a67      	ldr	r2, [pc, #412]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007a9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007aa2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d013      	beq.n	8007ad4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007aac:	f7fb ff0e 	bl	80038cc <HAL_GetTick>
 8007ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ab2:	e008      	b.n	8007ac6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ab4:	f7fb ff0a 	bl	80038cc <HAL_GetTick>
 8007ab8:	4602      	mov	r2, r0
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	1ad3      	subs	r3, r2, r3
 8007abe:	2b64      	cmp	r3, #100	@ 0x64
 8007ac0:	d901      	bls.n	8007ac6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007ac2:	2303      	movs	r3, #3
 8007ac4:	e200      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ac6:	4b5d      	ldr	r3, [pc, #372]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d0f0      	beq.n	8007ab4 <HAL_RCC_OscConfig+0xe4>
 8007ad2:	e014      	b.n	8007afe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ad4:	f7fb fefa 	bl	80038cc <HAL_GetTick>
 8007ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ada:	e008      	b.n	8007aee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007adc:	f7fb fef6 	bl	80038cc <HAL_GetTick>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	1ad3      	subs	r3, r2, r3
 8007ae6:	2b64      	cmp	r3, #100	@ 0x64
 8007ae8:	d901      	bls.n	8007aee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8007aea:	2303      	movs	r3, #3
 8007aec:	e1ec      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007aee:	4b53      	ldr	r3, [pc, #332]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d1f0      	bne.n	8007adc <HAL_RCC_OscConfig+0x10c>
 8007afa:	e000      	b.n	8007afe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007afc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f003 0302 	and.w	r3, r3, #2
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d063      	beq.n	8007bd2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007b0a:	4b4c      	ldr	r3, [pc, #304]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	f003 030c 	and.w	r3, r3, #12
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d00b      	beq.n	8007b2e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007b16:	4b49      	ldr	r3, [pc, #292]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	f003 030c 	and.w	r3, r3, #12
 8007b1e:	2b08      	cmp	r3, #8
 8007b20:	d11c      	bne.n	8007b5c <HAL_RCC_OscConfig+0x18c>
 8007b22:	4b46      	ldr	r3, [pc, #280]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d116      	bne.n	8007b5c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b2e:	4b43      	ldr	r3, [pc, #268]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f003 0302 	and.w	r3, r3, #2
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d005      	beq.n	8007b46 <HAL_RCC_OscConfig+0x176>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	691b      	ldr	r3, [r3, #16]
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	d001      	beq.n	8007b46 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007b42:	2301      	movs	r3, #1
 8007b44:	e1c0      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b46:	4b3d      	ldr	r3, [pc, #244]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	695b      	ldr	r3, [r3, #20]
 8007b52:	00db      	lsls	r3, r3, #3
 8007b54:	4939      	ldr	r1, [pc, #228]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007b56:	4313      	orrs	r3, r2
 8007b58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b5a:	e03a      	b.n	8007bd2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	691b      	ldr	r3, [r3, #16]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d020      	beq.n	8007ba6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007b64:	4b36      	ldr	r3, [pc, #216]	@ (8007c40 <HAL_RCC_OscConfig+0x270>)
 8007b66:	2201      	movs	r2, #1
 8007b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b6a:	f7fb feaf 	bl	80038cc <HAL_GetTick>
 8007b6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b70:	e008      	b.n	8007b84 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b72:	f7fb feab 	bl	80038cc <HAL_GetTick>
 8007b76:	4602      	mov	r2, r0
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	1ad3      	subs	r3, r2, r3
 8007b7c:	2b02      	cmp	r3, #2
 8007b7e:	d901      	bls.n	8007b84 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007b80:	2303      	movs	r3, #3
 8007b82:	e1a1      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b84:	4b2d      	ldr	r3, [pc, #180]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f003 0302 	and.w	r3, r3, #2
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d0f0      	beq.n	8007b72 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b90:	4b2a      	ldr	r3, [pc, #168]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	695b      	ldr	r3, [r3, #20]
 8007b9c:	00db      	lsls	r3, r3, #3
 8007b9e:	4927      	ldr	r1, [pc, #156]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007ba0:	4313      	orrs	r3, r2
 8007ba2:	600b      	str	r3, [r1, #0]
 8007ba4:	e015      	b.n	8007bd2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007ba6:	4b26      	ldr	r3, [pc, #152]	@ (8007c40 <HAL_RCC_OscConfig+0x270>)
 8007ba8:	2200      	movs	r2, #0
 8007baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bac:	f7fb fe8e 	bl	80038cc <HAL_GetTick>
 8007bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007bb2:	e008      	b.n	8007bc6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007bb4:	f7fb fe8a 	bl	80038cc <HAL_GetTick>
 8007bb8:	4602      	mov	r2, r0
 8007bba:	693b      	ldr	r3, [r7, #16]
 8007bbc:	1ad3      	subs	r3, r2, r3
 8007bbe:	2b02      	cmp	r3, #2
 8007bc0:	d901      	bls.n	8007bc6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007bc2:	2303      	movs	r3, #3
 8007bc4:	e180      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007bc6:	4b1d      	ldr	r3, [pc, #116]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f003 0302 	and.w	r3, r3, #2
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d1f0      	bne.n	8007bb4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f003 0308 	and.w	r3, r3, #8
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d03a      	beq.n	8007c54 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	699b      	ldr	r3, [r3, #24]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d019      	beq.n	8007c1a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007be6:	4b17      	ldr	r3, [pc, #92]	@ (8007c44 <HAL_RCC_OscConfig+0x274>)
 8007be8:	2201      	movs	r2, #1
 8007bea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007bec:	f7fb fe6e 	bl	80038cc <HAL_GetTick>
 8007bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007bf2:	e008      	b.n	8007c06 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007bf4:	f7fb fe6a 	bl	80038cc <HAL_GetTick>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	693b      	ldr	r3, [r7, #16]
 8007bfc:	1ad3      	subs	r3, r2, r3
 8007bfe:	2b02      	cmp	r3, #2
 8007c00:	d901      	bls.n	8007c06 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007c02:	2303      	movs	r3, #3
 8007c04:	e160      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c06:	4b0d      	ldr	r3, [pc, #52]	@ (8007c3c <HAL_RCC_OscConfig+0x26c>)
 8007c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c0a:	f003 0302 	and.w	r3, r3, #2
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d0f0      	beq.n	8007bf4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007c12:	2001      	movs	r0, #1
 8007c14:	f000 face 	bl	80081b4 <RCC_Delay>
 8007c18:	e01c      	b.n	8007c54 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8007c44 <HAL_RCC_OscConfig+0x274>)
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c20:	f7fb fe54 	bl	80038cc <HAL_GetTick>
 8007c24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c26:	e00f      	b.n	8007c48 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c28:	f7fb fe50 	bl	80038cc <HAL_GetTick>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	1ad3      	subs	r3, r2, r3
 8007c32:	2b02      	cmp	r3, #2
 8007c34:	d908      	bls.n	8007c48 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007c36:	2303      	movs	r3, #3
 8007c38:	e146      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
 8007c3a:	bf00      	nop
 8007c3c:	40021000 	.word	0x40021000
 8007c40:	42420000 	.word	0x42420000
 8007c44:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c48:	4b92      	ldr	r3, [pc, #584]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c4c:	f003 0302 	and.w	r3, r3, #2
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d1e9      	bne.n	8007c28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f003 0304 	and.w	r3, r3, #4
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	f000 80a6 	beq.w	8007dae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007c62:	2300      	movs	r3, #0
 8007c64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c66:	4b8b      	ldr	r3, [pc, #556]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007c68:	69db      	ldr	r3, [r3, #28]
 8007c6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d10d      	bne.n	8007c8e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c72:	4b88      	ldr	r3, [pc, #544]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007c74:	69db      	ldr	r3, [r3, #28]
 8007c76:	4a87      	ldr	r2, [pc, #540]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007c78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c7c:	61d3      	str	r3, [r2, #28]
 8007c7e:	4b85      	ldr	r3, [pc, #532]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007c80:	69db      	ldr	r3, [r3, #28]
 8007c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c86:	60bb      	str	r3, [r7, #8]
 8007c88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c8e:	4b82      	ldr	r3, [pc, #520]	@ (8007e98 <HAL_RCC_OscConfig+0x4c8>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d118      	bne.n	8007ccc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007c9a:	4b7f      	ldr	r3, [pc, #508]	@ (8007e98 <HAL_RCC_OscConfig+0x4c8>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4a7e      	ldr	r2, [pc, #504]	@ (8007e98 <HAL_RCC_OscConfig+0x4c8>)
 8007ca0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ca4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007ca6:	f7fb fe11 	bl	80038cc <HAL_GetTick>
 8007caa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007cac:	e008      	b.n	8007cc0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007cae:	f7fb fe0d 	bl	80038cc <HAL_GetTick>
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	1ad3      	subs	r3, r2, r3
 8007cb8:	2b64      	cmp	r3, #100	@ 0x64
 8007cba:	d901      	bls.n	8007cc0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007cbc:	2303      	movs	r3, #3
 8007cbe:	e103      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007cc0:	4b75      	ldr	r3, [pc, #468]	@ (8007e98 <HAL_RCC_OscConfig+0x4c8>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d0f0      	beq.n	8007cae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	68db      	ldr	r3, [r3, #12]
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d106      	bne.n	8007ce2 <HAL_RCC_OscConfig+0x312>
 8007cd4:	4b6f      	ldr	r3, [pc, #444]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007cd6:	6a1b      	ldr	r3, [r3, #32]
 8007cd8:	4a6e      	ldr	r2, [pc, #440]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007cda:	f043 0301 	orr.w	r3, r3, #1
 8007cde:	6213      	str	r3, [r2, #32]
 8007ce0:	e02d      	b.n	8007d3e <HAL_RCC_OscConfig+0x36e>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	68db      	ldr	r3, [r3, #12]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d10c      	bne.n	8007d04 <HAL_RCC_OscConfig+0x334>
 8007cea:	4b6a      	ldr	r3, [pc, #424]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007cec:	6a1b      	ldr	r3, [r3, #32]
 8007cee:	4a69      	ldr	r2, [pc, #420]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007cf0:	f023 0301 	bic.w	r3, r3, #1
 8007cf4:	6213      	str	r3, [r2, #32]
 8007cf6:	4b67      	ldr	r3, [pc, #412]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007cf8:	6a1b      	ldr	r3, [r3, #32]
 8007cfa:	4a66      	ldr	r2, [pc, #408]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007cfc:	f023 0304 	bic.w	r3, r3, #4
 8007d00:	6213      	str	r3, [r2, #32]
 8007d02:	e01c      	b.n	8007d3e <HAL_RCC_OscConfig+0x36e>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	68db      	ldr	r3, [r3, #12]
 8007d08:	2b05      	cmp	r3, #5
 8007d0a:	d10c      	bne.n	8007d26 <HAL_RCC_OscConfig+0x356>
 8007d0c:	4b61      	ldr	r3, [pc, #388]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007d0e:	6a1b      	ldr	r3, [r3, #32]
 8007d10:	4a60      	ldr	r2, [pc, #384]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007d12:	f043 0304 	orr.w	r3, r3, #4
 8007d16:	6213      	str	r3, [r2, #32]
 8007d18:	4b5e      	ldr	r3, [pc, #376]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007d1a:	6a1b      	ldr	r3, [r3, #32]
 8007d1c:	4a5d      	ldr	r2, [pc, #372]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007d1e:	f043 0301 	orr.w	r3, r3, #1
 8007d22:	6213      	str	r3, [r2, #32]
 8007d24:	e00b      	b.n	8007d3e <HAL_RCC_OscConfig+0x36e>
 8007d26:	4b5b      	ldr	r3, [pc, #364]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007d28:	6a1b      	ldr	r3, [r3, #32]
 8007d2a:	4a5a      	ldr	r2, [pc, #360]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007d2c:	f023 0301 	bic.w	r3, r3, #1
 8007d30:	6213      	str	r3, [r2, #32]
 8007d32:	4b58      	ldr	r3, [pc, #352]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007d34:	6a1b      	ldr	r3, [r3, #32]
 8007d36:	4a57      	ldr	r2, [pc, #348]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007d38:	f023 0304 	bic.w	r3, r3, #4
 8007d3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	68db      	ldr	r3, [r3, #12]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d015      	beq.n	8007d72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d46:	f7fb fdc1 	bl	80038cc <HAL_GetTick>
 8007d4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d4c:	e00a      	b.n	8007d64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d4e:	f7fb fdbd 	bl	80038cc <HAL_GetTick>
 8007d52:	4602      	mov	r2, r0
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	1ad3      	subs	r3, r2, r3
 8007d58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d901      	bls.n	8007d64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007d60:	2303      	movs	r3, #3
 8007d62:	e0b1      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d64:	4b4b      	ldr	r3, [pc, #300]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007d66:	6a1b      	ldr	r3, [r3, #32]
 8007d68:	f003 0302 	and.w	r3, r3, #2
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d0ee      	beq.n	8007d4e <HAL_RCC_OscConfig+0x37e>
 8007d70:	e014      	b.n	8007d9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d72:	f7fb fdab 	bl	80038cc <HAL_GetTick>
 8007d76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d78:	e00a      	b.n	8007d90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d7a:	f7fb fda7 	bl	80038cc <HAL_GetTick>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	1ad3      	subs	r3, r2, r3
 8007d84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d901      	bls.n	8007d90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007d8c:	2303      	movs	r3, #3
 8007d8e:	e09b      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d90:	4b40      	ldr	r3, [pc, #256]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007d92:	6a1b      	ldr	r3, [r3, #32]
 8007d94:	f003 0302 	and.w	r3, r3, #2
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d1ee      	bne.n	8007d7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007d9c:	7dfb      	ldrb	r3, [r7, #23]
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d105      	bne.n	8007dae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007da2:	4b3c      	ldr	r3, [pc, #240]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007da4:	69db      	ldr	r3, [r3, #28]
 8007da6:	4a3b      	ldr	r2, [pc, #236]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007da8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007dac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	69db      	ldr	r3, [r3, #28]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	f000 8087 	beq.w	8007ec6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007db8:	4b36      	ldr	r3, [pc, #216]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	f003 030c 	and.w	r3, r3, #12
 8007dc0:	2b08      	cmp	r3, #8
 8007dc2:	d061      	beq.n	8007e88 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	69db      	ldr	r3, [r3, #28]
 8007dc8:	2b02      	cmp	r3, #2
 8007dca:	d146      	bne.n	8007e5a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007dcc:	4b33      	ldr	r3, [pc, #204]	@ (8007e9c <HAL_RCC_OscConfig+0x4cc>)
 8007dce:	2200      	movs	r2, #0
 8007dd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dd2:	f7fb fd7b 	bl	80038cc <HAL_GetTick>
 8007dd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007dd8:	e008      	b.n	8007dec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007dda:	f7fb fd77 	bl	80038cc <HAL_GetTick>
 8007dde:	4602      	mov	r2, r0
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	1ad3      	subs	r3, r2, r3
 8007de4:	2b02      	cmp	r3, #2
 8007de6:	d901      	bls.n	8007dec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007de8:	2303      	movs	r3, #3
 8007dea:	e06d      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007dec:	4b29      	ldr	r3, [pc, #164]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d1f0      	bne.n	8007dda <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6a1b      	ldr	r3, [r3, #32]
 8007dfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e00:	d108      	bne.n	8007e14 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007e02:	4b24      	ldr	r3, [pc, #144]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	4921      	ldr	r1, [pc, #132]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007e10:	4313      	orrs	r3, r2
 8007e12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007e14:	4b1f      	ldr	r3, [pc, #124]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6a19      	ldr	r1, [r3, #32]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e24:	430b      	orrs	r3, r1
 8007e26:	491b      	ldr	r1, [pc, #108]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8007e9c <HAL_RCC_OscConfig+0x4cc>)
 8007e2e:	2201      	movs	r2, #1
 8007e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e32:	f7fb fd4b 	bl	80038cc <HAL_GetTick>
 8007e36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007e38:	e008      	b.n	8007e4c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e3a:	f7fb fd47 	bl	80038cc <HAL_GetTick>
 8007e3e:	4602      	mov	r2, r0
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	1ad3      	subs	r3, r2, r3
 8007e44:	2b02      	cmp	r3, #2
 8007e46:	d901      	bls.n	8007e4c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007e48:	2303      	movs	r3, #3
 8007e4a:	e03d      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007e4c:	4b11      	ldr	r3, [pc, #68]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d0f0      	beq.n	8007e3a <HAL_RCC_OscConfig+0x46a>
 8007e58:	e035      	b.n	8007ec6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e5a:	4b10      	ldr	r3, [pc, #64]	@ (8007e9c <HAL_RCC_OscConfig+0x4cc>)
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e60:	f7fb fd34 	bl	80038cc <HAL_GetTick>
 8007e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007e66:	e008      	b.n	8007e7a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e68:	f7fb fd30 	bl	80038cc <HAL_GetTick>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	1ad3      	subs	r3, r2, r3
 8007e72:	2b02      	cmp	r3, #2
 8007e74:	d901      	bls.n	8007e7a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007e76:	2303      	movs	r3, #3
 8007e78:	e026      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007e7a:	4b06      	ldr	r3, [pc, #24]	@ (8007e94 <HAL_RCC_OscConfig+0x4c4>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d1f0      	bne.n	8007e68 <HAL_RCC_OscConfig+0x498>
 8007e86:	e01e      	b.n	8007ec6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	69db      	ldr	r3, [r3, #28]
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d107      	bne.n	8007ea0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007e90:	2301      	movs	r3, #1
 8007e92:	e019      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
 8007e94:	40021000 	.word	0x40021000
 8007e98:	40007000 	.word	0x40007000
 8007e9c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8007ed0 <HAL_RCC_OscConfig+0x500>)
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6a1b      	ldr	r3, [r3, #32]
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d106      	bne.n	8007ec2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d001      	beq.n	8007ec6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	e000      	b.n	8007ec8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8007ec6:	2300      	movs	r3, #0
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3718      	adds	r7, #24
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}
 8007ed0:	40021000 	.word	0x40021000

08007ed4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b084      	sub	sp, #16
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
 8007edc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d101      	bne.n	8007ee8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e0d0      	b.n	800808a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007ee8:	4b6a      	ldr	r3, [pc, #424]	@ (8008094 <HAL_RCC_ClockConfig+0x1c0>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f003 0307 	and.w	r3, r3, #7
 8007ef0:	683a      	ldr	r2, [r7, #0]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d910      	bls.n	8007f18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ef6:	4b67      	ldr	r3, [pc, #412]	@ (8008094 <HAL_RCC_ClockConfig+0x1c0>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f023 0207 	bic.w	r2, r3, #7
 8007efe:	4965      	ldr	r1, [pc, #404]	@ (8008094 <HAL_RCC_ClockConfig+0x1c0>)
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	4313      	orrs	r3, r2
 8007f04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f06:	4b63      	ldr	r3, [pc, #396]	@ (8008094 <HAL_RCC_ClockConfig+0x1c0>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f003 0307 	and.w	r3, r3, #7
 8007f0e:	683a      	ldr	r2, [r7, #0]
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d001      	beq.n	8007f18 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007f14:	2301      	movs	r3, #1
 8007f16:	e0b8      	b.n	800808a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 0302 	and.w	r3, r3, #2
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d020      	beq.n	8007f66 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f003 0304 	and.w	r3, r3, #4
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d005      	beq.n	8007f3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007f30:	4b59      	ldr	r3, [pc, #356]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	4a58      	ldr	r2, [pc, #352]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 8007f36:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007f3a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f003 0308 	and.w	r3, r3, #8
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d005      	beq.n	8007f54 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007f48:	4b53      	ldr	r3, [pc, #332]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 8007f4a:	685b      	ldr	r3, [r3, #4]
 8007f4c:	4a52      	ldr	r2, [pc, #328]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 8007f4e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8007f52:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f54:	4b50      	ldr	r3, [pc, #320]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	494d      	ldr	r1, [pc, #308]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 8007f62:	4313      	orrs	r3, r2
 8007f64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f003 0301 	and.w	r3, r3, #1
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d040      	beq.n	8007ff4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	2b01      	cmp	r3, #1
 8007f78:	d107      	bne.n	8007f8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007f7a:	4b47      	ldr	r3, [pc, #284]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d115      	bne.n	8007fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	e07f      	b.n	800808a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	2b02      	cmp	r3, #2
 8007f90:	d107      	bne.n	8007fa2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f92:	4b41      	ldr	r3, [pc, #260]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d109      	bne.n	8007fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	e073      	b.n	800808a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007fa2:	4b3d      	ldr	r3, [pc, #244]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f003 0302 	and.w	r3, r3, #2
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d101      	bne.n	8007fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e06b      	b.n	800808a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007fb2:	4b39      	ldr	r3, [pc, #228]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	f023 0203 	bic.w	r2, r3, #3
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	4936      	ldr	r1, [pc, #216]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007fc4:	f7fb fc82 	bl	80038cc <HAL_GetTick>
 8007fc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fca:	e00a      	b.n	8007fe2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007fcc:	f7fb fc7e 	bl	80038cc <HAL_GetTick>
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	1ad3      	subs	r3, r2, r3
 8007fd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d901      	bls.n	8007fe2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007fde:	2303      	movs	r3, #3
 8007fe0:	e053      	b.n	800808a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fe2:	4b2d      	ldr	r3, [pc, #180]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 8007fe4:	685b      	ldr	r3, [r3, #4]
 8007fe6:	f003 020c 	and.w	r2, r3, #12
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	009b      	lsls	r3, r3, #2
 8007ff0:	429a      	cmp	r2, r3
 8007ff2:	d1eb      	bne.n	8007fcc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007ff4:	4b27      	ldr	r3, [pc, #156]	@ (8008094 <HAL_RCC_ClockConfig+0x1c0>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f003 0307 	and.w	r3, r3, #7
 8007ffc:	683a      	ldr	r2, [r7, #0]
 8007ffe:	429a      	cmp	r2, r3
 8008000:	d210      	bcs.n	8008024 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008002:	4b24      	ldr	r3, [pc, #144]	@ (8008094 <HAL_RCC_ClockConfig+0x1c0>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f023 0207 	bic.w	r2, r3, #7
 800800a:	4922      	ldr	r1, [pc, #136]	@ (8008094 <HAL_RCC_ClockConfig+0x1c0>)
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	4313      	orrs	r3, r2
 8008010:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008012:	4b20      	ldr	r3, [pc, #128]	@ (8008094 <HAL_RCC_ClockConfig+0x1c0>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f003 0307 	and.w	r3, r3, #7
 800801a:	683a      	ldr	r2, [r7, #0]
 800801c:	429a      	cmp	r2, r3
 800801e:	d001      	beq.n	8008024 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8008020:	2301      	movs	r3, #1
 8008022:	e032      	b.n	800808a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f003 0304 	and.w	r3, r3, #4
 800802c:	2b00      	cmp	r3, #0
 800802e:	d008      	beq.n	8008042 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008030:	4b19      	ldr	r3, [pc, #100]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	68db      	ldr	r3, [r3, #12]
 800803c:	4916      	ldr	r1, [pc, #88]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 800803e:	4313      	orrs	r3, r2
 8008040:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f003 0308 	and.w	r3, r3, #8
 800804a:	2b00      	cmp	r3, #0
 800804c:	d009      	beq.n	8008062 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800804e:	4b12      	ldr	r3, [pc, #72]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	691b      	ldr	r3, [r3, #16]
 800805a:	00db      	lsls	r3, r3, #3
 800805c:	490e      	ldr	r1, [pc, #56]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 800805e:	4313      	orrs	r3, r2
 8008060:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008062:	f000 f821 	bl	80080a8 <HAL_RCC_GetSysClockFreq>
 8008066:	4602      	mov	r2, r0
 8008068:	4b0b      	ldr	r3, [pc, #44]	@ (8008098 <HAL_RCC_ClockConfig+0x1c4>)
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	091b      	lsrs	r3, r3, #4
 800806e:	f003 030f 	and.w	r3, r3, #15
 8008072:	490a      	ldr	r1, [pc, #40]	@ (800809c <HAL_RCC_ClockConfig+0x1c8>)
 8008074:	5ccb      	ldrb	r3, [r1, r3]
 8008076:	fa22 f303 	lsr.w	r3, r2, r3
 800807a:	4a09      	ldr	r2, [pc, #36]	@ (80080a0 <HAL_RCC_ClockConfig+0x1cc>)
 800807c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800807e:	4b09      	ldr	r3, [pc, #36]	@ (80080a4 <HAL_RCC_ClockConfig+0x1d0>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	4618      	mov	r0, r3
 8008084:	f7fb fbe0 	bl	8003848 <HAL_InitTick>

  return HAL_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3710      	adds	r7, #16
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
 8008092:	bf00      	nop
 8008094:	40022000 	.word	0x40022000
 8008098:	40021000 	.word	0x40021000
 800809c:	0800d5d4 	.word	0x0800d5d4
 80080a0:	20000000 	.word	0x20000000
 80080a4:	20000004 	.word	0x20000004

080080a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b087      	sub	sp, #28
 80080ac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80080ae:	2300      	movs	r3, #0
 80080b0:	60fb      	str	r3, [r7, #12]
 80080b2:	2300      	movs	r3, #0
 80080b4:	60bb      	str	r3, [r7, #8]
 80080b6:	2300      	movs	r3, #0
 80080b8:	617b      	str	r3, [r7, #20]
 80080ba:	2300      	movs	r3, #0
 80080bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80080be:	2300      	movs	r3, #0
 80080c0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80080c2:	4b1e      	ldr	r3, [pc, #120]	@ (800813c <HAL_RCC_GetSysClockFreq+0x94>)
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	f003 030c 	and.w	r3, r3, #12
 80080ce:	2b04      	cmp	r3, #4
 80080d0:	d002      	beq.n	80080d8 <HAL_RCC_GetSysClockFreq+0x30>
 80080d2:	2b08      	cmp	r3, #8
 80080d4:	d003      	beq.n	80080de <HAL_RCC_GetSysClockFreq+0x36>
 80080d6:	e027      	b.n	8008128 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80080d8:	4b19      	ldr	r3, [pc, #100]	@ (8008140 <HAL_RCC_GetSysClockFreq+0x98>)
 80080da:	613b      	str	r3, [r7, #16]
      break;
 80080dc:	e027      	b.n	800812e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	0c9b      	lsrs	r3, r3, #18
 80080e2:	f003 030f 	and.w	r3, r3, #15
 80080e6:	4a17      	ldr	r2, [pc, #92]	@ (8008144 <HAL_RCC_GetSysClockFreq+0x9c>)
 80080e8:	5cd3      	ldrb	r3, [r2, r3]
 80080ea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d010      	beq.n	8008118 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80080f6:	4b11      	ldr	r3, [pc, #68]	@ (800813c <HAL_RCC_GetSysClockFreq+0x94>)
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	0c5b      	lsrs	r3, r3, #17
 80080fc:	f003 0301 	and.w	r3, r3, #1
 8008100:	4a11      	ldr	r2, [pc, #68]	@ (8008148 <HAL_RCC_GetSysClockFreq+0xa0>)
 8008102:	5cd3      	ldrb	r3, [r2, r3]
 8008104:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	4a0d      	ldr	r2, [pc, #52]	@ (8008140 <HAL_RCC_GetSysClockFreq+0x98>)
 800810a:	fb03 f202 	mul.w	r2, r3, r2
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	fbb2 f3f3 	udiv	r3, r2, r3
 8008114:	617b      	str	r3, [r7, #20]
 8008116:	e004      	b.n	8008122 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	4a0c      	ldr	r2, [pc, #48]	@ (800814c <HAL_RCC_GetSysClockFreq+0xa4>)
 800811c:	fb02 f303 	mul.w	r3, r2, r3
 8008120:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	613b      	str	r3, [r7, #16]
      break;
 8008126:	e002      	b.n	800812e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008128:	4b05      	ldr	r3, [pc, #20]	@ (8008140 <HAL_RCC_GetSysClockFreq+0x98>)
 800812a:	613b      	str	r3, [r7, #16]
      break;
 800812c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800812e:	693b      	ldr	r3, [r7, #16]
}
 8008130:	4618      	mov	r0, r3
 8008132:	371c      	adds	r7, #28
 8008134:	46bd      	mov	sp, r7
 8008136:	bc80      	pop	{r7}
 8008138:	4770      	bx	lr
 800813a:	bf00      	nop
 800813c:	40021000 	.word	0x40021000
 8008140:	007a1200 	.word	0x007a1200
 8008144:	0800d5ec 	.word	0x0800d5ec
 8008148:	0800d5fc 	.word	0x0800d5fc
 800814c:	003d0900 	.word	0x003d0900

08008150 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008150:	b480      	push	{r7}
 8008152:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008154:	4b02      	ldr	r3, [pc, #8]	@ (8008160 <HAL_RCC_GetHCLKFreq+0x10>)
 8008156:	681b      	ldr	r3, [r3, #0]
}
 8008158:	4618      	mov	r0, r3
 800815a:	46bd      	mov	sp, r7
 800815c:	bc80      	pop	{r7}
 800815e:	4770      	bx	lr
 8008160:	20000000 	.word	0x20000000

08008164 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008168:	f7ff fff2 	bl	8008150 <HAL_RCC_GetHCLKFreq>
 800816c:	4602      	mov	r2, r0
 800816e:	4b05      	ldr	r3, [pc, #20]	@ (8008184 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	0a1b      	lsrs	r3, r3, #8
 8008174:	f003 0307 	and.w	r3, r3, #7
 8008178:	4903      	ldr	r1, [pc, #12]	@ (8008188 <HAL_RCC_GetPCLK1Freq+0x24>)
 800817a:	5ccb      	ldrb	r3, [r1, r3]
 800817c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008180:	4618      	mov	r0, r3
 8008182:	bd80      	pop	{r7, pc}
 8008184:	40021000 	.word	0x40021000
 8008188:	0800d5e4 	.word	0x0800d5e4

0800818c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008190:	f7ff ffde 	bl	8008150 <HAL_RCC_GetHCLKFreq>
 8008194:	4602      	mov	r2, r0
 8008196:	4b05      	ldr	r3, [pc, #20]	@ (80081ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	0adb      	lsrs	r3, r3, #11
 800819c:	f003 0307 	and.w	r3, r3, #7
 80081a0:	4903      	ldr	r1, [pc, #12]	@ (80081b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80081a2:	5ccb      	ldrb	r3, [r1, r3]
 80081a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	bd80      	pop	{r7, pc}
 80081ac:	40021000 	.word	0x40021000
 80081b0:	0800d5e4 	.word	0x0800d5e4

080081b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b085      	sub	sp, #20
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80081bc:	4b0a      	ldr	r3, [pc, #40]	@ (80081e8 <RCC_Delay+0x34>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4a0a      	ldr	r2, [pc, #40]	@ (80081ec <RCC_Delay+0x38>)
 80081c2:	fba2 2303 	umull	r2, r3, r2, r3
 80081c6:	0a5b      	lsrs	r3, r3, #9
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	fb02 f303 	mul.w	r3, r2, r3
 80081ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80081d0:	bf00      	nop
  }
  while (Delay --);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	1e5a      	subs	r2, r3, #1
 80081d6:	60fa      	str	r2, [r7, #12]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d1f9      	bne.n	80081d0 <RCC_Delay+0x1c>
}
 80081dc:	bf00      	nop
 80081de:	bf00      	nop
 80081e0:	3714      	adds	r7, #20
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bc80      	pop	{r7}
 80081e6:	4770      	bx	lr
 80081e8:	20000000 	.word	0x20000000
 80081ec:	10624dd3 	.word	0x10624dd3

080081f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b086      	sub	sp, #24
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80081f8:	2300      	movs	r3, #0
 80081fa:	613b      	str	r3, [r7, #16]
 80081fc:	2300      	movs	r3, #0
 80081fe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f003 0301 	and.w	r3, r3, #1
 8008208:	2b00      	cmp	r3, #0
 800820a:	d07d      	beq.n	8008308 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800820c:	2300      	movs	r3, #0
 800820e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008210:	4b4f      	ldr	r3, [pc, #316]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008212:	69db      	ldr	r3, [r3, #28]
 8008214:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008218:	2b00      	cmp	r3, #0
 800821a:	d10d      	bne.n	8008238 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800821c:	4b4c      	ldr	r3, [pc, #304]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800821e:	69db      	ldr	r3, [r3, #28]
 8008220:	4a4b      	ldr	r2, [pc, #300]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008222:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008226:	61d3      	str	r3, [r2, #28]
 8008228:	4b49      	ldr	r3, [pc, #292]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800822a:	69db      	ldr	r3, [r3, #28]
 800822c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008230:	60bb      	str	r3, [r7, #8]
 8008232:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008234:	2301      	movs	r3, #1
 8008236:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008238:	4b46      	ldr	r3, [pc, #280]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008240:	2b00      	cmp	r3, #0
 8008242:	d118      	bne.n	8008276 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008244:	4b43      	ldr	r3, [pc, #268]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a42      	ldr	r2, [pc, #264]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800824a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800824e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008250:	f7fb fb3c 	bl	80038cc <HAL_GetTick>
 8008254:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008256:	e008      	b.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008258:	f7fb fb38 	bl	80038cc <HAL_GetTick>
 800825c:	4602      	mov	r2, r0
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	1ad3      	subs	r3, r2, r3
 8008262:	2b64      	cmp	r3, #100	@ 0x64
 8008264:	d901      	bls.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8008266:	2303      	movs	r3, #3
 8008268:	e06d      	b.n	8008346 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800826a:	4b3a      	ldr	r3, [pc, #232]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008272:	2b00      	cmp	r3, #0
 8008274:	d0f0      	beq.n	8008258 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008276:	4b36      	ldr	r3, [pc, #216]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008278:	6a1b      	ldr	r3, [r3, #32]
 800827a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800827e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d02e      	beq.n	80082e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	685b      	ldr	r3, [r3, #4]
 800828a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800828e:	68fa      	ldr	r2, [r7, #12]
 8008290:	429a      	cmp	r2, r3
 8008292:	d027      	beq.n	80082e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008294:	4b2e      	ldr	r3, [pc, #184]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008296:	6a1b      	ldr	r3, [r3, #32]
 8008298:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800829c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800829e:	4b2e      	ldr	r3, [pc, #184]	@ (8008358 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80082a0:	2201      	movs	r2, #1
 80082a2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80082a4:	4b2c      	ldr	r3, [pc, #176]	@ (8008358 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80082a6:	2200      	movs	r2, #0
 80082a8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80082aa:	4a29      	ldr	r2, [pc, #164]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	f003 0301 	and.w	r3, r3, #1
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d014      	beq.n	80082e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80082ba:	f7fb fb07 	bl	80038cc <HAL_GetTick>
 80082be:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082c0:	e00a      	b.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082c2:	f7fb fb03 	bl	80038cc <HAL_GetTick>
 80082c6:	4602      	mov	r2, r0
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	1ad3      	subs	r3, r2, r3
 80082cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d901      	bls.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80082d4:	2303      	movs	r3, #3
 80082d6:	e036      	b.n	8008346 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082d8:	4b1d      	ldr	r3, [pc, #116]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80082da:	6a1b      	ldr	r3, [r3, #32]
 80082dc:	f003 0302 	and.w	r3, r3, #2
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d0ee      	beq.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80082e4:	4b1a      	ldr	r3, [pc, #104]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80082e6:	6a1b      	ldr	r3, [r3, #32]
 80082e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	685b      	ldr	r3, [r3, #4]
 80082f0:	4917      	ldr	r1, [pc, #92]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80082f2:	4313      	orrs	r3, r2
 80082f4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80082f6:	7dfb      	ldrb	r3, [r7, #23]
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d105      	bne.n	8008308 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80082fc:	4b14      	ldr	r3, [pc, #80]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80082fe:	69db      	ldr	r3, [r3, #28]
 8008300:	4a13      	ldr	r2, [pc, #76]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008302:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008306:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f003 0302 	and.w	r3, r3, #2
 8008310:	2b00      	cmp	r3, #0
 8008312:	d008      	beq.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008314:	4b0e      	ldr	r3, [pc, #56]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	490b      	ldr	r1, [pc, #44]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008322:	4313      	orrs	r3, r2
 8008324:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f003 0310 	and.w	r3, r3, #16
 800832e:	2b00      	cmp	r3, #0
 8008330:	d008      	beq.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008332:	4b07      	ldr	r3, [pc, #28]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	68db      	ldr	r3, [r3, #12]
 800833e:	4904      	ldr	r1, [pc, #16]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008340:	4313      	orrs	r3, r2
 8008342:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8008344:	2300      	movs	r3, #0
}
 8008346:	4618      	mov	r0, r3
 8008348:	3718      	adds	r7, #24
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}
 800834e:	bf00      	nop
 8008350:	40021000 	.word	0x40021000
 8008354:	40007000 	.word	0x40007000
 8008358:	42420440 	.word	0x42420440

0800835c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b082      	sub	sp, #8
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d101      	bne.n	800836e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800836a:	2301      	movs	r3, #1
 800836c:	e041      	b.n	80083f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008374:	b2db      	uxtb	r3, r3
 8008376:	2b00      	cmp	r3, #0
 8008378:	d106      	bne.n	8008388 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	f7fb f888 	bl	8003498 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2202      	movs	r2, #2
 800838c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681a      	ldr	r2, [r3, #0]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	3304      	adds	r3, #4
 8008398:	4619      	mov	r1, r3
 800839a:	4610      	mov	r0, r2
 800839c:	f000 fc18 	bl	8008bd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2201      	movs	r2, #1
 80083a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2201      	movs	r2, #1
 80083ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2201      	movs	r2, #1
 80083b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2201      	movs	r2, #1
 80083bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2201      	movs	r2, #1
 80083c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2201      	movs	r2, #1
 80083cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2201      	movs	r2, #1
 80083d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2201      	movs	r2, #1
 80083dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2201      	movs	r2, #1
 80083e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2201      	movs	r2, #1
 80083ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80083f0:	2300      	movs	r3, #0
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3708      	adds	r7, #8
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}
	...

080083fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b085      	sub	sp, #20
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800840a:	b2db      	uxtb	r3, r3
 800840c:	2b01      	cmp	r3, #1
 800840e:	d001      	beq.n	8008414 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008410:	2301      	movs	r3, #1
 8008412:	e03a      	b.n	800848a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2202      	movs	r2, #2
 8008418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	68da      	ldr	r2, [r3, #12]
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f042 0201 	orr.w	r2, r2, #1
 800842a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a18      	ldr	r2, [pc, #96]	@ (8008494 <HAL_TIM_Base_Start_IT+0x98>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d00e      	beq.n	8008454 <HAL_TIM_Base_Start_IT+0x58>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800843e:	d009      	beq.n	8008454 <HAL_TIM_Base_Start_IT+0x58>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a14      	ldr	r2, [pc, #80]	@ (8008498 <HAL_TIM_Base_Start_IT+0x9c>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d004      	beq.n	8008454 <HAL_TIM_Base_Start_IT+0x58>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a13      	ldr	r2, [pc, #76]	@ (800849c <HAL_TIM_Base_Start_IT+0xa0>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d111      	bne.n	8008478 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	689b      	ldr	r3, [r3, #8]
 800845a:	f003 0307 	and.w	r3, r3, #7
 800845e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2b06      	cmp	r3, #6
 8008464:	d010      	beq.n	8008488 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	681a      	ldr	r2, [r3, #0]
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f042 0201 	orr.w	r2, r2, #1
 8008474:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008476:	e007      	b.n	8008488 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	681a      	ldr	r2, [r3, #0]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f042 0201 	orr.w	r2, r2, #1
 8008486:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008488:	2300      	movs	r3, #0
}
 800848a:	4618      	mov	r0, r3
 800848c:	3714      	adds	r7, #20
 800848e:	46bd      	mov	sp, r7
 8008490:	bc80      	pop	{r7}
 8008492:	4770      	bx	lr
 8008494:	40012c00 	.word	0x40012c00
 8008498:	40000400 	.word	0x40000400
 800849c:	40000800 	.word	0x40000800

080084a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b082      	sub	sp, #8
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d101      	bne.n	80084b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80084ae:	2301      	movs	r3, #1
 80084b0:	e041      	b.n	8008536 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d106      	bne.n	80084cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 f839 	bl	800853e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2202      	movs	r2, #2
 80084d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681a      	ldr	r2, [r3, #0]
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	3304      	adds	r3, #4
 80084dc:	4619      	mov	r1, r3
 80084de:	4610      	mov	r0, r2
 80084e0:	f000 fb76 	bl	8008bd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2201      	movs	r2, #1
 80084e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2201      	movs	r2, #1
 80084f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2201      	movs	r2, #1
 8008500:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2201      	movs	r2, #1
 8008518:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2201      	movs	r2, #1
 8008528:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2201      	movs	r2, #1
 8008530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008534:	2300      	movs	r3, #0
}
 8008536:	4618      	mov	r0, r3
 8008538:	3708      	adds	r7, #8
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}

0800853e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800853e:	b480      	push	{r7}
 8008540:	b083      	sub	sp, #12
 8008542:	af00      	add	r7, sp, #0
 8008544:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008546:	bf00      	nop
 8008548:	370c      	adds	r7, #12
 800854a:	46bd      	mov	sp, r7
 800854c:	bc80      	pop	{r7}
 800854e:	4770      	bx	lr

08008550 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b084      	sub	sp, #16
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
 8008558:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d109      	bne.n	8008574 <HAL_TIM_PWM_Start+0x24>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008566:	b2db      	uxtb	r3, r3
 8008568:	2b01      	cmp	r3, #1
 800856a:	bf14      	ite	ne
 800856c:	2301      	movne	r3, #1
 800856e:	2300      	moveq	r3, #0
 8008570:	b2db      	uxtb	r3, r3
 8008572:	e022      	b.n	80085ba <HAL_TIM_PWM_Start+0x6a>
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	2b04      	cmp	r3, #4
 8008578:	d109      	bne.n	800858e <HAL_TIM_PWM_Start+0x3e>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008580:	b2db      	uxtb	r3, r3
 8008582:	2b01      	cmp	r3, #1
 8008584:	bf14      	ite	ne
 8008586:	2301      	movne	r3, #1
 8008588:	2300      	moveq	r3, #0
 800858a:	b2db      	uxtb	r3, r3
 800858c:	e015      	b.n	80085ba <HAL_TIM_PWM_Start+0x6a>
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	2b08      	cmp	r3, #8
 8008592:	d109      	bne.n	80085a8 <HAL_TIM_PWM_Start+0x58>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800859a:	b2db      	uxtb	r3, r3
 800859c:	2b01      	cmp	r3, #1
 800859e:	bf14      	ite	ne
 80085a0:	2301      	movne	r3, #1
 80085a2:	2300      	moveq	r3, #0
 80085a4:	b2db      	uxtb	r3, r3
 80085a6:	e008      	b.n	80085ba <HAL_TIM_PWM_Start+0x6a>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	bf14      	ite	ne
 80085b4:	2301      	movne	r3, #1
 80085b6:	2300      	moveq	r3, #0
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d001      	beq.n	80085c2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80085be:	2301      	movs	r3, #1
 80085c0:	e05e      	b.n	8008680 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d104      	bne.n	80085d2 <HAL_TIM_PWM_Start+0x82>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2202      	movs	r2, #2
 80085cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80085d0:	e013      	b.n	80085fa <HAL_TIM_PWM_Start+0xaa>
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	2b04      	cmp	r3, #4
 80085d6:	d104      	bne.n	80085e2 <HAL_TIM_PWM_Start+0x92>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2202      	movs	r2, #2
 80085dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80085e0:	e00b      	b.n	80085fa <HAL_TIM_PWM_Start+0xaa>
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	2b08      	cmp	r3, #8
 80085e6:	d104      	bne.n	80085f2 <HAL_TIM_PWM_Start+0xa2>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2202      	movs	r2, #2
 80085ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80085f0:	e003      	b.n	80085fa <HAL_TIM_PWM_Start+0xaa>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2202      	movs	r2, #2
 80085f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	2201      	movs	r2, #1
 8008600:	6839      	ldr	r1, [r7, #0]
 8008602:	4618      	mov	r0, r3
 8008604:	f000 fd70 	bl	80090e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a1e      	ldr	r2, [pc, #120]	@ (8008688 <HAL_TIM_PWM_Start+0x138>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d107      	bne.n	8008622 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008620:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a18      	ldr	r2, [pc, #96]	@ (8008688 <HAL_TIM_PWM_Start+0x138>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d00e      	beq.n	800864a <HAL_TIM_PWM_Start+0xfa>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008634:	d009      	beq.n	800864a <HAL_TIM_PWM_Start+0xfa>
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	4a14      	ldr	r2, [pc, #80]	@ (800868c <HAL_TIM_PWM_Start+0x13c>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d004      	beq.n	800864a <HAL_TIM_PWM_Start+0xfa>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4a12      	ldr	r2, [pc, #72]	@ (8008690 <HAL_TIM_PWM_Start+0x140>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d111      	bne.n	800866e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	689b      	ldr	r3, [r3, #8]
 8008650:	f003 0307 	and.w	r3, r3, #7
 8008654:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2b06      	cmp	r3, #6
 800865a:	d010      	beq.n	800867e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f042 0201 	orr.w	r2, r2, #1
 800866a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800866c:	e007      	b.n	800867e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f042 0201 	orr.w	r2, r2, #1
 800867c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800867e:	2300      	movs	r3, #0
}
 8008680:	4618      	mov	r0, r3
 8008682:	3710      	adds	r7, #16
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}
 8008688:	40012c00 	.word	0x40012c00
 800868c:	40000400 	.word	0x40000400
 8008690:	40000800 	.word	0x40000800

08008694 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	68db      	ldr	r3, [r3, #12]
 80086a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	691b      	ldr	r3, [r3, #16]
 80086aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	f003 0302 	and.w	r3, r3, #2
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d020      	beq.n	80086f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	f003 0302 	and.w	r3, r3, #2
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d01b      	beq.n	80086f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f06f 0202 	mvn.w	r2, #2
 80086c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2201      	movs	r2, #1
 80086ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	699b      	ldr	r3, [r3, #24]
 80086d6:	f003 0303 	and.w	r3, r3, #3
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d003      	beq.n	80086e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f000 fa5a 	bl	8008b98 <HAL_TIM_IC_CaptureCallback>
 80086e4:	e005      	b.n	80086f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f000 fa4d 	bl	8008b86 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f000 fa5c 	bl	8008baa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	f003 0304 	and.w	r3, r3, #4
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d020      	beq.n	8008744 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f003 0304 	and.w	r3, r3, #4
 8008708:	2b00      	cmp	r3, #0
 800870a:	d01b      	beq.n	8008744 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f06f 0204 	mvn.w	r2, #4
 8008714:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2202      	movs	r2, #2
 800871a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	699b      	ldr	r3, [r3, #24]
 8008722:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008726:	2b00      	cmp	r3, #0
 8008728:	d003      	beq.n	8008732 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 fa34 	bl	8008b98 <HAL_TIM_IC_CaptureCallback>
 8008730:	e005      	b.n	800873e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f000 fa27 	bl	8008b86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008738:	6878      	ldr	r0, [r7, #4]
 800873a:	f000 fa36 	bl	8008baa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2200      	movs	r2, #0
 8008742:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	f003 0308 	and.w	r3, r3, #8
 800874a:	2b00      	cmp	r3, #0
 800874c:	d020      	beq.n	8008790 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	f003 0308 	and.w	r3, r3, #8
 8008754:	2b00      	cmp	r3, #0
 8008756:	d01b      	beq.n	8008790 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f06f 0208 	mvn.w	r2, #8
 8008760:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2204      	movs	r2, #4
 8008766:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	69db      	ldr	r3, [r3, #28]
 800876e:	f003 0303 	and.w	r3, r3, #3
 8008772:	2b00      	cmp	r3, #0
 8008774:	d003      	beq.n	800877e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 fa0e 	bl	8008b98 <HAL_TIM_IC_CaptureCallback>
 800877c:	e005      	b.n	800878a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f000 fa01 	bl	8008b86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f000 fa10 	bl	8008baa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2200      	movs	r2, #0
 800878e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	f003 0310 	and.w	r3, r3, #16
 8008796:	2b00      	cmp	r3, #0
 8008798:	d020      	beq.n	80087dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	f003 0310 	and.w	r3, r3, #16
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d01b      	beq.n	80087dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f06f 0210 	mvn.w	r2, #16
 80087ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2208      	movs	r2, #8
 80087b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	69db      	ldr	r3, [r3, #28]
 80087ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d003      	beq.n	80087ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f000 f9e8 	bl	8008b98 <HAL_TIM_IC_CaptureCallback>
 80087c8:	e005      	b.n	80087d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f000 f9db 	bl	8008b86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f000 f9ea 	bl	8008baa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2200      	movs	r2, #0
 80087da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	f003 0301 	and.w	r3, r3, #1
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d00c      	beq.n	8008800 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f003 0301 	and.w	r3, r3, #1
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d007      	beq.n	8008800 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f06f 0201 	mvn.w	r2, #1
 80087f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f7f9 f8d4 	bl	80019a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008806:	2b00      	cmp	r3, #0
 8008808:	d00c      	beq.n	8008824 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008810:	2b00      	cmp	r3, #0
 8008812:	d007      	beq.n	8008824 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800881c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f000 fced 	bl	80091fe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800882a:	2b00      	cmp	r3, #0
 800882c:	d00c      	beq.n	8008848 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008834:	2b00      	cmp	r3, #0
 8008836:	d007      	beq.n	8008848 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f000 f9ba 	bl	8008bbc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	f003 0320 	and.w	r3, r3, #32
 800884e:	2b00      	cmp	r3, #0
 8008850:	d00c      	beq.n	800886c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	f003 0320 	and.w	r3, r3, #32
 8008858:	2b00      	cmp	r3, #0
 800885a:	d007      	beq.n	800886c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f06f 0220 	mvn.w	r2, #32
 8008864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 fcc0 	bl	80091ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800886c:	bf00      	nop
 800886e:	3710      	adds	r7, #16
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b086      	sub	sp, #24
 8008878:	af00      	add	r7, sp, #0
 800887a:	60f8      	str	r0, [r7, #12]
 800887c:	60b9      	str	r1, [r7, #8]
 800887e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008880:	2300      	movs	r3, #0
 8008882:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800888a:	2b01      	cmp	r3, #1
 800888c:	d101      	bne.n	8008892 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800888e:	2302      	movs	r3, #2
 8008890:	e0ae      	b.n	80089f0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2201      	movs	r2, #1
 8008896:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2b0c      	cmp	r3, #12
 800889e:	f200 809f 	bhi.w	80089e0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80088a2:	a201      	add	r2, pc, #4	@ (adr r2, 80088a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80088a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a8:	080088dd 	.word	0x080088dd
 80088ac:	080089e1 	.word	0x080089e1
 80088b0:	080089e1 	.word	0x080089e1
 80088b4:	080089e1 	.word	0x080089e1
 80088b8:	0800891d 	.word	0x0800891d
 80088bc:	080089e1 	.word	0x080089e1
 80088c0:	080089e1 	.word	0x080089e1
 80088c4:	080089e1 	.word	0x080089e1
 80088c8:	0800895f 	.word	0x0800895f
 80088cc:	080089e1 	.word	0x080089e1
 80088d0:	080089e1 	.word	0x080089e1
 80088d4:	080089e1 	.word	0x080089e1
 80088d8:	0800899f 	.word	0x0800899f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	68b9      	ldr	r1, [r7, #8]
 80088e2:	4618      	mov	r0, r3
 80088e4:	f000 f9e2 	bl	8008cac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	699a      	ldr	r2, [r3, #24]
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f042 0208 	orr.w	r2, r2, #8
 80088f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	699a      	ldr	r2, [r3, #24]
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f022 0204 	bic.w	r2, r2, #4
 8008906:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	6999      	ldr	r1, [r3, #24]
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	691a      	ldr	r2, [r3, #16]
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	430a      	orrs	r2, r1
 8008918:	619a      	str	r2, [r3, #24]
      break;
 800891a:	e064      	b.n	80089e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	68b9      	ldr	r1, [r7, #8]
 8008922:	4618      	mov	r0, r3
 8008924:	f000 fa28 	bl	8008d78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	699a      	ldr	r2, [r3, #24]
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008936:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	699a      	ldr	r2, [r3, #24]
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008946:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	6999      	ldr	r1, [r3, #24]
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	691b      	ldr	r3, [r3, #16]
 8008952:	021a      	lsls	r2, r3, #8
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	430a      	orrs	r2, r1
 800895a:	619a      	str	r2, [r3, #24]
      break;
 800895c:	e043      	b.n	80089e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	68b9      	ldr	r1, [r7, #8]
 8008964:	4618      	mov	r0, r3
 8008966:	f000 fa71 	bl	8008e4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	69da      	ldr	r2, [r3, #28]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f042 0208 	orr.w	r2, r2, #8
 8008978:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	69da      	ldr	r2, [r3, #28]
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f022 0204 	bic.w	r2, r2, #4
 8008988:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	69d9      	ldr	r1, [r3, #28]
 8008990:	68bb      	ldr	r3, [r7, #8]
 8008992:	691a      	ldr	r2, [r3, #16]
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	430a      	orrs	r2, r1
 800899a:	61da      	str	r2, [r3, #28]
      break;
 800899c:	e023      	b.n	80089e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	68b9      	ldr	r1, [r7, #8]
 80089a4:	4618      	mov	r0, r3
 80089a6:	f000 fabb 	bl	8008f20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	69da      	ldr	r2, [r3, #28]
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80089b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	69da      	ldr	r2, [r3, #28]
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80089c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	69d9      	ldr	r1, [r3, #28]
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	691b      	ldr	r3, [r3, #16]
 80089d4:	021a      	lsls	r2, r3, #8
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	430a      	orrs	r2, r1
 80089dc:	61da      	str	r2, [r3, #28]
      break;
 80089de:	e002      	b.n	80089e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80089e0:	2301      	movs	r3, #1
 80089e2:	75fb      	strb	r3, [r7, #23]
      break;
 80089e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2200      	movs	r2, #0
 80089ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80089ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	3718      	adds	r7, #24
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}

080089f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b084      	sub	sp, #16
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a02:	2300      	movs	r3, #0
 8008a04:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a0c:	2b01      	cmp	r3, #1
 8008a0e:	d101      	bne.n	8008a14 <HAL_TIM_ConfigClockSource+0x1c>
 8008a10:	2302      	movs	r3, #2
 8008a12:	e0b4      	b.n	8008b7e <HAL_TIM_ConfigClockSource+0x186>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2201      	movs	r2, #1
 8008a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2202      	movs	r2, #2
 8008a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	689b      	ldr	r3, [r3, #8]
 8008a2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008a32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008a3a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	68ba      	ldr	r2, [r7, #8]
 8008a42:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a4c:	d03e      	beq.n	8008acc <HAL_TIM_ConfigClockSource+0xd4>
 8008a4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a52:	f200 8087 	bhi.w	8008b64 <HAL_TIM_ConfigClockSource+0x16c>
 8008a56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a5a:	f000 8086 	beq.w	8008b6a <HAL_TIM_ConfigClockSource+0x172>
 8008a5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a62:	d87f      	bhi.n	8008b64 <HAL_TIM_ConfigClockSource+0x16c>
 8008a64:	2b70      	cmp	r3, #112	@ 0x70
 8008a66:	d01a      	beq.n	8008a9e <HAL_TIM_ConfigClockSource+0xa6>
 8008a68:	2b70      	cmp	r3, #112	@ 0x70
 8008a6a:	d87b      	bhi.n	8008b64 <HAL_TIM_ConfigClockSource+0x16c>
 8008a6c:	2b60      	cmp	r3, #96	@ 0x60
 8008a6e:	d050      	beq.n	8008b12 <HAL_TIM_ConfigClockSource+0x11a>
 8008a70:	2b60      	cmp	r3, #96	@ 0x60
 8008a72:	d877      	bhi.n	8008b64 <HAL_TIM_ConfigClockSource+0x16c>
 8008a74:	2b50      	cmp	r3, #80	@ 0x50
 8008a76:	d03c      	beq.n	8008af2 <HAL_TIM_ConfigClockSource+0xfa>
 8008a78:	2b50      	cmp	r3, #80	@ 0x50
 8008a7a:	d873      	bhi.n	8008b64 <HAL_TIM_ConfigClockSource+0x16c>
 8008a7c:	2b40      	cmp	r3, #64	@ 0x40
 8008a7e:	d058      	beq.n	8008b32 <HAL_TIM_ConfigClockSource+0x13a>
 8008a80:	2b40      	cmp	r3, #64	@ 0x40
 8008a82:	d86f      	bhi.n	8008b64 <HAL_TIM_ConfigClockSource+0x16c>
 8008a84:	2b30      	cmp	r3, #48	@ 0x30
 8008a86:	d064      	beq.n	8008b52 <HAL_TIM_ConfigClockSource+0x15a>
 8008a88:	2b30      	cmp	r3, #48	@ 0x30
 8008a8a:	d86b      	bhi.n	8008b64 <HAL_TIM_ConfigClockSource+0x16c>
 8008a8c:	2b20      	cmp	r3, #32
 8008a8e:	d060      	beq.n	8008b52 <HAL_TIM_ConfigClockSource+0x15a>
 8008a90:	2b20      	cmp	r3, #32
 8008a92:	d867      	bhi.n	8008b64 <HAL_TIM_ConfigClockSource+0x16c>
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d05c      	beq.n	8008b52 <HAL_TIM_ConfigClockSource+0x15a>
 8008a98:	2b10      	cmp	r3, #16
 8008a9a:	d05a      	beq.n	8008b52 <HAL_TIM_ConfigClockSource+0x15a>
 8008a9c:	e062      	b.n	8008b64 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008aae:	f000 fafc 	bl	80090aa <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	689b      	ldr	r3, [r3, #8]
 8008ab8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008ac0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	68ba      	ldr	r2, [r7, #8]
 8008ac8:	609a      	str	r2, [r3, #8]
      break;
 8008aca:	e04f      	b.n	8008b6c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008adc:	f000 fae5 	bl	80090aa <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	689a      	ldr	r2, [r3, #8]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008aee:	609a      	str	r2, [r3, #8]
      break;
 8008af0:	e03c      	b.n	8008b6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008afe:	461a      	mov	r2, r3
 8008b00:	f000 fa5c 	bl	8008fbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	2150      	movs	r1, #80	@ 0x50
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f000 fab3 	bl	8009076 <TIM_ITRx_SetConfig>
      break;
 8008b10:	e02c      	b.n	8008b6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b1e:	461a      	mov	r2, r3
 8008b20:	f000 fa7a 	bl	8009018 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2160      	movs	r1, #96	@ 0x60
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f000 faa3 	bl	8009076 <TIM_ITRx_SetConfig>
      break;
 8008b30:	e01c      	b.n	8008b6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b3e:	461a      	mov	r2, r3
 8008b40:	f000 fa3c 	bl	8008fbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	2140      	movs	r1, #64	@ 0x40
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f000 fa93 	bl	8009076 <TIM_ITRx_SetConfig>
      break;
 8008b50:	e00c      	b.n	8008b6c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681a      	ldr	r2, [r3, #0]
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	4610      	mov	r0, r2
 8008b5e:	f000 fa8a 	bl	8009076 <TIM_ITRx_SetConfig>
      break;
 8008b62:	e003      	b.n	8008b6c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008b64:	2301      	movs	r3, #1
 8008b66:	73fb      	strb	r3, [r7, #15]
      break;
 8008b68:	e000      	b.n	8008b6c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008b6a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2201      	movs	r2, #1
 8008b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2200      	movs	r2, #0
 8008b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008b7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3710      	adds	r7, #16
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}

08008b86 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b86:	b480      	push	{r7}
 8008b88:	b083      	sub	sp, #12
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008b8e:	bf00      	nop
 8008b90:	370c      	adds	r7, #12
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bc80      	pop	{r7}
 8008b96:	4770      	bx	lr

08008b98 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b083      	sub	sp, #12
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008ba0:	bf00      	nop
 8008ba2:	370c      	adds	r7, #12
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bc80      	pop	{r7}
 8008ba8:	4770      	bx	lr

08008baa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008baa:	b480      	push	{r7}
 8008bac:	b083      	sub	sp, #12
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008bb2:	bf00      	nop
 8008bb4:	370c      	adds	r7, #12
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	bc80      	pop	{r7}
 8008bba:	4770      	bx	lr

08008bbc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b083      	sub	sp, #12
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008bc4:	bf00      	nop
 8008bc6:	370c      	adds	r7, #12
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bc80      	pop	{r7}
 8008bcc:	4770      	bx	lr
	...

08008bd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b085      	sub	sp, #20
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	4a2f      	ldr	r2, [pc, #188]	@ (8008ca0 <TIM_Base_SetConfig+0xd0>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d00b      	beq.n	8008c00 <TIM_Base_SetConfig+0x30>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bee:	d007      	beq.n	8008c00 <TIM_Base_SetConfig+0x30>
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	4a2c      	ldr	r2, [pc, #176]	@ (8008ca4 <TIM_Base_SetConfig+0xd4>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d003      	beq.n	8008c00 <TIM_Base_SetConfig+0x30>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	4a2b      	ldr	r2, [pc, #172]	@ (8008ca8 <TIM_Base_SetConfig+0xd8>)
 8008bfc:	4293      	cmp	r3, r2
 8008bfe:	d108      	bne.n	8008c12 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	68fa      	ldr	r2, [r7, #12]
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	4a22      	ldr	r2, [pc, #136]	@ (8008ca0 <TIM_Base_SetConfig+0xd0>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d00b      	beq.n	8008c32 <TIM_Base_SetConfig+0x62>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c20:	d007      	beq.n	8008c32 <TIM_Base_SetConfig+0x62>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	4a1f      	ldr	r2, [pc, #124]	@ (8008ca4 <TIM_Base_SetConfig+0xd4>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d003      	beq.n	8008c32 <TIM_Base_SetConfig+0x62>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	4a1e      	ldr	r2, [pc, #120]	@ (8008ca8 <TIM_Base_SetConfig+0xd8>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d108      	bne.n	8008c44 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	68db      	ldr	r3, [r3, #12]
 8008c3e:	68fa      	ldr	r2, [r7, #12]
 8008c40:	4313      	orrs	r3, r2
 8008c42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	695b      	ldr	r3, [r3, #20]
 8008c4e:	4313      	orrs	r3, r2
 8008c50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	68fa      	ldr	r2, [r7, #12]
 8008c56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	689a      	ldr	r2, [r3, #8]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	681a      	ldr	r2, [r3, #0]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	4a0d      	ldr	r2, [pc, #52]	@ (8008ca0 <TIM_Base_SetConfig+0xd0>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d103      	bne.n	8008c78 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	691a      	ldr	r2, [r3, #16]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	691b      	ldr	r3, [r3, #16]
 8008c82:	f003 0301 	and.w	r3, r3, #1
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d005      	beq.n	8008c96 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	691b      	ldr	r3, [r3, #16]
 8008c8e:	f023 0201 	bic.w	r2, r3, #1
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	611a      	str	r2, [r3, #16]
  }
}
 8008c96:	bf00      	nop
 8008c98:	3714      	adds	r7, #20
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bc80      	pop	{r7}
 8008c9e:	4770      	bx	lr
 8008ca0:	40012c00 	.word	0x40012c00
 8008ca4:	40000400 	.word	0x40000400
 8008ca8:	40000800 	.word	0x40000800

08008cac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008cac:	b480      	push	{r7}
 8008cae:	b087      	sub	sp, #28
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6a1b      	ldr	r3, [r3, #32]
 8008cba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6a1b      	ldr	r3, [r3, #32]
 8008cc0:	f023 0201 	bic.w	r2, r3, #1
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	699b      	ldr	r3, [r3, #24]
 8008cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f023 0303 	bic.w	r3, r3, #3
 8008ce2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68fa      	ldr	r2, [r7, #12]
 8008cea:	4313      	orrs	r3, r2
 8008cec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	f023 0302 	bic.w	r3, r3, #2
 8008cf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	697a      	ldr	r2, [r7, #20]
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	4a1c      	ldr	r2, [pc, #112]	@ (8008d74 <TIM_OC1_SetConfig+0xc8>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d10c      	bne.n	8008d22 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	f023 0308 	bic.w	r3, r3, #8
 8008d0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	697a      	ldr	r2, [r7, #20]
 8008d16:	4313      	orrs	r3, r2
 8008d18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	f023 0304 	bic.w	r3, r3, #4
 8008d20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	4a13      	ldr	r2, [pc, #76]	@ (8008d74 <TIM_OC1_SetConfig+0xc8>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d111      	bne.n	8008d4e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008d38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	695b      	ldr	r3, [r3, #20]
 8008d3e:	693a      	ldr	r2, [r7, #16]
 8008d40:	4313      	orrs	r3, r2
 8008d42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	699b      	ldr	r3, [r3, #24]
 8008d48:	693a      	ldr	r2, [r7, #16]
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	693a      	ldr	r2, [r7, #16]
 8008d52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	68fa      	ldr	r2, [r7, #12]
 8008d58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	685a      	ldr	r2, [r3, #4]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	697a      	ldr	r2, [r7, #20]
 8008d66:	621a      	str	r2, [r3, #32]
}
 8008d68:	bf00      	nop
 8008d6a:	371c      	adds	r7, #28
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bc80      	pop	{r7}
 8008d70:	4770      	bx	lr
 8008d72:	bf00      	nop
 8008d74:	40012c00 	.word	0x40012c00

08008d78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b087      	sub	sp, #28
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
 8008d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6a1b      	ldr	r3, [r3, #32]
 8008d86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6a1b      	ldr	r3, [r3, #32]
 8008d8c:	f023 0210 	bic.w	r2, r3, #16
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	699b      	ldr	r3, [r3, #24]
 8008d9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008da6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008dae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	021b      	lsls	r3, r3, #8
 8008db6:	68fa      	ldr	r2, [r7, #12]
 8008db8:	4313      	orrs	r3, r2
 8008dba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	f023 0320 	bic.w	r3, r3, #32
 8008dc2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	689b      	ldr	r3, [r3, #8]
 8008dc8:	011b      	lsls	r3, r3, #4
 8008dca:	697a      	ldr	r2, [r7, #20]
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	4a1d      	ldr	r2, [pc, #116]	@ (8008e48 <TIM_OC2_SetConfig+0xd0>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d10d      	bne.n	8008df4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008dde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	68db      	ldr	r3, [r3, #12]
 8008de4:	011b      	lsls	r3, r3, #4
 8008de6:	697a      	ldr	r2, [r7, #20]
 8008de8:	4313      	orrs	r3, r2
 8008dea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008df2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	4a14      	ldr	r2, [pc, #80]	@ (8008e48 <TIM_OC2_SetConfig+0xd0>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d113      	bne.n	8008e24 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008e02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008e0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	695b      	ldr	r3, [r3, #20]
 8008e10:	009b      	lsls	r3, r3, #2
 8008e12:	693a      	ldr	r2, [r7, #16]
 8008e14:	4313      	orrs	r3, r2
 8008e16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	699b      	ldr	r3, [r3, #24]
 8008e1c:	009b      	lsls	r3, r3, #2
 8008e1e:	693a      	ldr	r2, [r7, #16]
 8008e20:	4313      	orrs	r3, r2
 8008e22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	693a      	ldr	r2, [r7, #16]
 8008e28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	68fa      	ldr	r2, [r7, #12]
 8008e2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	685a      	ldr	r2, [r3, #4]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	697a      	ldr	r2, [r7, #20]
 8008e3c:	621a      	str	r2, [r3, #32]
}
 8008e3e:	bf00      	nop
 8008e40:	371c      	adds	r7, #28
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bc80      	pop	{r7}
 8008e46:	4770      	bx	lr
 8008e48:	40012c00 	.word	0x40012c00

08008e4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b087      	sub	sp, #28
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6a1b      	ldr	r3, [r3, #32]
 8008e5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6a1b      	ldr	r3, [r3, #32]
 8008e60:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	69db      	ldr	r3, [r3, #28]
 8008e72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	f023 0303 	bic.w	r3, r3, #3
 8008e82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	68fa      	ldr	r2, [r7, #12]
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008e94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	689b      	ldr	r3, [r3, #8]
 8008e9a:	021b      	lsls	r3, r3, #8
 8008e9c:	697a      	ldr	r2, [r7, #20]
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	4a1d      	ldr	r2, [pc, #116]	@ (8008f1c <TIM_OC3_SetConfig+0xd0>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d10d      	bne.n	8008ec6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008eb0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	68db      	ldr	r3, [r3, #12]
 8008eb6:	021b      	lsls	r3, r3, #8
 8008eb8:	697a      	ldr	r2, [r7, #20]
 8008eba:	4313      	orrs	r3, r2
 8008ebc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008ec4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	4a14      	ldr	r2, [pc, #80]	@ (8008f1c <TIM_OC3_SetConfig+0xd0>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d113      	bne.n	8008ef6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ed4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008ed6:	693b      	ldr	r3, [r7, #16]
 8008ed8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008edc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	695b      	ldr	r3, [r3, #20]
 8008ee2:	011b      	lsls	r3, r3, #4
 8008ee4:	693a      	ldr	r2, [r7, #16]
 8008ee6:	4313      	orrs	r3, r2
 8008ee8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	699b      	ldr	r3, [r3, #24]
 8008eee:	011b      	lsls	r3, r3, #4
 8008ef0:	693a      	ldr	r2, [r7, #16]
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	693a      	ldr	r2, [r7, #16]
 8008efa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	68fa      	ldr	r2, [r7, #12]
 8008f00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	685a      	ldr	r2, [r3, #4]
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	697a      	ldr	r2, [r7, #20]
 8008f0e:	621a      	str	r2, [r3, #32]
}
 8008f10:	bf00      	nop
 8008f12:	371c      	adds	r7, #28
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bc80      	pop	{r7}
 8008f18:	4770      	bx	lr
 8008f1a:	bf00      	nop
 8008f1c:	40012c00 	.word	0x40012c00

08008f20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b087      	sub	sp, #28
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
 8008f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6a1b      	ldr	r3, [r3, #32]
 8008f2e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6a1b      	ldr	r3, [r3, #32]
 8008f34:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	685b      	ldr	r3, [r3, #4]
 8008f40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	69db      	ldr	r3, [r3, #28]
 8008f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	021b      	lsls	r3, r3, #8
 8008f5e:	68fa      	ldr	r2, [r7, #12]
 8008f60:	4313      	orrs	r3, r2
 8008f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008f6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	031b      	lsls	r3, r3, #12
 8008f72:	693a      	ldr	r2, [r7, #16]
 8008f74:	4313      	orrs	r3, r2
 8008f76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	4a0f      	ldr	r2, [pc, #60]	@ (8008fb8 <TIM_OC4_SetConfig+0x98>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d109      	bne.n	8008f94 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008f86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	695b      	ldr	r3, [r3, #20]
 8008f8c:	019b      	lsls	r3, r3, #6
 8008f8e:	697a      	ldr	r2, [r7, #20]
 8008f90:	4313      	orrs	r3, r2
 8008f92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	697a      	ldr	r2, [r7, #20]
 8008f98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	68fa      	ldr	r2, [r7, #12]
 8008f9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	685a      	ldr	r2, [r3, #4]
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	693a      	ldr	r2, [r7, #16]
 8008fac:	621a      	str	r2, [r3, #32]
}
 8008fae:	bf00      	nop
 8008fb0:	371c      	adds	r7, #28
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bc80      	pop	{r7}
 8008fb6:	4770      	bx	lr
 8008fb8:	40012c00 	.word	0x40012c00

08008fbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b087      	sub	sp, #28
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	60f8      	str	r0, [r7, #12]
 8008fc4:	60b9      	str	r1, [r7, #8]
 8008fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	6a1b      	ldr	r3, [r3, #32]
 8008fcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6a1b      	ldr	r3, [r3, #32]
 8008fd2:	f023 0201 	bic.w	r2, r3, #1
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	699b      	ldr	r3, [r3, #24]
 8008fde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008fe6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	011b      	lsls	r3, r3, #4
 8008fec:	693a      	ldr	r2, [r7, #16]
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	f023 030a 	bic.w	r3, r3, #10
 8008ff8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008ffa:	697a      	ldr	r2, [r7, #20]
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	4313      	orrs	r3, r2
 8009000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	693a      	ldr	r2, [r7, #16]
 8009006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	697a      	ldr	r2, [r7, #20]
 800900c:	621a      	str	r2, [r3, #32]
}
 800900e:	bf00      	nop
 8009010:	371c      	adds	r7, #28
 8009012:	46bd      	mov	sp, r7
 8009014:	bc80      	pop	{r7}
 8009016:	4770      	bx	lr

08009018 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009018:	b480      	push	{r7}
 800901a:	b087      	sub	sp, #28
 800901c:	af00      	add	r7, sp, #0
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	60b9      	str	r1, [r7, #8]
 8009022:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	6a1b      	ldr	r3, [r3, #32]
 8009028:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	6a1b      	ldr	r3, [r3, #32]
 800902e:	f023 0210 	bic.w	r2, r3, #16
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	699b      	ldr	r3, [r3, #24]
 800903a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800903c:	693b      	ldr	r3, [r7, #16]
 800903e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009042:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	031b      	lsls	r3, r3, #12
 8009048:	693a      	ldr	r2, [r7, #16]
 800904a:	4313      	orrs	r3, r2
 800904c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009054:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009056:	68bb      	ldr	r3, [r7, #8]
 8009058:	011b      	lsls	r3, r3, #4
 800905a:	697a      	ldr	r2, [r7, #20]
 800905c:	4313      	orrs	r3, r2
 800905e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	693a      	ldr	r2, [r7, #16]
 8009064:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	697a      	ldr	r2, [r7, #20]
 800906a:	621a      	str	r2, [r3, #32]
}
 800906c:	bf00      	nop
 800906e:	371c      	adds	r7, #28
 8009070:	46bd      	mov	sp, r7
 8009072:	bc80      	pop	{r7}
 8009074:	4770      	bx	lr

08009076 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009076:	b480      	push	{r7}
 8009078:	b085      	sub	sp, #20
 800907a:	af00      	add	r7, sp, #0
 800907c:	6078      	str	r0, [r7, #4]
 800907e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800908c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800908e:	683a      	ldr	r2, [r7, #0]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	4313      	orrs	r3, r2
 8009094:	f043 0307 	orr.w	r3, r3, #7
 8009098:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	68fa      	ldr	r2, [r7, #12]
 800909e:	609a      	str	r2, [r3, #8]
}
 80090a0:	bf00      	nop
 80090a2:	3714      	adds	r7, #20
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bc80      	pop	{r7}
 80090a8:	4770      	bx	lr

080090aa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80090aa:	b480      	push	{r7}
 80090ac:	b087      	sub	sp, #28
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	60f8      	str	r0, [r7, #12]
 80090b2:	60b9      	str	r1, [r7, #8]
 80090b4:	607a      	str	r2, [r7, #4]
 80090b6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	689b      	ldr	r3, [r3, #8]
 80090bc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80090c4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	021a      	lsls	r2, r3, #8
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	431a      	orrs	r2, r3
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	4313      	orrs	r3, r2
 80090d2:	697a      	ldr	r2, [r7, #20]
 80090d4:	4313      	orrs	r3, r2
 80090d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	697a      	ldr	r2, [r7, #20]
 80090dc:	609a      	str	r2, [r3, #8]
}
 80090de:	bf00      	nop
 80090e0:	371c      	adds	r7, #28
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bc80      	pop	{r7}
 80090e6:	4770      	bx	lr

080090e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b087      	sub	sp, #28
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	60f8      	str	r0, [r7, #12]
 80090f0:	60b9      	str	r1, [r7, #8]
 80090f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	f003 031f 	and.w	r3, r3, #31
 80090fa:	2201      	movs	r2, #1
 80090fc:	fa02 f303 	lsl.w	r3, r2, r3
 8009100:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	6a1a      	ldr	r2, [r3, #32]
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	43db      	mvns	r3, r3
 800910a:	401a      	ands	r2, r3
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	6a1a      	ldr	r2, [r3, #32]
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	f003 031f 	and.w	r3, r3, #31
 800911a:	6879      	ldr	r1, [r7, #4]
 800911c:	fa01 f303 	lsl.w	r3, r1, r3
 8009120:	431a      	orrs	r2, r3
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	621a      	str	r2, [r3, #32]
}
 8009126:	bf00      	nop
 8009128:	371c      	adds	r7, #28
 800912a:	46bd      	mov	sp, r7
 800912c:	bc80      	pop	{r7}
 800912e:	4770      	bx	lr

08009130 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009130:	b480      	push	{r7}
 8009132:	b085      	sub	sp, #20
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
 8009138:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009140:	2b01      	cmp	r3, #1
 8009142:	d101      	bne.n	8009148 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009144:	2302      	movs	r3, #2
 8009146:	e046      	b.n	80091d6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2201      	movs	r2, #1
 800914c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2202      	movs	r2, #2
 8009154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	689b      	ldr	r3, [r3, #8]
 8009166:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800916e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	68fa      	ldr	r2, [r7, #12]
 8009176:	4313      	orrs	r3, r2
 8009178:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	68fa      	ldr	r2, [r7, #12]
 8009180:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	4a16      	ldr	r2, [pc, #88]	@ (80091e0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8009188:	4293      	cmp	r3, r2
 800918a:	d00e      	beq.n	80091aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009194:	d009      	beq.n	80091aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4a12      	ldr	r2, [pc, #72]	@ (80091e4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d004      	beq.n	80091aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4a10      	ldr	r2, [pc, #64]	@ (80091e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d10c      	bne.n	80091c4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80091b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	685b      	ldr	r3, [r3, #4]
 80091b6:	68ba      	ldr	r2, [r7, #8]
 80091b8:	4313      	orrs	r3, r2
 80091ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	68ba      	ldr	r2, [r7, #8]
 80091c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2201      	movs	r2, #1
 80091c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2200      	movs	r2, #0
 80091d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80091d4:	2300      	movs	r3, #0
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	3714      	adds	r7, #20
 80091da:	46bd      	mov	sp, r7
 80091dc:	bc80      	pop	{r7}
 80091de:	4770      	bx	lr
 80091e0:	40012c00 	.word	0x40012c00
 80091e4:	40000400 	.word	0x40000400
 80091e8:	40000800 	.word	0x40000800

080091ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b083      	sub	sp, #12
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80091f4:	bf00      	nop
 80091f6:	370c      	adds	r7, #12
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bc80      	pop	{r7}
 80091fc:	4770      	bx	lr

080091fe <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80091fe:	b480      	push	{r7}
 8009200:	b083      	sub	sp, #12
 8009202:	af00      	add	r7, sp, #0
 8009204:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009206:	bf00      	nop
 8009208:	370c      	adds	r7, #12
 800920a:	46bd      	mov	sp, r7
 800920c:	bc80      	pop	{r7}
 800920e:	4770      	bx	lr

08009210 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b082      	sub	sp, #8
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d101      	bne.n	8009222 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800921e:	2301      	movs	r3, #1
 8009220:	e042      	b.n	80092a8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009228:	b2db      	uxtb	r3, r3
 800922a:	2b00      	cmp	r3, #0
 800922c:	d106      	bne.n	800923c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2200      	movs	r2, #0
 8009232:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f7fa fa20 	bl	800367c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2224      	movs	r2, #36	@ 0x24
 8009240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	68da      	ldr	r2, [r3, #12]
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009252:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	f001 f845 	bl	800a2e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	691a      	ldr	r2, [r3, #16]
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009268:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	695a      	ldr	r2, [r3, #20]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009278:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	68da      	ldr	r2, [r3, #12]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009288:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2220      	movs	r2, #32
 8009294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2220      	movs	r2, #32
 800929c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2200      	movs	r2, #0
 80092a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80092a6:	2300      	movs	r3, #0
}
 80092a8:	4618      	mov	r0, r3
 80092aa:	3708      	adds	r7, #8
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bd80      	pop	{r7, pc}

080092b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b08a      	sub	sp, #40	@ 0x28
 80092b4:	af02      	add	r7, sp, #8
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	603b      	str	r3, [r7, #0]
 80092bc:	4613      	mov	r3, r2
 80092be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80092c0:	2300      	movs	r3, #0
 80092c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092ca:	b2db      	uxtb	r3, r3
 80092cc:	2b20      	cmp	r3, #32
 80092ce:	d175      	bne.n	80093bc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d002      	beq.n	80092dc <HAL_UART_Transmit+0x2c>
 80092d6:	88fb      	ldrh	r3, [r7, #6]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d101      	bne.n	80092e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80092dc:	2301      	movs	r3, #1
 80092de:	e06e      	b.n	80093be <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	2200      	movs	r2, #0
 80092e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	2221      	movs	r2, #33	@ 0x21
 80092ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80092ee:	f7fa faed 	bl	80038cc <HAL_GetTick>
 80092f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	88fa      	ldrh	r2, [r7, #6]
 80092f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	88fa      	ldrh	r2, [r7, #6]
 80092fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	689b      	ldr	r3, [r3, #8]
 8009304:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009308:	d108      	bne.n	800931c <HAL_UART_Transmit+0x6c>
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	691b      	ldr	r3, [r3, #16]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d104      	bne.n	800931c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009312:	2300      	movs	r3, #0
 8009314:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	61bb      	str	r3, [r7, #24]
 800931a:	e003      	b.n	8009324 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009320:	2300      	movs	r3, #0
 8009322:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009324:	e02e      	b.n	8009384 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	9300      	str	r3, [sp, #0]
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	2200      	movs	r2, #0
 800932e:	2180      	movs	r1, #128	@ 0x80
 8009330:	68f8      	ldr	r0, [r7, #12]
 8009332:	f000 fd22 	bl	8009d7a <UART_WaitOnFlagUntilTimeout>
 8009336:	4603      	mov	r3, r0
 8009338:	2b00      	cmp	r3, #0
 800933a:	d005      	beq.n	8009348 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	2220      	movs	r2, #32
 8009340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009344:	2303      	movs	r3, #3
 8009346:	e03a      	b.n	80093be <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009348:	69fb      	ldr	r3, [r7, #28]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d10b      	bne.n	8009366 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800934e:	69bb      	ldr	r3, [r7, #24]
 8009350:	881b      	ldrh	r3, [r3, #0]
 8009352:	461a      	mov	r2, r3
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800935c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800935e:	69bb      	ldr	r3, [r7, #24]
 8009360:	3302      	adds	r3, #2
 8009362:	61bb      	str	r3, [r7, #24]
 8009364:	e007      	b.n	8009376 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009366:	69fb      	ldr	r3, [r7, #28]
 8009368:	781a      	ldrb	r2, [r3, #0]
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009370:	69fb      	ldr	r3, [r7, #28]
 8009372:	3301      	adds	r3, #1
 8009374:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800937a:	b29b      	uxth	r3, r3
 800937c:	3b01      	subs	r3, #1
 800937e:	b29a      	uxth	r2, r3
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009388:	b29b      	uxth	r3, r3
 800938a:	2b00      	cmp	r3, #0
 800938c:	d1cb      	bne.n	8009326 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	9300      	str	r3, [sp, #0]
 8009392:	697b      	ldr	r3, [r7, #20]
 8009394:	2200      	movs	r2, #0
 8009396:	2140      	movs	r1, #64	@ 0x40
 8009398:	68f8      	ldr	r0, [r7, #12]
 800939a:	f000 fcee 	bl	8009d7a <UART_WaitOnFlagUntilTimeout>
 800939e:	4603      	mov	r3, r0
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d005      	beq.n	80093b0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	2220      	movs	r2, #32
 80093a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80093ac:	2303      	movs	r3, #3
 80093ae:	e006      	b.n	80093be <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	2220      	movs	r2, #32
 80093b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80093b8:	2300      	movs	r3, #0
 80093ba:	e000      	b.n	80093be <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80093bc:	2302      	movs	r3, #2
  }
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3720      	adds	r7, #32
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}
	...

080093c8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b08c      	sub	sp, #48	@ 0x30
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	60f8      	str	r0, [r7, #12]
 80093d0:	60b9      	str	r1, [r7, #8]
 80093d2:	4613      	mov	r3, r2
 80093d4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	2b20      	cmp	r3, #32
 80093e0:	d156      	bne.n	8009490 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d002      	beq.n	80093ee <HAL_UART_Transmit_DMA+0x26>
 80093e8:	88fb      	ldrh	r3, [r7, #6]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d101      	bne.n	80093f2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80093ee:	2301      	movs	r3, #1
 80093f0:	e04f      	b.n	8009492 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80093f2:	68ba      	ldr	r2, [r7, #8]
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	88fa      	ldrh	r2, [r7, #6]
 80093fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	88fa      	ldrh	r2, [r7, #6]
 8009402:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	2200      	movs	r2, #0
 8009408:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	2221      	movs	r2, #33	@ 0x21
 800940e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009416:	4a21      	ldr	r2, [pc, #132]	@ (800949c <HAL_UART_Transmit_DMA+0xd4>)
 8009418:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800941e:	4a20      	ldr	r2, [pc, #128]	@ (80094a0 <HAL_UART_Transmit_DMA+0xd8>)
 8009420:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009426:	4a1f      	ldr	r2, [pc, #124]	@ (80094a4 <HAL_UART_Transmit_DMA+0xdc>)
 8009428:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800942e:	2200      	movs	r2, #0
 8009430:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8009432:	f107 0308 	add.w	r3, r7, #8
 8009436:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800943c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800943e:	6819      	ldr	r1, [r3, #0]
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	3304      	adds	r3, #4
 8009446:	461a      	mov	r2, r3
 8009448:	88fb      	ldrh	r3, [r7, #6]
 800944a:	f7fa ffd3 	bl	80043f4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009456:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	3314      	adds	r3, #20
 800945e:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009460:	69bb      	ldr	r3, [r7, #24]
 8009462:	e853 3f00 	ldrex	r3, [r3]
 8009466:	617b      	str	r3, [r7, #20]
   return(result);
 8009468:	697b      	ldr	r3, [r7, #20]
 800946a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800946e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	3314      	adds	r3, #20
 8009476:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009478:	627a      	str	r2, [r7, #36]	@ 0x24
 800947a:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800947c:	6a39      	ldr	r1, [r7, #32]
 800947e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009480:	e841 2300 	strex	r3, r2, [r1]
 8009484:	61fb      	str	r3, [r7, #28]
   return(result);
 8009486:	69fb      	ldr	r3, [r7, #28]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d1e5      	bne.n	8009458 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800948c:	2300      	movs	r3, #0
 800948e:	e000      	b.n	8009492 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8009490:	2302      	movs	r3, #2
  }
}
 8009492:	4618      	mov	r0, r3
 8009494:	3730      	adds	r7, #48	@ 0x30
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}
 800949a:	bf00      	nop
 800949c:	08009ac9 	.word	0x08009ac9
 80094a0:	08009b63 	.word	0x08009b63
 80094a4:	08009ce7 	.word	0x08009ce7

080094a8 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b08c      	sub	sp, #48	@ 0x30
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	60f8      	str	r0, [r7, #12]
 80094b0:	60b9      	str	r1, [r7, #8]
 80094b2:	4613      	mov	r3, r2
 80094b4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80094bc:	b2db      	uxtb	r3, r3
 80094be:	2b20      	cmp	r3, #32
 80094c0:	d146      	bne.n	8009550 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d002      	beq.n	80094ce <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80094c8:	88fb      	ldrh	r3, [r7, #6]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d101      	bne.n	80094d2 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80094ce:	2301      	movs	r3, #1
 80094d0:	e03f      	b.n	8009552 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2201      	movs	r2, #1
 80094d6:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2200      	movs	r2, #0
 80094dc:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80094de:	88fb      	ldrh	r3, [r7, #6]
 80094e0:	461a      	mov	r2, r3
 80094e2:	68b9      	ldr	r1, [r7, #8]
 80094e4:	68f8      	ldr	r0, [r7, #12]
 80094e6:	f000 fca1 	bl	8009e2c <UART_Start_Receive_DMA>
 80094ea:	4603      	mov	r3, r0
 80094ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	d125      	bne.n	8009544 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80094f8:	2300      	movs	r3, #0
 80094fa:	613b      	str	r3, [r7, #16]
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	613b      	str	r3, [r7, #16]
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	685b      	ldr	r3, [r3, #4]
 800950a:	613b      	str	r3, [r7, #16]
 800950c:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	330c      	adds	r3, #12
 8009514:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009516:	69bb      	ldr	r3, [r7, #24]
 8009518:	e853 3f00 	ldrex	r3, [r3]
 800951c:	617b      	str	r3, [r7, #20]
   return(result);
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	f043 0310 	orr.w	r3, r3, #16
 8009524:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	330c      	adds	r3, #12
 800952c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800952e:	627a      	str	r2, [r7, #36]	@ 0x24
 8009530:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009532:	6a39      	ldr	r1, [r7, #32]
 8009534:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009536:	e841 2300 	strex	r3, r2, [r1]
 800953a:	61fb      	str	r3, [r7, #28]
   return(result);
 800953c:	69fb      	ldr	r3, [r7, #28]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d1e5      	bne.n	800950e <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8009542:	e002      	b.n	800954a <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8009544:	2301      	movs	r3, #1
 8009546:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800954a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800954e:	e000      	b.n	8009552 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8009550:	2302      	movs	r3, #2
  }
}
 8009552:	4618      	mov	r0, r3
 8009554:	3730      	adds	r7, #48	@ 0x30
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}
	...

0800955c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b0ba      	sub	sp, #232	@ 0xe8
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	68db      	ldr	r3, [r3, #12]
 8009574:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	695b      	ldr	r3, [r3, #20]
 800957e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009582:	2300      	movs	r3, #0
 8009584:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009588:	2300      	movs	r3, #0
 800958a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800958e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009592:	f003 030f 	and.w	r3, r3, #15
 8009596:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800959a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d10f      	bne.n	80095c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80095a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095a6:	f003 0320 	and.w	r3, r3, #32
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d009      	beq.n	80095c2 <HAL_UART_IRQHandler+0x66>
 80095ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095b2:	f003 0320 	and.w	r3, r3, #32
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d003      	beq.n	80095c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f000 fdd4 	bl	800a168 <UART_Receive_IT>
      return;
 80095c0:	e25b      	b.n	8009a7a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80095c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	f000 80de 	beq.w	8009788 <HAL_UART_IRQHandler+0x22c>
 80095cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80095d0:	f003 0301 	and.w	r3, r3, #1
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d106      	bne.n	80095e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80095d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095dc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	f000 80d1 	beq.w	8009788 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80095e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095ea:	f003 0301 	and.w	r3, r3, #1
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d00b      	beq.n	800960a <HAL_UART_IRQHandler+0xae>
 80095f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d005      	beq.n	800960a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009602:	f043 0201 	orr.w	r2, r3, #1
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800960a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800960e:	f003 0304 	and.w	r3, r3, #4
 8009612:	2b00      	cmp	r3, #0
 8009614:	d00b      	beq.n	800962e <HAL_UART_IRQHandler+0xd2>
 8009616:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800961a:	f003 0301 	and.w	r3, r3, #1
 800961e:	2b00      	cmp	r3, #0
 8009620:	d005      	beq.n	800962e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009626:	f043 0202 	orr.w	r2, r3, #2
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800962e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009632:	f003 0302 	and.w	r3, r3, #2
 8009636:	2b00      	cmp	r3, #0
 8009638:	d00b      	beq.n	8009652 <HAL_UART_IRQHandler+0xf6>
 800963a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800963e:	f003 0301 	and.w	r3, r3, #1
 8009642:	2b00      	cmp	r3, #0
 8009644:	d005      	beq.n	8009652 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800964a:	f043 0204 	orr.w	r2, r3, #4
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009656:	f003 0308 	and.w	r3, r3, #8
 800965a:	2b00      	cmp	r3, #0
 800965c:	d011      	beq.n	8009682 <HAL_UART_IRQHandler+0x126>
 800965e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009662:	f003 0320 	and.w	r3, r3, #32
 8009666:	2b00      	cmp	r3, #0
 8009668:	d105      	bne.n	8009676 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800966a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800966e:	f003 0301 	and.w	r3, r3, #1
 8009672:	2b00      	cmp	r3, #0
 8009674:	d005      	beq.n	8009682 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800967a:	f043 0208 	orr.w	r2, r3, #8
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009686:	2b00      	cmp	r3, #0
 8009688:	f000 81f2 	beq.w	8009a70 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800968c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009690:	f003 0320 	and.w	r3, r3, #32
 8009694:	2b00      	cmp	r3, #0
 8009696:	d008      	beq.n	80096aa <HAL_UART_IRQHandler+0x14e>
 8009698:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800969c:	f003 0320 	and.w	r3, r3, #32
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d002      	beq.n	80096aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f000 fd5f 	bl	800a168 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	695b      	ldr	r3, [r3, #20]
 80096b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	bf14      	ite	ne
 80096b8:	2301      	movne	r3, #1
 80096ba:	2300      	moveq	r3, #0
 80096bc:	b2db      	uxtb	r3, r3
 80096be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096c6:	f003 0308 	and.w	r3, r3, #8
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d103      	bne.n	80096d6 <HAL_UART_IRQHandler+0x17a>
 80096ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d04f      	beq.n	8009776 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f000 fc69 	bl	8009fae <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	695b      	ldr	r3, [r3, #20]
 80096e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d041      	beq.n	800976e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	3314      	adds	r3, #20
 80096f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80096f8:	e853 3f00 	ldrex	r3, [r3]
 80096fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009700:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009704:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009708:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	3314      	adds	r3, #20
 8009712:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009716:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800971a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800971e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009722:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009726:	e841 2300 	strex	r3, r2, [r1]
 800972a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800972e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009732:	2b00      	cmp	r3, #0
 8009734:	d1d9      	bne.n	80096ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800973a:	2b00      	cmp	r3, #0
 800973c:	d013      	beq.n	8009766 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009742:	4a7e      	ldr	r2, [pc, #504]	@ (800993c <HAL_UART_IRQHandler+0x3e0>)
 8009744:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800974a:	4618      	mov	r0, r3
 800974c:	f7fa feee 	bl	800452c <HAL_DMA_Abort_IT>
 8009750:	4603      	mov	r3, r0
 8009752:	2b00      	cmp	r3, #0
 8009754:	d016      	beq.n	8009784 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800975a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800975c:	687a      	ldr	r2, [r7, #4]
 800975e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009760:	4610      	mov	r0, r2
 8009762:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009764:	e00e      	b.n	8009784 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	f000 f9a5 	bl	8009ab6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800976c:	e00a      	b.n	8009784 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f000 f9a1 	bl	8009ab6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009774:	e006      	b.n	8009784 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	f000 f99d 	bl	8009ab6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2200      	movs	r2, #0
 8009780:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009782:	e175      	b.n	8009a70 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009784:	bf00      	nop
    return;
 8009786:	e173      	b.n	8009a70 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800978c:	2b01      	cmp	r3, #1
 800978e:	f040 814f 	bne.w	8009a30 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009796:	f003 0310 	and.w	r3, r3, #16
 800979a:	2b00      	cmp	r3, #0
 800979c:	f000 8148 	beq.w	8009a30 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80097a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097a4:	f003 0310 	and.w	r3, r3, #16
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	f000 8141 	beq.w	8009a30 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80097ae:	2300      	movs	r3, #0
 80097b0:	60bb      	str	r3, [r7, #8]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	60bb      	str	r3, [r7, #8]
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	685b      	ldr	r3, [r3, #4]
 80097c0:	60bb      	str	r3, [r7, #8]
 80097c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	695b      	ldr	r3, [r3, #20]
 80097ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	f000 80b6 	beq.w	8009940 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	685b      	ldr	r3, [r3, #4]
 80097dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80097e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	f000 8145 	beq.w	8009a74 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80097ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80097f2:	429a      	cmp	r2, r3
 80097f4:	f080 813e 	bcs.w	8009a74 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80097fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009804:	699b      	ldr	r3, [r3, #24]
 8009806:	2b20      	cmp	r3, #32
 8009808:	f000 8088 	beq.w	800991c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	330c      	adds	r3, #12
 8009812:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009816:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800981a:	e853 3f00 	ldrex	r3, [r3]
 800981e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009822:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009826:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800982a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	330c      	adds	r3, #12
 8009834:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009838:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800983c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009840:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009844:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009848:	e841 2300 	strex	r3, r2, [r1]
 800984c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009850:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009854:	2b00      	cmp	r3, #0
 8009856:	d1d9      	bne.n	800980c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	3314      	adds	r3, #20
 800985e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009860:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009862:	e853 3f00 	ldrex	r3, [r3]
 8009866:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009868:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800986a:	f023 0301 	bic.w	r3, r3, #1
 800986e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	3314      	adds	r3, #20
 8009878:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800987c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009880:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009882:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009884:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009888:	e841 2300 	strex	r3, r2, [r1]
 800988c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800988e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009890:	2b00      	cmp	r3, #0
 8009892:	d1e1      	bne.n	8009858 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	3314      	adds	r3, #20
 800989a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800989c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800989e:	e853 3f00 	ldrex	r3, [r3]
 80098a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80098a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	3314      	adds	r3, #20
 80098b4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80098b8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80098ba:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098bc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80098be:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80098c0:	e841 2300 	strex	r3, r2, [r1]
 80098c4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80098c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d1e3      	bne.n	8009894 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2220      	movs	r2, #32
 80098d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2200      	movs	r2, #0
 80098d8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	330c      	adds	r3, #12
 80098e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098e4:	e853 3f00 	ldrex	r3, [r3]
 80098e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80098ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80098ec:	f023 0310 	bic.w	r3, r3, #16
 80098f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	330c      	adds	r3, #12
 80098fa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80098fe:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009900:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009902:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009904:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009906:	e841 2300 	strex	r3, r2, [r1]
 800990a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800990c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800990e:	2b00      	cmp	r3, #0
 8009910:	d1e3      	bne.n	80098da <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009916:	4618      	mov	r0, r3
 8009918:	f7fa fdcc 	bl	80044b4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2202      	movs	r2, #2
 8009920:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800992a:	b29b      	uxth	r3, r3
 800992c:	1ad3      	subs	r3, r2, r3
 800992e:	b29b      	uxth	r3, r3
 8009930:	4619      	mov	r1, r3
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f7f7 fd30 	bl	8001398 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009938:	e09c      	b.n	8009a74 <HAL_UART_IRQHandler+0x518>
 800993a:	bf00      	nop
 800993c:	0800a073 	.word	0x0800a073
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009948:	b29b      	uxth	r3, r3
 800994a:	1ad3      	subs	r3, r2, r3
 800994c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009954:	b29b      	uxth	r3, r3
 8009956:	2b00      	cmp	r3, #0
 8009958:	f000 808e 	beq.w	8009a78 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800995c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009960:	2b00      	cmp	r3, #0
 8009962:	f000 8089 	beq.w	8009a78 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	330c      	adds	r3, #12
 800996c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800996e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009970:	e853 3f00 	ldrex	r3, [r3]
 8009974:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009978:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800997c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	330c      	adds	r3, #12
 8009986:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800998a:	647a      	str	r2, [r7, #68]	@ 0x44
 800998c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800998e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009990:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009992:	e841 2300 	strex	r3, r2, [r1]
 8009996:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009998:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800999a:	2b00      	cmp	r3, #0
 800999c:	d1e3      	bne.n	8009966 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	3314      	adds	r3, #20
 80099a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a8:	e853 3f00 	ldrex	r3, [r3]
 80099ac:	623b      	str	r3, [r7, #32]
   return(result);
 80099ae:	6a3b      	ldr	r3, [r7, #32]
 80099b0:	f023 0301 	bic.w	r3, r3, #1
 80099b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	3314      	adds	r3, #20
 80099be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80099c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80099c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80099c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099ca:	e841 2300 	strex	r3, r2, [r1]
 80099ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80099d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d1e3      	bne.n	800999e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2220      	movs	r2, #32
 80099da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2200      	movs	r2, #0
 80099e2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	330c      	adds	r3, #12
 80099ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	e853 3f00 	ldrex	r3, [r3]
 80099f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	f023 0310 	bic.w	r3, r3, #16
 80099fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	330c      	adds	r3, #12
 8009a04:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009a08:	61fa      	str	r2, [r7, #28]
 8009a0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a0c:	69b9      	ldr	r1, [r7, #24]
 8009a0e:	69fa      	ldr	r2, [r7, #28]
 8009a10:	e841 2300 	strex	r3, r2, [r1]
 8009a14:	617b      	str	r3, [r7, #20]
   return(result);
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d1e3      	bne.n	80099e4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2202      	movs	r2, #2
 8009a20:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009a22:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009a26:	4619      	mov	r1, r3
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	f7f7 fcb5 	bl	8001398 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009a2e:	e023      	b.n	8009a78 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d009      	beq.n	8009a50 <HAL_UART_IRQHandler+0x4f4>
 8009a3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d003      	beq.n	8009a50 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	f000 fb26 	bl	800a09a <UART_Transmit_IT>
    return;
 8009a4e:	e014      	b.n	8009a7a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009a50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d00e      	beq.n	8009a7a <HAL_UART_IRQHandler+0x51e>
 8009a5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d008      	beq.n	8009a7a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f000 fb65 	bl	800a138 <UART_EndTransmit_IT>
    return;
 8009a6e:	e004      	b.n	8009a7a <HAL_UART_IRQHandler+0x51e>
    return;
 8009a70:	bf00      	nop
 8009a72:	e002      	b.n	8009a7a <HAL_UART_IRQHandler+0x51e>
      return;
 8009a74:	bf00      	nop
 8009a76:	e000      	b.n	8009a7a <HAL_UART_IRQHandler+0x51e>
      return;
 8009a78:	bf00      	nop
  }
}
 8009a7a:	37e8      	adds	r7, #232	@ 0xe8
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}

08009a80 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009a80:	b480      	push	{r7}
 8009a82:	b083      	sub	sp, #12
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009a88:	bf00      	nop
 8009a8a:	370c      	adds	r7, #12
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bc80      	pop	{r7}
 8009a90:	4770      	bx	lr

08009a92 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009a92:	b480      	push	{r7}
 8009a94:	b083      	sub	sp, #12
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009a9a:	bf00      	nop
 8009a9c:	370c      	adds	r7, #12
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bc80      	pop	{r7}
 8009aa2:	4770      	bx	lr

08009aa4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b083      	sub	sp, #12
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009aac:	bf00      	nop
 8009aae:	370c      	adds	r7, #12
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	bc80      	pop	{r7}
 8009ab4:	4770      	bx	lr

08009ab6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009ab6:	b480      	push	{r7}
 8009ab8:	b083      	sub	sp, #12
 8009aba:	af00      	add	r7, sp, #0
 8009abc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009abe:	bf00      	nop
 8009ac0:	370c      	adds	r7, #12
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bc80      	pop	{r7}
 8009ac6:	4770      	bx	lr

08009ac8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b090      	sub	sp, #64	@ 0x40
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f003 0320 	and.w	r3, r3, #32
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d137      	bne.n	8009b54 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009ae4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009aea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	3314      	adds	r3, #20
 8009af0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009af4:	e853 3f00 	ldrex	r3, [r3]
 8009af8:	623b      	str	r3, [r7, #32]
   return(result);
 8009afa:	6a3b      	ldr	r3, [r7, #32]
 8009afc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b00:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009b02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	3314      	adds	r3, #20
 8009b08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009b0a:	633a      	str	r2, [r7, #48]	@ 0x30
 8009b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b12:	e841 2300 	strex	r3, r2, [r1]
 8009b16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d1e5      	bne.n	8009aea <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009b1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	330c      	adds	r3, #12
 8009b24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	e853 3f00 	ldrex	r3, [r3]
 8009b2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b34:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	330c      	adds	r3, #12
 8009b3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b3e:	61fa      	str	r2, [r7, #28]
 8009b40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b42:	69b9      	ldr	r1, [r7, #24]
 8009b44:	69fa      	ldr	r2, [r7, #28]
 8009b46:	e841 2300 	strex	r3, r2, [r1]
 8009b4a:	617b      	str	r3, [r7, #20]
   return(result);
 8009b4c:	697b      	ldr	r3, [r7, #20]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d1e5      	bne.n	8009b1e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009b52:	e002      	b.n	8009b5a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009b54:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009b56:	f7f7 fc3d 	bl	80013d4 <HAL_UART_TxCpltCallback>
}
 8009b5a:	bf00      	nop
 8009b5c:	3740      	adds	r7, #64	@ 0x40
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bd80      	pop	{r7, pc}

08009b62 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009b62:	b580      	push	{r7, lr}
 8009b64:	b084      	sub	sp, #16
 8009b66:	af00      	add	r7, sp, #0
 8009b68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b6e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009b70:	68f8      	ldr	r0, [r7, #12]
 8009b72:	f7ff ff85 	bl	8009a80 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b76:	bf00      	nop
 8009b78:	3710      	adds	r7, #16
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}

08009b7e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009b7e:	b580      	push	{r7, lr}
 8009b80:	b09c      	sub	sp, #112	@ 0x70
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b8a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	f003 0320 	and.w	r3, r3, #32
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d172      	bne.n	8009c80 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009b9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ba0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	330c      	adds	r3, #12
 8009ba6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009baa:	e853 3f00 	ldrex	r3, [r3]
 8009bae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009bb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009bb2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009bb6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009bb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	330c      	adds	r3, #12
 8009bbe:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009bc0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009bc2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bc4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009bc6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009bc8:	e841 2300 	strex	r3, r2, [r1]
 8009bcc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009bce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d1e5      	bne.n	8009ba0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	3314      	adds	r3, #20
 8009bda:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bde:	e853 3f00 	ldrex	r3, [r3]
 8009be2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009be4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009be6:	f023 0301 	bic.w	r3, r3, #1
 8009bea:	667b      	str	r3, [r7, #100]	@ 0x64
 8009bec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	3314      	adds	r3, #20
 8009bf2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009bf4:	647a      	str	r2, [r7, #68]	@ 0x44
 8009bf6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009bfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009bfc:	e841 2300 	strex	r3, r2, [r1]
 8009c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d1e5      	bne.n	8009bd4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	3314      	adds	r3, #20
 8009c0e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c12:	e853 3f00 	ldrex	r3, [r3]
 8009c16:	623b      	str	r3, [r7, #32]
   return(result);
 8009c18:	6a3b      	ldr	r3, [r7, #32]
 8009c1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c1e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009c20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	3314      	adds	r3, #20
 8009c26:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009c28:	633a      	str	r2, [r7, #48]	@ 0x30
 8009c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c30:	e841 2300 	strex	r3, r2, [r1]
 8009c34:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d1e5      	bne.n	8009c08 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009c3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c3e:	2220      	movs	r2, #32
 8009c40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c48:	2b01      	cmp	r3, #1
 8009c4a:	d119      	bne.n	8009c80 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	330c      	adds	r3, #12
 8009c52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c54:	693b      	ldr	r3, [r7, #16]
 8009c56:	e853 3f00 	ldrex	r3, [r3]
 8009c5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	f023 0310 	bic.w	r3, r3, #16
 8009c62:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009c64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	330c      	adds	r3, #12
 8009c6a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009c6c:	61fa      	str	r2, [r7, #28]
 8009c6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c70:	69b9      	ldr	r1, [r7, #24]
 8009c72:	69fa      	ldr	r2, [r7, #28]
 8009c74:	e841 2300 	strex	r3, r2, [r1]
 8009c78:	617b      	str	r3, [r7, #20]
   return(result);
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d1e5      	bne.n	8009c4c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c82:	2200      	movs	r2, #0
 8009c84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d106      	bne.n	8009c9c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c90:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009c92:	4619      	mov	r1, r3
 8009c94:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009c96:	f7f7 fb7f 	bl	8001398 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c9a:	e002      	b.n	8009ca2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009c9c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009c9e:	f7ff fef8 	bl	8009a92 <HAL_UART_RxCpltCallback>
}
 8009ca2:	bf00      	nop
 8009ca4:	3770      	adds	r7, #112	@ 0x70
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}

08009caa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009caa:	b580      	push	{r7, lr}
 8009cac:	b084      	sub	sp, #16
 8009cae:	af00      	add	r7, sp, #0
 8009cb0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cb6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	2201      	movs	r2, #1
 8009cbc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cc2:	2b01      	cmp	r3, #1
 8009cc4:	d108      	bne.n	8009cd8 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009cca:	085b      	lsrs	r3, r3, #1
 8009ccc:	b29b      	uxth	r3, r3
 8009cce:	4619      	mov	r1, r3
 8009cd0:	68f8      	ldr	r0, [r7, #12]
 8009cd2:	f7f7 fb61 	bl	8001398 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009cd6:	e002      	b.n	8009cde <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009cd8:	68f8      	ldr	r0, [r7, #12]
 8009cda:	f7ff fee3 	bl	8009aa4 <HAL_UART_RxHalfCpltCallback>
}
 8009cde:	bf00      	nop
 8009ce0:	3710      	adds	r7, #16
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}

08009ce6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009ce6:	b580      	push	{r7, lr}
 8009ce8:	b084      	sub	sp, #16
 8009cea:	af00      	add	r7, sp, #0
 8009cec:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009cee:	2300      	movs	r3, #0
 8009cf0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cf6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	695b      	ldr	r3, [r3, #20]
 8009cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	bf14      	ite	ne
 8009d06:	2301      	movne	r3, #1
 8009d08:	2300      	moveq	r3, #0
 8009d0a:	b2db      	uxtb	r3, r3
 8009d0c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d14:	b2db      	uxtb	r3, r3
 8009d16:	2b21      	cmp	r3, #33	@ 0x21
 8009d18:	d108      	bne.n	8009d2c <UART_DMAError+0x46>
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d005      	beq.n	8009d2c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	2200      	movs	r2, #0
 8009d24:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8009d26:	68b8      	ldr	r0, [r7, #8]
 8009d28:	f000 f91a 	bl	8009f60 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	695b      	ldr	r3, [r3, #20]
 8009d32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	bf14      	ite	ne
 8009d3a:	2301      	movne	r3, #1
 8009d3c:	2300      	moveq	r3, #0
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009d48:	b2db      	uxtb	r3, r3
 8009d4a:	2b22      	cmp	r3, #34	@ 0x22
 8009d4c:	d108      	bne.n	8009d60 <UART_DMAError+0x7a>
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d005      	beq.n	8009d60 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009d54:	68bb      	ldr	r3, [r7, #8]
 8009d56:	2200      	movs	r2, #0
 8009d58:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8009d5a:	68b8      	ldr	r0, [r7, #8]
 8009d5c:	f000 f927 	bl	8009fae <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009d60:	68bb      	ldr	r3, [r7, #8]
 8009d62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d64:	f043 0210 	orr.w	r2, r3, #16
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009d6c:	68b8      	ldr	r0, [r7, #8]
 8009d6e:	f7ff fea2 	bl	8009ab6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d72:	bf00      	nop
 8009d74:	3710      	adds	r7, #16
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bd80      	pop	{r7, pc}

08009d7a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009d7a:	b580      	push	{r7, lr}
 8009d7c:	b086      	sub	sp, #24
 8009d7e:	af00      	add	r7, sp, #0
 8009d80:	60f8      	str	r0, [r7, #12]
 8009d82:	60b9      	str	r1, [r7, #8]
 8009d84:	603b      	str	r3, [r7, #0]
 8009d86:	4613      	mov	r3, r2
 8009d88:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d8a:	e03b      	b.n	8009e04 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d8c:	6a3b      	ldr	r3, [r7, #32]
 8009d8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d92:	d037      	beq.n	8009e04 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d94:	f7f9 fd9a 	bl	80038cc <HAL_GetTick>
 8009d98:	4602      	mov	r2, r0
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	1ad3      	subs	r3, r2, r3
 8009d9e:	6a3a      	ldr	r2, [r7, #32]
 8009da0:	429a      	cmp	r2, r3
 8009da2:	d302      	bcc.n	8009daa <UART_WaitOnFlagUntilTimeout+0x30>
 8009da4:	6a3b      	ldr	r3, [r7, #32]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d101      	bne.n	8009dae <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009daa:	2303      	movs	r3, #3
 8009dac:	e03a      	b.n	8009e24 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	68db      	ldr	r3, [r3, #12]
 8009db4:	f003 0304 	and.w	r3, r3, #4
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d023      	beq.n	8009e04 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	2b80      	cmp	r3, #128	@ 0x80
 8009dc0:	d020      	beq.n	8009e04 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	2b40      	cmp	r3, #64	@ 0x40
 8009dc6:	d01d      	beq.n	8009e04 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	f003 0308 	and.w	r3, r3, #8
 8009dd2:	2b08      	cmp	r3, #8
 8009dd4:	d116      	bne.n	8009e04 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	617b      	str	r3, [r7, #20]
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	617b      	str	r3, [r7, #20]
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	685b      	ldr	r3, [r3, #4]
 8009de8:	617b      	str	r3, [r7, #20]
 8009dea:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009dec:	68f8      	ldr	r0, [r7, #12]
 8009dee:	f000 f8de 	bl	8009fae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	2208      	movs	r2, #8
 8009df6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009e00:	2301      	movs	r3, #1
 8009e02:	e00f      	b.n	8009e24 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	681a      	ldr	r2, [r3, #0]
 8009e0a:	68bb      	ldr	r3, [r7, #8]
 8009e0c:	4013      	ands	r3, r2
 8009e0e:	68ba      	ldr	r2, [r7, #8]
 8009e10:	429a      	cmp	r2, r3
 8009e12:	bf0c      	ite	eq
 8009e14:	2301      	moveq	r3, #1
 8009e16:	2300      	movne	r3, #0
 8009e18:	b2db      	uxtb	r3, r3
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	79fb      	ldrb	r3, [r7, #7]
 8009e1e:	429a      	cmp	r2, r3
 8009e20:	d0b4      	beq.n	8009d8c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009e22:	2300      	movs	r3, #0
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3718      	adds	r7, #24
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}

08009e2c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b098      	sub	sp, #96	@ 0x60
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	60f8      	str	r0, [r7, #12]
 8009e34:	60b9      	str	r1, [r7, #8]
 8009e36:	4613      	mov	r3, r2
 8009e38:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009e3a:	68ba      	ldr	r2, [r7, #8]
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	88fa      	ldrh	r2, [r7, #6]
 8009e44:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2222      	movs	r2, #34	@ 0x22
 8009e50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e58:	4a3e      	ldr	r2, [pc, #248]	@ (8009f54 <UART_Start_Receive_DMA+0x128>)
 8009e5a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e60:	4a3d      	ldr	r2, [pc, #244]	@ (8009f58 <UART_Start_Receive_DMA+0x12c>)
 8009e62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e68:	4a3c      	ldr	r2, [pc, #240]	@ (8009f5c <UART_Start_Receive_DMA+0x130>)
 8009e6a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e70:	2200      	movs	r2, #0
 8009e72:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009e74:	f107 0308 	add.w	r3, r7, #8
 8009e78:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	3304      	adds	r3, #4
 8009e84:	4619      	mov	r1, r3
 8009e86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e88:	681a      	ldr	r2, [r3, #0]
 8009e8a:	88fb      	ldrh	r3, [r7, #6]
 8009e8c:	f7fa fab2 	bl	80043f4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009e90:	2300      	movs	r3, #0
 8009e92:	613b      	str	r3, [r7, #16]
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	613b      	str	r3, [r7, #16]
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	685b      	ldr	r3, [r3, #4]
 8009ea2:	613b      	str	r3, [r7, #16]
 8009ea4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	691b      	ldr	r3, [r3, #16]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d019      	beq.n	8009ee2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	330c      	adds	r3, #12
 8009eb4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009eb8:	e853 3f00 	ldrex	r3, [r3]
 8009ebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009ebe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ec0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009ec4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	330c      	adds	r3, #12
 8009ecc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009ece:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009ed0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009ed4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009ed6:	e841 2300 	strex	r3, r2, [r1]
 8009eda:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009edc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d1e5      	bne.n	8009eae <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	3314      	adds	r3, #20
 8009ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eec:	e853 3f00 	ldrex	r3, [r3]
 8009ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ef4:	f043 0301 	orr.w	r3, r3, #1
 8009ef8:	657b      	str	r3, [r7, #84]	@ 0x54
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	3314      	adds	r3, #20
 8009f00:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009f02:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009f04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f06:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009f08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f0a:	e841 2300 	strex	r3, r2, [r1]
 8009f0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d1e5      	bne.n	8009ee2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	3314      	adds	r3, #20
 8009f1c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f1e:	69bb      	ldr	r3, [r7, #24]
 8009f20:	e853 3f00 	ldrex	r3, [r3]
 8009f24:	617b      	str	r3, [r7, #20]
   return(result);
 8009f26:	697b      	ldr	r3, [r7, #20]
 8009f28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f2c:	653b      	str	r3, [r7, #80]	@ 0x50
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	3314      	adds	r3, #20
 8009f34:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009f36:	627a      	str	r2, [r7, #36]	@ 0x24
 8009f38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f3a:	6a39      	ldr	r1, [r7, #32]
 8009f3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f3e:	e841 2300 	strex	r3, r2, [r1]
 8009f42:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f44:	69fb      	ldr	r3, [r7, #28]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d1e5      	bne.n	8009f16 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8009f4a:	2300      	movs	r3, #0
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	3760      	adds	r7, #96	@ 0x60
 8009f50:	46bd      	mov	sp, r7
 8009f52:	bd80      	pop	{r7, pc}
 8009f54:	08009b7f 	.word	0x08009b7f
 8009f58:	08009cab 	.word	0x08009cab
 8009f5c:	08009ce7 	.word	0x08009ce7

08009f60 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009f60:	b480      	push	{r7}
 8009f62:	b089      	sub	sp, #36	@ 0x24
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	330c      	adds	r3, #12
 8009f6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	e853 3f00 	ldrex	r3, [r3]
 8009f76:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009f7e:	61fb      	str	r3, [r7, #28]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	330c      	adds	r3, #12
 8009f86:	69fa      	ldr	r2, [r7, #28]
 8009f88:	61ba      	str	r2, [r7, #24]
 8009f8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f8c:	6979      	ldr	r1, [r7, #20]
 8009f8e:	69ba      	ldr	r2, [r7, #24]
 8009f90:	e841 2300 	strex	r3, r2, [r1]
 8009f94:	613b      	str	r3, [r7, #16]
   return(result);
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d1e5      	bne.n	8009f68 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2220      	movs	r2, #32
 8009fa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8009fa4:	bf00      	nop
 8009fa6:	3724      	adds	r7, #36	@ 0x24
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bc80      	pop	{r7}
 8009fac:	4770      	bx	lr

08009fae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009fae:	b480      	push	{r7}
 8009fb0:	b095      	sub	sp, #84	@ 0x54
 8009fb2:	af00      	add	r7, sp, #0
 8009fb4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	330c      	adds	r3, #12
 8009fbc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fc0:	e853 3f00 	ldrex	r3, [r3]
 8009fc4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009fcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	330c      	adds	r3, #12
 8009fd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009fd6:	643a      	str	r2, [r7, #64]	@ 0x40
 8009fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fda:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009fdc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009fde:	e841 2300 	strex	r3, r2, [r1]
 8009fe2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d1e5      	bne.n	8009fb6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	3314      	adds	r3, #20
 8009ff0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ff2:	6a3b      	ldr	r3, [r7, #32]
 8009ff4:	e853 3f00 	ldrex	r3, [r3]
 8009ff8:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ffa:	69fb      	ldr	r3, [r7, #28]
 8009ffc:	f023 0301 	bic.w	r3, r3, #1
 800a000:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	3314      	adds	r3, #20
 800a008:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a00a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a00c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a00e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a010:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a012:	e841 2300 	strex	r3, r2, [r1]
 800a016:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d1e5      	bne.n	8009fea <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a022:	2b01      	cmp	r3, #1
 800a024:	d119      	bne.n	800a05a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	330c      	adds	r3, #12
 800a02c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	e853 3f00 	ldrex	r3, [r3]
 800a034:	60bb      	str	r3, [r7, #8]
   return(result);
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	f023 0310 	bic.w	r3, r3, #16
 800a03c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	330c      	adds	r3, #12
 800a044:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a046:	61ba      	str	r2, [r7, #24]
 800a048:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a04a:	6979      	ldr	r1, [r7, #20]
 800a04c:	69ba      	ldr	r2, [r7, #24]
 800a04e:	e841 2300 	strex	r3, r2, [r1]
 800a052:	613b      	str	r3, [r7, #16]
   return(result);
 800a054:	693b      	ldr	r3, [r7, #16]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d1e5      	bne.n	800a026 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2220      	movs	r2, #32
 800a05e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	2200      	movs	r2, #0
 800a066:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a068:	bf00      	nop
 800a06a:	3754      	adds	r7, #84	@ 0x54
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bc80      	pop	{r7}
 800a070:	4770      	bx	lr

0800a072 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a072:	b580      	push	{r7, lr}
 800a074:	b084      	sub	sp, #16
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a07e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	2200      	movs	r2, #0
 800a084:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	2200      	movs	r2, #0
 800a08a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a08c:	68f8      	ldr	r0, [r7, #12]
 800a08e:	f7ff fd12 	bl	8009ab6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a092:	bf00      	nop
 800a094:	3710      	adds	r7, #16
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}

0800a09a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a09a:	b480      	push	{r7}
 800a09c:	b085      	sub	sp, #20
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0a8:	b2db      	uxtb	r3, r3
 800a0aa:	2b21      	cmp	r3, #33	@ 0x21
 800a0ac:	d13e      	bne.n	800a12c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	689b      	ldr	r3, [r3, #8]
 800a0b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a0b6:	d114      	bne.n	800a0e2 <UART_Transmit_IT+0x48>
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	691b      	ldr	r3, [r3, #16]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d110      	bne.n	800a0e2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6a1b      	ldr	r3, [r3, #32]
 800a0c4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	881b      	ldrh	r3, [r3, #0]
 800a0ca:	461a      	mov	r2, r3
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a0d4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	6a1b      	ldr	r3, [r3, #32]
 800a0da:	1c9a      	adds	r2, r3, #2
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	621a      	str	r2, [r3, #32]
 800a0e0:	e008      	b.n	800a0f4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6a1b      	ldr	r3, [r3, #32]
 800a0e6:	1c59      	adds	r1, r3, #1
 800a0e8:	687a      	ldr	r2, [r7, #4]
 800a0ea:	6211      	str	r1, [r2, #32]
 800a0ec:	781a      	ldrb	r2, [r3, #0]
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a0f8:	b29b      	uxth	r3, r3
 800a0fa:	3b01      	subs	r3, #1
 800a0fc:	b29b      	uxth	r3, r3
 800a0fe:	687a      	ldr	r2, [r7, #4]
 800a100:	4619      	mov	r1, r3
 800a102:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a104:	2b00      	cmp	r3, #0
 800a106:	d10f      	bne.n	800a128 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	68da      	ldr	r2, [r3, #12]
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a116:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	68da      	ldr	r2, [r3, #12]
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a126:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a128:	2300      	movs	r3, #0
 800a12a:	e000      	b.n	800a12e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a12c:	2302      	movs	r3, #2
  }
}
 800a12e:	4618      	mov	r0, r3
 800a130:	3714      	adds	r7, #20
 800a132:	46bd      	mov	sp, r7
 800a134:	bc80      	pop	{r7}
 800a136:	4770      	bx	lr

0800a138 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b082      	sub	sp, #8
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	68da      	ldr	r2, [r3, #12]
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a14e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2220      	movs	r2, #32
 800a154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a158:	6878      	ldr	r0, [r7, #4]
 800a15a:	f7f7 f93b 	bl	80013d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a15e:	2300      	movs	r3, #0
}
 800a160:	4618      	mov	r0, r3
 800a162:	3708      	adds	r7, #8
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}

0800a168 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b08c      	sub	sp, #48	@ 0x30
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a176:	b2db      	uxtb	r3, r3
 800a178:	2b22      	cmp	r3, #34	@ 0x22
 800a17a:	f040 80ae 	bne.w	800a2da <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	689b      	ldr	r3, [r3, #8]
 800a182:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a186:	d117      	bne.n	800a1b8 <UART_Receive_IT+0x50>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	691b      	ldr	r3, [r3, #16]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d113      	bne.n	800a1b8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a190:	2300      	movs	r3, #0
 800a192:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a198:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	685b      	ldr	r3, [r3, #4]
 800a1a0:	b29b      	uxth	r3, r3
 800a1a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1a6:	b29a      	uxth	r2, r3
 800a1a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1aa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1b0:	1c9a      	adds	r2, r3, #2
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	629a      	str	r2, [r3, #40]	@ 0x28
 800a1b6:	e026      	b.n	800a206 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	689b      	ldr	r3, [r3, #8]
 800a1c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1ca:	d007      	beq.n	800a1dc <UART_Receive_IT+0x74>
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	689b      	ldr	r3, [r3, #8]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d10a      	bne.n	800a1ea <UART_Receive_IT+0x82>
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	691b      	ldr	r3, [r3, #16]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d106      	bne.n	800a1ea <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	685b      	ldr	r3, [r3, #4]
 800a1e2:	b2da      	uxtb	r2, r3
 800a1e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1e6:	701a      	strb	r2, [r3, #0]
 800a1e8:	e008      	b.n	800a1fc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	685b      	ldr	r3, [r3, #4]
 800a1f0:	b2db      	uxtb	r3, r3
 800a1f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1f6:	b2da      	uxtb	r2, r3
 800a1f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1fa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a200:	1c5a      	adds	r2, r3, #1
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a20a:	b29b      	uxth	r3, r3
 800a20c:	3b01      	subs	r3, #1
 800a20e:	b29b      	uxth	r3, r3
 800a210:	687a      	ldr	r2, [r7, #4]
 800a212:	4619      	mov	r1, r3
 800a214:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a216:	2b00      	cmp	r3, #0
 800a218:	d15d      	bne.n	800a2d6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	68da      	ldr	r2, [r3, #12]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f022 0220 	bic.w	r2, r2, #32
 800a228:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	68da      	ldr	r2, [r3, #12]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a238:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	695a      	ldr	r2, [r3, #20]
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f022 0201 	bic.w	r2, r2, #1
 800a248:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2220      	movs	r2, #32
 800a24e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2200      	movs	r2, #0
 800a256:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a25c:	2b01      	cmp	r3, #1
 800a25e:	d135      	bne.n	800a2cc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2200      	movs	r2, #0
 800a264:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	330c      	adds	r3, #12
 800a26c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	e853 3f00 	ldrex	r3, [r3]
 800a274:	613b      	str	r3, [r7, #16]
   return(result);
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	f023 0310 	bic.w	r3, r3, #16
 800a27c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	330c      	adds	r3, #12
 800a284:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a286:	623a      	str	r2, [r7, #32]
 800a288:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a28a:	69f9      	ldr	r1, [r7, #28]
 800a28c:	6a3a      	ldr	r2, [r7, #32]
 800a28e:	e841 2300 	strex	r3, r2, [r1]
 800a292:	61bb      	str	r3, [r7, #24]
   return(result);
 800a294:	69bb      	ldr	r3, [r7, #24]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d1e5      	bne.n	800a266 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f003 0310 	and.w	r3, r3, #16
 800a2a4:	2b10      	cmp	r3, #16
 800a2a6:	d10a      	bne.n	800a2be <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	60fb      	str	r3, [r7, #12]
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	60fb      	str	r3, [r7, #12]
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	685b      	ldr	r3, [r3, #4]
 800a2ba:	60fb      	str	r3, [r7, #12]
 800a2bc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a2c2:	4619      	mov	r1, r3
 800a2c4:	6878      	ldr	r0, [r7, #4]
 800a2c6:	f7f7 f867 	bl	8001398 <HAL_UARTEx_RxEventCallback>
 800a2ca:	e002      	b.n	800a2d2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	f7ff fbe0 	bl	8009a92 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	e002      	b.n	800a2dc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	e000      	b.n	800a2dc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a2da:	2302      	movs	r3, #2
  }
}
 800a2dc:	4618      	mov	r0, r3
 800a2de:	3730      	adds	r7, #48	@ 0x30
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	bd80      	pop	{r7, pc}

0800a2e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b084      	sub	sp, #16
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	691b      	ldr	r3, [r3, #16]
 800a2f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	68da      	ldr	r2, [r3, #12]
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	430a      	orrs	r2, r1
 800a300:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	689a      	ldr	r2, [r3, #8]
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	691b      	ldr	r3, [r3, #16]
 800a30a:	431a      	orrs	r2, r3
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	695b      	ldr	r3, [r3, #20]
 800a310:	4313      	orrs	r3, r2
 800a312:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	68db      	ldr	r3, [r3, #12]
 800a31a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800a31e:	f023 030c 	bic.w	r3, r3, #12
 800a322:	687a      	ldr	r2, [r7, #4]
 800a324:	6812      	ldr	r2, [r2, #0]
 800a326:	68b9      	ldr	r1, [r7, #8]
 800a328:	430b      	orrs	r3, r1
 800a32a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	695b      	ldr	r3, [r3, #20]
 800a332:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	699a      	ldr	r2, [r3, #24]
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	430a      	orrs	r2, r1
 800a340:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	4a2c      	ldr	r2, [pc, #176]	@ (800a3f8 <UART_SetConfig+0x114>)
 800a348:	4293      	cmp	r3, r2
 800a34a:	d103      	bne.n	800a354 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a34c:	f7fd ff1e 	bl	800818c <HAL_RCC_GetPCLK2Freq>
 800a350:	60f8      	str	r0, [r7, #12]
 800a352:	e002      	b.n	800a35a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a354:	f7fd ff06 	bl	8008164 <HAL_RCC_GetPCLK1Freq>
 800a358:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a35a:	68fa      	ldr	r2, [r7, #12]
 800a35c:	4613      	mov	r3, r2
 800a35e:	009b      	lsls	r3, r3, #2
 800a360:	4413      	add	r3, r2
 800a362:	009a      	lsls	r2, r3, #2
 800a364:	441a      	add	r2, r3
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	685b      	ldr	r3, [r3, #4]
 800a36a:	009b      	lsls	r3, r3, #2
 800a36c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a370:	4a22      	ldr	r2, [pc, #136]	@ (800a3fc <UART_SetConfig+0x118>)
 800a372:	fba2 2303 	umull	r2, r3, r2, r3
 800a376:	095b      	lsrs	r3, r3, #5
 800a378:	0119      	lsls	r1, r3, #4
 800a37a:	68fa      	ldr	r2, [r7, #12]
 800a37c:	4613      	mov	r3, r2
 800a37e:	009b      	lsls	r3, r3, #2
 800a380:	4413      	add	r3, r2
 800a382:	009a      	lsls	r2, r3, #2
 800a384:	441a      	add	r2, r3
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	685b      	ldr	r3, [r3, #4]
 800a38a:	009b      	lsls	r3, r3, #2
 800a38c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a390:	4b1a      	ldr	r3, [pc, #104]	@ (800a3fc <UART_SetConfig+0x118>)
 800a392:	fba3 0302 	umull	r0, r3, r3, r2
 800a396:	095b      	lsrs	r3, r3, #5
 800a398:	2064      	movs	r0, #100	@ 0x64
 800a39a:	fb00 f303 	mul.w	r3, r0, r3
 800a39e:	1ad3      	subs	r3, r2, r3
 800a3a0:	011b      	lsls	r3, r3, #4
 800a3a2:	3332      	adds	r3, #50	@ 0x32
 800a3a4:	4a15      	ldr	r2, [pc, #84]	@ (800a3fc <UART_SetConfig+0x118>)
 800a3a6:	fba2 2303 	umull	r2, r3, r2, r3
 800a3aa:	095b      	lsrs	r3, r3, #5
 800a3ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a3b0:	4419      	add	r1, r3
 800a3b2:	68fa      	ldr	r2, [r7, #12]
 800a3b4:	4613      	mov	r3, r2
 800a3b6:	009b      	lsls	r3, r3, #2
 800a3b8:	4413      	add	r3, r2
 800a3ba:	009a      	lsls	r2, r3, #2
 800a3bc:	441a      	add	r2, r3
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	685b      	ldr	r3, [r3, #4]
 800a3c2:	009b      	lsls	r3, r3, #2
 800a3c4:	fbb2 f2f3 	udiv	r2, r2, r3
 800a3c8:	4b0c      	ldr	r3, [pc, #48]	@ (800a3fc <UART_SetConfig+0x118>)
 800a3ca:	fba3 0302 	umull	r0, r3, r3, r2
 800a3ce:	095b      	lsrs	r3, r3, #5
 800a3d0:	2064      	movs	r0, #100	@ 0x64
 800a3d2:	fb00 f303 	mul.w	r3, r0, r3
 800a3d6:	1ad3      	subs	r3, r2, r3
 800a3d8:	011b      	lsls	r3, r3, #4
 800a3da:	3332      	adds	r3, #50	@ 0x32
 800a3dc:	4a07      	ldr	r2, [pc, #28]	@ (800a3fc <UART_SetConfig+0x118>)
 800a3de:	fba2 2303 	umull	r2, r3, r2, r3
 800a3e2:	095b      	lsrs	r3, r3, #5
 800a3e4:	f003 020f 	and.w	r2, r3, #15
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	440a      	add	r2, r1
 800a3ee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800a3f0:	bf00      	nop
 800a3f2:	3710      	adds	r7, #16
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}
 800a3f8:	40013800 	.word	0x40013800
 800a3fc:	51eb851f 	.word	0x51eb851f

0800a400 <__cvt>:
 800a400:	2b00      	cmp	r3, #0
 800a402:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a406:	461d      	mov	r5, r3
 800a408:	bfbb      	ittet	lt
 800a40a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800a40e:	461d      	movlt	r5, r3
 800a410:	2300      	movge	r3, #0
 800a412:	232d      	movlt	r3, #45	@ 0x2d
 800a414:	b088      	sub	sp, #32
 800a416:	4614      	mov	r4, r2
 800a418:	bfb8      	it	lt
 800a41a:	4614      	movlt	r4, r2
 800a41c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a41e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800a420:	7013      	strb	r3, [r2, #0]
 800a422:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a424:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800a428:	f023 0820 	bic.w	r8, r3, #32
 800a42c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a430:	d005      	beq.n	800a43e <__cvt+0x3e>
 800a432:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a436:	d100      	bne.n	800a43a <__cvt+0x3a>
 800a438:	3601      	adds	r6, #1
 800a43a:	2302      	movs	r3, #2
 800a43c:	e000      	b.n	800a440 <__cvt+0x40>
 800a43e:	2303      	movs	r3, #3
 800a440:	aa07      	add	r2, sp, #28
 800a442:	9204      	str	r2, [sp, #16]
 800a444:	aa06      	add	r2, sp, #24
 800a446:	e9cd a202 	strd	sl, r2, [sp, #8]
 800a44a:	e9cd 3600 	strd	r3, r6, [sp]
 800a44e:	4622      	mov	r2, r4
 800a450:	462b      	mov	r3, r5
 800a452:	f000 fe91 	bl	800b178 <_dtoa_r>
 800a456:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a45a:	4607      	mov	r7, r0
 800a45c:	d119      	bne.n	800a492 <__cvt+0x92>
 800a45e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a460:	07db      	lsls	r3, r3, #31
 800a462:	d50e      	bpl.n	800a482 <__cvt+0x82>
 800a464:	eb00 0906 	add.w	r9, r0, r6
 800a468:	2200      	movs	r2, #0
 800a46a:	2300      	movs	r3, #0
 800a46c:	4620      	mov	r0, r4
 800a46e:	4629      	mov	r1, r5
 800a470:	f7f6 fa9a 	bl	80009a8 <__aeabi_dcmpeq>
 800a474:	b108      	cbz	r0, 800a47a <__cvt+0x7a>
 800a476:	f8cd 901c 	str.w	r9, [sp, #28]
 800a47a:	2230      	movs	r2, #48	@ 0x30
 800a47c:	9b07      	ldr	r3, [sp, #28]
 800a47e:	454b      	cmp	r3, r9
 800a480:	d31e      	bcc.n	800a4c0 <__cvt+0xc0>
 800a482:	4638      	mov	r0, r7
 800a484:	9b07      	ldr	r3, [sp, #28]
 800a486:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a488:	1bdb      	subs	r3, r3, r7
 800a48a:	6013      	str	r3, [r2, #0]
 800a48c:	b008      	add	sp, #32
 800a48e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a492:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a496:	eb00 0906 	add.w	r9, r0, r6
 800a49a:	d1e5      	bne.n	800a468 <__cvt+0x68>
 800a49c:	7803      	ldrb	r3, [r0, #0]
 800a49e:	2b30      	cmp	r3, #48	@ 0x30
 800a4a0:	d10a      	bne.n	800a4b8 <__cvt+0xb8>
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	4620      	mov	r0, r4
 800a4a8:	4629      	mov	r1, r5
 800a4aa:	f7f6 fa7d 	bl	80009a8 <__aeabi_dcmpeq>
 800a4ae:	b918      	cbnz	r0, 800a4b8 <__cvt+0xb8>
 800a4b0:	f1c6 0601 	rsb	r6, r6, #1
 800a4b4:	f8ca 6000 	str.w	r6, [sl]
 800a4b8:	f8da 3000 	ldr.w	r3, [sl]
 800a4bc:	4499      	add	r9, r3
 800a4be:	e7d3      	b.n	800a468 <__cvt+0x68>
 800a4c0:	1c59      	adds	r1, r3, #1
 800a4c2:	9107      	str	r1, [sp, #28]
 800a4c4:	701a      	strb	r2, [r3, #0]
 800a4c6:	e7d9      	b.n	800a47c <__cvt+0x7c>

0800a4c8 <__exponent>:
 800a4c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4ca:	2900      	cmp	r1, #0
 800a4cc:	bfb6      	itet	lt
 800a4ce:	232d      	movlt	r3, #45	@ 0x2d
 800a4d0:	232b      	movge	r3, #43	@ 0x2b
 800a4d2:	4249      	neglt	r1, r1
 800a4d4:	2909      	cmp	r1, #9
 800a4d6:	7002      	strb	r2, [r0, #0]
 800a4d8:	7043      	strb	r3, [r0, #1]
 800a4da:	dd29      	ble.n	800a530 <__exponent+0x68>
 800a4dc:	f10d 0307 	add.w	r3, sp, #7
 800a4e0:	461d      	mov	r5, r3
 800a4e2:	270a      	movs	r7, #10
 800a4e4:	fbb1 f6f7 	udiv	r6, r1, r7
 800a4e8:	461a      	mov	r2, r3
 800a4ea:	fb07 1416 	mls	r4, r7, r6, r1
 800a4ee:	3430      	adds	r4, #48	@ 0x30
 800a4f0:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a4f4:	460c      	mov	r4, r1
 800a4f6:	2c63      	cmp	r4, #99	@ 0x63
 800a4f8:	4631      	mov	r1, r6
 800a4fa:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800a4fe:	dcf1      	bgt.n	800a4e4 <__exponent+0x1c>
 800a500:	3130      	adds	r1, #48	@ 0x30
 800a502:	1e94      	subs	r4, r2, #2
 800a504:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a508:	4623      	mov	r3, r4
 800a50a:	1c41      	adds	r1, r0, #1
 800a50c:	42ab      	cmp	r3, r5
 800a50e:	d30a      	bcc.n	800a526 <__exponent+0x5e>
 800a510:	f10d 0309 	add.w	r3, sp, #9
 800a514:	1a9b      	subs	r3, r3, r2
 800a516:	42ac      	cmp	r4, r5
 800a518:	bf88      	it	hi
 800a51a:	2300      	movhi	r3, #0
 800a51c:	3302      	adds	r3, #2
 800a51e:	4403      	add	r3, r0
 800a520:	1a18      	subs	r0, r3, r0
 800a522:	b003      	add	sp, #12
 800a524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a526:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a52a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a52e:	e7ed      	b.n	800a50c <__exponent+0x44>
 800a530:	2330      	movs	r3, #48	@ 0x30
 800a532:	3130      	adds	r1, #48	@ 0x30
 800a534:	7083      	strb	r3, [r0, #2]
 800a536:	70c1      	strb	r1, [r0, #3]
 800a538:	1d03      	adds	r3, r0, #4
 800a53a:	e7f1      	b.n	800a520 <__exponent+0x58>

0800a53c <_printf_float>:
 800a53c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a540:	b091      	sub	sp, #68	@ 0x44
 800a542:	460c      	mov	r4, r1
 800a544:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800a548:	4616      	mov	r6, r2
 800a54a:	461f      	mov	r7, r3
 800a54c:	4605      	mov	r5, r0
 800a54e:	f000 fcf5 	bl	800af3c <_localeconv_r>
 800a552:	6803      	ldr	r3, [r0, #0]
 800a554:	4618      	mov	r0, r3
 800a556:	9308      	str	r3, [sp, #32]
 800a558:	f7f5 fdfa 	bl	8000150 <strlen>
 800a55c:	2300      	movs	r3, #0
 800a55e:	930e      	str	r3, [sp, #56]	@ 0x38
 800a560:	f8d8 3000 	ldr.w	r3, [r8]
 800a564:	9009      	str	r0, [sp, #36]	@ 0x24
 800a566:	3307      	adds	r3, #7
 800a568:	f023 0307 	bic.w	r3, r3, #7
 800a56c:	f103 0208 	add.w	r2, r3, #8
 800a570:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a574:	f8d4 b000 	ldr.w	fp, [r4]
 800a578:	f8c8 2000 	str.w	r2, [r8]
 800a57c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a580:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a584:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a586:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800a58a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a58e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a592:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a596:	4b9c      	ldr	r3, [pc, #624]	@ (800a808 <_printf_float+0x2cc>)
 800a598:	f7f6 fa38 	bl	8000a0c <__aeabi_dcmpun>
 800a59c:	bb70      	cbnz	r0, 800a5fc <_printf_float+0xc0>
 800a59e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a5a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a5a6:	4b98      	ldr	r3, [pc, #608]	@ (800a808 <_printf_float+0x2cc>)
 800a5a8:	f7f6 fa12 	bl	80009d0 <__aeabi_dcmple>
 800a5ac:	bb30      	cbnz	r0, 800a5fc <_printf_float+0xc0>
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	4640      	mov	r0, r8
 800a5b4:	4649      	mov	r1, r9
 800a5b6:	f7f6 fa01 	bl	80009bc <__aeabi_dcmplt>
 800a5ba:	b110      	cbz	r0, 800a5c2 <_printf_float+0x86>
 800a5bc:	232d      	movs	r3, #45	@ 0x2d
 800a5be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5c2:	4a92      	ldr	r2, [pc, #584]	@ (800a80c <_printf_float+0x2d0>)
 800a5c4:	4b92      	ldr	r3, [pc, #584]	@ (800a810 <_printf_float+0x2d4>)
 800a5c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a5ca:	bf8c      	ite	hi
 800a5cc:	4690      	movhi	r8, r2
 800a5ce:	4698      	movls	r8, r3
 800a5d0:	2303      	movs	r3, #3
 800a5d2:	f04f 0900 	mov.w	r9, #0
 800a5d6:	6123      	str	r3, [r4, #16]
 800a5d8:	f02b 0304 	bic.w	r3, fp, #4
 800a5dc:	6023      	str	r3, [r4, #0]
 800a5de:	4633      	mov	r3, r6
 800a5e0:	4621      	mov	r1, r4
 800a5e2:	4628      	mov	r0, r5
 800a5e4:	9700      	str	r7, [sp, #0]
 800a5e6:	aa0f      	add	r2, sp, #60	@ 0x3c
 800a5e8:	f000 f9d4 	bl	800a994 <_printf_common>
 800a5ec:	3001      	adds	r0, #1
 800a5ee:	f040 8090 	bne.w	800a712 <_printf_float+0x1d6>
 800a5f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a5f6:	b011      	add	sp, #68	@ 0x44
 800a5f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5fc:	4642      	mov	r2, r8
 800a5fe:	464b      	mov	r3, r9
 800a600:	4640      	mov	r0, r8
 800a602:	4649      	mov	r1, r9
 800a604:	f7f6 fa02 	bl	8000a0c <__aeabi_dcmpun>
 800a608:	b148      	cbz	r0, 800a61e <_printf_float+0xe2>
 800a60a:	464b      	mov	r3, r9
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	bfb8      	it	lt
 800a610:	232d      	movlt	r3, #45	@ 0x2d
 800a612:	4a80      	ldr	r2, [pc, #512]	@ (800a814 <_printf_float+0x2d8>)
 800a614:	bfb8      	it	lt
 800a616:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a61a:	4b7f      	ldr	r3, [pc, #508]	@ (800a818 <_printf_float+0x2dc>)
 800a61c:	e7d3      	b.n	800a5c6 <_printf_float+0x8a>
 800a61e:	6863      	ldr	r3, [r4, #4]
 800a620:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800a624:	1c5a      	adds	r2, r3, #1
 800a626:	d13f      	bne.n	800a6a8 <_printf_float+0x16c>
 800a628:	2306      	movs	r3, #6
 800a62a:	6063      	str	r3, [r4, #4]
 800a62c:	2200      	movs	r2, #0
 800a62e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800a632:	6023      	str	r3, [r4, #0]
 800a634:	9206      	str	r2, [sp, #24]
 800a636:	aa0e      	add	r2, sp, #56	@ 0x38
 800a638:	e9cd a204 	strd	sl, r2, [sp, #16]
 800a63c:	aa0d      	add	r2, sp, #52	@ 0x34
 800a63e:	9203      	str	r2, [sp, #12]
 800a640:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800a644:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a648:	6863      	ldr	r3, [r4, #4]
 800a64a:	4642      	mov	r2, r8
 800a64c:	9300      	str	r3, [sp, #0]
 800a64e:	4628      	mov	r0, r5
 800a650:	464b      	mov	r3, r9
 800a652:	910a      	str	r1, [sp, #40]	@ 0x28
 800a654:	f7ff fed4 	bl	800a400 <__cvt>
 800a658:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a65a:	4680      	mov	r8, r0
 800a65c:	2947      	cmp	r1, #71	@ 0x47
 800a65e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a660:	d128      	bne.n	800a6b4 <_printf_float+0x178>
 800a662:	1cc8      	adds	r0, r1, #3
 800a664:	db02      	blt.n	800a66c <_printf_float+0x130>
 800a666:	6863      	ldr	r3, [r4, #4]
 800a668:	4299      	cmp	r1, r3
 800a66a:	dd40      	ble.n	800a6ee <_printf_float+0x1b2>
 800a66c:	f1aa 0a02 	sub.w	sl, sl, #2
 800a670:	fa5f fa8a 	uxtb.w	sl, sl
 800a674:	4652      	mov	r2, sl
 800a676:	3901      	subs	r1, #1
 800a678:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a67c:	910d      	str	r1, [sp, #52]	@ 0x34
 800a67e:	f7ff ff23 	bl	800a4c8 <__exponent>
 800a682:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a684:	4681      	mov	r9, r0
 800a686:	1813      	adds	r3, r2, r0
 800a688:	2a01      	cmp	r2, #1
 800a68a:	6123      	str	r3, [r4, #16]
 800a68c:	dc02      	bgt.n	800a694 <_printf_float+0x158>
 800a68e:	6822      	ldr	r2, [r4, #0]
 800a690:	07d2      	lsls	r2, r2, #31
 800a692:	d501      	bpl.n	800a698 <_printf_float+0x15c>
 800a694:	3301      	adds	r3, #1
 800a696:	6123      	str	r3, [r4, #16]
 800a698:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d09e      	beq.n	800a5de <_printf_float+0xa2>
 800a6a0:	232d      	movs	r3, #45	@ 0x2d
 800a6a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6a6:	e79a      	b.n	800a5de <_printf_float+0xa2>
 800a6a8:	2947      	cmp	r1, #71	@ 0x47
 800a6aa:	d1bf      	bne.n	800a62c <_printf_float+0xf0>
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d1bd      	bne.n	800a62c <_printf_float+0xf0>
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	e7ba      	b.n	800a62a <_printf_float+0xee>
 800a6b4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a6b8:	d9dc      	bls.n	800a674 <_printf_float+0x138>
 800a6ba:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a6be:	d118      	bne.n	800a6f2 <_printf_float+0x1b6>
 800a6c0:	2900      	cmp	r1, #0
 800a6c2:	6863      	ldr	r3, [r4, #4]
 800a6c4:	dd0b      	ble.n	800a6de <_printf_float+0x1a2>
 800a6c6:	6121      	str	r1, [r4, #16]
 800a6c8:	b913      	cbnz	r3, 800a6d0 <_printf_float+0x194>
 800a6ca:	6822      	ldr	r2, [r4, #0]
 800a6cc:	07d0      	lsls	r0, r2, #31
 800a6ce:	d502      	bpl.n	800a6d6 <_printf_float+0x19a>
 800a6d0:	3301      	adds	r3, #1
 800a6d2:	440b      	add	r3, r1
 800a6d4:	6123      	str	r3, [r4, #16]
 800a6d6:	f04f 0900 	mov.w	r9, #0
 800a6da:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a6dc:	e7dc      	b.n	800a698 <_printf_float+0x15c>
 800a6de:	b913      	cbnz	r3, 800a6e6 <_printf_float+0x1aa>
 800a6e0:	6822      	ldr	r2, [r4, #0]
 800a6e2:	07d2      	lsls	r2, r2, #31
 800a6e4:	d501      	bpl.n	800a6ea <_printf_float+0x1ae>
 800a6e6:	3302      	adds	r3, #2
 800a6e8:	e7f4      	b.n	800a6d4 <_printf_float+0x198>
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	e7f2      	b.n	800a6d4 <_printf_float+0x198>
 800a6ee:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a6f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a6f4:	4299      	cmp	r1, r3
 800a6f6:	db05      	blt.n	800a704 <_printf_float+0x1c8>
 800a6f8:	6823      	ldr	r3, [r4, #0]
 800a6fa:	6121      	str	r1, [r4, #16]
 800a6fc:	07d8      	lsls	r0, r3, #31
 800a6fe:	d5ea      	bpl.n	800a6d6 <_printf_float+0x19a>
 800a700:	1c4b      	adds	r3, r1, #1
 800a702:	e7e7      	b.n	800a6d4 <_printf_float+0x198>
 800a704:	2900      	cmp	r1, #0
 800a706:	bfcc      	ite	gt
 800a708:	2201      	movgt	r2, #1
 800a70a:	f1c1 0202 	rsble	r2, r1, #2
 800a70e:	4413      	add	r3, r2
 800a710:	e7e0      	b.n	800a6d4 <_printf_float+0x198>
 800a712:	6823      	ldr	r3, [r4, #0]
 800a714:	055a      	lsls	r2, r3, #21
 800a716:	d407      	bmi.n	800a728 <_printf_float+0x1ec>
 800a718:	6923      	ldr	r3, [r4, #16]
 800a71a:	4642      	mov	r2, r8
 800a71c:	4631      	mov	r1, r6
 800a71e:	4628      	mov	r0, r5
 800a720:	47b8      	blx	r7
 800a722:	3001      	adds	r0, #1
 800a724:	d12b      	bne.n	800a77e <_printf_float+0x242>
 800a726:	e764      	b.n	800a5f2 <_printf_float+0xb6>
 800a728:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a72c:	f240 80dc 	bls.w	800a8e8 <_printf_float+0x3ac>
 800a730:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a734:	2200      	movs	r2, #0
 800a736:	2300      	movs	r3, #0
 800a738:	f7f6 f936 	bl	80009a8 <__aeabi_dcmpeq>
 800a73c:	2800      	cmp	r0, #0
 800a73e:	d033      	beq.n	800a7a8 <_printf_float+0x26c>
 800a740:	2301      	movs	r3, #1
 800a742:	4631      	mov	r1, r6
 800a744:	4628      	mov	r0, r5
 800a746:	4a35      	ldr	r2, [pc, #212]	@ (800a81c <_printf_float+0x2e0>)
 800a748:	47b8      	blx	r7
 800a74a:	3001      	adds	r0, #1
 800a74c:	f43f af51 	beq.w	800a5f2 <_printf_float+0xb6>
 800a750:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800a754:	4543      	cmp	r3, r8
 800a756:	db02      	blt.n	800a75e <_printf_float+0x222>
 800a758:	6823      	ldr	r3, [r4, #0]
 800a75a:	07d8      	lsls	r0, r3, #31
 800a75c:	d50f      	bpl.n	800a77e <_printf_float+0x242>
 800a75e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a762:	4631      	mov	r1, r6
 800a764:	4628      	mov	r0, r5
 800a766:	47b8      	blx	r7
 800a768:	3001      	adds	r0, #1
 800a76a:	f43f af42 	beq.w	800a5f2 <_printf_float+0xb6>
 800a76e:	f04f 0900 	mov.w	r9, #0
 800a772:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800a776:	f104 0a1a 	add.w	sl, r4, #26
 800a77a:	45c8      	cmp	r8, r9
 800a77c:	dc09      	bgt.n	800a792 <_printf_float+0x256>
 800a77e:	6823      	ldr	r3, [r4, #0]
 800a780:	079b      	lsls	r3, r3, #30
 800a782:	f100 8102 	bmi.w	800a98a <_printf_float+0x44e>
 800a786:	68e0      	ldr	r0, [r4, #12]
 800a788:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a78a:	4298      	cmp	r0, r3
 800a78c:	bfb8      	it	lt
 800a78e:	4618      	movlt	r0, r3
 800a790:	e731      	b.n	800a5f6 <_printf_float+0xba>
 800a792:	2301      	movs	r3, #1
 800a794:	4652      	mov	r2, sl
 800a796:	4631      	mov	r1, r6
 800a798:	4628      	mov	r0, r5
 800a79a:	47b8      	blx	r7
 800a79c:	3001      	adds	r0, #1
 800a79e:	f43f af28 	beq.w	800a5f2 <_printf_float+0xb6>
 800a7a2:	f109 0901 	add.w	r9, r9, #1
 800a7a6:	e7e8      	b.n	800a77a <_printf_float+0x23e>
 800a7a8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	dc38      	bgt.n	800a820 <_printf_float+0x2e4>
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	4631      	mov	r1, r6
 800a7b2:	4628      	mov	r0, r5
 800a7b4:	4a19      	ldr	r2, [pc, #100]	@ (800a81c <_printf_float+0x2e0>)
 800a7b6:	47b8      	blx	r7
 800a7b8:	3001      	adds	r0, #1
 800a7ba:	f43f af1a 	beq.w	800a5f2 <_printf_float+0xb6>
 800a7be:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800a7c2:	ea59 0303 	orrs.w	r3, r9, r3
 800a7c6:	d102      	bne.n	800a7ce <_printf_float+0x292>
 800a7c8:	6823      	ldr	r3, [r4, #0]
 800a7ca:	07d9      	lsls	r1, r3, #31
 800a7cc:	d5d7      	bpl.n	800a77e <_printf_float+0x242>
 800a7ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a7d2:	4631      	mov	r1, r6
 800a7d4:	4628      	mov	r0, r5
 800a7d6:	47b8      	blx	r7
 800a7d8:	3001      	adds	r0, #1
 800a7da:	f43f af0a 	beq.w	800a5f2 <_printf_float+0xb6>
 800a7de:	f04f 0a00 	mov.w	sl, #0
 800a7e2:	f104 0b1a 	add.w	fp, r4, #26
 800a7e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a7e8:	425b      	negs	r3, r3
 800a7ea:	4553      	cmp	r3, sl
 800a7ec:	dc01      	bgt.n	800a7f2 <_printf_float+0x2b6>
 800a7ee:	464b      	mov	r3, r9
 800a7f0:	e793      	b.n	800a71a <_printf_float+0x1de>
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	465a      	mov	r2, fp
 800a7f6:	4631      	mov	r1, r6
 800a7f8:	4628      	mov	r0, r5
 800a7fa:	47b8      	blx	r7
 800a7fc:	3001      	adds	r0, #1
 800a7fe:	f43f aef8 	beq.w	800a5f2 <_printf_float+0xb6>
 800a802:	f10a 0a01 	add.w	sl, sl, #1
 800a806:	e7ee      	b.n	800a7e6 <_printf_float+0x2aa>
 800a808:	7fefffff 	.word	0x7fefffff
 800a80c:	0800d602 	.word	0x0800d602
 800a810:	0800d5fe 	.word	0x0800d5fe
 800a814:	0800d60a 	.word	0x0800d60a
 800a818:	0800d606 	.word	0x0800d606
 800a81c:	0800d60e 	.word	0x0800d60e
 800a820:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a822:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800a826:	4553      	cmp	r3, sl
 800a828:	bfa8      	it	ge
 800a82a:	4653      	movge	r3, sl
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	4699      	mov	r9, r3
 800a830:	dc36      	bgt.n	800a8a0 <_printf_float+0x364>
 800a832:	f04f 0b00 	mov.w	fp, #0
 800a836:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a83a:	f104 021a 	add.w	r2, r4, #26
 800a83e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a840:	930a      	str	r3, [sp, #40]	@ 0x28
 800a842:	eba3 0309 	sub.w	r3, r3, r9
 800a846:	455b      	cmp	r3, fp
 800a848:	dc31      	bgt.n	800a8ae <_printf_float+0x372>
 800a84a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a84c:	459a      	cmp	sl, r3
 800a84e:	dc3a      	bgt.n	800a8c6 <_printf_float+0x38a>
 800a850:	6823      	ldr	r3, [r4, #0]
 800a852:	07da      	lsls	r2, r3, #31
 800a854:	d437      	bmi.n	800a8c6 <_printf_float+0x38a>
 800a856:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a858:	ebaa 0903 	sub.w	r9, sl, r3
 800a85c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a85e:	ebaa 0303 	sub.w	r3, sl, r3
 800a862:	4599      	cmp	r9, r3
 800a864:	bfa8      	it	ge
 800a866:	4699      	movge	r9, r3
 800a868:	f1b9 0f00 	cmp.w	r9, #0
 800a86c:	dc33      	bgt.n	800a8d6 <_printf_float+0x39a>
 800a86e:	f04f 0800 	mov.w	r8, #0
 800a872:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a876:	f104 0b1a 	add.w	fp, r4, #26
 800a87a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a87c:	ebaa 0303 	sub.w	r3, sl, r3
 800a880:	eba3 0309 	sub.w	r3, r3, r9
 800a884:	4543      	cmp	r3, r8
 800a886:	f77f af7a 	ble.w	800a77e <_printf_float+0x242>
 800a88a:	2301      	movs	r3, #1
 800a88c:	465a      	mov	r2, fp
 800a88e:	4631      	mov	r1, r6
 800a890:	4628      	mov	r0, r5
 800a892:	47b8      	blx	r7
 800a894:	3001      	adds	r0, #1
 800a896:	f43f aeac 	beq.w	800a5f2 <_printf_float+0xb6>
 800a89a:	f108 0801 	add.w	r8, r8, #1
 800a89e:	e7ec      	b.n	800a87a <_printf_float+0x33e>
 800a8a0:	4642      	mov	r2, r8
 800a8a2:	4631      	mov	r1, r6
 800a8a4:	4628      	mov	r0, r5
 800a8a6:	47b8      	blx	r7
 800a8a8:	3001      	adds	r0, #1
 800a8aa:	d1c2      	bne.n	800a832 <_printf_float+0x2f6>
 800a8ac:	e6a1      	b.n	800a5f2 <_printf_float+0xb6>
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	4631      	mov	r1, r6
 800a8b2:	4628      	mov	r0, r5
 800a8b4:	920a      	str	r2, [sp, #40]	@ 0x28
 800a8b6:	47b8      	blx	r7
 800a8b8:	3001      	adds	r0, #1
 800a8ba:	f43f ae9a 	beq.w	800a5f2 <_printf_float+0xb6>
 800a8be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a8c0:	f10b 0b01 	add.w	fp, fp, #1
 800a8c4:	e7bb      	b.n	800a83e <_printf_float+0x302>
 800a8c6:	4631      	mov	r1, r6
 800a8c8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a8cc:	4628      	mov	r0, r5
 800a8ce:	47b8      	blx	r7
 800a8d0:	3001      	adds	r0, #1
 800a8d2:	d1c0      	bne.n	800a856 <_printf_float+0x31a>
 800a8d4:	e68d      	b.n	800a5f2 <_printf_float+0xb6>
 800a8d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a8d8:	464b      	mov	r3, r9
 800a8da:	4631      	mov	r1, r6
 800a8dc:	4628      	mov	r0, r5
 800a8de:	4442      	add	r2, r8
 800a8e0:	47b8      	blx	r7
 800a8e2:	3001      	adds	r0, #1
 800a8e4:	d1c3      	bne.n	800a86e <_printf_float+0x332>
 800a8e6:	e684      	b.n	800a5f2 <_printf_float+0xb6>
 800a8e8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800a8ec:	f1ba 0f01 	cmp.w	sl, #1
 800a8f0:	dc01      	bgt.n	800a8f6 <_printf_float+0x3ba>
 800a8f2:	07db      	lsls	r3, r3, #31
 800a8f4:	d536      	bpl.n	800a964 <_printf_float+0x428>
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	4642      	mov	r2, r8
 800a8fa:	4631      	mov	r1, r6
 800a8fc:	4628      	mov	r0, r5
 800a8fe:	47b8      	blx	r7
 800a900:	3001      	adds	r0, #1
 800a902:	f43f ae76 	beq.w	800a5f2 <_printf_float+0xb6>
 800a906:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a90a:	4631      	mov	r1, r6
 800a90c:	4628      	mov	r0, r5
 800a90e:	47b8      	blx	r7
 800a910:	3001      	adds	r0, #1
 800a912:	f43f ae6e 	beq.w	800a5f2 <_printf_float+0xb6>
 800a916:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a91a:	2200      	movs	r2, #0
 800a91c:	2300      	movs	r3, #0
 800a91e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800a922:	f7f6 f841 	bl	80009a8 <__aeabi_dcmpeq>
 800a926:	b9c0      	cbnz	r0, 800a95a <_printf_float+0x41e>
 800a928:	4653      	mov	r3, sl
 800a92a:	f108 0201 	add.w	r2, r8, #1
 800a92e:	4631      	mov	r1, r6
 800a930:	4628      	mov	r0, r5
 800a932:	47b8      	blx	r7
 800a934:	3001      	adds	r0, #1
 800a936:	d10c      	bne.n	800a952 <_printf_float+0x416>
 800a938:	e65b      	b.n	800a5f2 <_printf_float+0xb6>
 800a93a:	2301      	movs	r3, #1
 800a93c:	465a      	mov	r2, fp
 800a93e:	4631      	mov	r1, r6
 800a940:	4628      	mov	r0, r5
 800a942:	47b8      	blx	r7
 800a944:	3001      	adds	r0, #1
 800a946:	f43f ae54 	beq.w	800a5f2 <_printf_float+0xb6>
 800a94a:	f108 0801 	add.w	r8, r8, #1
 800a94e:	45d0      	cmp	r8, sl
 800a950:	dbf3      	blt.n	800a93a <_printf_float+0x3fe>
 800a952:	464b      	mov	r3, r9
 800a954:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a958:	e6e0      	b.n	800a71c <_printf_float+0x1e0>
 800a95a:	f04f 0800 	mov.w	r8, #0
 800a95e:	f104 0b1a 	add.w	fp, r4, #26
 800a962:	e7f4      	b.n	800a94e <_printf_float+0x412>
 800a964:	2301      	movs	r3, #1
 800a966:	4642      	mov	r2, r8
 800a968:	e7e1      	b.n	800a92e <_printf_float+0x3f2>
 800a96a:	2301      	movs	r3, #1
 800a96c:	464a      	mov	r2, r9
 800a96e:	4631      	mov	r1, r6
 800a970:	4628      	mov	r0, r5
 800a972:	47b8      	blx	r7
 800a974:	3001      	adds	r0, #1
 800a976:	f43f ae3c 	beq.w	800a5f2 <_printf_float+0xb6>
 800a97a:	f108 0801 	add.w	r8, r8, #1
 800a97e:	68e3      	ldr	r3, [r4, #12]
 800a980:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a982:	1a5b      	subs	r3, r3, r1
 800a984:	4543      	cmp	r3, r8
 800a986:	dcf0      	bgt.n	800a96a <_printf_float+0x42e>
 800a988:	e6fd      	b.n	800a786 <_printf_float+0x24a>
 800a98a:	f04f 0800 	mov.w	r8, #0
 800a98e:	f104 0919 	add.w	r9, r4, #25
 800a992:	e7f4      	b.n	800a97e <_printf_float+0x442>

0800a994 <_printf_common>:
 800a994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a998:	4616      	mov	r6, r2
 800a99a:	4698      	mov	r8, r3
 800a99c:	688a      	ldr	r2, [r1, #8]
 800a99e:	690b      	ldr	r3, [r1, #16]
 800a9a0:	4607      	mov	r7, r0
 800a9a2:	4293      	cmp	r3, r2
 800a9a4:	bfb8      	it	lt
 800a9a6:	4613      	movlt	r3, r2
 800a9a8:	6033      	str	r3, [r6, #0]
 800a9aa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a9ae:	460c      	mov	r4, r1
 800a9b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a9b4:	b10a      	cbz	r2, 800a9ba <_printf_common+0x26>
 800a9b6:	3301      	adds	r3, #1
 800a9b8:	6033      	str	r3, [r6, #0]
 800a9ba:	6823      	ldr	r3, [r4, #0]
 800a9bc:	0699      	lsls	r1, r3, #26
 800a9be:	bf42      	ittt	mi
 800a9c0:	6833      	ldrmi	r3, [r6, #0]
 800a9c2:	3302      	addmi	r3, #2
 800a9c4:	6033      	strmi	r3, [r6, #0]
 800a9c6:	6825      	ldr	r5, [r4, #0]
 800a9c8:	f015 0506 	ands.w	r5, r5, #6
 800a9cc:	d106      	bne.n	800a9dc <_printf_common+0x48>
 800a9ce:	f104 0a19 	add.w	sl, r4, #25
 800a9d2:	68e3      	ldr	r3, [r4, #12]
 800a9d4:	6832      	ldr	r2, [r6, #0]
 800a9d6:	1a9b      	subs	r3, r3, r2
 800a9d8:	42ab      	cmp	r3, r5
 800a9da:	dc2b      	bgt.n	800aa34 <_printf_common+0xa0>
 800a9dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a9e0:	6822      	ldr	r2, [r4, #0]
 800a9e2:	3b00      	subs	r3, #0
 800a9e4:	bf18      	it	ne
 800a9e6:	2301      	movne	r3, #1
 800a9e8:	0692      	lsls	r2, r2, #26
 800a9ea:	d430      	bmi.n	800aa4e <_printf_common+0xba>
 800a9ec:	4641      	mov	r1, r8
 800a9ee:	4638      	mov	r0, r7
 800a9f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a9f4:	47c8      	blx	r9
 800a9f6:	3001      	adds	r0, #1
 800a9f8:	d023      	beq.n	800aa42 <_printf_common+0xae>
 800a9fa:	6823      	ldr	r3, [r4, #0]
 800a9fc:	6922      	ldr	r2, [r4, #16]
 800a9fe:	f003 0306 	and.w	r3, r3, #6
 800aa02:	2b04      	cmp	r3, #4
 800aa04:	bf14      	ite	ne
 800aa06:	2500      	movne	r5, #0
 800aa08:	6833      	ldreq	r3, [r6, #0]
 800aa0a:	f04f 0600 	mov.w	r6, #0
 800aa0e:	bf08      	it	eq
 800aa10:	68e5      	ldreq	r5, [r4, #12]
 800aa12:	f104 041a 	add.w	r4, r4, #26
 800aa16:	bf08      	it	eq
 800aa18:	1aed      	subeq	r5, r5, r3
 800aa1a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800aa1e:	bf08      	it	eq
 800aa20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa24:	4293      	cmp	r3, r2
 800aa26:	bfc4      	itt	gt
 800aa28:	1a9b      	subgt	r3, r3, r2
 800aa2a:	18ed      	addgt	r5, r5, r3
 800aa2c:	42b5      	cmp	r5, r6
 800aa2e:	d11a      	bne.n	800aa66 <_printf_common+0xd2>
 800aa30:	2000      	movs	r0, #0
 800aa32:	e008      	b.n	800aa46 <_printf_common+0xb2>
 800aa34:	2301      	movs	r3, #1
 800aa36:	4652      	mov	r2, sl
 800aa38:	4641      	mov	r1, r8
 800aa3a:	4638      	mov	r0, r7
 800aa3c:	47c8      	blx	r9
 800aa3e:	3001      	adds	r0, #1
 800aa40:	d103      	bne.n	800aa4a <_printf_common+0xb6>
 800aa42:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aa46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa4a:	3501      	adds	r5, #1
 800aa4c:	e7c1      	b.n	800a9d2 <_printf_common+0x3e>
 800aa4e:	2030      	movs	r0, #48	@ 0x30
 800aa50:	18e1      	adds	r1, r4, r3
 800aa52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aa56:	1c5a      	adds	r2, r3, #1
 800aa58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aa5c:	4422      	add	r2, r4
 800aa5e:	3302      	adds	r3, #2
 800aa60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aa64:	e7c2      	b.n	800a9ec <_printf_common+0x58>
 800aa66:	2301      	movs	r3, #1
 800aa68:	4622      	mov	r2, r4
 800aa6a:	4641      	mov	r1, r8
 800aa6c:	4638      	mov	r0, r7
 800aa6e:	47c8      	blx	r9
 800aa70:	3001      	adds	r0, #1
 800aa72:	d0e6      	beq.n	800aa42 <_printf_common+0xae>
 800aa74:	3601      	adds	r6, #1
 800aa76:	e7d9      	b.n	800aa2c <_printf_common+0x98>

0800aa78 <_printf_i>:
 800aa78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa7c:	7e0f      	ldrb	r7, [r1, #24]
 800aa7e:	4691      	mov	r9, r2
 800aa80:	2f78      	cmp	r7, #120	@ 0x78
 800aa82:	4680      	mov	r8, r0
 800aa84:	460c      	mov	r4, r1
 800aa86:	469a      	mov	sl, r3
 800aa88:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aa8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800aa8e:	d807      	bhi.n	800aaa0 <_printf_i+0x28>
 800aa90:	2f62      	cmp	r7, #98	@ 0x62
 800aa92:	d80a      	bhi.n	800aaaa <_printf_i+0x32>
 800aa94:	2f00      	cmp	r7, #0
 800aa96:	f000 80d1 	beq.w	800ac3c <_printf_i+0x1c4>
 800aa9a:	2f58      	cmp	r7, #88	@ 0x58
 800aa9c:	f000 80b8 	beq.w	800ac10 <_printf_i+0x198>
 800aaa0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aaa4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800aaa8:	e03a      	b.n	800ab20 <_printf_i+0xa8>
 800aaaa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800aaae:	2b15      	cmp	r3, #21
 800aab0:	d8f6      	bhi.n	800aaa0 <_printf_i+0x28>
 800aab2:	a101      	add	r1, pc, #4	@ (adr r1, 800aab8 <_printf_i+0x40>)
 800aab4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aab8:	0800ab11 	.word	0x0800ab11
 800aabc:	0800ab25 	.word	0x0800ab25
 800aac0:	0800aaa1 	.word	0x0800aaa1
 800aac4:	0800aaa1 	.word	0x0800aaa1
 800aac8:	0800aaa1 	.word	0x0800aaa1
 800aacc:	0800aaa1 	.word	0x0800aaa1
 800aad0:	0800ab25 	.word	0x0800ab25
 800aad4:	0800aaa1 	.word	0x0800aaa1
 800aad8:	0800aaa1 	.word	0x0800aaa1
 800aadc:	0800aaa1 	.word	0x0800aaa1
 800aae0:	0800aaa1 	.word	0x0800aaa1
 800aae4:	0800ac23 	.word	0x0800ac23
 800aae8:	0800ab4f 	.word	0x0800ab4f
 800aaec:	0800abdd 	.word	0x0800abdd
 800aaf0:	0800aaa1 	.word	0x0800aaa1
 800aaf4:	0800aaa1 	.word	0x0800aaa1
 800aaf8:	0800ac45 	.word	0x0800ac45
 800aafc:	0800aaa1 	.word	0x0800aaa1
 800ab00:	0800ab4f 	.word	0x0800ab4f
 800ab04:	0800aaa1 	.word	0x0800aaa1
 800ab08:	0800aaa1 	.word	0x0800aaa1
 800ab0c:	0800abe5 	.word	0x0800abe5
 800ab10:	6833      	ldr	r3, [r6, #0]
 800ab12:	1d1a      	adds	r2, r3, #4
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	6032      	str	r2, [r6, #0]
 800ab18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ab20:	2301      	movs	r3, #1
 800ab22:	e09c      	b.n	800ac5e <_printf_i+0x1e6>
 800ab24:	6833      	ldr	r3, [r6, #0]
 800ab26:	6820      	ldr	r0, [r4, #0]
 800ab28:	1d19      	adds	r1, r3, #4
 800ab2a:	6031      	str	r1, [r6, #0]
 800ab2c:	0606      	lsls	r6, r0, #24
 800ab2e:	d501      	bpl.n	800ab34 <_printf_i+0xbc>
 800ab30:	681d      	ldr	r5, [r3, #0]
 800ab32:	e003      	b.n	800ab3c <_printf_i+0xc4>
 800ab34:	0645      	lsls	r5, r0, #25
 800ab36:	d5fb      	bpl.n	800ab30 <_printf_i+0xb8>
 800ab38:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ab3c:	2d00      	cmp	r5, #0
 800ab3e:	da03      	bge.n	800ab48 <_printf_i+0xd0>
 800ab40:	232d      	movs	r3, #45	@ 0x2d
 800ab42:	426d      	negs	r5, r5
 800ab44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab48:	230a      	movs	r3, #10
 800ab4a:	4858      	ldr	r0, [pc, #352]	@ (800acac <_printf_i+0x234>)
 800ab4c:	e011      	b.n	800ab72 <_printf_i+0xfa>
 800ab4e:	6821      	ldr	r1, [r4, #0]
 800ab50:	6833      	ldr	r3, [r6, #0]
 800ab52:	0608      	lsls	r0, r1, #24
 800ab54:	f853 5b04 	ldr.w	r5, [r3], #4
 800ab58:	d402      	bmi.n	800ab60 <_printf_i+0xe8>
 800ab5a:	0649      	lsls	r1, r1, #25
 800ab5c:	bf48      	it	mi
 800ab5e:	b2ad      	uxthmi	r5, r5
 800ab60:	2f6f      	cmp	r7, #111	@ 0x6f
 800ab62:	6033      	str	r3, [r6, #0]
 800ab64:	bf14      	ite	ne
 800ab66:	230a      	movne	r3, #10
 800ab68:	2308      	moveq	r3, #8
 800ab6a:	4850      	ldr	r0, [pc, #320]	@ (800acac <_printf_i+0x234>)
 800ab6c:	2100      	movs	r1, #0
 800ab6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ab72:	6866      	ldr	r6, [r4, #4]
 800ab74:	2e00      	cmp	r6, #0
 800ab76:	60a6      	str	r6, [r4, #8]
 800ab78:	db05      	blt.n	800ab86 <_printf_i+0x10e>
 800ab7a:	6821      	ldr	r1, [r4, #0]
 800ab7c:	432e      	orrs	r6, r5
 800ab7e:	f021 0104 	bic.w	r1, r1, #4
 800ab82:	6021      	str	r1, [r4, #0]
 800ab84:	d04b      	beq.n	800ac1e <_printf_i+0x1a6>
 800ab86:	4616      	mov	r6, r2
 800ab88:	fbb5 f1f3 	udiv	r1, r5, r3
 800ab8c:	fb03 5711 	mls	r7, r3, r1, r5
 800ab90:	5dc7      	ldrb	r7, [r0, r7]
 800ab92:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ab96:	462f      	mov	r7, r5
 800ab98:	42bb      	cmp	r3, r7
 800ab9a:	460d      	mov	r5, r1
 800ab9c:	d9f4      	bls.n	800ab88 <_printf_i+0x110>
 800ab9e:	2b08      	cmp	r3, #8
 800aba0:	d10b      	bne.n	800abba <_printf_i+0x142>
 800aba2:	6823      	ldr	r3, [r4, #0]
 800aba4:	07df      	lsls	r7, r3, #31
 800aba6:	d508      	bpl.n	800abba <_printf_i+0x142>
 800aba8:	6923      	ldr	r3, [r4, #16]
 800abaa:	6861      	ldr	r1, [r4, #4]
 800abac:	4299      	cmp	r1, r3
 800abae:	bfde      	ittt	le
 800abb0:	2330      	movle	r3, #48	@ 0x30
 800abb2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800abb6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800abba:	1b92      	subs	r2, r2, r6
 800abbc:	6122      	str	r2, [r4, #16]
 800abbe:	464b      	mov	r3, r9
 800abc0:	4621      	mov	r1, r4
 800abc2:	4640      	mov	r0, r8
 800abc4:	f8cd a000 	str.w	sl, [sp]
 800abc8:	aa03      	add	r2, sp, #12
 800abca:	f7ff fee3 	bl	800a994 <_printf_common>
 800abce:	3001      	adds	r0, #1
 800abd0:	d14a      	bne.n	800ac68 <_printf_i+0x1f0>
 800abd2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800abd6:	b004      	add	sp, #16
 800abd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abdc:	6823      	ldr	r3, [r4, #0]
 800abde:	f043 0320 	orr.w	r3, r3, #32
 800abe2:	6023      	str	r3, [r4, #0]
 800abe4:	2778      	movs	r7, #120	@ 0x78
 800abe6:	4832      	ldr	r0, [pc, #200]	@ (800acb0 <_printf_i+0x238>)
 800abe8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800abec:	6823      	ldr	r3, [r4, #0]
 800abee:	6831      	ldr	r1, [r6, #0]
 800abf0:	061f      	lsls	r7, r3, #24
 800abf2:	f851 5b04 	ldr.w	r5, [r1], #4
 800abf6:	d402      	bmi.n	800abfe <_printf_i+0x186>
 800abf8:	065f      	lsls	r7, r3, #25
 800abfa:	bf48      	it	mi
 800abfc:	b2ad      	uxthmi	r5, r5
 800abfe:	6031      	str	r1, [r6, #0]
 800ac00:	07d9      	lsls	r1, r3, #31
 800ac02:	bf44      	itt	mi
 800ac04:	f043 0320 	orrmi.w	r3, r3, #32
 800ac08:	6023      	strmi	r3, [r4, #0]
 800ac0a:	b11d      	cbz	r5, 800ac14 <_printf_i+0x19c>
 800ac0c:	2310      	movs	r3, #16
 800ac0e:	e7ad      	b.n	800ab6c <_printf_i+0xf4>
 800ac10:	4826      	ldr	r0, [pc, #152]	@ (800acac <_printf_i+0x234>)
 800ac12:	e7e9      	b.n	800abe8 <_printf_i+0x170>
 800ac14:	6823      	ldr	r3, [r4, #0]
 800ac16:	f023 0320 	bic.w	r3, r3, #32
 800ac1a:	6023      	str	r3, [r4, #0]
 800ac1c:	e7f6      	b.n	800ac0c <_printf_i+0x194>
 800ac1e:	4616      	mov	r6, r2
 800ac20:	e7bd      	b.n	800ab9e <_printf_i+0x126>
 800ac22:	6833      	ldr	r3, [r6, #0]
 800ac24:	6825      	ldr	r5, [r4, #0]
 800ac26:	1d18      	adds	r0, r3, #4
 800ac28:	6961      	ldr	r1, [r4, #20]
 800ac2a:	6030      	str	r0, [r6, #0]
 800ac2c:	062e      	lsls	r6, r5, #24
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	d501      	bpl.n	800ac36 <_printf_i+0x1be>
 800ac32:	6019      	str	r1, [r3, #0]
 800ac34:	e002      	b.n	800ac3c <_printf_i+0x1c4>
 800ac36:	0668      	lsls	r0, r5, #25
 800ac38:	d5fb      	bpl.n	800ac32 <_printf_i+0x1ba>
 800ac3a:	8019      	strh	r1, [r3, #0]
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	4616      	mov	r6, r2
 800ac40:	6123      	str	r3, [r4, #16]
 800ac42:	e7bc      	b.n	800abbe <_printf_i+0x146>
 800ac44:	6833      	ldr	r3, [r6, #0]
 800ac46:	2100      	movs	r1, #0
 800ac48:	1d1a      	adds	r2, r3, #4
 800ac4a:	6032      	str	r2, [r6, #0]
 800ac4c:	681e      	ldr	r6, [r3, #0]
 800ac4e:	6862      	ldr	r2, [r4, #4]
 800ac50:	4630      	mov	r0, r6
 800ac52:	f000 f9ea 	bl	800b02a <memchr>
 800ac56:	b108      	cbz	r0, 800ac5c <_printf_i+0x1e4>
 800ac58:	1b80      	subs	r0, r0, r6
 800ac5a:	6060      	str	r0, [r4, #4]
 800ac5c:	6863      	ldr	r3, [r4, #4]
 800ac5e:	6123      	str	r3, [r4, #16]
 800ac60:	2300      	movs	r3, #0
 800ac62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac66:	e7aa      	b.n	800abbe <_printf_i+0x146>
 800ac68:	4632      	mov	r2, r6
 800ac6a:	4649      	mov	r1, r9
 800ac6c:	4640      	mov	r0, r8
 800ac6e:	6923      	ldr	r3, [r4, #16]
 800ac70:	47d0      	blx	sl
 800ac72:	3001      	adds	r0, #1
 800ac74:	d0ad      	beq.n	800abd2 <_printf_i+0x15a>
 800ac76:	6823      	ldr	r3, [r4, #0]
 800ac78:	079b      	lsls	r3, r3, #30
 800ac7a:	d413      	bmi.n	800aca4 <_printf_i+0x22c>
 800ac7c:	68e0      	ldr	r0, [r4, #12]
 800ac7e:	9b03      	ldr	r3, [sp, #12]
 800ac80:	4298      	cmp	r0, r3
 800ac82:	bfb8      	it	lt
 800ac84:	4618      	movlt	r0, r3
 800ac86:	e7a6      	b.n	800abd6 <_printf_i+0x15e>
 800ac88:	2301      	movs	r3, #1
 800ac8a:	4632      	mov	r2, r6
 800ac8c:	4649      	mov	r1, r9
 800ac8e:	4640      	mov	r0, r8
 800ac90:	47d0      	blx	sl
 800ac92:	3001      	adds	r0, #1
 800ac94:	d09d      	beq.n	800abd2 <_printf_i+0x15a>
 800ac96:	3501      	adds	r5, #1
 800ac98:	68e3      	ldr	r3, [r4, #12]
 800ac9a:	9903      	ldr	r1, [sp, #12]
 800ac9c:	1a5b      	subs	r3, r3, r1
 800ac9e:	42ab      	cmp	r3, r5
 800aca0:	dcf2      	bgt.n	800ac88 <_printf_i+0x210>
 800aca2:	e7eb      	b.n	800ac7c <_printf_i+0x204>
 800aca4:	2500      	movs	r5, #0
 800aca6:	f104 0619 	add.w	r6, r4, #25
 800acaa:	e7f5      	b.n	800ac98 <_printf_i+0x220>
 800acac:	0800d610 	.word	0x0800d610
 800acb0:	0800d621 	.word	0x0800d621

0800acb4 <std>:
 800acb4:	2300      	movs	r3, #0
 800acb6:	b510      	push	{r4, lr}
 800acb8:	4604      	mov	r4, r0
 800acba:	e9c0 3300 	strd	r3, r3, [r0]
 800acbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800acc2:	6083      	str	r3, [r0, #8]
 800acc4:	8181      	strh	r1, [r0, #12]
 800acc6:	6643      	str	r3, [r0, #100]	@ 0x64
 800acc8:	81c2      	strh	r2, [r0, #14]
 800acca:	6183      	str	r3, [r0, #24]
 800accc:	4619      	mov	r1, r3
 800acce:	2208      	movs	r2, #8
 800acd0:	305c      	adds	r0, #92	@ 0x5c
 800acd2:	f000 f92a 	bl	800af2a <memset>
 800acd6:	4b0d      	ldr	r3, [pc, #52]	@ (800ad0c <std+0x58>)
 800acd8:	6224      	str	r4, [r4, #32]
 800acda:	6263      	str	r3, [r4, #36]	@ 0x24
 800acdc:	4b0c      	ldr	r3, [pc, #48]	@ (800ad10 <std+0x5c>)
 800acde:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ace0:	4b0c      	ldr	r3, [pc, #48]	@ (800ad14 <std+0x60>)
 800ace2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ace4:	4b0c      	ldr	r3, [pc, #48]	@ (800ad18 <std+0x64>)
 800ace6:	6323      	str	r3, [r4, #48]	@ 0x30
 800ace8:	4b0c      	ldr	r3, [pc, #48]	@ (800ad1c <std+0x68>)
 800acea:	429c      	cmp	r4, r3
 800acec:	d006      	beq.n	800acfc <std+0x48>
 800acee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800acf2:	4294      	cmp	r4, r2
 800acf4:	d002      	beq.n	800acfc <std+0x48>
 800acf6:	33d0      	adds	r3, #208	@ 0xd0
 800acf8:	429c      	cmp	r4, r3
 800acfa:	d105      	bne.n	800ad08 <std+0x54>
 800acfc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ad00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad04:	f000 b98e 	b.w	800b024 <__retarget_lock_init_recursive>
 800ad08:	bd10      	pop	{r4, pc}
 800ad0a:	bf00      	nop
 800ad0c:	0800aea5 	.word	0x0800aea5
 800ad10:	0800aec7 	.word	0x0800aec7
 800ad14:	0800aeff 	.word	0x0800aeff
 800ad18:	0800af23 	.word	0x0800af23
 800ad1c:	2000082c 	.word	0x2000082c

0800ad20 <stdio_exit_handler>:
 800ad20:	4a02      	ldr	r2, [pc, #8]	@ (800ad2c <stdio_exit_handler+0xc>)
 800ad22:	4903      	ldr	r1, [pc, #12]	@ (800ad30 <stdio_exit_handler+0x10>)
 800ad24:	4803      	ldr	r0, [pc, #12]	@ (800ad34 <stdio_exit_handler+0x14>)
 800ad26:	f000 b869 	b.w	800adfc <_fwalk_sglue>
 800ad2a:	bf00      	nop
 800ad2c:	2000000c 	.word	0x2000000c
 800ad30:	0800c9c1 	.word	0x0800c9c1
 800ad34:	2000001c 	.word	0x2000001c

0800ad38 <cleanup_stdio>:
 800ad38:	6841      	ldr	r1, [r0, #4]
 800ad3a:	4b0c      	ldr	r3, [pc, #48]	@ (800ad6c <cleanup_stdio+0x34>)
 800ad3c:	b510      	push	{r4, lr}
 800ad3e:	4299      	cmp	r1, r3
 800ad40:	4604      	mov	r4, r0
 800ad42:	d001      	beq.n	800ad48 <cleanup_stdio+0x10>
 800ad44:	f001 fe3c 	bl	800c9c0 <_fflush_r>
 800ad48:	68a1      	ldr	r1, [r4, #8]
 800ad4a:	4b09      	ldr	r3, [pc, #36]	@ (800ad70 <cleanup_stdio+0x38>)
 800ad4c:	4299      	cmp	r1, r3
 800ad4e:	d002      	beq.n	800ad56 <cleanup_stdio+0x1e>
 800ad50:	4620      	mov	r0, r4
 800ad52:	f001 fe35 	bl	800c9c0 <_fflush_r>
 800ad56:	68e1      	ldr	r1, [r4, #12]
 800ad58:	4b06      	ldr	r3, [pc, #24]	@ (800ad74 <cleanup_stdio+0x3c>)
 800ad5a:	4299      	cmp	r1, r3
 800ad5c:	d004      	beq.n	800ad68 <cleanup_stdio+0x30>
 800ad5e:	4620      	mov	r0, r4
 800ad60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad64:	f001 be2c 	b.w	800c9c0 <_fflush_r>
 800ad68:	bd10      	pop	{r4, pc}
 800ad6a:	bf00      	nop
 800ad6c:	2000082c 	.word	0x2000082c
 800ad70:	20000894 	.word	0x20000894
 800ad74:	200008fc 	.word	0x200008fc

0800ad78 <global_stdio_init.part.0>:
 800ad78:	b510      	push	{r4, lr}
 800ad7a:	4b0b      	ldr	r3, [pc, #44]	@ (800ada8 <global_stdio_init.part.0+0x30>)
 800ad7c:	4c0b      	ldr	r4, [pc, #44]	@ (800adac <global_stdio_init.part.0+0x34>)
 800ad7e:	4a0c      	ldr	r2, [pc, #48]	@ (800adb0 <global_stdio_init.part.0+0x38>)
 800ad80:	4620      	mov	r0, r4
 800ad82:	601a      	str	r2, [r3, #0]
 800ad84:	2104      	movs	r1, #4
 800ad86:	2200      	movs	r2, #0
 800ad88:	f7ff ff94 	bl	800acb4 <std>
 800ad8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ad90:	2201      	movs	r2, #1
 800ad92:	2109      	movs	r1, #9
 800ad94:	f7ff ff8e 	bl	800acb4 <std>
 800ad98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ad9c:	2202      	movs	r2, #2
 800ad9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ada2:	2112      	movs	r1, #18
 800ada4:	f7ff bf86 	b.w	800acb4 <std>
 800ada8:	20000964 	.word	0x20000964
 800adac:	2000082c 	.word	0x2000082c
 800adb0:	0800ad21 	.word	0x0800ad21

0800adb4 <__sfp_lock_acquire>:
 800adb4:	4801      	ldr	r0, [pc, #4]	@ (800adbc <__sfp_lock_acquire+0x8>)
 800adb6:	f000 b936 	b.w	800b026 <__retarget_lock_acquire_recursive>
 800adba:	bf00      	nop
 800adbc:	2000096d 	.word	0x2000096d

0800adc0 <__sfp_lock_release>:
 800adc0:	4801      	ldr	r0, [pc, #4]	@ (800adc8 <__sfp_lock_release+0x8>)
 800adc2:	f000 b931 	b.w	800b028 <__retarget_lock_release_recursive>
 800adc6:	bf00      	nop
 800adc8:	2000096d 	.word	0x2000096d

0800adcc <__sinit>:
 800adcc:	b510      	push	{r4, lr}
 800adce:	4604      	mov	r4, r0
 800add0:	f7ff fff0 	bl	800adb4 <__sfp_lock_acquire>
 800add4:	6a23      	ldr	r3, [r4, #32]
 800add6:	b11b      	cbz	r3, 800ade0 <__sinit+0x14>
 800add8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800addc:	f7ff bff0 	b.w	800adc0 <__sfp_lock_release>
 800ade0:	4b04      	ldr	r3, [pc, #16]	@ (800adf4 <__sinit+0x28>)
 800ade2:	6223      	str	r3, [r4, #32]
 800ade4:	4b04      	ldr	r3, [pc, #16]	@ (800adf8 <__sinit+0x2c>)
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d1f5      	bne.n	800add8 <__sinit+0xc>
 800adec:	f7ff ffc4 	bl	800ad78 <global_stdio_init.part.0>
 800adf0:	e7f2      	b.n	800add8 <__sinit+0xc>
 800adf2:	bf00      	nop
 800adf4:	0800ad39 	.word	0x0800ad39
 800adf8:	20000964 	.word	0x20000964

0800adfc <_fwalk_sglue>:
 800adfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae00:	4607      	mov	r7, r0
 800ae02:	4688      	mov	r8, r1
 800ae04:	4614      	mov	r4, r2
 800ae06:	2600      	movs	r6, #0
 800ae08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ae0c:	f1b9 0901 	subs.w	r9, r9, #1
 800ae10:	d505      	bpl.n	800ae1e <_fwalk_sglue+0x22>
 800ae12:	6824      	ldr	r4, [r4, #0]
 800ae14:	2c00      	cmp	r4, #0
 800ae16:	d1f7      	bne.n	800ae08 <_fwalk_sglue+0xc>
 800ae18:	4630      	mov	r0, r6
 800ae1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae1e:	89ab      	ldrh	r3, [r5, #12]
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d907      	bls.n	800ae34 <_fwalk_sglue+0x38>
 800ae24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ae28:	3301      	adds	r3, #1
 800ae2a:	d003      	beq.n	800ae34 <_fwalk_sglue+0x38>
 800ae2c:	4629      	mov	r1, r5
 800ae2e:	4638      	mov	r0, r7
 800ae30:	47c0      	blx	r8
 800ae32:	4306      	orrs	r6, r0
 800ae34:	3568      	adds	r5, #104	@ 0x68
 800ae36:	e7e9      	b.n	800ae0c <_fwalk_sglue+0x10>

0800ae38 <sniprintf>:
 800ae38:	b40c      	push	{r2, r3}
 800ae3a:	b530      	push	{r4, r5, lr}
 800ae3c:	4b18      	ldr	r3, [pc, #96]	@ (800aea0 <sniprintf+0x68>)
 800ae3e:	1e0c      	subs	r4, r1, #0
 800ae40:	681d      	ldr	r5, [r3, #0]
 800ae42:	b09d      	sub	sp, #116	@ 0x74
 800ae44:	da08      	bge.n	800ae58 <sniprintf+0x20>
 800ae46:	238b      	movs	r3, #139	@ 0x8b
 800ae48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ae4c:	602b      	str	r3, [r5, #0]
 800ae4e:	b01d      	add	sp, #116	@ 0x74
 800ae50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae54:	b002      	add	sp, #8
 800ae56:	4770      	bx	lr
 800ae58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ae5c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ae60:	f04f 0300 	mov.w	r3, #0
 800ae64:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ae66:	bf0c      	ite	eq
 800ae68:	4623      	moveq	r3, r4
 800ae6a:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800ae6e:	9304      	str	r3, [sp, #16]
 800ae70:	9307      	str	r3, [sp, #28]
 800ae72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ae76:	9002      	str	r0, [sp, #8]
 800ae78:	9006      	str	r0, [sp, #24]
 800ae7a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ae7e:	4628      	mov	r0, r5
 800ae80:	ab21      	add	r3, sp, #132	@ 0x84
 800ae82:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ae84:	a902      	add	r1, sp, #8
 800ae86:	9301      	str	r3, [sp, #4]
 800ae88:	f001 fc1e 	bl	800c6c8 <_svfiprintf_r>
 800ae8c:	1c43      	adds	r3, r0, #1
 800ae8e:	bfbc      	itt	lt
 800ae90:	238b      	movlt	r3, #139	@ 0x8b
 800ae92:	602b      	strlt	r3, [r5, #0]
 800ae94:	2c00      	cmp	r4, #0
 800ae96:	d0da      	beq.n	800ae4e <sniprintf+0x16>
 800ae98:	2200      	movs	r2, #0
 800ae9a:	9b02      	ldr	r3, [sp, #8]
 800ae9c:	701a      	strb	r2, [r3, #0]
 800ae9e:	e7d6      	b.n	800ae4e <sniprintf+0x16>
 800aea0:	20000018 	.word	0x20000018

0800aea4 <__sread>:
 800aea4:	b510      	push	{r4, lr}
 800aea6:	460c      	mov	r4, r1
 800aea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aeac:	f000 f86c 	bl	800af88 <_read_r>
 800aeb0:	2800      	cmp	r0, #0
 800aeb2:	bfab      	itete	ge
 800aeb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aeb6:	89a3      	ldrhlt	r3, [r4, #12]
 800aeb8:	181b      	addge	r3, r3, r0
 800aeba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aebe:	bfac      	ite	ge
 800aec0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aec2:	81a3      	strhlt	r3, [r4, #12]
 800aec4:	bd10      	pop	{r4, pc}

0800aec6 <__swrite>:
 800aec6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aeca:	461f      	mov	r7, r3
 800aecc:	898b      	ldrh	r3, [r1, #12]
 800aece:	4605      	mov	r5, r0
 800aed0:	05db      	lsls	r3, r3, #23
 800aed2:	460c      	mov	r4, r1
 800aed4:	4616      	mov	r6, r2
 800aed6:	d505      	bpl.n	800aee4 <__swrite+0x1e>
 800aed8:	2302      	movs	r3, #2
 800aeda:	2200      	movs	r2, #0
 800aedc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aee0:	f000 f840 	bl	800af64 <_lseek_r>
 800aee4:	89a3      	ldrh	r3, [r4, #12]
 800aee6:	4632      	mov	r2, r6
 800aee8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aeec:	81a3      	strh	r3, [r4, #12]
 800aeee:	4628      	mov	r0, r5
 800aef0:	463b      	mov	r3, r7
 800aef2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aef6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aefa:	f000 b857 	b.w	800afac <_write_r>

0800aefe <__sseek>:
 800aefe:	b510      	push	{r4, lr}
 800af00:	460c      	mov	r4, r1
 800af02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af06:	f000 f82d 	bl	800af64 <_lseek_r>
 800af0a:	1c43      	adds	r3, r0, #1
 800af0c:	89a3      	ldrh	r3, [r4, #12]
 800af0e:	bf15      	itete	ne
 800af10:	6560      	strne	r0, [r4, #84]	@ 0x54
 800af12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800af16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800af1a:	81a3      	strheq	r3, [r4, #12]
 800af1c:	bf18      	it	ne
 800af1e:	81a3      	strhne	r3, [r4, #12]
 800af20:	bd10      	pop	{r4, pc}

0800af22 <__sclose>:
 800af22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af26:	f000 b80d 	b.w	800af44 <_close_r>

0800af2a <memset>:
 800af2a:	4603      	mov	r3, r0
 800af2c:	4402      	add	r2, r0
 800af2e:	4293      	cmp	r3, r2
 800af30:	d100      	bne.n	800af34 <memset+0xa>
 800af32:	4770      	bx	lr
 800af34:	f803 1b01 	strb.w	r1, [r3], #1
 800af38:	e7f9      	b.n	800af2e <memset+0x4>
	...

0800af3c <_localeconv_r>:
 800af3c:	4800      	ldr	r0, [pc, #0]	@ (800af40 <_localeconv_r+0x4>)
 800af3e:	4770      	bx	lr
 800af40:	20000158 	.word	0x20000158

0800af44 <_close_r>:
 800af44:	b538      	push	{r3, r4, r5, lr}
 800af46:	2300      	movs	r3, #0
 800af48:	4d05      	ldr	r5, [pc, #20]	@ (800af60 <_close_r+0x1c>)
 800af4a:	4604      	mov	r4, r0
 800af4c:	4608      	mov	r0, r1
 800af4e:	602b      	str	r3, [r5, #0]
 800af50:	f7f8 f8a9 	bl	80030a6 <_close>
 800af54:	1c43      	adds	r3, r0, #1
 800af56:	d102      	bne.n	800af5e <_close_r+0x1a>
 800af58:	682b      	ldr	r3, [r5, #0]
 800af5a:	b103      	cbz	r3, 800af5e <_close_r+0x1a>
 800af5c:	6023      	str	r3, [r4, #0]
 800af5e:	bd38      	pop	{r3, r4, r5, pc}
 800af60:	20000968 	.word	0x20000968

0800af64 <_lseek_r>:
 800af64:	b538      	push	{r3, r4, r5, lr}
 800af66:	4604      	mov	r4, r0
 800af68:	4608      	mov	r0, r1
 800af6a:	4611      	mov	r1, r2
 800af6c:	2200      	movs	r2, #0
 800af6e:	4d05      	ldr	r5, [pc, #20]	@ (800af84 <_lseek_r+0x20>)
 800af70:	602a      	str	r2, [r5, #0]
 800af72:	461a      	mov	r2, r3
 800af74:	f7f8 f8bb 	bl	80030ee <_lseek>
 800af78:	1c43      	adds	r3, r0, #1
 800af7a:	d102      	bne.n	800af82 <_lseek_r+0x1e>
 800af7c:	682b      	ldr	r3, [r5, #0]
 800af7e:	b103      	cbz	r3, 800af82 <_lseek_r+0x1e>
 800af80:	6023      	str	r3, [r4, #0]
 800af82:	bd38      	pop	{r3, r4, r5, pc}
 800af84:	20000968 	.word	0x20000968

0800af88 <_read_r>:
 800af88:	b538      	push	{r3, r4, r5, lr}
 800af8a:	4604      	mov	r4, r0
 800af8c:	4608      	mov	r0, r1
 800af8e:	4611      	mov	r1, r2
 800af90:	2200      	movs	r2, #0
 800af92:	4d05      	ldr	r5, [pc, #20]	@ (800afa8 <_read_r+0x20>)
 800af94:	602a      	str	r2, [r5, #0]
 800af96:	461a      	mov	r2, r3
 800af98:	f7f8 f84c 	bl	8003034 <_read>
 800af9c:	1c43      	adds	r3, r0, #1
 800af9e:	d102      	bne.n	800afa6 <_read_r+0x1e>
 800afa0:	682b      	ldr	r3, [r5, #0]
 800afa2:	b103      	cbz	r3, 800afa6 <_read_r+0x1e>
 800afa4:	6023      	str	r3, [r4, #0]
 800afa6:	bd38      	pop	{r3, r4, r5, pc}
 800afa8:	20000968 	.word	0x20000968

0800afac <_write_r>:
 800afac:	b538      	push	{r3, r4, r5, lr}
 800afae:	4604      	mov	r4, r0
 800afb0:	4608      	mov	r0, r1
 800afb2:	4611      	mov	r1, r2
 800afb4:	2200      	movs	r2, #0
 800afb6:	4d05      	ldr	r5, [pc, #20]	@ (800afcc <_write_r+0x20>)
 800afb8:	602a      	str	r2, [r5, #0]
 800afba:	461a      	mov	r2, r3
 800afbc:	f7f8 f857 	bl	800306e <_write>
 800afc0:	1c43      	adds	r3, r0, #1
 800afc2:	d102      	bne.n	800afca <_write_r+0x1e>
 800afc4:	682b      	ldr	r3, [r5, #0]
 800afc6:	b103      	cbz	r3, 800afca <_write_r+0x1e>
 800afc8:	6023      	str	r3, [r4, #0]
 800afca:	bd38      	pop	{r3, r4, r5, pc}
 800afcc:	20000968 	.word	0x20000968

0800afd0 <__errno>:
 800afd0:	4b01      	ldr	r3, [pc, #4]	@ (800afd8 <__errno+0x8>)
 800afd2:	6818      	ldr	r0, [r3, #0]
 800afd4:	4770      	bx	lr
 800afd6:	bf00      	nop
 800afd8:	20000018 	.word	0x20000018

0800afdc <__libc_init_array>:
 800afdc:	b570      	push	{r4, r5, r6, lr}
 800afde:	2600      	movs	r6, #0
 800afe0:	4d0c      	ldr	r5, [pc, #48]	@ (800b014 <__libc_init_array+0x38>)
 800afe2:	4c0d      	ldr	r4, [pc, #52]	@ (800b018 <__libc_init_array+0x3c>)
 800afe4:	1b64      	subs	r4, r4, r5
 800afe6:	10a4      	asrs	r4, r4, #2
 800afe8:	42a6      	cmp	r6, r4
 800afea:	d109      	bne.n	800b000 <__libc_init_array+0x24>
 800afec:	f002 fae0 	bl	800d5b0 <_init>
 800aff0:	2600      	movs	r6, #0
 800aff2:	4d0a      	ldr	r5, [pc, #40]	@ (800b01c <__libc_init_array+0x40>)
 800aff4:	4c0a      	ldr	r4, [pc, #40]	@ (800b020 <__libc_init_array+0x44>)
 800aff6:	1b64      	subs	r4, r4, r5
 800aff8:	10a4      	asrs	r4, r4, #2
 800affa:	42a6      	cmp	r6, r4
 800affc:	d105      	bne.n	800b00a <__libc_init_array+0x2e>
 800affe:	bd70      	pop	{r4, r5, r6, pc}
 800b000:	f855 3b04 	ldr.w	r3, [r5], #4
 800b004:	4798      	blx	r3
 800b006:	3601      	adds	r6, #1
 800b008:	e7ee      	b.n	800afe8 <__libc_init_array+0xc>
 800b00a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b00e:	4798      	blx	r3
 800b010:	3601      	adds	r6, #1
 800b012:	e7f2      	b.n	800affa <__libc_init_array+0x1e>
 800b014:	0800d9f0 	.word	0x0800d9f0
 800b018:	0800d9f0 	.word	0x0800d9f0
 800b01c:	0800d9f0 	.word	0x0800d9f0
 800b020:	0800d9f4 	.word	0x0800d9f4

0800b024 <__retarget_lock_init_recursive>:
 800b024:	4770      	bx	lr

0800b026 <__retarget_lock_acquire_recursive>:
 800b026:	4770      	bx	lr

0800b028 <__retarget_lock_release_recursive>:
 800b028:	4770      	bx	lr

0800b02a <memchr>:
 800b02a:	4603      	mov	r3, r0
 800b02c:	b510      	push	{r4, lr}
 800b02e:	b2c9      	uxtb	r1, r1
 800b030:	4402      	add	r2, r0
 800b032:	4293      	cmp	r3, r2
 800b034:	4618      	mov	r0, r3
 800b036:	d101      	bne.n	800b03c <memchr+0x12>
 800b038:	2000      	movs	r0, #0
 800b03a:	e003      	b.n	800b044 <memchr+0x1a>
 800b03c:	7804      	ldrb	r4, [r0, #0]
 800b03e:	3301      	adds	r3, #1
 800b040:	428c      	cmp	r4, r1
 800b042:	d1f6      	bne.n	800b032 <memchr+0x8>
 800b044:	bd10      	pop	{r4, pc}

0800b046 <memcpy>:
 800b046:	440a      	add	r2, r1
 800b048:	4291      	cmp	r1, r2
 800b04a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b04e:	d100      	bne.n	800b052 <memcpy+0xc>
 800b050:	4770      	bx	lr
 800b052:	b510      	push	{r4, lr}
 800b054:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b058:	4291      	cmp	r1, r2
 800b05a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b05e:	d1f9      	bne.n	800b054 <memcpy+0xe>
 800b060:	bd10      	pop	{r4, pc}

0800b062 <quorem>:
 800b062:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b066:	6903      	ldr	r3, [r0, #16]
 800b068:	690c      	ldr	r4, [r1, #16]
 800b06a:	4607      	mov	r7, r0
 800b06c:	42a3      	cmp	r3, r4
 800b06e:	db7e      	blt.n	800b16e <quorem+0x10c>
 800b070:	3c01      	subs	r4, #1
 800b072:	00a3      	lsls	r3, r4, #2
 800b074:	f100 0514 	add.w	r5, r0, #20
 800b078:	f101 0814 	add.w	r8, r1, #20
 800b07c:	9300      	str	r3, [sp, #0]
 800b07e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b082:	9301      	str	r3, [sp, #4]
 800b084:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b088:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b08c:	3301      	adds	r3, #1
 800b08e:	429a      	cmp	r2, r3
 800b090:	fbb2 f6f3 	udiv	r6, r2, r3
 800b094:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b098:	d32e      	bcc.n	800b0f8 <quorem+0x96>
 800b09a:	f04f 0a00 	mov.w	sl, #0
 800b09e:	46c4      	mov	ip, r8
 800b0a0:	46ae      	mov	lr, r5
 800b0a2:	46d3      	mov	fp, sl
 800b0a4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b0a8:	b298      	uxth	r0, r3
 800b0aa:	fb06 a000 	mla	r0, r6, r0, sl
 800b0ae:	0c1b      	lsrs	r3, r3, #16
 800b0b0:	0c02      	lsrs	r2, r0, #16
 800b0b2:	fb06 2303 	mla	r3, r6, r3, r2
 800b0b6:	f8de 2000 	ldr.w	r2, [lr]
 800b0ba:	b280      	uxth	r0, r0
 800b0bc:	b292      	uxth	r2, r2
 800b0be:	1a12      	subs	r2, r2, r0
 800b0c0:	445a      	add	r2, fp
 800b0c2:	f8de 0000 	ldr.w	r0, [lr]
 800b0c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b0ca:	b29b      	uxth	r3, r3
 800b0cc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b0d0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b0d4:	b292      	uxth	r2, r2
 800b0d6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b0da:	45e1      	cmp	r9, ip
 800b0dc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b0e0:	f84e 2b04 	str.w	r2, [lr], #4
 800b0e4:	d2de      	bcs.n	800b0a4 <quorem+0x42>
 800b0e6:	9b00      	ldr	r3, [sp, #0]
 800b0e8:	58eb      	ldr	r3, [r5, r3]
 800b0ea:	b92b      	cbnz	r3, 800b0f8 <quorem+0x96>
 800b0ec:	9b01      	ldr	r3, [sp, #4]
 800b0ee:	3b04      	subs	r3, #4
 800b0f0:	429d      	cmp	r5, r3
 800b0f2:	461a      	mov	r2, r3
 800b0f4:	d32f      	bcc.n	800b156 <quorem+0xf4>
 800b0f6:	613c      	str	r4, [r7, #16]
 800b0f8:	4638      	mov	r0, r7
 800b0fa:	f001 f981 	bl	800c400 <__mcmp>
 800b0fe:	2800      	cmp	r0, #0
 800b100:	db25      	blt.n	800b14e <quorem+0xec>
 800b102:	4629      	mov	r1, r5
 800b104:	2000      	movs	r0, #0
 800b106:	f858 2b04 	ldr.w	r2, [r8], #4
 800b10a:	f8d1 c000 	ldr.w	ip, [r1]
 800b10e:	fa1f fe82 	uxth.w	lr, r2
 800b112:	fa1f f38c 	uxth.w	r3, ip
 800b116:	eba3 030e 	sub.w	r3, r3, lr
 800b11a:	4403      	add	r3, r0
 800b11c:	0c12      	lsrs	r2, r2, #16
 800b11e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b122:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b126:	b29b      	uxth	r3, r3
 800b128:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b12c:	45c1      	cmp	r9, r8
 800b12e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b132:	f841 3b04 	str.w	r3, [r1], #4
 800b136:	d2e6      	bcs.n	800b106 <quorem+0xa4>
 800b138:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b13c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b140:	b922      	cbnz	r2, 800b14c <quorem+0xea>
 800b142:	3b04      	subs	r3, #4
 800b144:	429d      	cmp	r5, r3
 800b146:	461a      	mov	r2, r3
 800b148:	d30b      	bcc.n	800b162 <quorem+0x100>
 800b14a:	613c      	str	r4, [r7, #16]
 800b14c:	3601      	adds	r6, #1
 800b14e:	4630      	mov	r0, r6
 800b150:	b003      	add	sp, #12
 800b152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b156:	6812      	ldr	r2, [r2, #0]
 800b158:	3b04      	subs	r3, #4
 800b15a:	2a00      	cmp	r2, #0
 800b15c:	d1cb      	bne.n	800b0f6 <quorem+0x94>
 800b15e:	3c01      	subs	r4, #1
 800b160:	e7c6      	b.n	800b0f0 <quorem+0x8e>
 800b162:	6812      	ldr	r2, [r2, #0]
 800b164:	3b04      	subs	r3, #4
 800b166:	2a00      	cmp	r2, #0
 800b168:	d1ef      	bne.n	800b14a <quorem+0xe8>
 800b16a:	3c01      	subs	r4, #1
 800b16c:	e7ea      	b.n	800b144 <quorem+0xe2>
 800b16e:	2000      	movs	r0, #0
 800b170:	e7ee      	b.n	800b150 <quorem+0xee>
 800b172:	0000      	movs	r0, r0
 800b174:	0000      	movs	r0, r0
	...

0800b178 <_dtoa_r>:
 800b178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b17c:	4614      	mov	r4, r2
 800b17e:	461d      	mov	r5, r3
 800b180:	69c7      	ldr	r7, [r0, #28]
 800b182:	b097      	sub	sp, #92	@ 0x5c
 800b184:	4681      	mov	r9, r0
 800b186:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800b18a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800b18c:	b97f      	cbnz	r7, 800b1ae <_dtoa_r+0x36>
 800b18e:	2010      	movs	r0, #16
 800b190:	f000 fe0e 	bl	800bdb0 <malloc>
 800b194:	4602      	mov	r2, r0
 800b196:	f8c9 001c 	str.w	r0, [r9, #28]
 800b19a:	b920      	cbnz	r0, 800b1a6 <_dtoa_r+0x2e>
 800b19c:	21ef      	movs	r1, #239	@ 0xef
 800b19e:	4bac      	ldr	r3, [pc, #688]	@ (800b450 <_dtoa_r+0x2d8>)
 800b1a0:	48ac      	ldr	r0, [pc, #688]	@ (800b454 <_dtoa_r+0x2dc>)
 800b1a2:	f001 fc5f 	bl	800ca64 <__assert_func>
 800b1a6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b1aa:	6007      	str	r7, [r0, #0]
 800b1ac:	60c7      	str	r7, [r0, #12]
 800b1ae:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b1b2:	6819      	ldr	r1, [r3, #0]
 800b1b4:	b159      	cbz	r1, 800b1ce <_dtoa_r+0x56>
 800b1b6:	685a      	ldr	r2, [r3, #4]
 800b1b8:	2301      	movs	r3, #1
 800b1ba:	4093      	lsls	r3, r2
 800b1bc:	604a      	str	r2, [r1, #4]
 800b1be:	608b      	str	r3, [r1, #8]
 800b1c0:	4648      	mov	r0, r9
 800b1c2:	f000 feeb 	bl	800bf9c <_Bfree>
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b1cc:	601a      	str	r2, [r3, #0]
 800b1ce:	1e2b      	subs	r3, r5, #0
 800b1d0:	bfaf      	iteee	ge
 800b1d2:	2300      	movge	r3, #0
 800b1d4:	2201      	movlt	r2, #1
 800b1d6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b1da:	9307      	strlt	r3, [sp, #28]
 800b1dc:	bfa8      	it	ge
 800b1de:	6033      	strge	r3, [r6, #0]
 800b1e0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800b1e4:	4b9c      	ldr	r3, [pc, #624]	@ (800b458 <_dtoa_r+0x2e0>)
 800b1e6:	bfb8      	it	lt
 800b1e8:	6032      	strlt	r2, [r6, #0]
 800b1ea:	ea33 0308 	bics.w	r3, r3, r8
 800b1ee:	d112      	bne.n	800b216 <_dtoa_r+0x9e>
 800b1f0:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b1f4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b1f6:	6013      	str	r3, [r2, #0]
 800b1f8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b1fc:	4323      	orrs	r3, r4
 800b1fe:	f000 855e 	beq.w	800bcbe <_dtoa_r+0xb46>
 800b202:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b204:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b45c <_dtoa_r+0x2e4>
 800b208:	2b00      	cmp	r3, #0
 800b20a:	f000 8560 	beq.w	800bcce <_dtoa_r+0xb56>
 800b20e:	f10a 0303 	add.w	r3, sl, #3
 800b212:	f000 bd5a 	b.w	800bcca <_dtoa_r+0xb52>
 800b216:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b21a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b21e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b222:	2200      	movs	r2, #0
 800b224:	2300      	movs	r3, #0
 800b226:	f7f5 fbbf 	bl	80009a8 <__aeabi_dcmpeq>
 800b22a:	4607      	mov	r7, r0
 800b22c:	b158      	cbz	r0, 800b246 <_dtoa_r+0xce>
 800b22e:	2301      	movs	r3, #1
 800b230:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b232:	6013      	str	r3, [r2, #0]
 800b234:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b236:	b113      	cbz	r3, 800b23e <_dtoa_r+0xc6>
 800b238:	4b89      	ldr	r3, [pc, #548]	@ (800b460 <_dtoa_r+0x2e8>)
 800b23a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b23c:	6013      	str	r3, [r2, #0]
 800b23e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800b464 <_dtoa_r+0x2ec>
 800b242:	f000 bd44 	b.w	800bcce <_dtoa_r+0xb56>
 800b246:	ab14      	add	r3, sp, #80	@ 0x50
 800b248:	9301      	str	r3, [sp, #4]
 800b24a:	ab15      	add	r3, sp, #84	@ 0x54
 800b24c:	9300      	str	r3, [sp, #0]
 800b24e:	4648      	mov	r0, r9
 800b250:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b254:	f001 f984 	bl	800c560 <__d2b>
 800b258:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800b25c:	9003      	str	r0, [sp, #12]
 800b25e:	2e00      	cmp	r6, #0
 800b260:	d078      	beq.n	800b354 <_dtoa_r+0x1dc>
 800b262:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b266:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b268:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b26c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b270:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b274:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b278:	9712      	str	r7, [sp, #72]	@ 0x48
 800b27a:	4619      	mov	r1, r3
 800b27c:	2200      	movs	r2, #0
 800b27e:	4b7a      	ldr	r3, [pc, #488]	@ (800b468 <_dtoa_r+0x2f0>)
 800b280:	f7f4 ff72 	bl	8000168 <__aeabi_dsub>
 800b284:	a36c      	add	r3, pc, #432	@ (adr r3, 800b438 <_dtoa_r+0x2c0>)
 800b286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b28a:	f7f5 f925 	bl	80004d8 <__aeabi_dmul>
 800b28e:	a36c      	add	r3, pc, #432	@ (adr r3, 800b440 <_dtoa_r+0x2c8>)
 800b290:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b294:	f7f4 ff6a 	bl	800016c <__adddf3>
 800b298:	4604      	mov	r4, r0
 800b29a:	4630      	mov	r0, r6
 800b29c:	460d      	mov	r5, r1
 800b29e:	f7f5 f8b1 	bl	8000404 <__aeabi_i2d>
 800b2a2:	a369      	add	r3, pc, #420	@ (adr r3, 800b448 <_dtoa_r+0x2d0>)
 800b2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2a8:	f7f5 f916 	bl	80004d8 <__aeabi_dmul>
 800b2ac:	4602      	mov	r2, r0
 800b2ae:	460b      	mov	r3, r1
 800b2b0:	4620      	mov	r0, r4
 800b2b2:	4629      	mov	r1, r5
 800b2b4:	f7f4 ff5a 	bl	800016c <__adddf3>
 800b2b8:	4604      	mov	r4, r0
 800b2ba:	460d      	mov	r5, r1
 800b2bc:	f7f5 fbbc 	bl	8000a38 <__aeabi_d2iz>
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	4607      	mov	r7, r0
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	4620      	mov	r0, r4
 800b2c8:	4629      	mov	r1, r5
 800b2ca:	f7f5 fb77 	bl	80009bc <__aeabi_dcmplt>
 800b2ce:	b140      	cbz	r0, 800b2e2 <_dtoa_r+0x16a>
 800b2d0:	4638      	mov	r0, r7
 800b2d2:	f7f5 f897 	bl	8000404 <__aeabi_i2d>
 800b2d6:	4622      	mov	r2, r4
 800b2d8:	462b      	mov	r3, r5
 800b2da:	f7f5 fb65 	bl	80009a8 <__aeabi_dcmpeq>
 800b2de:	b900      	cbnz	r0, 800b2e2 <_dtoa_r+0x16a>
 800b2e0:	3f01      	subs	r7, #1
 800b2e2:	2f16      	cmp	r7, #22
 800b2e4:	d854      	bhi.n	800b390 <_dtoa_r+0x218>
 800b2e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b2ea:	4b60      	ldr	r3, [pc, #384]	@ (800b46c <_dtoa_r+0x2f4>)
 800b2ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f4:	f7f5 fb62 	bl	80009bc <__aeabi_dcmplt>
 800b2f8:	2800      	cmp	r0, #0
 800b2fa:	d04b      	beq.n	800b394 <_dtoa_r+0x21c>
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	3f01      	subs	r7, #1
 800b300:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b302:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b304:	1b9b      	subs	r3, r3, r6
 800b306:	1e5a      	subs	r2, r3, #1
 800b308:	bf49      	itett	mi
 800b30a:	f1c3 0301 	rsbmi	r3, r3, #1
 800b30e:	2300      	movpl	r3, #0
 800b310:	9304      	strmi	r3, [sp, #16]
 800b312:	2300      	movmi	r3, #0
 800b314:	9209      	str	r2, [sp, #36]	@ 0x24
 800b316:	bf54      	ite	pl
 800b318:	9304      	strpl	r3, [sp, #16]
 800b31a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800b31c:	2f00      	cmp	r7, #0
 800b31e:	db3b      	blt.n	800b398 <_dtoa_r+0x220>
 800b320:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b322:	970e      	str	r7, [sp, #56]	@ 0x38
 800b324:	443b      	add	r3, r7
 800b326:	9309      	str	r3, [sp, #36]	@ 0x24
 800b328:	2300      	movs	r3, #0
 800b32a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b32c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b32e:	2b09      	cmp	r3, #9
 800b330:	d865      	bhi.n	800b3fe <_dtoa_r+0x286>
 800b332:	2b05      	cmp	r3, #5
 800b334:	bfc4      	itt	gt
 800b336:	3b04      	subgt	r3, #4
 800b338:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800b33a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b33c:	bfc8      	it	gt
 800b33e:	2400      	movgt	r4, #0
 800b340:	f1a3 0302 	sub.w	r3, r3, #2
 800b344:	bfd8      	it	le
 800b346:	2401      	movle	r4, #1
 800b348:	2b03      	cmp	r3, #3
 800b34a:	d864      	bhi.n	800b416 <_dtoa_r+0x29e>
 800b34c:	e8df f003 	tbb	[pc, r3]
 800b350:	2c385553 	.word	0x2c385553
 800b354:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b358:	441e      	add	r6, r3
 800b35a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b35e:	2b20      	cmp	r3, #32
 800b360:	bfc1      	itttt	gt
 800b362:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b366:	fa08 f803 	lslgt.w	r8, r8, r3
 800b36a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b36e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b372:	bfd6      	itet	le
 800b374:	f1c3 0320 	rsble	r3, r3, #32
 800b378:	ea48 0003 	orrgt.w	r0, r8, r3
 800b37c:	fa04 f003 	lslle.w	r0, r4, r3
 800b380:	f7f5 f830 	bl	80003e4 <__aeabi_ui2d>
 800b384:	2201      	movs	r2, #1
 800b386:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b38a:	3e01      	subs	r6, #1
 800b38c:	9212      	str	r2, [sp, #72]	@ 0x48
 800b38e:	e774      	b.n	800b27a <_dtoa_r+0x102>
 800b390:	2301      	movs	r3, #1
 800b392:	e7b5      	b.n	800b300 <_dtoa_r+0x188>
 800b394:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b396:	e7b4      	b.n	800b302 <_dtoa_r+0x18a>
 800b398:	9b04      	ldr	r3, [sp, #16]
 800b39a:	1bdb      	subs	r3, r3, r7
 800b39c:	9304      	str	r3, [sp, #16]
 800b39e:	427b      	negs	r3, r7
 800b3a0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	930e      	str	r3, [sp, #56]	@ 0x38
 800b3a6:	e7c1      	b.n	800b32c <_dtoa_r+0x1b4>
 800b3a8:	2301      	movs	r3, #1
 800b3aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b3ac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b3ae:	eb07 0b03 	add.w	fp, r7, r3
 800b3b2:	f10b 0301 	add.w	r3, fp, #1
 800b3b6:	2b01      	cmp	r3, #1
 800b3b8:	9308      	str	r3, [sp, #32]
 800b3ba:	bfb8      	it	lt
 800b3bc:	2301      	movlt	r3, #1
 800b3be:	e006      	b.n	800b3ce <_dtoa_r+0x256>
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b3c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	dd28      	ble.n	800b41c <_dtoa_r+0x2a4>
 800b3ca:	469b      	mov	fp, r3
 800b3cc:	9308      	str	r3, [sp, #32]
 800b3ce:	2100      	movs	r1, #0
 800b3d0:	2204      	movs	r2, #4
 800b3d2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b3d6:	f102 0514 	add.w	r5, r2, #20
 800b3da:	429d      	cmp	r5, r3
 800b3dc:	d926      	bls.n	800b42c <_dtoa_r+0x2b4>
 800b3de:	6041      	str	r1, [r0, #4]
 800b3e0:	4648      	mov	r0, r9
 800b3e2:	f000 fd9b 	bl	800bf1c <_Balloc>
 800b3e6:	4682      	mov	sl, r0
 800b3e8:	2800      	cmp	r0, #0
 800b3ea:	d143      	bne.n	800b474 <_dtoa_r+0x2fc>
 800b3ec:	4602      	mov	r2, r0
 800b3ee:	f240 11af 	movw	r1, #431	@ 0x1af
 800b3f2:	4b1f      	ldr	r3, [pc, #124]	@ (800b470 <_dtoa_r+0x2f8>)
 800b3f4:	e6d4      	b.n	800b1a0 <_dtoa_r+0x28>
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	e7e3      	b.n	800b3c2 <_dtoa_r+0x24a>
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	e7d5      	b.n	800b3aa <_dtoa_r+0x232>
 800b3fe:	2401      	movs	r4, #1
 800b400:	2300      	movs	r3, #0
 800b402:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b404:	9320      	str	r3, [sp, #128]	@ 0x80
 800b406:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800b40a:	2200      	movs	r2, #0
 800b40c:	2312      	movs	r3, #18
 800b40e:	f8cd b020 	str.w	fp, [sp, #32]
 800b412:	9221      	str	r2, [sp, #132]	@ 0x84
 800b414:	e7db      	b.n	800b3ce <_dtoa_r+0x256>
 800b416:	2301      	movs	r3, #1
 800b418:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b41a:	e7f4      	b.n	800b406 <_dtoa_r+0x28e>
 800b41c:	f04f 0b01 	mov.w	fp, #1
 800b420:	465b      	mov	r3, fp
 800b422:	f8cd b020 	str.w	fp, [sp, #32]
 800b426:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800b42a:	e7d0      	b.n	800b3ce <_dtoa_r+0x256>
 800b42c:	3101      	adds	r1, #1
 800b42e:	0052      	lsls	r2, r2, #1
 800b430:	e7d1      	b.n	800b3d6 <_dtoa_r+0x25e>
 800b432:	bf00      	nop
 800b434:	f3af 8000 	nop.w
 800b438:	636f4361 	.word	0x636f4361
 800b43c:	3fd287a7 	.word	0x3fd287a7
 800b440:	8b60c8b3 	.word	0x8b60c8b3
 800b444:	3fc68a28 	.word	0x3fc68a28
 800b448:	509f79fb 	.word	0x509f79fb
 800b44c:	3fd34413 	.word	0x3fd34413
 800b450:	0800d63f 	.word	0x0800d63f
 800b454:	0800d656 	.word	0x0800d656
 800b458:	7ff00000 	.word	0x7ff00000
 800b45c:	0800d63b 	.word	0x0800d63b
 800b460:	0800d60f 	.word	0x0800d60f
 800b464:	0800d60e 	.word	0x0800d60e
 800b468:	3ff80000 	.word	0x3ff80000
 800b46c:	0800d7a8 	.word	0x0800d7a8
 800b470:	0800d6ae 	.word	0x0800d6ae
 800b474:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b478:	6018      	str	r0, [r3, #0]
 800b47a:	9b08      	ldr	r3, [sp, #32]
 800b47c:	2b0e      	cmp	r3, #14
 800b47e:	f200 80a1 	bhi.w	800b5c4 <_dtoa_r+0x44c>
 800b482:	2c00      	cmp	r4, #0
 800b484:	f000 809e 	beq.w	800b5c4 <_dtoa_r+0x44c>
 800b488:	2f00      	cmp	r7, #0
 800b48a:	dd33      	ble.n	800b4f4 <_dtoa_r+0x37c>
 800b48c:	4b9c      	ldr	r3, [pc, #624]	@ (800b700 <_dtoa_r+0x588>)
 800b48e:	f007 020f 	and.w	r2, r7, #15
 800b492:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b496:	05f8      	lsls	r0, r7, #23
 800b498:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b49c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800b4a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b4a4:	d516      	bpl.n	800b4d4 <_dtoa_r+0x35c>
 800b4a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b4aa:	4b96      	ldr	r3, [pc, #600]	@ (800b704 <_dtoa_r+0x58c>)
 800b4ac:	2603      	movs	r6, #3
 800b4ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b4b2:	f7f5 f93b 	bl	800072c <__aeabi_ddiv>
 800b4b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b4ba:	f004 040f 	and.w	r4, r4, #15
 800b4be:	4d91      	ldr	r5, [pc, #580]	@ (800b704 <_dtoa_r+0x58c>)
 800b4c0:	b954      	cbnz	r4, 800b4d8 <_dtoa_r+0x360>
 800b4c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b4c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b4ca:	f7f5 f92f 	bl	800072c <__aeabi_ddiv>
 800b4ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b4d2:	e028      	b.n	800b526 <_dtoa_r+0x3ae>
 800b4d4:	2602      	movs	r6, #2
 800b4d6:	e7f2      	b.n	800b4be <_dtoa_r+0x346>
 800b4d8:	07e1      	lsls	r1, r4, #31
 800b4da:	d508      	bpl.n	800b4ee <_dtoa_r+0x376>
 800b4dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b4e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b4e4:	f7f4 fff8 	bl	80004d8 <__aeabi_dmul>
 800b4e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b4ec:	3601      	adds	r6, #1
 800b4ee:	1064      	asrs	r4, r4, #1
 800b4f0:	3508      	adds	r5, #8
 800b4f2:	e7e5      	b.n	800b4c0 <_dtoa_r+0x348>
 800b4f4:	f000 80af 	beq.w	800b656 <_dtoa_r+0x4de>
 800b4f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b4fc:	427c      	negs	r4, r7
 800b4fe:	4b80      	ldr	r3, [pc, #512]	@ (800b700 <_dtoa_r+0x588>)
 800b500:	f004 020f 	and.w	r2, r4, #15
 800b504:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b50c:	f7f4 ffe4 	bl	80004d8 <__aeabi_dmul>
 800b510:	2602      	movs	r6, #2
 800b512:	2300      	movs	r3, #0
 800b514:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b518:	4d7a      	ldr	r5, [pc, #488]	@ (800b704 <_dtoa_r+0x58c>)
 800b51a:	1124      	asrs	r4, r4, #4
 800b51c:	2c00      	cmp	r4, #0
 800b51e:	f040 808f 	bne.w	800b640 <_dtoa_r+0x4c8>
 800b522:	2b00      	cmp	r3, #0
 800b524:	d1d3      	bne.n	800b4ce <_dtoa_r+0x356>
 800b526:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800b52a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	f000 8094 	beq.w	800b65a <_dtoa_r+0x4e2>
 800b532:	2200      	movs	r2, #0
 800b534:	4620      	mov	r0, r4
 800b536:	4629      	mov	r1, r5
 800b538:	4b73      	ldr	r3, [pc, #460]	@ (800b708 <_dtoa_r+0x590>)
 800b53a:	f7f5 fa3f 	bl	80009bc <__aeabi_dcmplt>
 800b53e:	2800      	cmp	r0, #0
 800b540:	f000 808b 	beq.w	800b65a <_dtoa_r+0x4e2>
 800b544:	9b08      	ldr	r3, [sp, #32]
 800b546:	2b00      	cmp	r3, #0
 800b548:	f000 8087 	beq.w	800b65a <_dtoa_r+0x4e2>
 800b54c:	f1bb 0f00 	cmp.w	fp, #0
 800b550:	dd34      	ble.n	800b5bc <_dtoa_r+0x444>
 800b552:	4620      	mov	r0, r4
 800b554:	2200      	movs	r2, #0
 800b556:	4629      	mov	r1, r5
 800b558:	4b6c      	ldr	r3, [pc, #432]	@ (800b70c <_dtoa_r+0x594>)
 800b55a:	f7f4 ffbd 	bl	80004d8 <__aeabi_dmul>
 800b55e:	465c      	mov	r4, fp
 800b560:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b564:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b568:	3601      	adds	r6, #1
 800b56a:	4630      	mov	r0, r6
 800b56c:	f7f4 ff4a 	bl	8000404 <__aeabi_i2d>
 800b570:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b574:	f7f4 ffb0 	bl	80004d8 <__aeabi_dmul>
 800b578:	2200      	movs	r2, #0
 800b57a:	4b65      	ldr	r3, [pc, #404]	@ (800b710 <_dtoa_r+0x598>)
 800b57c:	f7f4 fdf6 	bl	800016c <__adddf3>
 800b580:	4605      	mov	r5, r0
 800b582:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b586:	2c00      	cmp	r4, #0
 800b588:	d16a      	bne.n	800b660 <_dtoa_r+0x4e8>
 800b58a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b58e:	2200      	movs	r2, #0
 800b590:	4b60      	ldr	r3, [pc, #384]	@ (800b714 <_dtoa_r+0x59c>)
 800b592:	f7f4 fde9 	bl	8000168 <__aeabi_dsub>
 800b596:	4602      	mov	r2, r0
 800b598:	460b      	mov	r3, r1
 800b59a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b59e:	462a      	mov	r2, r5
 800b5a0:	4633      	mov	r3, r6
 800b5a2:	f7f5 fa29 	bl	80009f8 <__aeabi_dcmpgt>
 800b5a6:	2800      	cmp	r0, #0
 800b5a8:	f040 8298 	bne.w	800badc <_dtoa_r+0x964>
 800b5ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b5b0:	462a      	mov	r2, r5
 800b5b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b5b6:	f7f5 fa01 	bl	80009bc <__aeabi_dcmplt>
 800b5ba:	bb38      	cbnz	r0, 800b60c <_dtoa_r+0x494>
 800b5bc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b5c0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800b5c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	f2c0 8157 	blt.w	800b87a <_dtoa_r+0x702>
 800b5cc:	2f0e      	cmp	r7, #14
 800b5ce:	f300 8154 	bgt.w	800b87a <_dtoa_r+0x702>
 800b5d2:	4b4b      	ldr	r3, [pc, #300]	@ (800b700 <_dtoa_r+0x588>)
 800b5d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b5d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b5dc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b5e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	f280 80e5 	bge.w	800b7b2 <_dtoa_r+0x63a>
 800b5e8:	9b08      	ldr	r3, [sp, #32]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	f300 80e1 	bgt.w	800b7b2 <_dtoa_r+0x63a>
 800b5f0:	d10c      	bne.n	800b60c <_dtoa_r+0x494>
 800b5f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	4b46      	ldr	r3, [pc, #280]	@ (800b714 <_dtoa_r+0x59c>)
 800b5fa:	f7f4 ff6d 	bl	80004d8 <__aeabi_dmul>
 800b5fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b602:	f7f5 f9ef 	bl	80009e4 <__aeabi_dcmpge>
 800b606:	2800      	cmp	r0, #0
 800b608:	f000 8266 	beq.w	800bad8 <_dtoa_r+0x960>
 800b60c:	2400      	movs	r4, #0
 800b60e:	4625      	mov	r5, r4
 800b610:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b612:	4656      	mov	r6, sl
 800b614:	ea6f 0803 	mvn.w	r8, r3
 800b618:	2700      	movs	r7, #0
 800b61a:	4621      	mov	r1, r4
 800b61c:	4648      	mov	r0, r9
 800b61e:	f000 fcbd 	bl	800bf9c <_Bfree>
 800b622:	2d00      	cmp	r5, #0
 800b624:	f000 80bd 	beq.w	800b7a2 <_dtoa_r+0x62a>
 800b628:	b12f      	cbz	r7, 800b636 <_dtoa_r+0x4be>
 800b62a:	42af      	cmp	r7, r5
 800b62c:	d003      	beq.n	800b636 <_dtoa_r+0x4be>
 800b62e:	4639      	mov	r1, r7
 800b630:	4648      	mov	r0, r9
 800b632:	f000 fcb3 	bl	800bf9c <_Bfree>
 800b636:	4629      	mov	r1, r5
 800b638:	4648      	mov	r0, r9
 800b63a:	f000 fcaf 	bl	800bf9c <_Bfree>
 800b63e:	e0b0      	b.n	800b7a2 <_dtoa_r+0x62a>
 800b640:	07e2      	lsls	r2, r4, #31
 800b642:	d505      	bpl.n	800b650 <_dtoa_r+0x4d8>
 800b644:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b648:	f7f4 ff46 	bl	80004d8 <__aeabi_dmul>
 800b64c:	2301      	movs	r3, #1
 800b64e:	3601      	adds	r6, #1
 800b650:	1064      	asrs	r4, r4, #1
 800b652:	3508      	adds	r5, #8
 800b654:	e762      	b.n	800b51c <_dtoa_r+0x3a4>
 800b656:	2602      	movs	r6, #2
 800b658:	e765      	b.n	800b526 <_dtoa_r+0x3ae>
 800b65a:	46b8      	mov	r8, r7
 800b65c:	9c08      	ldr	r4, [sp, #32]
 800b65e:	e784      	b.n	800b56a <_dtoa_r+0x3f2>
 800b660:	4b27      	ldr	r3, [pc, #156]	@ (800b700 <_dtoa_r+0x588>)
 800b662:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b664:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b668:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b66c:	4454      	add	r4, sl
 800b66e:	2900      	cmp	r1, #0
 800b670:	d054      	beq.n	800b71c <_dtoa_r+0x5a4>
 800b672:	2000      	movs	r0, #0
 800b674:	4928      	ldr	r1, [pc, #160]	@ (800b718 <_dtoa_r+0x5a0>)
 800b676:	f7f5 f859 	bl	800072c <__aeabi_ddiv>
 800b67a:	4633      	mov	r3, r6
 800b67c:	462a      	mov	r2, r5
 800b67e:	f7f4 fd73 	bl	8000168 <__aeabi_dsub>
 800b682:	4656      	mov	r6, sl
 800b684:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b688:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b68c:	f7f5 f9d4 	bl	8000a38 <__aeabi_d2iz>
 800b690:	4605      	mov	r5, r0
 800b692:	f7f4 feb7 	bl	8000404 <__aeabi_i2d>
 800b696:	4602      	mov	r2, r0
 800b698:	460b      	mov	r3, r1
 800b69a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b69e:	f7f4 fd63 	bl	8000168 <__aeabi_dsub>
 800b6a2:	4602      	mov	r2, r0
 800b6a4:	460b      	mov	r3, r1
 800b6a6:	3530      	adds	r5, #48	@ 0x30
 800b6a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b6ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b6b0:	f806 5b01 	strb.w	r5, [r6], #1
 800b6b4:	f7f5 f982 	bl	80009bc <__aeabi_dcmplt>
 800b6b8:	2800      	cmp	r0, #0
 800b6ba:	d172      	bne.n	800b7a2 <_dtoa_r+0x62a>
 800b6bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b6c0:	2000      	movs	r0, #0
 800b6c2:	4911      	ldr	r1, [pc, #68]	@ (800b708 <_dtoa_r+0x590>)
 800b6c4:	f7f4 fd50 	bl	8000168 <__aeabi_dsub>
 800b6c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b6cc:	f7f5 f976 	bl	80009bc <__aeabi_dcmplt>
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	f040 80b4 	bne.w	800b83e <_dtoa_r+0x6c6>
 800b6d6:	42a6      	cmp	r6, r4
 800b6d8:	f43f af70 	beq.w	800b5bc <_dtoa_r+0x444>
 800b6dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	4b0a      	ldr	r3, [pc, #40]	@ (800b70c <_dtoa_r+0x594>)
 800b6e4:	f7f4 fef8 	bl	80004d8 <__aeabi_dmul>
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b6ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b6f2:	4b06      	ldr	r3, [pc, #24]	@ (800b70c <_dtoa_r+0x594>)
 800b6f4:	f7f4 fef0 	bl	80004d8 <__aeabi_dmul>
 800b6f8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b6fc:	e7c4      	b.n	800b688 <_dtoa_r+0x510>
 800b6fe:	bf00      	nop
 800b700:	0800d7a8 	.word	0x0800d7a8
 800b704:	0800d780 	.word	0x0800d780
 800b708:	3ff00000 	.word	0x3ff00000
 800b70c:	40240000 	.word	0x40240000
 800b710:	401c0000 	.word	0x401c0000
 800b714:	40140000 	.word	0x40140000
 800b718:	3fe00000 	.word	0x3fe00000
 800b71c:	4631      	mov	r1, r6
 800b71e:	4628      	mov	r0, r5
 800b720:	f7f4 feda 	bl	80004d8 <__aeabi_dmul>
 800b724:	4656      	mov	r6, sl
 800b726:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b72a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b72c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b730:	f7f5 f982 	bl	8000a38 <__aeabi_d2iz>
 800b734:	4605      	mov	r5, r0
 800b736:	f7f4 fe65 	bl	8000404 <__aeabi_i2d>
 800b73a:	4602      	mov	r2, r0
 800b73c:	460b      	mov	r3, r1
 800b73e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b742:	f7f4 fd11 	bl	8000168 <__aeabi_dsub>
 800b746:	4602      	mov	r2, r0
 800b748:	460b      	mov	r3, r1
 800b74a:	3530      	adds	r5, #48	@ 0x30
 800b74c:	f806 5b01 	strb.w	r5, [r6], #1
 800b750:	42a6      	cmp	r6, r4
 800b752:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b756:	f04f 0200 	mov.w	r2, #0
 800b75a:	d124      	bne.n	800b7a6 <_dtoa_r+0x62e>
 800b75c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b760:	4bae      	ldr	r3, [pc, #696]	@ (800ba1c <_dtoa_r+0x8a4>)
 800b762:	f7f4 fd03 	bl	800016c <__adddf3>
 800b766:	4602      	mov	r2, r0
 800b768:	460b      	mov	r3, r1
 800b76a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b76e:	f7f5 f943 	bl	80009f8 <__aeabi_dcmpgt>
 800b772:	2800      	cmp	r0, #0
 800b774:	d163      	bne.n	800b83e <_dtoa_r+0x6c6>
 800b776:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b77a:	2000      	movs	r0, #0
 800b77c:	49a7      	ldr	r1, [pc, #668]	@ (800ba1c <_dtoa_r+0x8a4>)
 800b77e:	f7f4 fcf3 	bl	8000168 <__aeabi_dsub>
 800b782:	4602      	mov	r2, r0
 800b784:	460b      	mov	r3, r1
 800b786:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b78a:	f7f5 f917 	bl	80009bc <__aeabi_dcmplt>
 800b78e:	2800      	cmp	r0, #0
 800b790:	f43f af14 	beq.w	800b5bc <_dtoa_r+0x444>
 800b794:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b796:	1e73      	subs	r3, r6, #1
 800b798:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b79a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b79e:	2b30      	cmp	r3, #48	@ 0x30
 800b7a0:	d0f8      	beq.n	800b794 <_dtoa_r+0x61c>
 800b7a2:	4647      	mov	r7, r8
 800b7a4:	e03b      	b.n	800b81e <_dtoa_r+0x6a6>
 800b7a6:	4b9e      	ldr	r3, [pc, #632]	@ (800ba20 <_dtoa_r+0x8a8>)
 800b7a8:	f7f4 fe96 	bl	80004d8 <__aeabi_dmul>
 800b7ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b7b0:	e7bc      	b.n	800b72c <_dtoa_r+0x5b4>
 800b7b2:	4656      	mov	r6, sl
 800b7b4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800b7b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7bc:	4620      	mov	r0, r4
 800b7be:	4629      	mov	r1, r5
 800b7c0:	f7f4 ffb4 	bl	800072c <__aeabi_ddiv>
 800b7c4:	f7f5 f938 	bl	8000a38 <__aeabi_d2iz>
 800b7c8:	4680      	mov	r8, r0
 800b7ca:	f7f4 fe1b 	bl	8000404 <__aeabi_i2d>
 800b7ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7d2:	f7f4 fe81 	bl	80004d8 <__aeabi_dmul>
 800b7d6:	4602      	mov	r2, r0
 800b7d8:	460b      	mov	r3, r1
 800b7da:	4620      	mov	r0, r4
 800b7dc:	4629      	mov	r1, r5
 800b7de:	f7f4 fcc3 	bl	8000168 <__aeabi_dsub>
 800b7e2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b7e6:	9d08      	ldr	r5, [sp, #32]
 800b7e8:	f806 4b01 	strb.w	r4, [r6], #1
 800b7ec:	eba6 040a 	sub.w	r4, r6, sl
 800b7f0:	42a5      	cmp	r5, r4
 800b7f2:	4602      	mov	r2, r0
 800b7f4:	460b      	mov	r3, r1
 800b7f6:	d133      	bne.n	800b860 <_dtoa_r+0x6e8>
 800b7f8:	f7f4 fcb8 	bl	800016c <__adddf3>
 800b7fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b800:	4604      	mov	r4, r0
 800b802:	460d      	mov	r5, r1
 800b804:	f7f5 f8f8 	bl	80009f8 <__aeabi_dcmpgt>
 800b808:	b9c0      	cbnz	r0, 800b83c <_dtoa_r+0x6c4>
 800b80a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b80e:	4620      	mov	r0, r4
 800b810:	4629      	mov	r1, r5
 800b812:	f7f5 f8c9 	bl	80009a8 <__aeabi_dcmpeq>
 800b816:	b110      	cbz	r0, 800b81e <_dtoa_r+0x6a6>
 800b818:	f018 0f01 	tst.w	r8, #1
 800b81c:	d10e      	bne.n	800b83c <_dtoa_r+0x6c4>
 800b81e:	4648      	mov	r0, r9
 800b820:	9903      	ldr	r1, [sp, #12]
 800b822:	f000 fbbb 	bl	800bf9c <_Bfree>
 800b826:	2300      	movs	r3, #0
 800b828:	7033      	strb	r3, [r6, #0]
 800b82a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b82c:	3701      	adds	r7, #1
 800b82e:	601f      	str	r7, [r3, #0]
 800b830:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b832:	2b00      	cmp	r3, #0
 800b834:	f000 824b 	beq.w	800bcce <_dtoa_r+0xb56>
 800b838:	601e      	str	r6, [r3, #0]
 800b83a:	e248      	b.n	800bcce <_dtoa_r+0xb56>
 800b83c:	46b8      	mov	r8, r7
 800b83e:	4633      	mov	r3, r6
 800b840:	461e      	mov	r6, r3
 800b842:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b846:	2a39      	cmp	r2, #57	@ 0x39
 800b848:	d106      	bne.n	800b858 <_dtoa_r+0x6e0>
 800b84a:	459a      	cmp	sl, r3
 800b84c:	d1f8      	bne.n	800b840 <_dtoa_r+0x6c8>
 800b84e:	2230      	movs	r2, #48	@ 0x30
 800b850:	f108 0801 	add.w	r8, r8, #1
 800b854:	f88a 2000 	strb.w	r2, [sl]
 800b858:	781a      	ldrb	r2, [r3, #0]
 800b85a:	3201      	adds	r2, #1
 800b85c:	701a      	strb	r2, [r3, #0]
 800b85e:	e7a0      	b.n	800b7a2 <_dtoa_r+0x62a>
 800b860:	2200      	movs	r2, #0
 800b862:	4b6f      	ldr	r3, [pc, #444]	@ (800ba20 <_dtoa_r+0x8a8>)
 800b864:	f7f4 fe38 	bl	80004d8 <__aeabi_dmul>
 800b868:	2200      	movs	r2, #0
 800b86a:	2300      	movs	r3, #0
 800b86c:	4604      	mov	r4, r0
 800b86e:	460d      	mov	r5, r1
 800b870:	f7f5 f89a 	bl	80009a8 <__aeabi_dcmpeq>
 800b874:	2800      	cmp	r0, #0
 800b876:	d09f      	beq.n	800b7b8 <_dtoa_r+0x640>
 800b878:	e7d1      	b.n	800b81e <_dtoa_r+0x6a6>
 800b87a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b87c:	2a00      	cmp	r2, #0
 800b87e:	f000 80ea 	beq.w	800ba56 <_dtoa_r+0x8de>
 800b882:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b884:	2a01      	cmp	r2, #1
 800b886:	f300 80cd 	bgt.w	800ba24 <_dtoa_r+0x8ac>
 800b88a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b88c:	2a00      	cmp	r2, #0
 800b88e:	f000 80c1 	beq.w	800ba14 <_dtoa_r+0x89c>
 800b892:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b896:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b898:	9e04      	ldr	r6, [sp, #16]
 800b89a:	9a04      	ldr	r2, [sp, #16]
 800b89c:	2101      	movs	r1, #1
 800b89e:	441a      	add	r2, r3
 800b8a0:	9204      	str	r2, [sp, #16]
 800b8a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b8a4:	4648      	mov	r0, r9
 800b8a6:	441a      	add	r2, r3
 800b8a8:	9209      	str	r2, [sp, #36]	@ 0x24
 800b8aa:	f000 fc2b 	bl	800c104 <__i2b>
 800b8ae:	4605      	mov	r5, r0
 800b8b0:	b166      	cbz	r6, 800b8cc <_dtoa_r+0x754>
 800b8b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	dd09      	ble.n	800b8cc <_dtoa_r+0x754>
 800b8b8:	42b3      	cmp	r3, r6
 800b8ba:	bfa8      	it	ge
 800b8bc:	4633      	movge	r3, r6
 800b8be:	9a04      	ldr	r2, [sp, #16]
 800b8c0:	1af6      	subs	r6, r6, r3
 800b8c2:	1ad2      	subs	r2, r2, r3
 800b8c4:	9204      	str	r2, [sp, #16]
 800b8c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b8c8:	1ad3      	subs	r3, r2, r3
 800b8ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8ce:	b30b      	cbz	r3, 800b914 <_dtoa_r+0x79c>
 800b8d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	f000 80c6 	beq.w	800ba64 <_dtoa_r+0x8ec>
 800b8d8:	2c00      	cmp	r4, #0
 800b8da:	f000 80c0 	beq.w	800ba5e <_dtoa_r+0x8e6>
 800b8de:	4629      	mov	r1, r5
 800b8e0:	4622      	mov	r2, r4
 800b8e2:	4648      	mov	r0, r9
 800b8e4:	f000 fcc6 	bl	800c274 <__pow5mult>
 800b8e8:	9a03      	ldr	r2, [sp, #12]
 800b8ea:	4601      	mov	r1, r0
 800b8ec:	4605      	mov	r5, r0
 800b8ee:	4648      	mov	r0, r9
 800b8f0:	f000 fc1e 	bl	800c130 <__multiply>
 800b8f4:	9903      	ldr	r1, [sp, #12]
 800b8f6:	4680      	mov	r8, r0
 800b8f8:	4648      	mov	r0, r9
 800b8fa:	f000 fb4f 	bl	800bf9c <_Bfree>
 800b8fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b900:	1b1b      	subs	r3, r3, r4
 800b902:	930a      	str	r3, [sp, #40]	@ 0x28
 800b904:	f000 80b1 	beq.w	800ba6a <_dtoa_r+0x8f2>
 800b908:	4641      	mov	r1, r8
 800b90a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b90c:	4648      	mov	r0, r9
 800b90e:	f000 fcb1 	bl	800c274 <__pow5mult>
 800b912:	9003      	str	r0, [sp, #12]
 800b914:	2101      	movs	r1, #1
 800b916:	4648      	mov	r0, r9
 800b918:	f000 fbf4 	bl	800c104 <__i2b>
 800b91c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b91e:	4604      	mov	r4, r0
 800b920:	2b00      	cmp	r3, #0
 800b922:	f000 81d8 	beq.w	800bcd6 <_dtoa_r+0xb5e>
 800b926:	461a      	mov	r2, r3
 800b928:	4601      	mov	r1, r0
 800b92a:	4648      	mov	r0, r9
 800b92c:	f000 fca2 	bl	800c274 <__pow5mult>
 800b930:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b932:	4604      	mov	r4, r0
 800b934:	2b01      	cmp	r3, #1
 800b936:	f300 809f 	bgt.w	800ba78 <_dtoa_r+0x900>
 800b93a:	9b06      	ldr	r3, [sp, #24]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	f040 8097 	bne.w	800ba70 <_dtoa_r+0x8f8>
 800b942:	9b07      	ldr	r3, [sp, #28]
 800b944:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b948:	2b00      	cmp	r3, #0
 800b94a:	f040 8093 	bne.w	800ba74 <_dtoa_r+0x8fc>
 800b94e:	9b07      	ldr	r3, [sp, #28]
 800b950:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b954:	0d1b      	lsrs	r3, r3, #20
 800b956:	051b      	lsls	r3, r3, #20
 800b958:	b133      	cbz	r3, 800b968 <_dtoa_r+0x7f0>
 800b95a:	9b04      	ldr	r3, [sp, #16]
 800b95c:	3301      	adds	r3, #1
 800b95e:	9304      	str	r3, [sp, #16]
 800b960:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b962:	3301      	adds	r3, #1
 800b964:	9309      	str	r3, [sp, #36]	@ 0x24
 800b966:	2301      	movs	r3, #1
 800b968:	930a      	str	r3, [sp, #40]	@ 0x28
 800b96a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	f000 81b8 	beq.w	800bce2 <_dtoa_r+0xb6a>
 800b972:	6923      	ldr	r3, [r4, #16]
 800b974:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b978:	6918      	ldr	r0, [r3, #16]
 800b97a:	f000 fb77 	bl	800c06c <__hi0bits>
 800b97e:	f1c0 0020 	rsb	r0, r0, #32
 800b982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b984:	4418      	add	r0, r3
 800b986:	f010 001f 	ands.w	r0, r0, #31
 800b98a:	f000 8082 	beq.w	800ba92 <_dtoa_r+0x91a>
 800b98e:	f1c0 0320 	rsb	r3, r0, #32
 800b992:	2b04      	cmp	r3, #4
 800b994:	dd73      	ble.n	800ba7e <_dtoa_r+0x906>
 800b996:	9b04      	ldr	r3, [sp, #16]
 800b998:	f1c0 001c 	rsb	r0, r0, #28
 800b99c:	4403      	add	r3, r0
 800b99e:	9304      	str	r3, [sp, #16]
 800b9a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9a2:	4406      	add	r6, r0
 800b9a4:	4403      	add	r3, r0
 800b9a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9a8:	9b04      	ldr	r3, [sp, #16]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	dd05      	ble.n	800b9ba <_dtoa_r+0x842>
 800b9ae:	461a      	mov	r2, r3
 800b9b0:	4648      	mov	r0, r9
 800b9b2:	9903      	ldr	r1, [sp, #12]
 800b9b4:	f000 fcb8 	bl	800c328 <__lshift>
 800b9b8:	9003      	str	r0, [sp, #12]
 800b9ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	dd05      	ble.n	800b9cc <_dtoa_r+0x854>
 800b9c0:	4621      	mov	r1, r4
 800b9c2:	461a      	mov	r2, r3
 800b9c4:	4648      	mov	r0, r9
 800b9c6:	f000 fcaf 	bl	800c328 <__lshift>
 800b9ca:	4604      	mov	r4, r0
 800b9cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d061      	beq.n	800ba96 <_dtoa_r+0x91e>
 800b9d2:	4621      	mov	r1, r4
 800b9d4:	9803      	ldr	r0, [sp, #12]
 800b9d6:	f000 fd13 	bl	800c400 <__mcmp>
 800b9da:	2800      	cmp	r0, #0
 800b9dc:	da5b      	bge.n	800ba96 <_dtoa_r+0x91e>
 800b9de:	2300      	movs	r3, #0
 800b9e0:	220a      	movs	r2, #10
 800b9e2:	4648      	mov	r0, r9
 800b9e4:	9903      	ldr	r1, [sp, #12]
 800b9e6:	f000 fafb 	bl	800bfe0 <__multadd>
 800b9ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b9ec:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b9f0:	9003      	str	r0, [sp, #12]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	f000 8177 	beq.w	800bce6 <_dtoa_r+0xb6e>
 800b9f8:	4629      	mov	r1, r5
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	220a      	movs	r2, #10
 800b9fe:	4648      	mov	r0, r9
 800ba00:	f000 faee 	bl	800bfe0 <__multadd>
 800ba04:	f1bb 0f00 	cmp.w	fp, #0
 800ba08:	4605      	mov	r5, r0
 800ba0a:	dc6f      	bgt.n	800baec <_dtoa_r+0x974>
 800ba0c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ba0e:	2b02      	cmp	r3, #2
 800ba10:	dc49      	bgt.n	800baa6 <_dtoa_r+0x92e>
 800ba12:	e06b      	b.n	800baec <_dtoa_r+0x974>
 800ba14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ba16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ba1a:	e73c      	b.n	800b896 <_dtoa_r+0x71e>
 800ba1c:	3fe00000 	.word	0x3fe00000
 800ba20:	40240000 	.word	0x40240000
 800ba24:	9b08      	ldr	r3, [sp, #32]
 800ba26:	1e5c      	subs	r4, r3, #1
 800ba28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba2a:	42a3      	cmp	r3, r4
 800ba2c:	db09      	blt.n	800ba42 <_dtoa_r+0x8ca>
 800ba2e:	1b1c      	subs	r4, r3, r4
 800ba30:	9b08      	ldr	r3, [sp, #32]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	f6bf af30 	bge.w	800b898 <_dtoa_r+0x720>
 800ba38:	9b04      	ldr	r3, [sp, #16]
 800ba3a:	9a08      	ldr	r2, [sp, #32]
 800ba3c:	1a9e      	subs	r6, r3, r2
 800ba3e:	2300      	movs	r3, #0
 800ba40:	e72b      	b.n	800b89a <_dtoa_r+0x722>
 800ba42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba46:	1ae3      	subs	r3, r4, r3
 800ba48:	441a      	add	r2, r3
 800ba4a:	940a      	str	r4, [sp, #40]	@ 0x28
 800ba4c:	9e04      	ldr	r6, [sp, #16]
 800ba4e:	2400      	movs	r4, #0
 800ba50:	9b08      	ldr	r3, [sp, #32]
 800ba52:	920e      	str	r2, [sp, #56]	@ 0x38
 800ba54:	e721      	b.n	800b89a <_dtoa_r+0x722>
 800ba56:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ba58:	9e04      	ldr	r6, [sp, #16]
 800ba5a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ba5c:	e728      	b.n	800b8b0 <_dtoa_r+0x738>
 800ba5e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ba62:	e751      	b.n	800b908 <_dtoa_r+0x790>
 800ba64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ba66:	9903      	ldr	r1, [sp, #12]
 800ba68:	e750      	b.n	800b90c <_dtoa_r+0x794>
 800ba6a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba6e:	e751      	b.n	800b914 <_dtoa_r+0x79c>
 800ba70:	2300      	movs	r3, #0
 800ba72:	e779      	b.n	800b968 <_dtoa_r+0x7f0>
 800ba74:	9b06      	ldr	r3, [sp, #24]
 800ba76:	e777      	b.n	800b968 <_dtoa_r+0x7f0>
 800ba78:	2300      	movs	r3, #0
 800ba7a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba7c:	e779      	b.n	800b972 <_dtoa_r+0x7fa>
 800ba7e:	d093      	beq.n	800b9a8 <_dtoa_r+0x830>
 800ba80:	9a04      	ldr	r2, [sp, #16]
 800ba82:	331c      	adds	r3, #28
 800ba84:	441a      	add	r2, r3
 800ba86:	9204      	str	r2, [sp, #16]
 800ba88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba8a:	441e      	add	r6, r3
 800ba8c:	441a      	add	r2, r3
 800ba8e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ba90:	e78a      	b.n	800b9a8 <_dtoa_r+0x830>
 800ba92:	4603      	mov	r3, r0
 800ba94:	e7f4      	b.n	800ba80 <_dtoa_r+0x908>
 800ba96:	9b08      	ldr	r3, [sp, #32]
 800ba98:	46b8      	mov	r8, r7
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	dc20      	bgt.n	800bae0 <_dtoa_r+0x968>
 800ba9e:	469b      	mov	fp, r3
 800baa0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800baa2:	2b02      	cmp	r3, #2
 800baa4:	dd1e      	ble.n	800bae4 <_dtoa_r+0x96c>
 800baa6:	f1bb 0f00 	cmp.w	fp, #0
 800baaa:	f47f adb1 	bne.w	800b610 <_dtoa_r+0x498>
 800baae:	4621      	mov	r1, r4
 800bab0:	465b      	mov	r3, fp
 800bab2:	2205      	movs	r2, #5
 800bab4:	4648      	mov	r0, r9
 800bab6:	f000 fa93 	bl	800bfe0 <__multadd>
 800baba:	4601      	mov	r1, r0
 800babc:	4604      	mov	r4, r0
 800babe:	9803      	ldr	r0, [sp, #12]
 800bac0:	f000 fc9e 	bl	800c400 <__mcmp>
 800bac4:	2800      	cmp	r0, #0
 800bac6:	f77f ada3 	ble.w	800b610 <_dtoa_r+0x498>
 800baca:	4656      	mov	r6, sl
 800bacc:	2331      	movs	r3, #49	@ 0x31
 800bace:	f108 0801 	add.w	r8, r8, #1
 800bad2:	f806 3b01 	strb.w	r3, [r6], #1
 800bad6:	e59f      	b.n	800b618 <_dtoa_r+0x4a0>
 800bad8:	46b8      	mov	r8, r7
 800bada:	9c08      	ldr	r4, [sp, #32]
 800badc:	4625      	mov	r5, r4
 800bade:	e7f4      	b.n	800baca <_dtoa_r+0x952>
 800bae0:	f8dd b020 	ldr.w	fp, [sp, #32]
 800bae4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	f000 8101 	beq.w	800bcee <_dtoa_r+0xb76>
 800baec:	2e00      	cmp	r6, #0
 800baee:	dd05      	ble.n	800bafc <_dtoa_r+0x984>
 800baf0:	4629      	mov	r1, r5
 800baf2:	4632      	mov	r2, r6
 800baf4:	4648      	mov	r0, r9
 800baf6:	f000 fc17 	bl	800c328 <__lshift>
 800bafa:	4605      	mov	r5, r0
 800bafc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d05c      	beq.n	800bbbc <_dtoa_r+0xa44>
 800bb02:	4648      	mov	r0, r9
 800bb04:	6869      	ldr	r1, [r5, #4]
 800bb06:	f000 fa09 	bl	800bf1c <_Balloc>
 800bb0a:	4606      	mov	r6, r0
 800bb0c:	b928      	cbnz	r0, 800bb1a <_dtoa_r+0x9a2>
 800bb0e:	4602      	mov	r2, r0
 800bb10:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bb14:	4b80      	ldr	r3, [pc, #512]	@ (800bd18 <_dtoa_r+0xba0>)
 800bb16:	f7ff bb43 	b.w	800b1a0 <_dtoa_r+0x28>
 800bb1a:	692a      	ldr	r2, [r5, #16]
 800bb1c:	f105 010c 	add.w	r1, r5, #12
 800bb20:	3202      	adds	r2, #2
 800bb22:	0092      	lsls	r2, r2, #2
 800bb24:	300c      	adds	r0, #12
 800bb26:	f7ff fa8e 	bl	800b046 <memcpy>
 800bb2a:	2201      	movs	r2, #1
 800bb2c:	4631      	mov	r1, r6
 800bb2e:	4648      	mov	r0, r9
 800bb30:	f000 fbfa 	bl	800c328 <__lshift>
 800bb34:	462f      	mov	r7, r5
 800bb36:	4605      	mov	r5, r0
 800bb38:	f10a 0301 	add.w	r3, sl, #1
 800bb3c:	9304      	str	r3, [sp, #16]
 800bb3e:	eb0a 030b 	add.w	r3, sl, fp
 800bb42:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb44:	9b06      	ldr	r3, [sp, #24]
 800bb46:	f003 0301 	and.w	r3, r3, #1
 800bb4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb4c:	9b04      	ldr	r3, [sp, #16]
 800bb4e:	4621      	mov	r1, r4
 800bb50:	9803      	ldr	r0, [sp, #12]
 800bb52:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800bb56:	f7ff fa84 	bl	800b062 <quorem>
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	4639      	mov	r1, r7
 800bb5e:	3330      	adds	r3, #48	@ 0x30
 800bb60:	9006      	str	r0, [sp, #24]
 800bb62:	9803      	ldr	r0, [sp, #12]
 800bb64:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bb66:	f000 fc4b 	bl	800c400 <__mcmp>
 800bb6a:	462a      	mov	r2, r5
 800bb6c:	9008      	str	r0, [sp, #32]
 800bb6e:	4621      	mov	r1, r4
 800bb70:	4648      	mov	r0, r9
 800bb72:	f000 fc61 	bl	800c438 <__mdiff>
 800bb76:	68c2      	ldr	r2, [r0, #12]
 800bb78:	4606      	mov	r6, r0
 800bb7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb7c:	bb02      	cbnz	r2, 800bbc0 <_dtoa_r+0xa48>
 800bb7e:	4601      	mov	r1, r0
 800bb80:	9803      	ldr	r0, [sp, #12]
 800bb82:	f000 fc3d 	bl	800c400 <__mcmp>
 800bb86:	4602      	mov	r2, r0
 800bb88:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb8a:	4631      	mov	r1, r6
 800bb8c:	4648      	mov	r0, r9
 800bb8e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800bb92:	f000 fa03 	bl	800bf9c <_Bfree>
 800bb96:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bb98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bb9a:	9e04      	ldr	r6, [sp, #16]
 800bb9c:	ea42 0103 	orr.w	r1, r2, r3
 800bba0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bba2:	4319      	orrs	r1, r3
 800bba4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bba6:	d10d      	bne.n	800bbc4 <_dtoa_r+0xa4c>
 800bba8:	2b39      	cmp	r3, #57	@ 0x39
 800bbaa:	d027      	beq.n	800bbfc <_dtoa_r+0xa84>
 800bbac:	9a08      	ldr	r2, [sp, #32]
 800bbae:	2a00      	cmp	r2, #0
 800bbb0:	dd01      	ble.n	800bbb6 <_dtoa_r+0xa3e>
 800bbb2:	9b06      	ldr	r3, [sp, #24]
 800bbb4:	3331      	adds	r3, #49	@ 0x31
 800bbb6:	f88b 3000 	strb.w	r3, [fp]
 800bbba:	e52e      	b.n	800b61a <_dtoa_r+0x4a2>
 800bbbc:	4628      	mov	r0, r5
 800bbbe:	e7b9      	b.n	800bb34 <_dtoa_r+0x9bc>
 800bbc0:	2201      	movs	r2, #1
 800bbc2:	e7e2      	b.n	800bb8a <_dtoa_r+0xa12>
 800bbc4:	9908      	ldr	r1, [sp, #32]
 800bbc6:	2900      	cmp	r1, #0
 800bbc8:	db04      	blt.n	800bbd4 <_dtoa_r+0xa5c>
 800bbca:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800bbcc:	4301      	orrs	r1, r0
 800bbce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bbd0:	4301      	orrs	r1, r0
 800bbd2:	d120      	bne.n	800bc16 <_dtoa_r+0xa9e>
 800bbd4:	2a00      	cmp	r2, #0
 800bbd6:	ddee      	ble.n	800bbb6 <_dtoa_r+0xa3e>
 800bbd8:	2201      	movs	r2, #1
 800bbda:	9903      	ldr	r1, [sp, #12]
 800bbdc:	4648      	mov	r0, r9
 800bbde:	9304      	str	r3, [sp, #16]
 800bbe0:	f000 fba2 	bl	800c328 <__lshift>
 800bbe4:	4621      	mov	r1, r4
 800bbe6:	9003      	str	r0, [sp, #12]
 800bbe8:	f000 fc0a 	bl	800c400 <__mcmp>
 800bbec:	2800      	cmp	r0, #0
 800bbee:	9b04      	ldr	r3, [sp, #16]
 800bbf0:	dc02      	bgt.n	800bbf8 <_dtoa_r+0xa80>
 800bbf2:	d1e0      	bne.n	800bbb6 <_dtoa_r+0xa3e>
 800bbf4:	07da      	lsls	r2, r3, #31
 800bbf6:	d5de      	bpl.n	800bbb6 <_dtoa_r+0xa3e>
 800bbf8:	2b39      	cmp	r3, #57	@ 0x39
 800bbfa:	d1da      	bne.n	800bbb2 <_dtoa_r+0xa3a>
 800bbfc:	2339      	movs	r3, #57	@ 0x39
 800bbfe:	f88b 3000 	strb.w	r3, [fp]
 800bc02:	4633      	mov	r3, r6
 800bc04:	461e      	mov	r6, r3
 800bc06:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bc0a:	3b01      	subs	r3, #1
 800bc0c:	2a39      	cmp	r2, #57	@ 0x39
 800bc0e:	d04e      	beq.n	800bcae <_dtoa_r+0xb36>
 800bc10:	3201      	adds	r2, #1
 800bc12:	701a      	strb	r2, [r3, #0]
 800bc14:	e501      	b.n	800b61a <_dtoa_r+0x4a2>
 800bc16:	2a00      	cmp	r2, #0
 800bc18:	dd03      	ble.n	800bc22 <_dtoa_r+0xaaa>
 800bc1a:	2b39      	cmp	r3, #57	@ 0x39
 800bc1c:	d0ee      	beq.n	800bbfc <_dtoa_r+0xa84>
 800bc1e:	3301      	adds	r3, #1
 800bc20:	e7c9      	b.n	800bbb6 <_dtoa_r+0xa3e>
 800bc22:	9a04      	ldr	r2, [sp, #16]
 800bc24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bc26:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bc2a:	428a      	cmp	r2, r1
 800bc2c:	d028      	beq.n	800bc80 <_dtoa_r+0xb08>
 800bc2e:	2300      	movs	r3, #0
 800bc30:	220a      	movs	r2, #10
 800bc32:	9903      	ldr	r1, [sp, #12]
 800bc34:	4648      	mov	r0, r9
 800bc36:	f000 f9d3 	bl	800bfe0 <__multadd>
 800bc3a:	42af      	cmp	r7, r5
 800bc3c:	9003      	str	r0, [sp, #12]
 800bc3e:	f04f 0300 	mov.w	r3, #0
 800bc42:	f04f 020a 	mov.w	r2, #10
 800bc46:	4639      	mov	r1, r7
 800bc48:	4648      	mov	r0, r9
 800bc4a:	d107      	bne.n	800bc5c <_dtoa_r+0xae4>
 800bc4c:	f000 f9c8 	bl	800bfe0 <__multadd>
 800bc50:	4607      	mov	r7, r0
 800bc52:	4605      	mov	r5, r0
 800bc54:	9b04      	ldr	r3, [sp, #16]
 800bc56:	3301      	adds	r3, #1
 800bc58:	9304      	str	r3, [sp, #16]
 800bc5a:	e777      	b.n	800bb4c <_dtoa_r+0x9d4>
 800bc5c:	f000 f9c0 	bl	800bfe0 <__multadd>
 800bc60:	4629      	mov	r1, r5
 800bc62:	4607      	mov	r7, r0
 800bc64:	2300      	movs	r3, #0
 800bc66:	220a      	movs	r2, #10
 800bc68:	4648      	mov	r0, r9
 800bc6a:	f000 f9b9 	bl	800bfe0 <__multadd>
 800bc6e:	4605      	mov	r5, r0
 800bc70:	e7f0      	b.n	800bc54 <_dtoa_r+0xadc>
 800bc72:	f1bb 0f00 	cmp.w	fp, #0
 800bc76:	bfcc      	ite	gt
 800bc78:	465e      	movgt	r6, fp
 800bc7a:	2601      	movle	r6, #1
 800bc7c:	2700      	movs	r7, #0
 800bc7e:	4456      	add	r6, sl
 800bc80:	2201      	movs	r2, #1
 800bc82:	9903      	ldr	r1, [sp, #12]
 800bc84:	4648      	mov	r0, r9
 800bc86:	9304      	str	r3, [sp, #16]
 800bc88:	f000 fb4e 	bl	800c328 <__lshift>
 800bc8c:	4621      	mov	r1, r4
 800bc8e:	9003      	str	r0, [sp, #12]
 800bc90:	f000 fbb6 	bl	800c400 <__mcmp>
 800bc94:	2800      	cmp	r0, #0
 800bc96:	dcb4      	bgt.n	800bc02 <_dtoa_r+0xa8a>
 800bc98:	d102      	bne.n	800bca0 <_dtoa_r+0xb28>
 800bc9a:	9b04      	ldr	r3, [sp, #16]
 800bc9c:	07db      	lsls	r3, r3, #31
 800bc9e:	d4b0      	bmi.n	800bc02 <_dtoa_r+0xa8a>
 800bca0:	4633      	mov	r3, r6
 800bca2:	461e      	mov	r6, r3
 800bca4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bca8:	2a30      	cmp	r2, #48	@ 0x30
 800bcaa:	d0fa      	beq.n	800bca2 <_dtoa_r+0xb2a>
 800bcac:	e4b5      	b.n	800b61a <_dtoa_r+0x4a2>
 800bcae:	459a      	cmp	sl, r3
 800bcb0:	d1a8      	bne.n	800bc04 <_dtoa_r+0xa8c>
 800bcb2:	2331      	movs	r3, #49	@ 0x31
 800bcb4:	f108 0801 	add.w	r8, r8, #1
 800bcb8:	f88a 3000 	strb.w	r3, [sl]
 800bcbc:	e4ad      	b.n	800b61a <_dtoa_r+0x4a2>
 800bcbe:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bcc0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bd1c <_dtoa_r+0xba4>
 800bcc4:	b11b      	cbz	r3, 800bcce <_dtoa_r+0xb56>
 800bcc6:	f10a 0308 	add.w	r3, sl, #8
 800bcca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bccc:	6013      	str	r3, [r2, #0]
 800bcce:	4650      	mov	r0, sl
 800bcd0:	b017      	add	sp, #92	@ 0x5c
 800bcd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcd6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bcd8:	2b01      	cmp	r3, #1
 800bcda:	f77f ae2e 	ble.w	800b93a <_dtoa_r+0x7c2>
 800bcde:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bce0:	930a      	str	r3, [sp, #40]	@ 0x28
 800bce2:	2001      	movs	r0, #1
 800bce4:	e64d      	b.n	800b982 <_dtoa_r+0x80a>
 800bce6:	f1bb 0f00 	cmp.w	fp, #0
 800bcea:	f77f aed9 	ble.w	800baa0 <_dtoa_r+0x928>
 800bcee:	4656      	mov	r6, sl
 800bcf0:	4621      	mov	r1, r4
 800bcf2:	9803      	ldr	r0, [sp, #12]
 800bcf4:	f7ff f9b5 	bl	800b062 <quorem>
 800bcf8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bcfc:	f806 3b01 	strb.w	r3, [r6], #1
 800bd00:	eba6 020a 	sub.w	r2, r6, sl
 800bd04:	4593      	cmp	fp, r2
 800bd06:	ddb4      	ble.n	800bc72 <_dtoa_r+0xafa>
 800bd08:	2300      	movs	r3, #0
 800bd0a:	220a      	movs	r2, #10
 800bd0c:	4648      	mov	r0, r9
 800bd0e:	9903      	ldr	r1, [sp, #12]
 800bd10:	f000 f966 	bl	800bfe0 <__multadd>
 800bd14:	9003      	str	r0, [sp, #12]
 800bd16:	e7eb      	b.n	800bcf0 <_dtoa_r+0xb78>
 800bd18:	0800d6ae 	.word	0x0800d6ae
 800bd1c:	0800d632 	.word	0x0800d632

0800bd20 <_free_r>:
 800bd20:	b538      	push	{r3, r4, r5, lr}
 800bd22:	4605      	mov	r5, r0
 800bd24:	2900      	cmp	r1, #0
 800bd26:	d040      	beq.n	800bdaa <_free_r+0x8a>
 800bd28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd2c:	1f0c      	subs	r4, r1, #4
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	bfb8      	it	lt
 800bd32:	18e4      	addlt	r4, r4, r3
 800bd34:	f000 f8e6 	bl	800bf04 <__malloc_lock>
 800bd38:	4a1c      	ldr	r2, [pc, #112]	@ (800bdac <_free_r+0x8c>)
 800bd3a:	6813      	ldr	r3, [r2, #0]
 800bd3c:	b933      	cbnz	r3, 800bd4c <_free_r+0x2c>
 800bd3e:	6063      	str	r3, [r4, #4]
 800bd40:	6014      	str	r4, [r2, #0]
 800bd42:	4628      	mov	r0, r5
 800bd44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd48:	f000 b8e2 	b.w	800bf10 <__malloc_unlock>
 800bd4c:	42a3      	cmp	r3, r4
 800bd4e:	d908      	bls.n	800bd62 <_free_r+0x42>
 800bd50:	6820      	ldr	r0, [r4, #0]
 800bd52:	1821      	adds	r1, r4, r0
 800bd54:	428b      	cmp	r3, r1
 800bd56:	bf01      	itttt	eq
 800bd58:	6819      	ldreq	r1, [r3, #0]
 800bd5a:	685b      	ldreq	r3, [r3, #4]
 800bd5c:	1809      	addeq	r1, r1, r0
 800bd5e:	6021      	streq	r1, [r4, #0]
 800bd60:	e7ed      	b.n	800bd3e <_free_r+0x1e>
 800bd62:	461a      	mov	r2, r3
 800bd64:	685b      	ldr	r3, [r3, #4]
 800bd66:	b10b      	cbz	r3, 800bd6c <_free_r+0x4c>
 800bd68:	42a3      	cmp	r3, r4
 800bd6a:	d9fa      	bls.n	800bd62 <_free_r+0x42>
 800bd6c:	6811      	ldr	r1, [r2, #0]
 800bd6e:	1850      	adds	r0, r2, r1
 800bd70:	42a0      	cmp	r0, r4
 800bd72:	d10b      	bne.n	800bd8c <_free_r+0x6c>
 800bd74:	6820      	ldr	r0, [r4, #0]
 800bd76:	4401      	add	r1, r0
 800bd78:	1850      	adds	r0, r2, r1
 800bd7a:	4283      	cmp	r3, r0
 800bd7c:	6011      	str	r1, [r2, #0]
 800bd7e:	d1e0      	bne.n	800bd42 <_free_r+0x22>
 800bd80:	6818      	ldr	r0, [r3, #0]
 800bd82:	685b      	ldr	r3, [r3, #4]
 800bd84:	4408      	add	r0, r1
 800bd86:	6010      	str	r0, [r2, #0]
 800bd88:	6053      	str	r3, [r2, #4]
 800bd8a:	e7da      	b.n	800bd42 <_free_r+0x22>
 800bd8c:	d902      	bls.n	800bd94 <_free_r+0x74>
 800bd8e:	230c      	movs	r3, #12
 800bd90:	602b      	str	r3, [r5, #0]
 800bd92:	e7d6      	b.n	800bd42 <_free_r+0x22>
 800bd94:	6820      	ldr	r0, [r4, #0]
 800bd96:	1821      	adds	r1, r4, r0
 800bd98:	428b      	cmp	r3, r1
 800bd9a:	bf01      	itttt	eq
 800bd9c:	6819      	ldreq	r1, [r3, #0]
 800bd9e:	685b      	ldreq	r3, [r3, #4]
 800bda0:	1809      	addeq	r1, r1, r0
 800bda2:	6021      	streq	r1, [r4, #0]
 800bda4:	6063      	str	r3, [r4, #4]
 800bda6:	6054      	str	r4, [r2, #4]
 800bda8:	e7cb      	b.n	800bd42 <_free_r+0x22>
 800bdaa:	bd38      	pop	{r3, r4, r5, pc}
 800bdac:	20000974 	.word	0x20000974

0800bdb0 <malloc>:
 800bdb0:	4b02      	ldr	r3, [pc, #8]	@ (800bdbc <malloc+0xc>)
 800bdb2:	4601      	mov	r1, r0
 800bdb4:	6818      	ldr	r0, [r3, #0]
 800bdb6:	f000 b825 	b.w	800be04 <_malloc_r>
 800bdba:	bf00      	nop
 800bdbc:	20000018 	.word	0x20000018

0800bdc0 <sbrk_aligned>:
 800bdc0:	b570      	push	{r4, r5, r6, lr}
 800bdc2:	4e0f      	ldr	r6, [pc, #60]	@ (800be00 <sbrk_aligned+0x40>)
 800bdc4:	460c      	mov	r4, r1
 800bdc6:	6831      	ldr	r1, [r6, #0]
 800bdc8:	4605      	mov	r5, r0
 800bdca:	b911      	cbnz	r1, 800bdd2 <sbrk_aligned+0x12>
 800bdcc:	f000 fe3a 	bl	800ca44 <_sbrk_r>
 800bdd0:	6030      	str	r0, [r6, #0]
 800bdd2:	4621      	mov	r1, r4
 800bdd4:	4628      	mov	r0, r5
 800bdd6:	f000 fe35 	bl	800ca44 <_sbrk_r>
 800bdda:	1c43      	adds	r3, r0, #1
 800bddc:	d103      	bne.n	800bde6 <sbrk_aligned+0x26>
 800bdde:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800bde2:	4620      	mov	r0, r4
 800bde4:	bd70      	pop	{r4, r5, r6, pc}
 800bde6:	1cc4      	adds	r4, r0, #3
 800bde8:	f024 0403 	bic.w	r4, r4, #3
 800bdec:	42a0      	cmp	r0, r4
 800bdee:	d0f8      	beq.n	800bde2 <sbrk_aligned+0x22>
 800bdf0:	1a21      	subs	r1, r4, r0
 800bdf2:	4628      	mov	r0, r5
 800bdf4:	f000 fe26 	bl	800ca44 <_sbrk_r>
 800bdf8:	3001      	adds	r0, #1
 800bdfa:	d1f2      	bne.n	800bde2 <sbrk_aligned+0x22>
 800bdfc:	e7ef      	b.n	800bdde <sbrk_aligned+0x1e>
 800bdfe:	bf00      	nop
 800be00:	20000970 	.word	0x20000970

0800be04 <_malloc_r>:
 800be04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be08:	1ccd      	adds	r5, r1, #3
 800be0a:	f025 0503 	bic.w	r5, r5, #3
 800be0e:	3508      	adds	r5, #8
 800be10:	2d0c      	cmp	r5, #12
 800be12:	bf38      	it	cc
 800be14:	250c      	movcc	r5, #12
 800be16:	2d00      	cmp	r5, #0
 800be18:	4606      	mov	r6, r0
 800be1a:	db01      	blt.n	800be20 <_malloc_r+0x1c>
 800be1c:	42a9      	cmp	r1, r5
 800be1e:	d904      	bls.n	800be2a <_malloc_r+0x26>
 800be20:	230c      	movs	r3, #12
 800be22:	6033      	str	r3, [r6, #0]
 800be24:	2000      	movs	r0, #0
 800be26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bf00 <_malloc_r+0xfc>
 800be2e:	f000 f869 	bl	800bf04 <__malloc_lock>
 800be32:	f8d8 3000 	ldr.w	r3, [r8]
 800be36:	461c      	mov	r4, r3
 800be38:	bb44      	cbnz	r4, 800be8c <_malloc_r+0x88>
 800be3a:	4629      	mov	r1, r5
 800be3c:	4630      	mov	r0, r6
 800be3e:	f7ff ffbf 	bl	800bdc0 <sbrk_aligned>
 800be42:	1c43      	adds	r3, r0, #1
 800be44:	4604      	mov	r4, r0
 800be46:	d158      	bne.n	800befa <_malloc_r+0xf6>
 800be48:	f8d8 4000 	ldr.w	r4, [r8]
 800be4c:	4627      	mov	r7, r4
 800be4e:	2f00      	cmp	r7, #0
 800be50:	d143      	bne.n	800beda <_malloc_r+0xd6>
 800be52:	2c00      	cmp	r4, #0
 800be54:	d04b      	beq.n	800beee <_malloc_r+0xea>
 800be56:	6823      	ldr	r3, [r4, #0]
 800be58:	4639      	mov	r1, r7
 800be5a:	4630      	mov	r0, r6
 800be5c:	eb04 0903 	add.w	r9, r4, r3
 800be60:	f000 fdf0 	bl	800ca44 <_sbrk_r>
 800be64:	4581      	cmp	r9, r0
 800be66:	d142      	bne.n	800beee <_malloc_r+0xea>
 800be68:	6821      	ldr	r1, [r4, #0]
 800be6a:	4630      	mov	r0, r6
 800be6c:	1a6d      	subs	r5, r5, r1
 800be6e:	4629      	mov	r1, r5
 800be70:	f7ff ffa6 	bl	800bdc0 <sbrk_aligned>
 800be74:	3001      	adds	r0, #1
 800be76:	d03a      	beq.n	800beee <_malloc_r+0xea>
 800be78:	6823      	ldr	r3, [r4, #0]
 800be7a:	442b      	add	r3, r5
 800be7c:	6023      	str	r3, [r4, #0]
 800be7e:	f8d8 3000 	ldr.w	r3, [r8]
 800be82:	685a      	ldr	r2, [r3, #4]
 800be84:	bb62      	cbnz	r2, 800bee0 <_malloc_r+0xdc>
 800be86:	f8c8 7000 	str.w	r7, [r8]
 800be8a:	e00f      	b.n	800beac <_malloc_r+0xa8>
 800be8c:	6822      	ldr	r2, [r4, #0]
 800be8e:	1b52      	subs	r2, r2, r5
 800be90:	d420      	bmi.n	800bed4 <_malloc_r+0xd0>
 800be92:	2a0b      	cmp	r2, #11
 800be94:	d917      	bls.n	800bec6 <_malloc_r+0xc2>
 800be96:	1961      	adds	r1, r4, r5
 800be98:	42a3      	cmp	r3, r4
 800be9a:	6025      	str	r5, [r4, #0]
 800be9c:	bf18      	it	ne
 800be9e:	6059      	strne	r1, [r3, #4]
 800bea0:	6863      	ldr	r3, [r4, #4]
 800bea2:	bf08      	it	eq
 800bea4:	f8c8 1000 	streq.w	r1, [r8]
 800bea8:	5162      	str	r2, [r4, r5]
 800beaa:	604b      	str	r3, [r1, #4]
 800beac:	4630      	mov	r0, r6
 800beae:	f000 f82f 	bl	800bf10 <__malloc_unlock>
 800beb2:	f104 000b 	add.w	r0, r4, #11
 800beb6:	1d23      	adds	r3, r4, #4
 800beb8:	f020 0007 	bic.w	r0, r0, #7
 800bebc:	1ac2      	subs	r2, r0, r3
 800bebe:	bf1c      	itt	ne
 800bec0:	1a1b      	subne	r3, r3, r0
 800bec2:	50a3      	strne	r3, [r4, r2]
 800bec4:	e7af      	b.n	800be26 <_malloc_r+0x22>
 800bec6:	6862      	ldr	r2, [r4, #4]
 800bec8:	42a3      	cmp	r3, r4
 800beca:	bf0c      	ite	eq
 800becc:	f8c8 2000 	streq.w	r2, [r8]
 800bed0:	605a      	strne	r2, [r3, #4]
 800bed2:	e7eb      	b.n	800beac <_malloc_r+0xa8>
 800bed4:	4623      	mov	r3, r4
 800bed6:	6864      	ldr	r4, [r4, #4]
 800bed8:	e7ae      	b.n	800be38 <_malloc_r+0x34>
 800beda:	463c      	mov	r4, r7
 800bedc:	687f      	ldr	r7, [r7, #4]
 800bede:	e7b6      	b.n	800be4e <_malloc_r+0x4a>
 800bee0:	461a      	mov	r2, r3
 800bee2:	685b      	ldr	r3, [r3, #4]
 800bee4:	42a3      	cmp	r3, r4
 800bee6:	d1fb      	bne.n	800bee0 <_malloc_r+0xdc>
 800bee8:	2300      	movs	r3, #0
 800beea:	6053      	str	r3, [r2, #4]
 800beec:	e7de      	b.n	800beac <_malloc_r+0xa8>
 800beee:	230c      	movs	r3, #12
 800bef0:	4630      	mov	r0, r6
 800bef2:	6033      	str	r3, [r6, #0]
 800bef4:	f000 f80c 	bl	800bf10 <__malloc_unlock>
 800bef8:	e794      	b.n	800be24 <_malloc_r+0x20>
 800befa:	6005      	str	r5, [r0, #0]
 800befc:	e7d6      	b.n	800beac <_malloc_r+0xa8>
 800befe:	bf00      	nop
 800bf00:	20000974 	.word	0x20000974

0800bf04 <__malloc_lock>:
 800bf04:	4801      	ldr	r0, [pc, #4]	@ (800bf0c <__malloc_lock+0x8>)
 800bf06:	f7ff b88e 	b.w	800b026 <__retarget_lock_acquire_recursive>
 800bf0a:	bf00      	nop
 800bf0c:	2000096c 	.word	0x2000096c

0800bf10 <__malloc_unlock>:
 800bf10:	4801      	ldr	r0, [pc, #4]	@ (800bf18 <__malloc_unlock+0x8>)
 800bf12:	f7ff b889 	b.w	800b028 <__retarget_lock_release_recursive>
 800bf16:	bf00      	nop
 800bf18:	2000096c 	.word	0x2000096c

0800bf1c <_Balloc>:
 800bf1c:	b570      	push	{r4, r5, r6, lr}
 800bf1e:	69c6      	ldr	r6, [r0, #28]
 800bf20:	4604      	mov	r4, r0
 800bf22:	460d      	mov	r5, r1
 800bf24:	b976      	cbnz	r6, 800bf44 <_Balloc+0x28>
 800bf26:	2010      	movs	r0, #16
 800bf28:	f7ff ff42 	bl	800bdb0 <malloc>
 800bf2c:	4602      	mov	r2, r0
 800bf2e:	61e0      	str	r0, [r4, #28]
 800bf30:	b920      	cbnz	r0, 800bf3c <_Balloc+0x20>
 800bf32:	216b      	movs	r1, #107	@ 0x6b
 800bf34:	4b17      	ldr	r3, [pc, #92]	@ (800bf94 <_Balloc+0x78>)
 800bf36:	4818      	ldr	r0, [pc, #96]	@ (800bf98 <_Balloc+0x7c>)
 800bf38:	f000 fd94 	bl	800ca64 <__assert_func>
 800bf3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf40:	6006      	str	r6, [r0, #0]
 800bf42:	60c6      	str	r6, [r0, #12]
 800bf44:	69e6      	ldr	r6, [r4, #28]
 800bf46:	68f3      	ldr	r3, [r6, #12]
 800bf48:	b183      	cbz	r3, 800bf6c <_Balloc+0x50>
 800bf4a:	69e3      	ldr	r3, [r4, #28]
 800bf4c:	68db      	ldr	r3, [r3, #12]
 800bf4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bf52:	b9b8      	cbnz	r0, 800bf84 <_Balloc+0x68>
 800bf54:	2101      	movs	r1, #1
 800bf56:	fa01 f605 	lsl.w	r6, r1, r5
 800bf5a:	1d72      	adds	r2, r6, #5
 800bf5c:	4620      	mov	r0, r4
 800bf5e:	0092      	lsls	r2, r2, #2
 800bf60:	f000 fd9e 	bl	800caa0 <_calloc_r>
 800bf64:	b160      	cbz	r0, 800bf80 <_Balloc+0x64>
 800bf66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bf6a:	e00e      	b.n	800bf8a <_Balloc+0x6e>
 800bf6c:	2221      	movs	r2, #33	@ 0x21
 800bf6e:	2104      	movs	r1, #4
 800bf70:	4620      	mov	r0, r4
 800bf72:	f000 fd95 	bl	800caa0 <_calloc_r>
 800bf76:	69e3      	ldr	r3, [r4, #28]
 800bf78:	60f0      	str	r0, [r6, #12]
 800bf7a:	68db      	ldr	r3, [r3, #12]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d1e4      	bne.n	800bf4a <_Balloc+0x2e>
 800bf80:	2000      	movs	r0, #0
 800bf82:	bd70      	pop	{r4, r5, r6, pc}
 800bf84:	6802      	ldr	r2, [r0, #0]
 800bf86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bf90:	e7f7      	b.n	800bf82 <_Balloc+0x66>
 800bf92:	bf00      	nop
 800bf94:	0800d63f 	.word	0x0800d63f
 800bf98:	0800d6bf 	.word	0x0800d6bf

0800bf9c <_Bfree>:
 800bf9c:	b570      	push	{r4, r5, r6, lr}
 800bf9e:	69c6      	ldr	r6, [r0, #28]
 800bfa0:	4605      	mov	r5, r0
 800bfa2:	460c      	mov	r4, r1
 800bfa4:	b976      	cbnz	r6, 800bfc4 <_Bfree+0x28>
 800bfa6:	2010      	movs	r0, #16
 800bfa8:	f7ff ff02 	bl	800bdb0 <malloc>
 800bfac:	4602      	mov	r2, r0
 800bfae:	61e8      	str	r0, [r5, #28]
 800bfb0:	b920      	cbnz	r0, 800bfbc <_Bfree+0x20>
 800bfb2:	218f      	movs	r1, #143	@ 0x8f
 800bfb4:	4b08      	ldr	r3, [pc, #32]	@ (800bfd8 <_Bfree+0x3c>)
 800bfb6:	4809      	ldr	r0, [pc, #36]	@ (800bfdc <_Bfree+0x40>)
 800bfb8:	f000 fd54 	bl	800ca64 <__assert_func>
 800bfbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bfc0:	6006      	str	r6, [r0, #0]
 800bfc2:	60c6      	str	r6, [r0, #12]
 800bfc4:	b13c      	cbz	r4, 800bfd6 <_Bfree+0x3a>
 800bfc6:	69eb      	ldr	r3, [r5, #28]
 800bfc8:	6862      	ldr	r2, [r4, #4]
 800bfca:	68db      	ldr	r3, [r3, #12]
 800bfcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bfd0:	6021      	str	r1, [r4, #0]
 800bfd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bfd6:	bd70      	pop	{r4, r5, r6, pc}
 800bfd8:	0800d63f 	.word	0x0800d63f
 800bfdc:	0800d6bf 	.word	0x0800d6bf

0800bfe0 <__multadd>:
 800bfe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfe4:	4607      	mov	r7, r0
 800bfe6:	460c      	mov	r4, r1
 800bfe8:	461e      	mov	r6, r3
 800bfea:	2000      	movs	r0, #0
 800bfec:	690d      	ldr	r5, [r1, #16]
 800bfee:	f101 0c14 	add.w	ip, r1, #20
 800bff2:	f8dc 3000 	ldr.w	r3, [ip]
 800bff6:	3001      	adds	r0, #1
 800bff8:	b299      	uxth	r1, r3
 800bffa:	fb02 6101 	mla	r1, r2, r1, r6
 800bffe:	0c1e      	lsrs	r6, r3, #16
 800c000:	0c0b      	lsrs	r3, r1, #16
 800c002:	fb02 3306 	mla	r3, r2, r6, r3
 800c006:	b289      	uxth	r1, r1
 800c008:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c00c:	4285      	cmp	r5, r0
 800c00e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c012:	f84c 1b04 	str.w	r1, [ip], #4
 800c016:	dcec      	bgt.n	800bff2 <__multadd+0x12>
 800c018:	b30e      	cbz	r6, 800c05e <__multadd+0x7e>
 800c01a:	68a3      	ldr	r3, [r4, #8]
 800c01c:	42ab      	cmp	r3, r5
 800c01e:	dc19      	bgt.n	800c054 <__multadd+0x74>
 800c020:	6861      	ldr	r1, [r4, #4]
 800c022:	4638      	mov	r0, r7
 800c024:	3101      	adds	r1, #1
 800c026:	f7ff ff79 	bl	800bf1c <_Balloc>
 800c02a:	4680      	mov	r8, r0
 800c02c:	b928      	cbnz	r0, 800c03a <__multadd+0x5a>
 800c02e:	4602      	mov	r2, r0
 800c030:	21ba      	movs	r1, #186	@ 0xba
 800c032:	4b0c      	ldr	r3, [pc, #48]	@ (800c064 <__multadd+0x84>)
 800c034:	480c      	ldr	r0, [pc, #48]	@ (800c068 <__multadd+0x88>)
 800c036:	f000 fd15 	bl	800ca64 <__assert_func>
 800c03a:	6922      	ldr	r2, [r4, #16]
 800c03c:	f104 010c 	add.w	r1, r4, #12
 800c040:	3202      	adds	r2, #2
 800c042:	0092      	lsls	r2, r2, #2
 800c044:	300c      	adds	r0, #12
 800c046:	f7fe fffe 	bl	800b046 <memcpy>
 800c04a:	4621      	mov	r1, r4
 800c04c:	4638      	mov	r0, r7
 800c04e:	f7ff ffa5 	bl	800bf9c <_Bfree>
 800c052:	4644      	mov	r4, r8
 800c054:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c058:	3501      	adds	r5, #1
 800c05a:	615e      	str	r6, [r3, #20]
 800c05c:	6125      	str	r5, [r4, #16]
 800c05e:	4620      	mov	r0, r4
 800c060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c064:	0800d6ae 	.word	0x0800d6ae
 800c068:	0800d6bf 	.word	0x0800d6bf

0800c06c <__hi0bits>:
 800c06c:	4603      	mov	r3, r0
 800c06e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c072:	bf3a      	itte	cc
 800c074:	0403      	lslcc	r3, r0, #16
 800c076:	2010      	movcc	r0, #16
 800c078:	2000      	movcs	r0, #0
 800c07a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c07e:	bf3c      	itt	cc
 800c080:	021b      	lslcc	r3, r3, #8
 800c082:	3008      	addcc	r0, #8
 800c084:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c088:	bf3c      	itt	cc
 800c08a:	011b      	lslcc	r3, r3, #4
 800c08c:	3004      	addcc	r0, #4
 800c08e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c092:	bf3c      	itt	cc
 800c094:	009b      	lslcc	r3, r3, #2
 800c096:	3002      	addcc	r0, #2
 800c098:	2b00      	cmp	r3, #0
 800c09a:	db05      	blt.n	800c0a8 <__hi0bits+0x3c>
 800c09c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c0a0:	f100 0001 	add.w	r0, r0, #1
 800c0a4:	bf08      	it	eq
 800c0a6:	2020      	moveq	r0, #32
 800c0a8:	4770      	bx	lr

0800c0aa <__lo0bits>:
 800c0aa:	6803      	ldr	r3, [r0, #0]
 800c0ac:	4602      	mov	r2, r0
 800c0ae:	f013 0007 	ands.w	r0, r3, #7
 800c0b2:	d00b      	beq.n	800c0cc <__lo0bits+0x22>
 800c0b4:	07d9      	lsls	r1, r3, #31
 800c0b6:	d421      	bmi.n	800c0fc <__lo0bits+0x52>
 800c0b8:	0798      	lsls	r0, r3, #30
 800c0ba:	bf49      	itett	mi
 800c0bc:	085b      	lsrmi	r3, r3, #1
 800c0be:	089b      	lsrpl	r3, r3, #2
 800c0c0:	2001      	movmi	r0, #1
 800c0c2:	6013      	strmi	r3, [r2, #0]
 800c0c4:	bf5c      	itt	pl
 800c0c6:	2002      	movpl	r0, #2
 800c0c8:	6013      	strpl	r3, [r2, #0]
 800c0ca:	4770      	bx	lr
 800c0cc:	b299      	uxth	r1, r3
 800c0ce:	b909      	cbnz	r1, 800c0d4 <__lo0bits+0x2a>
 800c0d0:	2010      	movs	r0, #16
 800c0d2:	0c1b      	lsrs	r3, r3, #16
 800c0d4:	b2d9      	uxtb	r1, r3
 800c0d6:	b909      	cbnz	r1, 800c0dc <__lo0bits+0x32>
 800c0d8:	3008      	adds	r0, #8
 800c0da:	0a1b      	lsrs	r3, r3, #8
 800c0dc:	0719      	lsls	r1, r3, #28
 800c0de:	bf04      	itt	eq
 800c0e0:	091b      	lsreq	r3, r3, #4
 800c0e2:	3004      	addeq	r0, #4
 800c0e4:	0799      	lsls	r1, r3, #30
 800c0e6:	bf04      	itt	eq
 800c0e8:	089b      	lsreq	r3, r3, #2
 800c0ea:	3002      	addeq	r0, #2
 800c0ec:	07d9      	lsls	r1, r3, #31
 800c0ee:	d403      	bmi.n	800c0f8 <__lo0bits+0x4e>
 800c0f0:	085b      	lsrs	r3, r3, #1
 800c0f2:	f100 0001 	add.w	r0, r0, #1
 800c0f6:	d003      	beq.n	800c100 <__lo0bits+0x56>
 800c0f8:	6013      	str	r3, [r2, #0]
 800c0fa:	4770      	bx	lr
 800c0fc:	2000      	movs	r0, #0
 800c0fe:	4770      	bx	lr
 800c100:	2020      	movs	r0, #32
 800c102:	4770      	bx	lr

0800c104 <__i2b>:
 800c104:	b510      	push	{r4, lr}
 800c106:	460c      	mov	r4, r1
 800c108:	2101      	movs	r1, #1
 800c10a:	f7ff ff07 	bl	800bf1c <_Balloc>
 800c10e:	4602      	mov	r2, r0
 800c110:	b928      	cbnz	r0, 800c11e <__i2b+0x1a>
 800c112:	f240 1145 	movw	r1, #325	@ 0x145
 800c116:	4b04      	ldr	r3, [pc, #16]	@ (800c128 <__i2b+0x24>)
 800c118:	4804      	ldr	r0, [pc, #16]	@ (800c12c <__i2b+0x28>)
 800c11a:	f000 fca3 	bl	800ca64 <__assert_func>
 800c11e:	2301      	movs	r3, #1
 800c120:	6144      	str	r4, [r0, #20]
 800c122:	6103      	str	r3, [r0, #16]
 800c124:	bd10      	pop	{r4, pc}
 800c126:	bf00      	nop
 800c128:	0800d6ae 	.word	0x0800d6ae
 800c12c:	0800d6bf 	.word	0x0800d6bf

0800c130 <__multiply>:
 800c130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c134:	4617      	mov	r7, r2
 800c136:	690a      	ldr	r2, [r1, #16]
 800c138:	693b      	ldr	r3, [r7, #16]
 800c13a:	4689      	mov	r9, r1
 800c13c:	429a      	cmp	r2, r3
 800c13e:	bfa2      	ittt	ge
 800c140:	463b      	movge	r3, r7
 800c142:	460f      	movge	r7, r1
 800c144:	4699      	movge	r9, r3
 800c146:	693d      	ldr	r5, [r7, #16]
 800c148:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	6879      	ldr	r1, [r7, #4]
 800c150:	eb05 060a 	add.w	r6, r5, sl
 800c154:	42b3      	cmp	r3, r6
 800c156:	b085      	sub	sp, #20
 800c158:	bfb8      	it	lt
 800c15a:	3101      	addlt	r1, #1
 800c15c:	f7ff fede 	bl	800bf1c <_Balloc>
 800c160:	b930      	cbnz	r0, 800c170 <__multiply+0x40>
 800c162:	4602      	mov	r2, r0
 800c164:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c168:	4b40      	ldr	r3, [pc, #256]	@ (800c26c <__multiply+0x13c>)
 800c16a:	4841      	ldr	r0, [pc, #260]	@ (800c270 <__multiply+0x140>)
 800c16c:	f000 fc7a 	bl	800ca64 <__assert_func>
 800c170:	f100 0414 	add.w	r4, r0, #20
 800c174:	4623      	mov	r3, r4
 800c176:	2200      	movs	r2, #0
 800c178:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c17c:	4573      	cmp	r3, lr
 800c17e:	d320      	bcc.n	800c1c2 <__multiply+0x92>
 800c180:	f107 0814 	add.w	r8, r7, #20
 800c184:	f109 0114 	add.w	r1, r9, #20
 800c188:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c18c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c190:	9302      	str	r3, [sp, #8]
 800c192:	1beb      	subs	r3, r5, r7
 800c194:	3b15      	subs	r3, #21
 800c196:	f023 0303 	bic.w	r3, r3, #3
 800c19a:	3304      	adds	r3, #4
 800c19c:	3715      	adds	r7, #21
 800c19e:	42bd      	cmp	r5, r7
 800c1a0:	bf38      	it	cc
 800c1a2:	2304      	movcc	r3, #4
 800c1a4:	9301      	str	r3, [sp, #4]
 800c1a6:	9b02      	ldr	r3, [sp, #8]
 800c1a8:	9103      	str	r1, [sp, #12]
 800c1aa:	428b      	cmp	r3, r1
 800c1ac:	d80c      	bhi.n	800c1c8 <__multiply+0x98>
 800c1ae:	2e00      	cmp	r6, #0
 800c1b0:	dd03      	ble.n	800c1ba <__multiply+0x8a>
 800c1b2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d055      	beq.n	800c266 <__multiply+0x136>
 800c1ba:	6106      	str	r6, [r0, #16]
 800c1bc:	b005      	add	sp, #20
 800c1be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1c2:	f843 2b04 	str.w	r2, [r3], #4
 800c1c6:	e7d9      	b.n	800c17c <__multiply+0x4c>
 800c1c8:	f8b1 a000 	ldrh.w	sl, [r1]
 800c1cc:	f1ba 0f00 	cmp.w	sl, #0
 800c1d0:	d01f      	beq.n	800c212 <__multiply+0xe2>
 800c1d2:	46c4      	mov	ip, r8
 800c1d4:	46a1      	mov	r9, r4
 800c1d6:	2700      	movs	r7, #0
 800c1d8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c1dc:	f8d9 3000 	ldr.w	r3, [r9]
 800c1e0:	fa1f fb82 	uxth.w	fp, r2
 800c1e4:	b29b      	uxth	r3, r3
 800c1e6:	fb0a 330b 	mla	r3, sl, fp, r3
 800c1ea:	443b      	add	r3, r7
 800c1ec:	f8d9 7000 	ldr.w	r7, [r9]
 800c1f0:	0c12      	lsrs	r2, r2, #16
 800c1f2:	0c3f      	lsrs	r7, r7, #16
 800c1f4:	fb0a 7202 	mla	r2, sl, r2, r7
 800c1f8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c1fc:	b29b      	uxth	r3, r3
 800c1fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c202:	4565      	cmp	r5, ip
 800c204:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c208:	f849 3b04 	str.w	r3, [r9], #4
 800c20c:	d8e4      	bhi.n	800c1d8 <__multiply+0xa8>
 800c20e:	9b01      	ldr	r3, [sp, #4]
 800c210:	50e7      	str	r7, [r4, r3]
 800c212:	9b03      	ldr	r3, [sp, #12]
 800c214:	3104      	adds	r1, #4
 800c216:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c21a:	f1b9 0f00 	cmp.w	r9, #0
 800c21e:	d020      	beq.n	800c262 <__multiply+0x132>
 800c220:	4647      	mov	r7, r8
 800c222:	46a4      	mov	ip, r4
 800c224:	f04f 0a00 	mov.w	sl, #0
 800c228:	6823      	ldr	r3, [r4, #0]
 800c22a:	f8b7 b000 	ldrh.w	fp, [r7]
 800c22e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c232:	b29b      	uxth	r3, r3
 800c234:	fb09 220b 	mla	r2, r9, fp, r2
 800c238:	4452      	add	r2, sl
 800c23a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c23e:	f84c 3b04 	str.w	r3, [ip], #4
 800c242:	f857 3b04 	ldr.w	r3, [r7], #4
 800c246:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c24a:	f8bc 3000 	ldrh.w	r3, [ip]
 800c24e:	42bd      	cmp	r5, r7
 800c250:	fb09 330a 	mla	r3, r9, sl, r3
 800c254:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c258:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c25c:	d8e5      	bhi.n	800c22a <__multiply+0xfa>
 800c25e:	9a01      	ldr	r2, [sp, #4]
 800c260:	50a3      	str	r3, [r4, r2]
 800c262:	3404      	adds	r4, #4
 800c264:	e79f      	b.n	800c1a6 <__multiply+0x76>
 800c266:	3e01      	subs	r6, #1
 800c268:	e7a1      	b.n	800c1ae <__multiply+0x7e>
 800c26a:	bf00      	nop
 800c26c:	0800d6ae 	.word	0x0800d6ae
 800c270:	0800d6bf 	.word	0x0800d6bf

0800c274 <__pow5mult>:
 800c274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c278:	4615      	mov	r5, r2
 800c27a:	f012 0203 	ands.w	r2, r2, #3
 800c27e:	4607      	mov	r7, r0
 800c280:	460e      	mov	r6, r1
 800c282:	d007      	beq.n	800c294 <__pow5mult+0x20>
 800c284:	4c25      	ldr	r4, [pc, #148]	@ (800c31c <__pow5mult+0xa8>)
 800c286:	3a01      	subs	r2, #1
 800c288:	2300      	movs	r3, #0
 800c28a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c28e:	f7ff fea7 	bl	800bfe0 <__multadd>
 800c292:	4606      	mov	r6, r0
 800c294:	10ad      	asrs	r5, r5, #2
 800c296:	d03d      	beq.n	800c314 <__pow5mult+0xa0>
 800c298:	69fc      	ldr	r4, [r7, #28]
 800c29a:	b97c      	cbnz	r4, 800c2bc <__pow5mult+0x48>
 800c29c:	2010      	movs	r0, #16
 800c29e:	f7ff fd87 	bl	800bdb0 <malloc>
 800c2a2:	4602      	mov	r2, r0
 800c2a4:	61f8      	str	r0, [r7, #28]
 800c2a6:	b928      	cbnz	r0, 800c2b4 <__pow5mult+0x40>
 800c2a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c2ac:	4b1c      	ldr	r3, [pc, #112]	@ (800c320 <__pow5mult+0xac>)
 800c2ae:	481d      	ldr	r0, [pc, #116]	@ (800c324 <__pow5mult+0xb0>)
 800c2b0:	f000 fbd8 	bl	800ca64 <__assert_func>
 800c2b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c2b8:	6004      	str	r4, [r0, #0]
 800c2ba:	60c4      	str	r4, [r0, #12]
 800c2bc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c2c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c2c4:	b94c      	cbnz	r4, 800c2da <__pow5mult+0x66>
 800c2c6:	f240 2171 	movw	r1, #625	@ 0x271
 800c2ca:	4638      	mov	r0, r7
 800c2cc:	f7ff ff1a 	bl	800c104 <__i2b>
 800c2d0:	2300      	movs	r3, #0
 800c2d2:	4604      	mov	r4, r0
 800c2d4:	f8c8 0008 	str.w	r0, [r8, #8]
 800c2d8:	6003      	str	r3, [r0, #0]
 800c2da:	f04f 0900 	mov.w	r9, #0
 800c2de:	07eb      	lsls	r3, r5, #31
 800c2e0:	d50a      	bpl.n	800c2f8 <__pow5mult+0x84>
 800c2e2:	4631      	mov	r1, r6
 800c2e4:	4622      	mov	r2, r4
 800c2e6:	4638      	mov	r0, r7
 800c2e8:	f7ff ff22 	bl	800c130 <__multiply>
 800c2ec:	4680      	mov	r8, r0
 800c2ee:	4631      	mov	r1, r6
 800c2f0:	4638      	mov	r0, r7
 800c2f2:	f7ff fe53 	bl	800bf9c <_Bfree>
 800c2f6:	4646      	mov	r6, r8
 800c2f8:	106d      	asrs	r5, r5, #1
 800c2fa:	d00b      	beq.n	800c314 <__pow5mult+0xa0>
 800c2fc:	6820      	ldr	r0, [r4, #0]
 800c2fe:	b938      	cbnz	r0, 800c310 <__pow5mult+0x9c>
 800c300:	4622      	mov	r2, r4
 800c302:	4621      	mov	r1, r4
 800c304:	4638      	mov	r0, r7
 800c306:	f7ff ff13 	bl	800c130 <__multiply>
 800c30a:	6020      	str	r0, [r4, #0]
 800c30c:	f8c0 9000 	str.w	r9, [r0]
 800c310:	4604      	mov	r4, r0
 800c312:	e7e4      	b.n	800c2de <__pow5mult+0x6a>
 800c314:	4630      	mov	r0, r6
 800c316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c31a:	bf00      	nop
 800c31c:	0800d770 	.word	0x0800d770
 800c320:	0800d63f 	.word	0x0800d63f
 800c324:	0800d6bf 	.word	0x0800d6bf

0800c328 <__lshift>:
 800c328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c32c:	460c      	mov	r4, r1
 800c32e:	4607      	mov	r7, r0
 800c330:	4691      	mov	r9, r2
 800c332:	6923      	ldr	r3, [r4, #16]
 800c334:	6849      	ldr	r1, [r1, #4]
 800c336:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c33a:	68a3      	ldr	r3, [r4, #8]
 800c33c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c340:	f108 0601 	add.w	r6, r8, #1
 800c344:	42b3      	cmp	r3, r6
 800c346:	db0b      	blt.n	800c360 <__lshift+0x38>
 800c348:	4638      	mov	r0, r7
 800c34a:	f7ff fde7 	bl	800bf1c <_Balloc>
 800c34e:	4605      	mov	r5, r0
 800c350:	b948      	cbnz	r0, 800c366 <__lshift+0x3e>
 800c352:	4602      	mov	r2, r0
 800c354:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c358:	4b27      	ldr	r3, [pc, #156]	@ (800c3f8 <__lshift+0xd0>)
 800c35a:	4828      	ldr	r0, [pc, #160]	@ (800c3fc <__lshift+0xd4>)
 800c35c:	f000 fb82 	bl	800ca64 <__assert_func>
 800c360:	3101      	adds	r1, #1
 800c362:	005b      	lsls	r3, r3, #1
 800c364:	e7ee      	b.n	800c344 <__lshift+0x1c>
 800c366:	2300      	movs	r3, #0
 800c368:	f100 0114 	add.w	r1, r0, #20
 800c36c:	f100 0210 	add.w	r2, r0, #16
 800c370:	4618      	mov	r0, r3
 800c372:	4553      	cmp	r3, sl
 800c374:	db33      	blt.n	800c3de <__lshift+0xb6>
 800c376:	6920      	ldr	r0, [r4, #16]
 800c378:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c37c:	f104 0314 	add.w	r3, r4, #20
 800c380:	f019 091f 	ands.w	r9, r9, #31
 800c384:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c388:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c38c:	d02b      	beq.n	800c3e6 <__lshift+0xbe>
 800c38e:	468a      	mov	sl, r1
 800c390:	2200      	movs	r2, #0
 800c392:	f1c9 0e20 	rsb	lr, r9, #32
 800c396:	6818      	ldr	r0, [r3, #0]
 800c398:	fa00 f009 	lsl.w	r0, r0, r9
 800c39c:	4310      	orrs	r0, r2
 800c39e:	f84a 0b04 	str.w	r0, [sl], #4
 800c3a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3a6:	459c      	cmp	ip, r3
 800c3a8:	fa22 f20e 	lsr.w	r2, r2, lr
 800c3ac:	d8f3      	bhi.n	800c396 <__lshift+0x6e>
 800c3ae:	ebac 0304 	sub.w	r3, ip, r4
 800c3b2:	3b15      	subs	r3, #21
 800c3b4:	f023 0303 	bic.w	r3, r3, #3
 800c3b8:	3304      	adds	r3, #4
 800c3ba:	f104 0015 	add.w	r0, r4, #21
 800c3be:	4560      	cmp	r0, ip
 800c3c0:	bf88      	it	hi
 800c3c2:	2304      	movhi	r3, #4
 800c3c4:	50ca      	str	r2, [r1, r3]
 800c3c6:	b10a      	cbz	r2, 800c3cc <__lshift+0xa4>
 800c3c8:	f108 0602 	add.w	r6, r8, #2
 800c3cc:	3e01      	subs	r6, #1
 800c3ce:	4638      	mov	r0, r7
 800c3d0:	4621      	mov	r1, r4
 800c3d2:	612e      	str	r6, [r5, #16]
 800c3d4:	f7ff fde2 	bl	800bf9c <_Bfree>
 800c3d8:	4628      	mov	r0, r5
 800c3da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3de:	f842 0f04 	str.w	r0, [r2, #4]!
 800c3e2:	3301      	adds	r3, #1
 800c3e4:	e7c5      	b.n	800c372 <__lshift+0x4a>
 800c3e6:	3904      	subs	r1, #4
 800c3e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3ec:	459c      	cmp	ip, r3
 800c3ee:	f841 2f04 	str.w	r2, [r1, #4]!
 800c3f2:	d8f9      	bhi.n	800c3e8 <__lshift+0xc0>
 800c3f4:	e7ea      	b.n	800c3cc <__lshift+0xa4>
 800c3f6:	bf00      	nop
 800c3f8:	0800d6ae 	.word	0x0800d6ae
 800c3fc:	0800d6bf 	.word	0x0800d6bf

0800c400 <__mcmp>:
 800c400:	4603      	mov	r3, r0
 800c402:	690a      	ldr	r2, [r1, #16]
 800c404:	6900      	ldr	r0, [r0, #16]
 800c406:	b530      	push	{r4, r5, lr}
 800c408:	1a80      	subs	r0, r0, r2
 800c40a:	d10e      	bne.n	800c42a <__mcmp+0x2a>
 800c40c:	3314      	adds	r3, #20
 800c40e:	3114      	adds	r1, #20
 800c410:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c414:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c418:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c41c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c420:	4295      	cmp	r5, r2
 800c422:	d003      	beq.n	800c42c <__mcmp+0x2c>
 800c424:	d205      	bcs.n	800c432 <__mcmp+0x32>
 800c426:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c42a:	bd30      	pop	{r4, r5, pc}
 800c42c:	42a3      	cmp	r3, r4
 800c42e:	d3f3      	bcc.n	800c418 <__mcmp+0x18>
 800c430:	e7fb      	b.n	800c42a <__mcmp+0x2a>
 800c432:	2001      	movs	r0, #1
 800c434:	e7f9      	b.n	800c42a <__mcmp+0x2a>
	...

0800c438 <__mdiff>:
 800c438:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c43c:	4689      	mov	r9, r1
 800c43e:	4606      	mov	r6, r0
 800c440:	4611      	mov	r1, r2
 800c442:	4648      	mov	r0, r9
 800c444:	4614      	mov	r4, r2
 800c446:	f7ff ffdb 	bl	800c400 <__mcmp>
 800c44a:	1e05      	subs	r5, r0, #0
 800c44c:	d112      	bne.n	800c474 <__mdiff+0x3c>
 800c44e:	4629      	mov	r1, r5
 800c450:	4630      	mov	r0, r6
 800c452:	f7ff fd63 	bl	800bf1c <_Balloc>
 800c456:	4602      	mov	r2, r0
 800c458:	b928      	cbnz	r0, 800c466 <__mdiff+0x2e>
 800c45a:	f240 2137 	movw	r1, #567	@ 0x237
 800c45e:	4b3e      	ldr	r3, [pc, #248]	@ (800c558 <__mdiff+0x120>)
 800c460:	483e      	ldr	r0, [pc, #248]	@ (800c55c <__mdiff+0x124>)
 800c462:	f000 faff 	bl	800ca64 <__assert_func>
 800c466:	2301      	movs	r3, #1
 800c468:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c46c:	4610      	mov	r0, r2
 800c46e:	b003      	add	sp, #12
 800c470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c474:	bfbc      	itt	lt
 800c476:	464b      	movlt	r3, r9
 800c478:	46a1      	movlt	r9, r4
 800c47a:	4630      	mov	r0, r6
 800c47c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c480:	bfba      	itte	lt
 800c482:	461c      	movlt	r4, r3
 800c484:	2501      	movlt	r5, #1
 800c486:	2500      	movge	r5, #0
 800c488:	f7ff fd48 	bl	800bf1c <_Balloc>
 800c48c:	4602      	mov	r2, r0
 800c48e:	b918      	cbnz	r0, 800c498 <__mdiff+0x60>
 800c490:	f240 2145 	movw	r1, #581	@ 0x245
 800c494:	4b30      	ldr	r3, [pc, #192]	@ (800c558 <__mdiff+0x120>)
 800c496:	e7e3      	b.n	800c460 <__mdiff+0x28>
 800c498:	f100 0b14 	add.w	fp, r0, #20
 800c49c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c4a0:	f109 0310 	add.w	r3, r9, #16
 800c4a4:	60c5      	str	r5, [r0, #12]
 800c4a6:	f04f 0c00 	mov.w	ip, #0
 800c4aa:	f109 0514 	add.w	r5, r9, #20
 800c4ae:	46d9      	mov	r9, fp
 800c4b0:	6926      	ldr	r6, [r4, #16]
 800c4b2:	f104 0e14 	add.w	lr, r4, #20
 800c4b6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c4ba:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c4be:	9301      	str	r3, [sp, #4]
 800c4c0:	9b01      	ldr	r3, [sp, #4]
 800c4c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c4c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c4ca:	b281      	uxth	r1, r0
 800c4cc:	9301      	str	r3, [sp, #4]
 800c4ce:	fa1f f38a 	uxth.w	r3, sl
 800c4d2:	1a5b      	subs	r3, r3, r1
 800c4d4:	0c00      	lsrs	r0, r0, #16
 800c4d6:	4463      	add	r3, ip
 800c4d8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c4dc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c4e0:	b29b      	uxth	r3, r3
 800c4e2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c4e6:	4576      	cmp	r6, lr
 800c4e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c4ec:	f849 3b04 	str.w	r3, [r9], #4
 800c4f0:	d8e6      	bhi.n	800c4c0 <__mdiff+0x88>
 800c4f2:	1b33      	subs	r3, r6, r4
 800c4f4:	3b15      	subs	r3, #21
 800c4f6:	f023 0303 	bic.w	r3, r3, #3
 800c4fa:	3415      	adds	r4, #21
 800c4fc:	3304      	adds	r3, #4
 800c4fe:	42a6      	cmp	r6, r4
 800c500:	bf38      	it	cc
 800c502:	2304      	movcc	r3, #4
 800c504:	441d      	add	r5, r3
 800c506:	445b      	add	r3, fp
 800c508:	461e      	mov	r6, r3
 800c50a:	462c      	mov	r4, r5
 800c50c:	4544      	cmp	r4, r8
 800c50e:	d30e      	bcc.n	800c52e <__mdiff+0xf6>
 800c510:	f108 0103 	add.w	r1, r8, #3
 800c514:	1b49      	subs	r1, r1, r5
 800c516:	f021 0103 	bic.w	r1, r1, #3
 800c51a:	3d03      	subs	r5, #3
 800c51c:	45a8      	cmp	r8, r5
 800c51e:	bf38      	it	cc
 800c520:	2100      	movcc	r1, #0
 800c522:	440b      	add	r3, r1
 800c524:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c528:	b199      	cbz	r1, 800c552 <__mdiff+0x11a>
 800c52a:	6117      	str	r7, [r2, #16]
 800c52c:	e79e      	b.n	800c46c <__mdiff+0x34>
 800c52e:	46e6      	mov	lr, ip
 800c530:	f854 1b04 	ldr.w	r1, [r4], #4
 800c534:	fa1f fc81 	uxth.w	ip, r1
 800c538:	44f4      	add	ip, lr
 800c53a:	0c08      	lsrs	r0, r1, #16
 800c53c:	4471      	add	r1, lr
 800c53e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c542:	b289      	uxth	r1, r1
 800c544:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c548:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c54c:	f846 1b04 	str.w	r1, [r6], #4
 800c550:	e7dc      	b.n	800c50c <__mdiff+0xd4>
 800c552:	3f01      	subs	r7, #1
 800c554:	e7e6      	b.n	800c524 <__mdiff+0xec>
 800c556:	bf00      	nop
 800c558:	0800d6ae 	.word	0x0800d6ae
 800c55c:	0800d6bf 	.word	0x0800d6bf

0800c560 <__d2b>:
 800c560:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800c564:	2101      	movs	r1, #1
 800c566:	4690      	mov	r8, r2
 800c568:	4699      	mov	r9, r3
 800c56a:	9e08      	ldr	r6, [sp, #32]
 800c56c:	f7ff fcd6 	bl	800bf1c <_Balloc>
 800c570:	4604      	mov	r4, r0
 800c572:	b930      	cbnz	r0, 800c582 <__d2b+0x22>
 800c574:	4602      	mov	r2, r0
 800c576:	f240 310f 	movw	r1, #783	@ 0x30f
 800c57a:	4b23      	ldr	r3, [pc, #140]	@ (800c608 <__d2b+0xa8>)
 800c57c:	4823      	ldr	r0, [pc, #140]	@ (800c60c <__d2b+0xac>)
 800c57e:	f000 fa71 	bl	800ca64 <__assert_func>
 800c582:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c586:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c58a:	b10d      	cbz	r5, 800c590 <__d2b+0x30>
 800c58c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c590:	9301      	str	r3, [sp, #4]
 800c592:	f1b8 0300 	subs.w	r3, r8, #0
 800c596:	d024      	beq.n	800c5e2 <__d2b+0x82>
 800c598:	4668      	mov	r0, sp
 800c59a:	9300      	str	r3, [sp, #0]
 800c59c:	f7ff fd85 	bl	800c0aa <__lo0bits>
 800c5a0:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c5a4:	b1d8      	cbz	r0, 800c5de <__d2b+0x7e>
 800c5a6:	f1c0 0320 	rsb	r3, r0, #32
 800c5aa:	fa02 f303 	lsl.w	r3, r2, r3
 800c5ae:	430b      	orrs	r3, r1
 800c5b0:	40c2      	lsrs	r2, r0
 800c5b2:	6163      	str	r3, [r4, #20]
 800c5b4:	9201      	str	r2, [sp, #4]
 800c5b6:	9b01      	ldr	r3, [sp, #4]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	bf0c      	ite	eq
 800c5bc:	2201      	moveq	r2, #1
 800c5be:	2202      	movne	r2, #2
 800c5c0:	61a3      	str	r3, [r4, #24]
 800c5c2:	6122      	str	r2, [r4, #16]
 800c5c4:	b1ad      	cbz	r5, 800c5f2 <__d2b+0x92>
 800c5c6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c5ca:	4405      	add	r5, r0
 800c5cc:	6035      	str	r5, [r6, #0]
 800c5ce:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c5d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5d4:	6018      	str	r0, [r3, #0]
 800c5d6:	4620      	mov	r0, r4
 800c5d8:	b002      	add	sp, #8
 800c5da:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800c5de:	6161      	str	r1, [r4, #20]
 800c5e0:	e7e9      	b.n	800c5b6 <__d2b+0x56>
 800c5e2:	a801      	add	r0, sp, #4
 800c5e4:	f7ff fd61 	bl	800c0aa <__lo0bits>
 800c5e8:	9b01      	ldr	r3, [sp, #4]
 800c5ea:	2201      	movs	r2, #1
 800c5ec:	6163      	str	r3, [r4, #20]
 800c5ee:	3020      	adds	r0, #32
 800c5f0:	e7e7      	b.n	800c5c2 <__d2b+0x62>
 800c5f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c5f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c5fa:	6030      	str	r0, [r6, #0]
 800c5fc:	6918      	ldr	r0, [r3, #16]
 800c5fe:	f7ff fd35 	bl	800c06c <__hi0bits>
 800c602:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c606:	e7e4      	b.n	800c5d2 <__d2b+0x72>
 800c608:	0800d6ae 	.word	0x0800d6ae
 800c60c:	0800d6bf 	.word	0x0800d6bf

0800c610 <__ssputs_r>:
 800c610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c614:	461f      	mov	r7, r3
 800c616:	688e      	ldr	r6, [r1, #8]
 800c618:	4682      	mov	sl, r0
 800c61a:	42be      	cmp	r6, r7
 800c61c:	460c      	mov	r4, r1
 800c61e:	4690      	mov	r8, r2
 800c620:	680b      	ldr	r3, [r1, #0]
 800c622:	d82d      	bhi.n	800c680 <__ssputs_r+0x70>
 800c624:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c628:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c62c:	d026      	beq.n	800c67c <__ssputs_r+0x6c>
 800c62e:	6965      	ldr	r5, [r4, #20]
 800c630:	6909      	ldr	r1, [r1, #16]
 800c632:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c636:	eba3 0901 	sub.w	r9, r3, r1
 800c63a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c63e:	1c7b      	adds	r3, r7, #1
 800c640:	444b      	add	r3, r9
 800c642:	106d      	asrs	r5, r5, #1
 800c644:	429d      	cmp	r5, r3
 800c646:	bf38      	it	cc
 800c648:	461d      	movcc	r5, r3
 800c64a:	0553      	lsls	r3, r2, #21
 800c64c:	d527      	bpl.n	800c69e <__ssputs_r+0x8e>
 800c64e:	4629      	mov	r1, r5
 800c650:	f7ff fbd8 	bl	800be04 <_malloc_r>
 800c654:	4606      	mov	r6, r0
 800c656:	b360      	cbz	r0, 800c6b2 <__ssputs_r+0xa2>
 800c658:	464a      	mov	r2, r9
 800c65a:	6921      	ldr	r1, [r4, #16]
 800c65c:	f7fe fcf3 	bl	800b046 <memcpy>
 800c660:	89a3      	ldrh	r3, [r4, #12]
 800c662:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c666:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c66a:	81a3      	strh	r3, [r4, #12]
 800c66c:	6126      	str	r6, [r4, #16]
 800c66e:	444e      	add	r6, r9
 800c670:	6026      	str	r6, [r4, #0]
 800c672:	463e      	mov	r6, r7
 800c674:	6165      	str	r5, [r4, #20]
 800c676:	eba5 0509 	sub.w	r5, r5, r9
 800c67a:	60a5      	str	r5, [r4, #8]
 800c67c:	42be      	cmp	r6, r7
 800c67e:	d900      	bls.n	800c682 <__ssputs_r+0x72>
 800c680:	463e      	mov	r6, r7
 800c682:	4632      	mov	r2, r6
 800c684:	4641      	mov	r1, r8
 800c686:	6820      	ldr	r0, [r4, #0]
 800c688:	f000 f9c2 	bl	800ca10 <memmove>
 800c68c:	2000      	movs	r0, #0
 800c68e:	68a3      	ldr	r3, [r4, #8]
 800c690:	1b9b      	subs	r3, r3, r6
 800c692:	60a3      	str	r3, [r4, #8]
 800c694:	6823      	ldr	r3, [r4, #0]
 800c696:	4433      	add	r3, r6
 800c698:	6023      	str	r3, [r4, #0]
 800c69a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c69e:	462a      	mov	r2, r5
 800c6a0:	f000 fa24 	bl	800caec <_realloc_r>
 800c6a4:	4606      	mov	r6, r0
 800c6a6:	2800      	cmp	r0, #0
 800c6a8:	d1e0      	bne.n	800c66c <__ssputs_r+0x5c>
 800c6aa:	4650      	mov	r0, sl
 800c6ac:	6921      	ldr	r1, [r4, #16]
 800c6ae:	f7ff fb37 	bl	800bd20 <_free_r>
 800c6b2:	230c      	movs	r3, #12
 800c6b4:	f8ca 3000 	str.w	r3, [sl]
 800c6b8:	89a3      	ldrh	r3, [r4, #12]
 800c6ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c6be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6c2:	81a3      	strh	r3, [r4, #12]
 800c6c4:	e7e9      	b.n	800c69a <__ssputs_r+0x8a>
	...

0800c6c8 <_svfiprintf_r>:
 800c6c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6cc:	4698      	mov	r8, r3
 800c6ce:	898b      	ldrh	r3, [r1, #12]
 800c6d0:	4607      	mov	r7, r0
 800c6d2:	061b      	lsls	r3, r3, #24
 800c6d4:	460d      	mov	r5, r1
 800c6d6:	4614      	mov	r4, r2
 800c6d8:	b09d      	sub	sp, #116	@ 0x74
 800c6da:	d510      	bpl.n	800c6fe <_svfiprintf_r+0x36>
 800c6dc:	690b      	ldr	r3, [r1, #16]
 800c6de:	b973      	cbnz	r3, 800c6fe <_svfiprintf_r+0x36>
 800c6e0:	2140      	movs	r1, #64	@ 0x40
 800c6e2:	f7ff fb8f 	bl	800be04 <_malloc_r>
 800c6e6:	6028      	str	r0, [r5, #0]
 800c6e8:	6128      	str	r0, [r5, #16]
 800c6ea:	b930      	cbnz	r0, 800c6fa <_svfiprintf_r+0x32>
 800c6ec:	230c      	movs	r3, #12
 800c6ee:	603b      	str	r3, [r7, #0]
 800c6f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c6f4:	b01d      	add	sp, #116	@ 0x74
 800c6f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6fa:	2340      	movs	r3, #64	@ 0x40
 800c6fc:	616b      	str	r3, [r5, #20]
 800c6fe:	2300      	movs	r3, #0
 800c700:	9309      	str	r3, [sp, #36]	@ 0x24
 800c702:	2320      	movs	r3, #32
 800c704:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c708:	2330      	movs	r3, #48	@ 0x30
 800c70a:	f04f 0901 	mov.w	r9, #1
 800c70e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c712:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800c8ac <_svfiprintf_r+0x1e4>
 800c716:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c71a:	4623      	mov	r3, r4
 800c71c:	469a      	mov	sl, r3
 800c71e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c722:	b10a      	cbz	r2, 800c728 <_svfiprintf_r+0x60>
 800c724:	2a25      	cmp	r2, #37	@ 0x25
 800c726:	d1f9      	bne.n	800c71c <_svfiprintf_r+0x54>
 800c728:	ebba 0b04 	subs.w	fp, sl, r4
 800c72c:	d00b      	beq.n	800c746 <_svfiprintf_r+0x7e>
 800c72e:	465b      	mov	r3, fp
 800c730:	4622      	mov	r2, r4
 800c732:	4629      	mov	r1, r5
 800c734:	4638      	mov	r0, r7
 800c736:	f7ff ff6b 	bl	800c610 <__ssputs_r>
 800c73a:	3001      	adds	r0, #1
 800c73c:	f000 80a7 	beq.w	800c88e <_svfiprintf_r+0x1c6>
 800c740:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c742:	445a      	add	r2, fp
 800c744:	9209      	str	r2, [sp, #36]	@ 0x24
 800c746:	f89a 3000 	ldrb.w	r3, [sl]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	f000 809f 	beq.w	800c88e <_svfiprintf_r+0x1c6>
 800c750:	2300      	movs	r3, #0
 800c752:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c756:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c75a:	f10a 0a01 	add.w	sl, sl, #1
 800c75e:	9304      	str	r3, [sp, #16]
 800c760:	9307      	str	r3, [sp, #28]
 800c762:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c766:	931a      	str	r3, [sp, #104]	@ 0x68
 800c768:	4654      	mov	r4, sl
 800c76a:	2205      	movs	r2, #5
 800c76c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c770:	484e      	ldr	r0, [pc, #312]	@ (800c8ac <_svfiprintf_r+0x1e4>)
 800c772:	f7fe fc5a 	bl	800b02a <memchr>
 800c776:	9a04      	ldr	r2, [sp, #16]
 800c778:	b9d8      	cbnz	r0, 800c7b2 <_svfiprintf_r+0xea>
 800c77a:	06d0      	lsls	r0, r2, #27
 800c77c:	bf44      	itt	mi
 800c77e:	2320      	movmi	r3, #32
 800c780:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c784:	0711      	lsls	r1, r2, #28
 800c786:	bf44      	itt	mi
 800c788:	232b      	movmi	r3, #43	@ 0x2b
 800c78a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c78e:	f89a 3000 	ldrb.w	r3, [sl]
 800c792:	2b2a      	cmp	r3, #42	@ 0x2a
 800c794:	d015      	beq.n	800c7c2 <_svfiprintf_r+0xfa>
 800c796:	4654      	mov	r4, sl
 800c798:	2000      	movs	r0, #0
 800c79a:	f04f 0c0a 	mov.w	ip, #10
 800c79e:	9a07      	ldr	r2, [sp, #28]
 800c7a0:	4621      	mov	r1, r4
 800c7a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7a6:	3b30      	subs	r3, #48	@ 0x30
 800c7a8:	2b09      	cmp	r3, #9
 800c7aa:	d94b      	bls.n	800c844 <_svfiprintf_r+0x17c>
 800c7ac:	b1b0      	cbz	r0, 800c7dc <_svfiprintf_r+0x114>
 800c7ae:	9207      	str	r2, [sp, #28]
 800c7b0:	e014      	b.n	800c7dc <_svfiprintf_r+0x114>
 800c7b2:	eba0 0308 	sub.w	r3, r0, r8
 800c7b6:	fa09 f303 	lsl.w	r3, r9, r3
 800c7ba:	4313      	orrs	r3, r2
 800c7bc:	46a2      	mov	sl, r4
 800c7be:	9304      	str	r3, [sp, #16]
 800c7c0:	e7d2      	b.n	800c768 <_svfiprintf_r+0xa0>
 800c7c2:	9b03      	ldr	r3, [sp, #12]
 800c7c4:	1d19      	adds	r1, r3, #4
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	9103      	str	r1, [sp, #12]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	bfbb      	ittet	lt
 800c7ce:	425b      	neglt	r3, r3
 800c7d0:	f042 0202 	orrlt.w	r2, r2, #2
 800c7d4:	9307      	strge	r3, [sp, #28]
 800c7d6:	9307      	strlt	r3, [sp, #28]
 800c7d8:	bfb8      	it	lt
 800c7da:	9204      	strlt	r2, [sp, #16]
 800c7dc:	7823      	ldrb	r3, [r4, #0]
 800c7de:	2b2e      	cmp	r3, #46	@ 0x2e
 800c7e0:	d10a      	bne.n	800c7f8 <_svfiprintf_r+0x130>
 800c7e2:	7863      	ldrb	r3, [r4, #1]
 800c7e4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c7e6:	d132      	bne.n	800c84e <_svfiprintf_r+0x186>
 800c7e8:	9b03      	ldr	r3, [sp, #12]
 800c7ea:	3402      	adds	r4, #2
 800c7ec:	1d1a      	adds	r2, r3, #4
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	9203      	str	r2, [sp, #12]
 800c7f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c7f6:	9305      	str	r3, [sp, #20]
 800c7f8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800c8b0 <_svfiprintf_r+0x1e8>
 800c7fc:	2203      	movs	r2, #3
 800c7fe:	4650      	mov	r0, sl
 800c800:	7821      	ldrb	r1, [r4, #0]
 800c802:	f7fe fc12 	bl	800b02a <memchr>
 800c806:	b138      	cbz	r0, 800c818 <_svfiprintf_r+0x150>
 800c808:	2240      	movs	r2, #64	@ 0x40
 800c80a:	9b04      	ldr	r3, [sp, #16]
 800c80c:	eba0 000a 	sub.w	r0, r0, sl
 800c810:	4082      	lsls	r2, r0
 800c812:	4313      	orrs	r3, r2
 800c814:	3401      	adds	r4, #1
 800c816:	9304      	str	r3, [sp, #16]
 800c818:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c81c:	2206      	movs	r2, #6
 800c81e:	4825      	ldr	r0, [pc, #148]	@ (800c8b4 <_svfiprintf_r+0x1ec>)
 800c820:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c824:	f7fe fc01 	bl	800b02a <memchr>
 800c828:	2800      	cmp	r0, #0
 800c82a:	d036      	beq.n	800c89a <_svfiprintf_r+0x1d2>
 800c82c:	4b22      	ldr	r3, [pc, #136]	@ (800c8b8 <_svfiprintf_r+0x1f0>)
 800c82e:	bb1b      	cbnz	r3, 800c878 <_svfiprintf_r+0x1b0>
 800c830:	9b03      	ldr	r3, [sp, #12]
 800c832:	3307      	adds	r3, #7
 800c834:	f023 0307 	bic.w	r3, r3, #7
 800c838:	3308      	adds	r3, #8
 800c83a:	9303      	str	r3, [sp, #12]
 800c83c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c83e:	4433      	add	r3, r6
 800c840:	9309      	str	r3, [sp, #36]	@ 0x24
 800c842:	e76a      	b.n	800c71a <_svfiprintf_r+0x52>
 800c844:	460c      	mov	r4, r1
 800c846:	2001      	movs	r0, #1
 800c848:	fb0c 3202 	mla	r2, ip, r2, r3
 800c84c:	e7a8      	b.n	800c7a0 <_svfiprintf_r+0xd8>
 800c84e:	2300      	movs	r3, #0
 800c850:	f04f 0c0a 	mov.w	ip, #10
 800c854:	4619      	mov	r1, r3
 800c856:	3401      	adds	r4, #1
 800c858:	9305      	str	r3, [sp, #20]
 800c85a:	4620      	mov	r0, r4
 800c85c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c860:	3a30      	subs	r2, #48	@ 0x30
 800c862:	2a09      	cmp	r2, #9
 800c864:	d903      	bls.n	800c86e <_svfiprintf_r+0x1a6>
 800c866:	2b00      	cmp	r3, #0
 800c868:	d0c6      	beq.n	800c7f8 <_svfiprintf_r+0x130>
 800c86a:	9105      	str	r1, [sp, #20]
 800c86c:	e7c4      	b.n	800c7f8 <_svfiprintf_r+0x130>
 800c86e:	4604      	mov	r4, r0
 800c870:	2301      	movs	r3, #1
 800c872:	fb0c 2101 	mla	r1, ip, r1, r2
 800c876:	e7f0      	b.n	800c85a <_svfiprintf_r+0x192>
 800c878:	ab03      	add	r3, sp, #12
 800c87a:	9300      	str	r3, [sp, #0]
 800c87c:	462a      	mov	r2, r5
 800c87e:	4638      	mov	r0, r7
 800c880:	4b0e      	ldr	r3, [pc, #56]	@ (800c8bc <_svfiprintf_r+0x1f4>)
 800c882:	a904      	add	r1, sp, #16
 800c884:	f7fd fe5a 	bl	800a53c <_printf_float>
 800c888:	1c42      	adds	r2, r0, #1
 800c88a:	4606      	mov	r6, r0
 800c88c:	d1d6      	bne.n	800c83c <_svfiprintf_r+0x174>
 800c88e:	89ab      	ldrh	r3, [r5, #12]
 800c890:	065b      	lsls	r3, r3, #25
 800c892:	f53f af2d 	bmi.w	800c6f0 <_svfiprintf_r+0x28>
 800c896:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c898:	e72c      	b.n	800c6f4 <_svfiprintf_r+0x2c>
 800c89a:	ab03      	add	r3, sp, #12
 800c89c:	9300      	str	r3, [sp, #0]
 800c89e:	462a      	mov	r2, r5
 800c8a0:	4638      	mov	r0, r7
 800c8a2:	4b06      	ldr	r3, [pc, #24]	@ (800c8bc <_svfiprintf_r+0x1f4>)
 800c8a4:	a904      	add	r1, sp, #16
 800c8a6:	f7fe f8e7 	bl	800aa78 <_printf_i>
 800c8aa:	e7ed      	b.n	800c888 <_svfiprintf_r+0x1c0>
 800c8ac:	0800d718 	.word	0x0800d718
 800c8b0:	0800d71e 	.word	0x0800d71e
 800c8b4:	0800d722 	.word	0x0800d722
 800c8b8:	0800a53d 	.word	0x0800a53d
 800c8bc:	0800c611 	.word	0x0800c611

0800c8c0 <__sflush_r>:
 800c8c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c8c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8c6:	0716      	lsls	r6, r2, #28
 800c8c8:	4605      	mov	r5, r0
 800c8ca:	460c      	mov	r4, r1
 800c8cc:	d454      	bmi.n	800c978 <__sflush_r+0xb8>
 800c8ce:	684b      	ldr	r3, [r1, #4]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	dc02      	bgt.n	800c8da <__sflush_r+0x1a>
 800c8d4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	dd48      	ble.n	800c96c <__sflush_r+0xac>
 800c8da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c8dc:	2e00      	cmp	r6, #0
 800c8de:	d045      	beq.n	800c96c <__sflush_r+0xac>
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c8e6:	682f      	ldr	r7, [r5, #0]
 800c8e8:	6a21      	ldr	r1, [r4, #32]
 800c8ea:	602b      	str	r3, [r5, #0]
 800c8ec:	d030      	beq.n	800c950 <__sflush_r+0x90>
 800c8ee:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c8f0:	89a3      	ldrh	r3, [r4, #12]
 800c8f2:	0759      	lsls	r1, r3, #29
 800c8f4:	d505      	bpl.n	800c902 <__sflush_r+0x42>
 800c8f6:	6863      	ldr	r3, [r4, #4]
 800c8f8:	1ad2      	subs	r2, r2, r3
 800c8fa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c8fc:	b10b      	cbz	r3, 800c902 <__sflush_r+0x42>
 800c8fe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c900:	1ad2      	subs	r2, r2, r3
 800c902:	2300      	movs	r3, #0
 800c904:	4628      	mov	r0, r5
 800c906:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c908:	6a21      	ldr	r1, [r4, #32]
 800c90a:	47b0      	blx	r6
 800c90c:	1c43      	adds	r3, r0, #1
 800c90e:	89a3      	ldrh	r3, [r4, #12]
 800c910:	d106      	bne.n	800c920 <__sflush_r+0x60>
 800c912:	6829      	ldr	r1, [r5, #0]
 800c914:	291d      	cmp	r1, #29
 800c916:	d82b      	bhi.n	800c970 <__sflush_r+0xb0>
 800c918:	4a28      	ldr	r2, [pc, #160]	@ (800c9bc <__sflush_r+0xfc>)
 800c91a:	40ca      	lsrs	r2, r1
 800c91c:	07d6      	lsls	r6, r2, #31
 800c91e:	d527      	bpl.n	800c970 <__sflush_r+0xb0>
 800c920:	2200      	movs	r2, #0
 800c922:	6062      	str	r2, [r4, #4]
 800c924:	6922      	ldr	r2, [r4, #16]
 800c926:	04d9      	lsls	r1, r3, #19
 800c928:	6022      	str	r2, [r4, #0]
 800c92a:	d504      	bpl.n	800c936 <__sflush_r+0x76>
 800c92c:	1c42      	adds	r2, r0, #1
 800c92e:	d101      	bne.n	800c934 <__sflush_r+0x74>
 800c930:	682b      	ldr	r3, [r5, #0]
 800c932:	b903      	cbnz	r3, 800c936 <__sflush_r+0x76>
 800c934:	6560      	str	r0, [r4, #84]	@ 0x54
 800c936:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c938:	602f      	str	r7, [r5, #0]
 800c93a:	b1b9      	cbz	r1, 800c96c <__sflush_r+0xac>
 800c93c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c940:	4299      	cmp	r1, r3
 800c942:	d002      	beq.n	800c94a <__sflush_r+0x8a>
 800c944:	4628      	mov	r0, r5
 800c946:	f7ff f9eb 	bl	800bd20 <_free_r>
 800c94a:	2300      	movs	r3, #0
 800c94c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c94e:	e00d      	b.n	800c96c <__sflush_r+0xac>
 800c950:	2301      	movs	r3, #1
 800c952:	4628      	mov	r0, r5
 800c954:	47b0      	blx	r6
 800c956:	4602      	mov	r2, r0
 800c958:	1c50      	adds	r0, r2, #1
 800c95a:	d1c9      	bne.n	800c8f0 <__sflush_r+0x30>
 800c95c:	682b      	ldr	r3, [r5, #0]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d0c6      	beq.n	800c8f0 <__sflush_r+0x30>
 800c962:	2b1d      	cmp	r3, #29
 800c964:	d001      	beq.n	800c96a <__sflush_r+0xaa>
 800c966:	2b16      	cmp	r3, #22
 800c968:	d11d      	bne.n	800c9a6 <__sflush_r+0xe6>
 800c96a:	602f      	str	r7, [r5, #0]
 800c96c:	2000      	movs	r0, #0
 800c96e:	e021      	b.n	800c9b4 <__sflush_r+0xf4>
 800c970:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c974:	b21b      	sxth	r3, r3
 800c976:	e01a      	b.n	800c9ae <__sflush_r+0xee>
 800c978:	690f      	ldr	r7, [r1, #16]
 800c97a:	2f00      	cmp	r7, #0
 800c97c:	d0f6      	beq.n	800c96c <__sflush_r+0xac>
 800c97e:	0793      	lsls	r3, r2, #30
 800c980:	bf18      	it	ne
 800c982:	2300      	movne	r3, #0
 800c984:	680e      	ldr	r6, [r1, #0]
 800c986:	bf08      	it	eq
 800c988:	694b      	ldreq	r3, [r1, #20]
 800c98a:	1bf6      	subs	r6, r6, r7
 800c98c:	600f      	str	r7, [r1, #0]
 800c98e:	608b      	str	r3, [r1, #8]
 800c990:	2e00      	cmp	r6, #0
 800c992:	ddeb      	ble.n	800c96c <__sflush_r+0xac>
 800c994:	4633      	mov	r3, r6
 800c996:	463a      	mov	r2, r7
 800c998:	4628      	mov	r0, r5
 800c99a:	6a21      	ldr	r1, [r4, #32]
 800c99c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800c9a0:	47e0      	blx	ip
 800c9a2:	2800      	cmp	r0, #0
 800c9a4:	dc07      	bgt.n	800c9b6 <__sflush_r+0xf6>
 800c9a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c9ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c9b2:	81a3      	strh	r3, [r4, #12]
 800c9b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9b6:	4407      	add	r7, r0
 800c9b8:	1a36      	subs	r6, r6, r0
 800c9ba:	e7e9      	b.n	800c990 <__sflush_r+0xd0>
 800c9bc:	20400001 	.word	0x20400001

0800c9c0 <_fflush_r>:
 800c9c0:	b538      	push	{r3, r4, r5, lr}
 800c9c2:	690b      	ldr	r3, [r1, #16]
 800c9c4:	4605      	mov	r5, r0
 800c9c6:	460c      	mov	r4, r1
 800c9c8:	b913      	cbnz	r3, 800c9d0 <_fflush_r+0x10>
 800c9ca:	2500      	movs	r5, #0
 800c9cc:	4628      	mov	r0, r5
 800c9ce:	bd38      	pop	{r3, r4, r5, pc}
 800c9d0:	b118      	cbz	r0, 800c9da <_fflush_r+0x1a>
 800c9d2:	6a03      	ldr	r3, [r0, #32]
 800c9d4:	b90b      	cbnz	r3, 800c9da <_fflush_r+0x1a>
 800c9d6:	f7fe f9f9 	bl	800adcc <__sinit>
 800c9da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d0f3      	beq.n	800c9ca <_fflush_r+0xa>
 800c9e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c9e4:	07d0      	lsls	r0, r2, #31
 800c9e6:	d404      	bmi.n	800c9f2 <_fflush_r+0x32>
 800c9e8:	0599      	lsls	r1, r3, #22
 800c9ea:	d402      	bmi.n	800c9f2 <_fflush_r+0x32>
 800c9ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c9ee:	f7fe fb1a 	bl	800b026 <__retarget_lock_acquire_recursive>
 800c9f2:	4628      	mov	r0, r5
 800c9f4:	4621      	mov	r1, r4
 800c9f6:	f7ff ff63 	bl	800c8c0 <__sflush_r>
 800c9fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c9fc:	4605      	mov	r5, r0
 800c9fe:	07da      	lsls	r2, r3, #31
 800ca00:	d4e4      	bmi.n	800c9cc <_fflush_r+0xc>
 800ca02:	89a3      	ldrh	r3, [r4, #12]
 800ca04:	059b      	lsls	r3, r3, #22
 800ca06:	d4e1      	bmi.n	800c9cc <_fflush_r+0xc>
 800ca08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ca0a:	f7fe fb0d 	bl	800b028 <__retarget_lock_release_recursive>
 800ca0e:	e7dd      	b.n	800c9cc <_fflush_r+0xc>

0800ca10 <memmove>:
 800ca10:	4288      	cmp	r0, r1
 800ca12:	b510      	push	{r4, lr}
 800ca14:	eb01 0402 	add.w	r4, r1, r2
 800ca18:	d902      	bls.n	800ca20 <memmove+0x10>
 800ca1a:	4284      	cmp	r4, r0
 800ca1c:	4623      	mov	r3, r4
 800ca1e:	d807      	bhi.n	800ca30 <memmove+0x20>
 800ca20:	1e43      	subs	r3, r0, #1
 800ca22:	42a1      	cmp	r1, r4
 800ca24:	d008      	beq.n	800ca38 <memmove+0x28>
 800ca26:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ca2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ca2e:	e7f8      	b.n	800ca22 <memmove+0x12>
 800ca30:	4601      	mov	r1, r0
 800ca32:	4402      	add	r2, r0
 800ca34:	428a      	cmp	r2, r1
 800ca36:	d100      	bne.n	800ca3a <memmove+0x2a>
 800ca38:	bd10      	pop	{r4, pc}
 800ca3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ca3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ca42:	e7f7      	b.n	800ca34 <memmove+0x24>

0800ca44 <_sbrk_r>:
 800ca44:	b538      	push	{r3, r4, r5, lr}
 800ca46:	2300      	movs	r3, #0
 800ca48:	4d05      	ldr	r5, [pc, #20]	@ (800ca60 <_sbrk_r+0x1c>)
 800ca4a:	4604      	mov	r4, r0
 800ca4c:	4608      	mov	r0, r1
 800ca4e:	602b      	str	r3, [r5, #0]
 800ca50:	f7f6 fb5a 	bl	8003108 <_sbrk>
 800ca54:	1c43      	adds	r3, r0, #1
 800ca56:	d102      	bne.n	800ca5e <_sbrk_r+0x1a>
 800ca58:	682b      	ldr	r3, [r5, #0]
 800ca5a:	b103      	cbz	r3, 800ca5e <_sbrk_r+0x1a>
 800ca5c:	6023      	str	r3, [r4, #0]
 800ca5e:	bd38      	pop	{r3, r4, r5, pc}
 800ca60:	20000968 	.word	0x20000968

0800ca64 <__assert_func>:
 800ca64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ca66:	4614      	mov	r4, r2
 800ca68:	461a      	mov	r2, r3
 800ca6a:	4b09      	ldr	r3, [pc, #36]	@ (800ca90 <__assert_func+0x2c>)
 800ca6c:	4605      	mov	r5, r0
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	68d8      	ldr	r0, [r3, #12]
 800ca72:	b14c      	cbz	r4, 800ca88 <__assert_func+0x24>
 800ca74:	4b07      	ldr	r3, [pc, #28]	@ (800ca94 <__assert_func+0x30>)
 800ca76:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ca7a:	9100      	str	r1, [sp, #0]
 800ca7c:	462b      	mov	r3, r5
 800ca7e:	4906      	ldr	r1, [pc, #24]	@ (800ca98 <__assert_func+0x34>)
 800ca80:	f000 f870 	bl	800cb64 <fiprintf>
 800ca84:	f000 f880 	bl	800cb88 <abort>
 800ca88:	4b04      	ldr	r3, [pc, #16]	@ (800ca9c <__assert_func+0x38>)
 800ca8a:	461c      	mov	r4, r3
 800ca8c:	e7f3      	b.n	800ca76 <__assert_func+0x12>
 800ca8e:	bf00      	nop
 800ca90:	20000018 	.word	0x20000018
 800ca94:	0800d733 	.word	0x0800d733
 800ca98:	0800d740 	.word	0x0800d740
 800ca9c:	0800d76e 	.word	0x0800d76e

0800caa0 <_calloc_r>:
 800caa0:	b570      	push	{r4, r5, r6, lr}
 800caa2:	fba1 5402 	umull	r5, r4, r1, r2
 800caa6:	b934      	cbnz	r4, 800cab6 <_calloc_r+0x16>
 800caa8:	4629      	mov	r1, r5
 800caaa:	f7ff f9ab 	bl	800be04 <_malloc_r>
 800caae:	4606      	mov	r6, r0
 800cab0:	b928      	cbnz	r0, 800cabe <_calloc_r+0x1e>
 800cab2:	4630      	mov	r0, r6
 800cab4:	bd70      	pop	{r4, r5, r6, pc}
 800cab6:	220c      	movs	r2, #12
 800cab8:	2600      	movs	r6, #0
 800caba:	6002      	str	r2, [r0, #0]
 800cabc:	e7f9      	b.n	800cab2 <_calloc_r+0x12>
 800cabe:	462a      	mov	r2, r5
 800cac0:	4621      	mov	r1, r4
 800cac2:	f7fe fa32 	bl	800af2a <memset>
 800cac6:	e7f4      	b.n	800cab2 <_calloc_r+0x12>

0800cac8 <__ascii_mbtowc>:
 800cac8:	b082      	sub	sp, #8
 800caca:	b901      	cbnz	r1, 800cace <__ascii_mbtowc+0x6>
 800cacc:	a901      	add	r1, sp, #4
 800cace:	b142      	cbz	r2, 800cae2 <__ascii_mbtowc+0x1a>
 800cad0:	b14b      	cbz	r3, 800cae6 <__ascii_mbtowc+0x1e>
 800cad2:	7813      	ldrb	r3, [r2, #0]
 800cad4:	600b      	str	r3, [r1, #0]
 800cad6:	7812      	ldrb	r2, [r2, #0]
 800cad8:	1e10      	subs	r0, r2, #0
 800cada:	bf18      	it	ne
 800cadc:	2001      	movne	r0, #1
 800cade:	b002      	add	sp, #8
 800cae0:	4770      	bx	lr
 800cae2:	4610      	mov	r0, r2
 800cae4:	e7fb      	b.n	800cade <__ascii_mbtowc+0x16>
 800cae6:	f06f 0001 	mvn.w	r0, #1
 800caea:	e7f8      	b.n	800cade <__ascii_mbtowc+0x16>

0800caec <_realloc_r>:
 800caec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800caf0:	4607      	mov	r7, r0
 800caf2:	4614      	mov	r4, r2
 800caf4:	460d      	mov	r5, r1
 800caf6:	b921      	cbnz	r1, 800cb02 <_realloc_r+0x16>
 800caf8:	4611      	mov	r1, r2
 800cafa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cafe:	f7ff b981 	b.w	800be04 <_malloc_r>
 800cb02:	b92a      	cbnz	r2, 800cb10 <_realloc_r+0x24>
 800cb04:	f7ff f90c 	bl	800bd20 <_free_r>
 800cb08:	4625      	mov	r5, r4
 800cb0a:	4628      	mov	r0, r5
 800cb0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb10:	f000 f841 	bl	800cb96 <_malloc_usable_size_r>
 800cb14:	4284      	cmp	r4, r0
 800cb16:	4606      	mov	r6, r0
 800cb18:	d802      	bhi.n	800cb20 <_realloc_r+0x34>
 800cb1a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cb1e:	d8f4      	bhi.n	800cb0a <_realloc_r+0x1e>
 800cb20:	4621      	mov	r1, r4
 800cb22:	4638      	mov	r0, r7
 800cb24:	f7ff f96e 	bl	800be04 <_malloc_r>
 800cb28:	4680      	mov	r8, r0
 800cb2a:	b908      	cbnz	r0, 800cb30 <_realloc_r+0x44>
 800cb2c:	4645      	mov	r5, r8
 800cb2e:	e7ec      	b.n	800cb0a <_realloc_r+0x1e>
 800cb30:	42b4      	cmp	r4, r6
 800cb32:	4622      	mov	r2, r4
 800cb34:	4629      	mov	r1, r5
 800cb36:	bf28      	it	cs
 800cb38:	4632      	movcs	r2, r6
 800cb3a:	f7fe fa84 	bl	800b046 <memcpy>
 800cb3e:	4629      	mov	r1, r5
 800cb40:	4638      	mov	r0, r7
 800cb42:	f7ff f8ed 	bl	800bd20 <_free_r>
 800cb46:	e7f1      	b.n	800cb2c <_realloc_r+0x40>

0800cb48 <__ascii_wctomb>:
 800cb48:	4603      	mov	r3, r0
 800cb4a:	4608      	mov	r0, r1
 800cb4c:	b141      	cbz	r1, 800cb60 <__ascii_wctomb+0x18>
 800cb4e:	2aff      	cmp	r2, #255	@ 0xff
 800cb50:	d904      	bls.n	800cb5c <__ascii_wctomb+0x14>
 800cb52:	228a      	movs	r2, #138	@ 0x8a
 800cb54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cb58:	601a      	str	r2, [r3, #0]
 800cb5a:	4770      	bx	lr
 800cb5c:	2001      	movs	r0, #1
 800cb5e:	700a      	strb	r2, [r1, #0]
 800cb60:	4770      	bx	lr
	...

0800cb64 <fiprintf>:
 800cb64:	b40e      	push	{r1, r2, r3}
 800cb66:	b503      	push	{r0, r1, lr}
 800cb68:	4601      	mov	r1, r0
 800cb6a:	ab03      	add	r3, sp, #12
 800cb6c:	4805      	ldr	r0, [pc, #20]	@ (800cb84 <fiprintf+0x20>)
 800cb6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb72:	6800      	ldr	r0, [r0, #0]
 800cb74:	9301      	str	r3, [sp, #4]
 800cb76:	f000 f83d 	bl	800cbf4 <_vfiprintf_r>
 800cb7a:	b002      	add	sp, #8
 800cb7c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb80:	b003      	add	sp, #12
 800cb82:	4770      	bx	lr
 800cb84:	20000018 	.word	0x20000018

0800cb88 <abort>:
 800cb88:	2006      	movs	r0, #6
 800cb8a:	b508      	push	{r3, lr}
 800cb8c:	f000 fa06 	bl	800cf9c <raise>
 800cb90:	2001      	movs	r0, #1
 800cb92:	f7f6 fa44 	bl	800301e <_exit>

0800cb96 <_malloc_usable_size_r>:
 800cb96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb9a:	1f18      	subs	r0, r3, #4
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	bfbc      	itt	lt
 800cba0:	580b      	ldrlt	r3, [r1, r0]
 800cba2:	18c0      	addlt	r0, r0, r3
 800cba4:	4770      	bx	lr

0800cba6 <__sfputc_r>:
 800cba6:	6893      	ldr	r3, [r2, #8]
 800cba8:	b410      	push	{r4}
 800cbaa:	3b01      	subs	r3, #1
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	6093      	str	r3, [r2, #8]
 800cbb0:	da07      	bge.n	800cbc2 <__sfputc_r+0x1c>
 800cbb2:	6994      	ldr	r4, [r2, #24]
 800cbb4:	42a3      	cmp	r3, r4
 800cbb6:	db01      	blt.n	800cbbc <__sfputc_r+0x16>
 800cbb8:	290a      	cmp	r1, #10
 800cbba:	d102      	bne.n	800cbc2 <__sfputc_r+0x1c>
 800cbbc:	bc10      	pop	{r4}
 800cbbe:	f000 b931 	b.w	800ce24 <__swbuf_r>
 800cbc2:	6813      	ldr	r3, [r2, #0]
 800cbc4:	1c58      	adds	r0, r3, #1
 800cbc6:	6010      	str	r0, [r2, #0]
 800cbc8:	7019      	strb	r1, [r3, #0]
 800cbca:	4608      	mov	r0, r1
 800cbcc:	bc10      	pop	{r4}
 800cbce:	4770      	bx	lr

0800cbd0 <__sfputs_r>:
 800cbd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbd2:	4606      	mov	r6, r0
 800cbd4:	460f      	mov	r7, r1
 800cbd6:	4614      	mov	r4, r2
 800cbd8:	18d5      	adds	r5, r2, r3
 800cbda:	42ac      	cmp	r4, r5
 800cbdc:	d101      	bne.n	800cbe2 <__sfputs_r+0x12>
 800cbde:	2000      	movs	r0, #0
 800cbe0:	e007      	b.n	800cbf2 <__sfputs_r+0x22>
 800cbe2:	463a      	mov	r2, r7
 800cbe4:	4630      	mov	r0, r6
 800cbe6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbea:	f7ff ffdc 	bl	800cba6 <__sfputc_r>
 800cbee:	1c43      	adds	r3, r0, #1
 800cbf0:	d1f3      	bne.n	800cbda <__sfputs_r+0xa>
 800cbf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cbf4 <_vfiprintf_r>:
 800cbf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbf8:	460d      	mov	r5, r1
 800cbfa:	4614      	mov	r4, r2
 800cbfc:	4698      	mov	r8, r3
 800cbfe:	4606      	mov	r6, r0
 800cc00:	b09d      	sub	sp, #116	@ 0x74
 800cc02:	b118      	cbz	r0, 800cc0c <_vfiprintf_r+0x18>
 800cc04:	6a03      	ldr	r3, [r0, #32]
 800cc06:	b90b      	cbnz	r3, 800cc0c <_vfiprintf_r+0x18>
 800cc08:	f7fe f8e0 	bl	800adcc <__sinit>
 800cc0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cc0e:	07d9      	lsls	r1, r3, #31
 800cc10:	d405      	bmi.n	800cc1e <_vfiprintf_r+0x2a>
 800cc12:	89ab      	ldrh	r3, [r5, #12]
 800cc14:	059a      	lsls	r2, r3, #22
 800cc16:	d402      	bmi.n	800cc1e <_vfiprintf_r+0x2a>
 800cc18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cc1a:	f7fe fa04 	bl	800b026 <__retarget_lock_acquire_recursive>
 800cc1e:	89ab      	ldrh	r3, [r5, #12]
 800cc20:	071b      	lsls	r3, r3, #28
 800cc22:	d501      	bpl.n	800cc28 <_vfiprintf_r+0x34>
 800cc24:	692b      	ldr	r3, [r5, #16]
 800cc26:	b99b      	cbnz	r3, 800cc50 <_vfiprintf_r+0x5c>
 800cc28:	4629      	mov	r1, r5
 800cc2a:	4630      	mov	r0, r6
 800cc2c:	f000 f938 	bl	800cea0 <__swsetup_r>
 800cc30:	b170      	cbz	r0, 800cc50 <_vfiprintf_r+0x5c>
 800cc32:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cc34:	07dc      	lsls	r4, r3, #31
 800cc36:	d504      	bpl.n	800cc42 <_vfiprintf_r+0x4e>
 800cc38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cc3c:	b01d      	add	sp, #116	@ 0x74
 800cc3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc42:	89ab      	ldrh	r3, [r5, #12]
 800cc44:	0598      	lsls	r0, r3, #22
 800cc46:	d4f7      	bmi.n	800cc38 <_vfiprintf_r+0x44>
 800cc48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cc4a:	f7fe f9ed 	bl	800b028 <__retarget_lock_release_recursive>
 800cc4e:	e7f3      	b.n	800cc38 <_vfiprintf_r+0x44>
 800cc50:	2300      	movs	r3, #0
 800cc52:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc54:	2320      	movs	r3, #32
 800cc56:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cc5a:	2330      	movs	r3, #48	@ 0x30
 800cc5c:	f04f 0901 	mov.w	r9, #1
 800cc60:	f8cd 800c 	str.w	r8, [sp, #12]
 800cc64:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800ce10 <_vfiprintf_r+0x21c>
 800cc68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cc6c:	4623      	mov	r3, r4
 800cc6e:	469a      	mov	sl, r3
 800cc70:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc74:	b10a      	cbz	r2, 800cc7a <_vfiprintf_r+0x86>
 800cc76:	2a25      	cmp	r2, #37	@ 0x25
 800cc78:	d1f9      	bne.n	800cc6e <_vfiprintf_r+0x7a>
 800cc7a:	ebba 0b04 	subs.w	fp, sl, r4
 800cc7e:	d00b      	beq.n	800cc98 <_vfiprintf_r+0xa4>
 800cc80:	465b      	mov	r3, fp
 800cc82:	4622      	mov	r2, r4
 800cc84:	4629      	mov	r1, r5
 800cc86:	4630      	mov	r0, r6
 800cc88:	f7ff ffa2 	bl	800cbd0 <__sfputs_r>
 800cc8c:	3001      	adds	r0, #1
 800cc8e:	f000 80a7 	beq.w	800cde0 <_vfiprintf_r+0x1ec>
 800cc92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc94:	445a      	add	r2, fp
 800cc96:	9209      	str	r2, [sp, #36]	@ 0x24
 800cc98:	f89a 3000 	ldrb.w	r3, [sl]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	f000 809f 	beq.w	800cde0 <_vfiprintf_r+0x1ec>
 800cca2:	2300      	movs	r3, #0
 800cca4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cca8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ccac:	f10a 0a01 	add.w	sl, sl, #1
 800ccb0:	9304      	str	r3, [sp, #16]
 800ccb2:	9307      	str	r3, [sp, #28]
 800ccb4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ccb8:	931a      	str	r3, [sp, #104]	@ 0x68
 800ccba:	4654      	mov	r4, sl
 800ccbc:	2205      	movs	r2, #5
 800ccbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ccc2:	4853      	ldr	r0, [pc, #332]	@ (800ce10 <_vfiprintf_r+0x21c>)
 800ccc4:	f7fe f9b1 	bl	800b02a <memchr>
 800ccc8:	9a04      	ldr	r2, [sp, #16]
 800ccca:	b9d8      	cbnz	r0, 800cd04 <_vfiprintf_r+0x110>
 800cccc:	06d1      	lsls	r1, r2, #27
 800ccce:	bf44      	itt	mi
 800ccd0:	2320      	movmi	r3, #32
 800ccd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ccd6:	0713      	lsls	r3, r2, #28
 800ccd8:	bf44      	itt	mi
 800ccda:	232b      	movmi	r3, #43	@ 0x2b
 800ccdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cce0:	f89a 3000 	ldrb.w	r3, [sl]
 800cce4:	2b2a      	cmp	r3, #42	@ 0x2a
 800cce6:	d015      	beq.n	800cd14 <_vfiprintf_r+0x120>
 800cce8:	4654      	mov	r4, sl
 800ccea:	2000      	movs	r0, #0
 800ccec:	f04f 0c0a 	mov.w	ip, #10
 800ccf0:	9a07      	ldr	r2, [sp, #28]
 800ccf2:	4621      	mov	r1, r4
 800ccf4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ccf8:	3b30      	subs	r3, #48	@ 0x30
 800ccfa:	2b09      	cmp	r3, #9
 800ccfc:	d94b      	bls.n	800cd96 <_vfiprintf_r+0x1a2>
 800ccfe:	b1b0      	cbz	r0, 800cd2e <_vfiprintf_r+0x13a>
 800cd00:	9207      	str	r2, [sp, #28]
 800cd02:	e014      	b.n	800cd2e <_vfiprintf_r+0x13a>
 800cd04:	eba0 0308 	sub.w	r3, r0, r8
 800cd08:	fa09 f303 	lsl.w	r3, r9, r3
 800cd0c:	4313      	orrs	r3, r2
 800cd0e:	46a2      	mov	sl, r4
 800cd10:	9304      	str	r3, [sp, #16]
 800cd12:	e7d2      	b.n	800ccba <_vfiprintf_r+0xc6>
 800cd14:	9b03      	ldr	r3, [sp, #12]
 800cd16:	1d19      	adds	r1, r3, #4
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	9103      	str	r1, [sp, #12]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	bfbb      	ittet	lt
 800cd20:	425b      	neglt	r3, r3
 800cd22:	f042 0202 	orrlt.w	r2, r2, #2
 800cd26:	9307      	strge	r3, [sp, #28]
 800cd28:	9307      	strlt	r3, [sp, #28]
 800cd2a:	bfb8      	it	lt
 800cd2c:	9204      	strlt	r2, [sp, #16]
 800cd2e:	7823      	ldrb	r3, [r4, #0]
 800cd30:	2b2e      	cmp	r3, #46	@ 0x2e
 800cd32:	d10a      	bne.n	800cd4a <_vfiprintf_r+0x156>
 800cd34:	7863      	ldrb	r3, [r4, #1]
 800cd36:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd38:	d132      	bne.n	800cda0 <_vfiprintf_r+0x1ac>
 800cd3a:	9b03      	ldr	r3, [sp, #12]
 800cd3c:	3402      	adds	r4, #2
 800cd3e:	1d1a      	adds	r2, r3, #4
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	9203      	str	r2, [sp, #12]
 800cd44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cd48:	9305      	str	r3, [sp, #20]
 800cd4a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800ce14 <_vfiprintf_r+0x220>
 800cd4e:	2203      	movs	r2, #3
 800cd50:	4650      	mov	r0, sl
 800cd52:	7821      	ldrb	r1, [r4, #0]
 800cd54:	f7fe f969 	bl	800b02a <memchr>
 800cd58:	b138      	cbz	r0, 800cd6a <_vfiprintf_r+0x176>
 800cd5a:	2240      	movs	r2, #64	@ 0x40
 800cd5c:	9b04      	ldr	r3, [sp, #16]
 800cd5e:	eba0 000a 	sub.w	r0, r0, sl
 800cd62:	4082      	lsls	r2, r0
 800cd64:	4313      	orrs	r3, r2
 800cd66:	3401      	adds	r4, #1
 800cd68:	9304      	str	r3, [sp, #16]
 800cd6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd6e:	2206      	movs	r2, #6
 800cd70:	4829      	ldr	r0, [pc, #164]	@ (800ce18 <_vfiprintf_r+0x224>)
 800cd72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cd76:	f7fe f958 	bl	800b02a <memchr>
 800cd7a:	2800      	cmp	r0, #0
 800cd7c:	d03f      	beq.n	800cdfe <_vfiprintf_r+0x20a>
 800cd7e:	4b27      	ldr	r3, [pc, #156]	@ (800ce1c <_vfiprintf_r+0x228>)
 800cd80:	bb1b      	cbnz	r3, 800cdca <_vfiprintf_r+0x1d6>
 800cd82:	9b03      	ldr	r3, [sp, #12]
 800cd84:	3307      	adds	r3, #7
 800cd86:	f023 0307 	bic.w	r3, r3, #7
 800cd8a:	3308      	adds	r3, #8
 800cd8c:	9303      	str	r3, [sp, #12]
 800cd8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd90:	443b      	add	r3, r7
 800cd92:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd94:	e76a      	b.n	800cc6c <_vfiprintf_r+0x78>
 800cd96:	460c      	mov	r4, r1
 800cd98:	2001      	movs	r0, #1
 800cd9a:	fb0c 3202 	mla	r2, ip, r2, r3
 800cd9e:	e7a8      	b.n	800ccf2 <_vfiprintf_r+0xfe>
 800cda0:	2300      	movs	r3, #0
 800cda2:	f04f 0c0a 	mov.w	ip, #10
 800cda6:	4619      	mov	r1, r3
 800cda8:	3401      	adds	r4, #1
 800cdaa:	9305      	str	r3, [sp, #20]
 800cdac:	4620      	mov	r0, r4
 800cdae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cdb2:	3a30      	subs	r2, #48	@ 0x30
 800cdb4:	2a09      	cmp	r2, #9
 800cdb6:	d903      	bls.n	800cdc0 <_vfiprintf_r+0x1cc>
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d0c6      	beq.n	800cd4a <_vfiprintf_r+0x156>
 800cdbc:	9105      	str	r1, [sp, #20]
 800cdbe:	e7c4      	b.n	800cd4a <_vfiprintf_r+0x156>
 800cdc0:	4604      	mov	r4, r0
 800cdc2:	2301      	movs	r3, #1
 800cdc4:	fb0c 2101 	mla	r1, ip, r1, r2
 800cdc8:	e7f0      	b.n	800cdac <_vfiprintf_r+0x1b8>
 800cdca:	ab03      	add	r3, sp, #12
 800cdcc:	9300      	str	r3, [sp, #0]
 800cdce:	462a      	mov	r2, r5
 800cdd0:	4630      	mov	r0, r6
 800cdd2:	4b13      	ldr	r3, [pc, #76]	@ (800ce20 <_vfiprintf_r+0x22c>)
 800cdd4:	a904      	add	r1, sp, #16
 800cdd6:	f7fd fbb1 	bl	800a53c <_printf_float>
 800cdda:	4607      	mov	r7, r0
 800cddc:	1c78      	adds	r0, r7, #1
 800cdde:	d1d6      	bne.n	800cd8e <_vfiprintf_r+0x19a>
 800cde0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cde2:	07d9      	lsls	r1, r3, #31
 800cde4:	d405      	bmi.n	800cdf2 <_vfiprintf_r+0x1fe>
 800cde6:	89ab      	ldrh	r3, [r5, #12]
 800cde8:	059a      	lsls	r2, r3, #22
 800cdea:	d402      	bmi.n	800cdf2 <_vfiprintf_r+0x1fe>
 800cdec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cdee:	f7fe f91b 	bl	800b028 <__retarget_lock_release_recursive>
 800cdf2:	89ab      	ldrh	r3, [r5, #12]
 800cdf4:	065b      	lsls	r3, r3, #25
 800cdf6:	f53f af1f 	bmi.w	800cc38 <_vfiprintf_r+0x44>
 800cdfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cdfc:	e71e      	b.n	800cc3c <_vfiprintf_r+0x48>
 800cdfe:	ab03      	add	r3, sp, #12
 800ce00:	9300      	str	r3, [sp, #0]
 800ce02:	462a      	mov	r2, r5
 800ce04:	4630      	mov	r0, r6
 800ce06:	4b06      	ldr	r3, [pc, #24]	@ (800ce20 <_vfiprintf_r+0x22c>)
 800ce08:	a904      	add	r1, sp, #16
 800ce0a:	f7fd fe35 	bl	800aa78 <_printf_i>
 800ce0e:	e7e4      	b.n	800cdda <_vfiprintf_r+0x1e6>
 800ce10:	0800d718 	.word	0x0800d718
 800ce14:	0800d71e 	.word	0x0800d71e
 800ce18:	0800d722 	.word	0x0800d722
 800ce1c:	0800a53d 	.word	0x0800a53d
 800ce20:	0800cbd1 	.word	0x0800cbd1

0800ce24 <__swbuf_r>:
 800ce24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce26:	460e      	mov	r6, r1
 800ce28:	4614      	mov	r4, r2
 800ce2a:	4605      	mov	r5, r0
 800ce2c:	b118      	cbz	r0, 800ce36 <__swbuf_r+0x12>
 800ce2e:	6a03      	ldr	r3, [r0, #32]
 800ce30:	b90b      	cbnz	r3, 800ce36 <__swbuf_r+0x12>
 800ce32:	f7fd ffcb 	bl	800adcc <__sinit>
 800ce36:	69a3      	ldr	r3, [r4, #24]
 800ce38:	60a3      	str	r3, [r4, #8]
 800ce3a:	89a3      	ldrh	r3, [r4, #12]
 800ce3c:	071a      	lsls	r2, r3, #28
 800ce3e:	d501      	bpl.n	800ce44 <__swbuf_r+0x20>
 800ce40:	6923      	ldr	r3, [r4, #16]
 800ce42:	b943      	cbnz	r3, 800ce56 <__swbuf_r+0x32>
 800ce44:	4621      	mov	r1, r4
 800ce46:	4628      	mov	r0, r5
 800ce48:	f000 f82a 	bl	800cea0 <__swsetup_r>
 800ce4c:	b118      	cbz	r0, 800ce56 <__swbuf_r+0x32>
 800ce4e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800ce52:	4638      	mov	r0, r7
 800ce54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce56:	6823      	ldr	r3, [r4, #0]
 800ce58:	6922      	ldr	r2, [r4, #16]
 800ce5a:	b2f6      	uxtb	r6, r6
 800ce5c:	1a98      	subs	r0, r3, r2
 800ce5e:	6963      	ldr	r3, [r4, #20]
 800ce60:	4637      	mov	r7, r6
 800ce62:	4283      	cmp	r3, r0
 800ce64:	dc05      	bgt.n	800ce72 <__swbuf_r+0x4e>
 800ce66:	4621      	mov	r1, r4
 800ce68:	4628      	mov	r0, r5
 800ce6a:	f7ff fda9 	bl	800c9c0 <_fflush_r>
 800ce6e:	2800      	cmp	r0, #0
 800ce70:	d1ed      	bne.n	800ce4e <__swbuf_r+0x2a>
 800ce72:	68a3      	ldr	r3, [r4, #8]
 800ce74:	3b01      	subs	r3, #1
 800ce76:	60a3      	str	r3, [r4, #8]
 800ce78:	6823      	ldr	r3, [r4, #0]
 800ce7a:	1c5a      	adds	r2, r3, #1
 800ce7c:	6022      	str	r2, [r4, #0]
 800ce7e:	701e      	strb	r6, [r3, #0]
 800ce80:	6962      	ldr	r2, [r4, #20]
 800ce82:	1c43      	adds	r3, r0, #1
 800ce84:	429a      	cmp	r2, r3
 800ce86:	d004      	beq.n	800ce92 <__swbuf_r+0x6e>
 800ce88:	89a3      	ldrh	r3, [r4, #12]
 800ce8a:	07db      	lsls	r3, r3, #31
 800ce8c:	d5e1      	bpl.n	800ce52 <__swbuf_r+0x2e>
 800ce8e:	2e0a      	cmp	r6, #10
 800ce90:	d1df      	bne.n	800ce52 <__swbuf_r+0x2e>
 800ce92:	4621      	mov	r1, r4
 800ce94:	4628      	mov	r0, r5
 800ce96:	f7ff fd93 	bl	800c9c0 <_fflush_r>
 800ce9a:	2800      	cmp	r0, #0
 800ce9c:	d0d9      	beq.n	800ce52 <__swbuf_r+0x2e>
 800ce9e:	e7d6      	b.n	800ce4e <__swbuf_r+0x2a>

0800cea0 <__swsetup_r>:
 800cea0:	b538      	push	{r3, r4, r5, lr}
 800cea2:	4b29      	ldr	r3, [pc, #164]	@ (800cf48 <__swsetup_r+0xa8>)
 800cea4:	4605      	mov	r5, r0
 800cea6:	6818      	ldr	r0, [r3, #0]
 800cea8:	460c      	mov	r4, r1
 800ceaa:	b118      	cbz	r0, 800ceb4 <__swsetup_r+0x14>
 800ceac:	6a03      	ldr	r3, [r0, #32]
 800ceae:	b90b      	cbnz	r3, 800ceb4 <__swsetup_r+0x14>
 800ceb0:	f7fd ff8c 	bl	800adcc <__sinit>
 800ceb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ceb8:	0719      	lsls	r1, r3, #28
 800ceba:	d422      	bmi.n	800cf02 <__swsetup_r+0x62>
 800cebc:	06da      	lsls	r2, r3, #27
 800cebe:	d407      	bmi.n	800ced0 <__swsetup_r+0x30>
 800cec0:	2209      	movs	r2, #9
 800cec2:	602a      	str	r2, [r5, #0]
 800cec4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cec8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cecc:	81a3      	strh	r3, [r4, #12]
 800cece:	e033      	b.n	800cf38 <__swsetup_r+0x98>
 800ced0:	0758      	lsls	r0, r3, #29
 800ced2:	d512      	bpl.n	800cefa <__swsetup_r+0x5a>
 800ced4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ced6:	b141      	cbz	r1, 800ceea <__swsetup_r+0x4a>
 800ced8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cedc:	4299      	cmp	r1, r3
 800cede:	d002      	beq.n	800cee6 <__swsetup_r+0x46>
 800cee0:	4628      	mov	r0, r5
 800cee2:	f7fe ff1d 	bl	800bd20 <_free_r>
 800cee6:	2300      	movs	r3, #0
 800cee8:	6363      	str	r3, [r4, #52]	@ 0x34
 800ceea:	89a3      	ldrh	r3, [r4, #12]
 800ceec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cef0:	81a3      	strh	r3, [r4, #12]
 800cef2:	2300      	movs	r3, #0
 800cef4:	6063      	str	r3, [r4, #4]
 800cef6:	6923      	ldr	r3, [r4, #16]
 800cef8:	6023      	str	r3, [r4, #0]
 800cefa:	89a3      	ldrh	r3, [r4, #12]
 800cefc:	f043 0308 	orr.w	r3, r3, #8
 800cf00:	81a3      	strh	r3, [r4, #12]
 800cf02:	6923      	ldr	r3, [r4, #16]
 800cf04:	b94b      	cbnz	r3, 800cf1a <__swsetup_r+0x7a>
 800cf06:	89a3      	ldrh	r3, [r4, #12]
 800cf08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cf0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cf10:	d003      	beq.n	800cf1a <__swsetup_r+0x7a>
 800cf12:	4621      	mov	r1, r4
 800cf14:	4628      	mov	r0, r5
 800cf16:	f000 f882 	bl	800d01e <__smakebuf_r>
 800cf1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf1e:	f013 0201 	ands.w	r2, r3, #1
 800cf22:	d00a      	beq.n	800cf3a <__swsetup_r+0x9a>
 800cf24:	2200      	movs	r2, #0
 800cf26:	60a2      	str	r2, [r4, #8]
 800cf28:	6962      	ldr	r2, [r4, #20]
 800cf2a:	4252      	negs	r2, r2
 800cf2c:	61a2      	str	r2, [r4, #24]
 800cf2e:	6922      	ldr	r2, [r4, #16]
 800cf30:	b942      	cbnz	r2, 800cf44 <__swsetup_r+0xa4>
 800cf32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cf36:	d1c5      	bne.n	800cec4 <__swsetup_r+0x24>
 800cf38:	bd38      	pop	{r3, r4, r5, pc}
 800cf3a:	0799      	lsls	r1, r3, #30
 800cf3c:	bf58      	it	pl
 800cf3e:	6962      	ldrpl	r2, [r4, #20]
 800cf40:	60a2      	str	r2, [r4, #8]
 800cf42:	e7f4      	b.n	800cf2e <__swsetup_r+0x8e>
 800cf44:	2000      	movs	r0, #0
 800cf46:	e7f7      	b.n	800cf38 <__swsetup_r+0x98>
 800cf48:	20000018 	.word	0x20000018

0800cf4c <_raise_r>:
 800cf4c:	291f      	cmp	r1, #31
 800cf4e:	b538      	push	{r3, r4, r5, lr}
 800cf50:	4605      	mov	r5, r0
 800cf52:	460c      	mov	r4, r1
 800cf54:	d904      	bls.n	800cf60 <_raise_r+0x14>
 800cf56:	2316      	movs	r3, #22
 800cf58:	6003      	str	r3, [r0, #0]
 800cf5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cf5e:	bd38      	pop	{r3, r4, r5, pc}
 800cf60:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cf62:	b112      	cbz	r2, 800cf6a <_raise_r+0x1e>
 800cf64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cf68:	b94b      	cbnz	r3, 800cf7e <_raise_r+0x32>
 800cf6a:	4628      	mov	r0, r5
 800cf6c:	f000 f830 	bl	800cfd0 <_getpid_r>
 800cf70:	4622      	mov	r2, r4
 800cf72:	4601      	mov	r1, r0
 800cf74:	4628      	mov	r0, r5
 800cf76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf7a:	f000 b817 	b.w	800cfac <_kill_r>
 800cf7e:	2b01      	cmp	r3, #1
 800cf80:	d00a      	beq.n	800cf98 <_raise_r+0x4c>
 800cf82:	1c59      	adds	r1, r3, #1
 800cf84:	d103      	bne.n	800cf8e <_raise_r+0x42>
 800cf86:	2316      	movs	r3, #22
 800cf88:	6003      	str	r3, [r0, #0]
 800cf8a:	2001      	movs	r0, #1
 800cf8c:	e7e7      	b.n	800cf5e <_raise_r+0x12>
 800cf8e:	2100      	movs	r1, #0
 800cf90:	4620      	mov	r0, r4
 800cf92:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cf96:	4798      	blx	r3
 800cf98:	2000      	movs	r0, #0
 800cf9a:	e7e0      	b.n	800cf5e <_raise_r+0x12>

0800cf9c <raise>:
 800cf9c:	4b02      	ldr	r3, [pc, #8]	@ (800cfa8 <raise+0xc>)
 800cf9e:	4601      	mov	r1, r0
 800cfa0:	6818      	ldr	r0, [r3, #0]
 800cfa2:	f7ff bfd3 	b.w	800cf4c <_raise_r>
 800cfa6:	bf00      	nop
 800cfa8:	20000018 	.word	0x20000018

0800cfac <_kill_r>:
 800cfac:	b538      	push	{r3, r4, r5, lr}
 800cfae:	2300      	movs	r3, #0
 800cfb0:	4d06      	ldr	r5, [pc, #24]	@ (800cfcc <_kill_r+0x20>)
 800cfb2:	4604      	mov	r4, r0
 800cfb4:	4608      	mov	r0, r1
 800cfb6:	4611      	mov	r1, r2
 800cfb8:	602b      	str	r3, [r5, #0]
 800cfba:	f7f6 f820 	bl	8002ffe <_kill>
 800cfbe:	1c43      	adds	r3, r0, #1
 800cfc0:	d102      	bne.n	800cfc8 <_kill_r+0x1c>
 800cfc2:	682b      	ldr	r3, [r5, #0]
 800cfc4:	b103      	cbz	r3, 800cfc8 <_kill_r+0x1c>
 800cfc6:	6023      	str	r3, [r4, #0]
 800cfc8:	bd38      	pop	{r3, r4, r5, pc}
 800cfca:	bf00      	nop
 800cfcc:	20000968 	.word	0x20000968

0800cfd0 <_getpid_r>:
 800cfd0:	f7f6 b80e 	b.w	8002ff0 <_getpid>

0800cfd4 <__swhatbuf_r>:
 800cfd4:	b570      	push	{r4, r5, r6, lr}
 800cfd6:	460c      	mov	r4, r1
 800cfd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfdc:	4615      	mov	r5, r2
 800cfde:	2900      	cmp	r1, #0
 800cfe0:	461e      	mov	r6, r3
 800cfe2:	b096      	sub	sp, #88	@ 0x58
 800cfe4:	da0c      	bge.n	800d000 <__swhatbuf_r+0x2c>
 800cfe6:	89a3      	ldrh	r3, [r4, #12]
 800cfe8:	2100      	movs	r1, #0
 800cfea:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cfee:	bf14      	ite	ne
 800cff0:	2340      	movne	r3, #64	@ 0x40
 800cff2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cff6:	2000      	movs	r0, #0
 800cff8:	6031      	str	r1, [r6, #0]
 800cffa:	602b      	str	r3, [r5, #0]
 800cffc:	b016      	add	sp, #88	@ 0x58
 800cffe:	bd70      	pop	{r4, r5, r6, pc}
 800d000:	466a      	mov	r2, sp
 800d002:	f000 f849 	bl	800d098 <_fstat_r>
 800d006:	2800      	cmp	r0, #0
 800d008:	dbed      	blt.n	800cfe6 <__swhatbuf_r+0x12>
 800d00a:	9901      	ldr	r1, [sp, #4]
 800d00c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d010:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d014:	4259      	negs	r1, r3
 800d016:	4159      	adcs	r1, r3
 800d018:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d01c:	e7eb      	b.n	800cff6 <__swhatbuf_r+0x22>

0800d01e <__smakebuf_r>:
 800d01e:	898b      	ldrh	r3, [r1, #12]
 800d020:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d022:	079d      	lsls	r5, r3, #30
 800d024:	4606      	mov	r6, r0
 800d026:	460c      	mov	r4, r1
 800d028:	d507      	bpl.n	800d03a <__smakebuf_r+0x1c>
 800d02a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d02e:	6023      	str	r3, [r4, #0]
 800d030:	6123      	str	r3, [r4, #16]
 800d032:	2301      	movs	r3, #1
 800d034:	6163      	str	r3, [r4, #20]
 800d036:	b003      	add	sp, #12
 800d038:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d03a:	466a      	mov	r2, sp
 800d03c:	ab01      	add	r3, sp, #4
 800d03e:	f7ff ffc9 	bl	800cfd4 <__swhatbuf_r>
 800d042:	9f00      	ldr	r7, [sp, #0]
 800d044:	4605      	mov	r5, r0
 800d046:	4639      	mov	r1, r7
 800d048:	4630      	mov	r0, r6
 800d04a:	f7fe fedb 	bl	800be04 <_malloc_r>
 800d04e:	b948      	cbnz	r0, 800d064 <__smakebuf_r+0x46>
 800d050:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d054:	059a      	lsls	r2, r3, #22
 800d056:	d4ee      	bmi.n	800d036 <__smakebuf_r+0x18>
 800d058:	f023 0303 	bic.w	r3, r3, #3
 800d05c:	f043 0302 	orr.w	r3, r3, #2
 800d060:	81a3      	strh	r3, [r4, #12]
 800d062:	e7e2      	b.n	800d02a <__smakebuf_r+0xc>
 800d064:	89a3      	ldrh	r3, [r4, #12]
 800d066:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d06a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d06e:	81a3      	strh	r3, [r4, #12]
 800d070:	9b01      	ldr	r3, [sp, #4]
 800d072:	6020      	str	r0, [r4, #0]
 800d074:	b15b      	cbz	r3, 800d08e <__smakebuf_r+0x70>
 800d076:	4630      	mov	r0, r6
 800d078:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d07c:	f000 f81e 	bl	800d0bc <_isatty_r>
 800d080:	b128      	cbz	r0, 800d08e <__smakebuf_r+0x70>
 800d082:	89a3      	ldrh	r3, [r4, #12]
 800d084:	f023 0303 	bic.w	r3, r3, #3
 800d088:	f043 0301 	orr.w	r3, r3, #1
 800d08c:	81a3      	strh	r3, [r4, #12]
 800d08e:	89a3      	ldrh	r3, [r4, #12]
 800d090:	431d      	orrs	r5, r3
 800d092:	81a5      	strh	r5, [r4, #12]
 800d094:	e7cf      	b.n	800d036 <__smakebuf_r+0x18>
	...

0800d098 <_fstat_r>:
 800d098:	b538      	push	{r3, r4, r5, lr}
 800d09a:	2300      	movs	r3, #0
 800d09c:	4d06      	ldr	r5, [pc, #24]	@ (800d0b8 <_fstat_r+0x20>)
 800d09e:	4604      	mov	r4, r0
 800d0a0:	4608      	mov	r0, r1
 800d0a2:	4611      	mov	r1, r2
 800d0a4:	602b      	str	r3, [r5, #0]
 800d0a6:	f7f6 f809 	bl	80030bc <_fstat>
 800d0aa:	1c43      	adds	r3, r0, #1
 800d0ac:	d102      	bne.n	800d0b4 <_fstat_r+0x1c>
 800d0ae:	682b      	ldr	r3, [r5, #0]
 800d0b0:	b103      	cbz	r3, 800d0b4 <_fstat_r+0x1c>
 800d0b2:	6023      	str	r3, [r4, #0]
 800d0b4:	bd38      	pop	{r3, r4, r5, pc}
 800d0b6:	bf00      	nop
 800d0b8:	20000968 	.word	0x20000968

0800d0bc <_isatty_r>:
 800d0bc:	b538      	push	{r3, r4, r5, lr}
 800d0be:	2300      	movs	r3, #0
 800d0c0:	4d05      	ldr	r5, [pc, #20]	@ (800d0d8 <_isatty_r+0x1c>)
 800d0c2:	4604      	mov	r4, r0
 800d0c4:	4608      	mov	r0, r1
 800d0c6:	602b      	str	r3, [r5, #0]
 800d0c8:	f7f6 f807 	bl	80030da <_isatty>
 800d0cc:	1c43      	adds	r3, r0, #1
 800d0ce:	d102      	bne.n	800d0d6 <_isatty_r+0x1a>
 800d0d0:	682b      	ldr	r3, [r5, #0]
 800d0d2:	b103      	cbz	r3, 800d0d6 <_isatty_r+0x1a>
 800d0d4:	6023      	str	r3, [r4, #0]
 800d0d6:	bd38      	pop	{r3, r4, r5, pc}
 800d0d8:	20000968 	.word	0x20000968

0800d0dc <atan2>:
 800d0dc:	f000 b800 	b.w	800d0e0 <__ieee754_atan2>

0800d0e0 <__ieee754_atan2>:
 800d0e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0e4:	4617      	mov	r7, r2
 800d0e6:	4690      	mov	r8, r2
 800d0e8:	4699      	mov	r9, r3
 800d0ea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800d0ee:	427b      	negs	r3, r7
 800d0f0:	f8df a184 	ldr.w	sl, [pc, #388]	@ 800d278 <__ieee754_atan2+0x198>
 800d0f4:	433b      	orrs	r3, r7
 800d0f6:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800d0fa:	4553      	cmp	r3, sl
 800d0fc:	4604      	mov	r4, r0
 800d0fe:	460d      	mov	r5, r1
 800d100:	d809      	bhi.n	800d116 <__ieee754_atan2+0x36>
 800d102:	4246      	negs	r6, r0
 800d104:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d108:	4306      	orrs	r6, r0
 800d10a:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800d10e:	4556      	cmp	r6, sl
 800d110:	468e      	mov	lr, r1
 800d112:	4683      	mov	fp, r0
 800d114:	d908      	bls.n	800d128 <__ieee754_atan2+0x48>
 800d116:	4642      	mov	r2, r8
 800d118:	464b      	mov	r3, r9
 800d11a:	4620      	mov	r0, r4
 800d11c:	4629      	mov	r1, r5
 800d11e:	f7f3 f825 	bl	800016c <__adddf3>
 800d122:	4604      	mov	r4, r0
 800d124:	460d      	mov	r5, r1
 800d126:	e016      	b.n	800d156 <__ieee754_atan2+0x76>
 800d128:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 800d12c:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800d130:	433e      	orrs	r6, r7
 800d132:	d103      	bne.n	800d13c <__ieee754_atan2+0x5c>
 800d134:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d138:	f000 b8a6 	b.w	800d288 <atan>
 800d13c:	ea4f 76a9 	mov.w	r6, r9, asr #30
 800d140:	f006 0602 	and.w	r6, r6, #2
 800d144:	ea53 0b0b 	orrs.w	fp, r3, fp
 800d148:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800d14c:	d107      	bne.n	800d15e <__ieee754_atan2+0x7e>
 800d14e:	2e02      	cmp	r6, #2
 800d150:	d064      	beq.n	800d21c <__ieee754_atan2+0x13c>
 800d152:	2e03      	cmp	r6, #3
 800d154:	d066      	beq.n	800d224 <__ieee754_atan2+0x144>
 800d156:	4620      	mov	r0, r4
 800d158:	4629      	mov	r1, r5
 800d15a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d15e:	4317      	orrs	r7, r2
 800d160:	d106      	bne.n	800d170 <__ieee754_atan2+0x90>
 800d162:	f1be 0f00 	cmp.w	lr, #0
 800d166:	db68      	blt.n	800d23a <__ieee754_atan2+0x15a>
 800d168:	a537      	add	r5, pc, #220	@ (adr r5, 800d248 <__ieee754_atan2+0x168>)
 800d16a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d16e:	e7f2      	b.n	800d156 <__ieee754_atan2+0x76>
 800d170:	4552      	cmp	r2, sl
 800d172:	d10f      	bne.n	800d194 <__ieee754_atan2+0xb4>
 800d174:	4293      	cmp	r3, r2
 800d176:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
 800d17a:	d107      	bne.n	800d18c <__ieee754_atan2+0xac>
 800d17c:	2e02      	cmp	r6, #2
 800d17e:	d855      	bhi.n	800d22c <__ieee754_atan2+0x14c>
 800d180:	4b3e      	ldr	r3, [pc, #248]	@ (800d27c <__ieee754_atan2+0x19c>)
 800d182:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d186:	e9d3 4500 	ldrd	r4, r5, [r3]
 800d18a:	e7e4      	b.n	800d156 <__ieee754_atan2+0x76>
 800d18c:	2e02      	cmp	r6, #2
 800d18e:	d851      	bhi.n	800d234 <__ieee754_atan2+0x154>
 800d190:	4b3b      	ldr	r3, [pc, #236]	@ (800d280 <__ieee754_atan2+0x1a0>)
 800d192:	e7f6      	b.n	800d182 <__ieee754_atan2+0xa2>
 800d194:	4553      	cmp	r3, sl
 800d196:	d0e4      	beq.n	800d162 <__ieee754_atan2+0x82>
 800d198:	1a9b      	subs	r3, r3, r2
 800d19a:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800d19e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d1a2:	da21      	bge.n	800d1e8 <__ieee754_atan2+0x108>
 800d1a4:	f1b9 0f00 	cmp.w	r9, #0
 800d1a8:	da01      	bge.n	800d1ae <__ieee754_atan2+0xce>
 800d1aa:	323c      	adds	r2, #60	@ 0x3c
 800d1ac:	db20      	blt.n	800d1f0 <__ieee754_atan2+0x110>
 800d1ae:	4642      	mov	r2, r8
 800d1b0:	464b      	mov	r3, r9
 800d1b2:	4620      	mov	r0, r4
 800d1b4:	4629      	mov	r1, r5
 800d1b6:	f7f3 fab9 	bl	800072c <__aeabi_ddiv>
 800d1ba:	f000 f9f5 	bl	800d5a8 <fabs>
 800d1be:	f000 f863 	bl	800d288 <atan>
 800d1c2:	4604      	mov	r4, r0
 800d1c4:	460d      	mov	r5, r1
 800d1c6:	2e01      	cmp	r6, #1
 800d1c8:	d015      	beq.n	800d1f6 <__ieee754_atan2+0x116>
 800d1ca:	2e02      	cmp	r6, #2
 800d1cc:	d017      	beq.n	800d1fe <__ieee754_atan2+0x11e>
 800d1ce:	2e00      	cmp	r6, #0
 800d1d0:	d0c1      	beq.n	800d156 <__ieee754_atan2+0x76>
 800d1d2:	a31f      	add	r3, pc, #124	@ (adr r3, 800d250 <__ieee754_atan2+0x170>)
 800d1d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1d8:	4620      	mov	r0, r4
 800d1da:	4629      	mov	r1, r5
 800d1dc:	f7f2 ffc4 	bl	8000168 <__aeabi_dsub>
 800d1e0:	a31d      	add	r3, pc, #116	@ (adr r3, 800d258 <__ieee754_atan2+0x178>)
 800d1e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1e6:	e016      	b.n	800d216 <__ieee754_atan2+0x136>
 800d1e8:	a517      	add	r5, pc, #92	@ (adr r5, 800d248 <__ieee754_atan2+0x168>)
 800d1ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d1ee:	e7ea      	b.n	800d1c6 <__ieee754_atan2+0xe6>
 800d1f0:	2400      	movs	r4, #0
 800d1f2:	2500      	movs	r5, #0
 800d1f4:	e7e7      	b.n	800d1c6 <__ieee754_atan2+0xe6>
 800d1f6:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800d1fa:	461d      	mov	r5, r3
 800d1fc:	e7ab      	b.n	800d156 <__ieee754_atan2+0x76>
 800d1fe:	a314      	add	r3, pc, #80	@ (adr r3, 800d250 <__ieee754_atan2+0x170>)
 800d200:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d204:	4620      	mov	r0, r4
 800d206:	4629      	mov	r1, r5
 800d208:	f7f2 ffae 	bl	8000168 <__aeabi_dsub>
 800d20c:	4602      	mov	r2, r0
 800d20e:	460b      	mov	r3, r1
 800d210:	a111      	add	r1, pc, #68	@ (adr r1, 800d258 <__ieee754_atan2+0x178>)
 800d212:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d216:	f7f2 ffa7 	bl	8000168 <__aeabi_dsub>
 800d21a:	e782      	b.n	800d122 <__ieee754_atan2+0x42>
 800d21c:	a50e      	add	r5, pc, #56	@ (adr r5, 800d258 <__ieee754_atan2+0x178>)
 800d21e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d222:	e798      	b.n	800d156 <__ieee754_atan2+0x76>
 800d224:	a50e      	add	r5, pc, #56	@ (adr r5, 800d260 <__ieee754_atan2+0x180>)
 800d226:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d22a:	e794      	b.n	800d156 <__ieee754_atan2+0x76>
 800d22c:	a50e      	add	r5, pc, #56	@ (adr r5, 800d268 <__ieee754_atan2+0x188>)
 800d22e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d232:	e790      	b.n	800d156 <__ieee754_atan2+0x76>
 800d234:	2400      	movs	r4, #0
 800d236:	2500      	movs	r5, #0
 800d238:	e78d      	b.n	800d156 <__ieee754_atan2+0x76>
 800d23a:	a50d      	add	r5, pc, #52	@ (adr r5, 800d270 <__ieee754_atan2+0x190>)
 800d23c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d240:	e789      	b.n	800d156 <__ieee754_atan2+0x76>
 800d242:	bf00      	nop
 800d244:	f3af 8000 	nop.w
 800d248:	54442d18 	.word	0x54442d18
 800d24c:	3ff921fb 	.word	0x3ff921fb
 800d250:	33145c07 	.word	0x33145c07
 800d254:	3ca1a626 	.word	0x3ca1a626
 800d258:	54442d18 	.word	0x54442d18
 800d25c:	400921fb 	.word	0x400921fb
 800d260:	54442d18 	.word	0x54442d18
 800d264:	c00921fb 	.word	0xc00921fb
 800d268:	54442d18 	.word	0x54442d18
 800d26c:	3fe921fb 	.word	0x3fe921fb
 800d270:	54442d18 	.word	0x54442d18
 800d274:	bff921fb 	.word	0xbff921fb
 800d278:	7ff00000 	.word	0x7ff00000
 800d27c:	0800d990 	.word	0x0800d990
 800d280:	0800d978 	.word	0x0800d978
 800d284:	00000000 	.word	0x00000000

0800d288 <atan>:
 800d288:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d28c:	4bbc      	ldr	r3, [pc, #752]	@ (800d580 <atan+0x2f8>)
 800d28e:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800d292:	429e      	cmp	r6, r3
 800d294:	4604      	mov	r4, r0
 800d296:	460d      	mov	r5, r1
 800d298:	468b      	mov	fp, r1
 800d29a:	d918      	bls.n	800d2ce <atan+0x46>
 800d29c:	4bb9      	ldr	r3, [pc, #740]	@ (800d584 <atan+0x2fc>)
 800d29e:	429e      	cmp	r6, r3
 800d2a0:	d801      	bhi.n	800d2a6 <atan+0x1e>
 800d2a2:	d109      	bne.n	800d2b8 <atan+0x30>
 800d2a4:	b140      	cbz	r0, 800d2b8 <atan+0x30>
 800d2a6:	4622      	mov	r2, r4
 800d2a8:	462b      	mov	r3, r5
 800d2aa:	4620      	mov	r0, r4
 800d2ac:	4629      	mov	r1, r5
 800d2ae:	f7f2 ff5d 	bl	800016c <__adddf3>
 800d2b2:	4604      	mov	r4, r0
 800d2b4:	460d      	mov	r5, r1
 800d2b6:	e006      	b.n	800d2c6 <atan+0x3e>
 800d2b8:	f1bb 0f00 	cmp.w	fp, #0
 800d2bc:	f340 8123 	ble.w	800d506 <atan+0x27e>
 800d2c0:	a593      	add	r5, pc, #588	@ (adr r5, 800d510 <atan+0x288>)
 800d2c2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d2c6:	4620      	mov	r0, r4
 800d2c8:	4629      	mov	r1, r5
 800d2ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2ce:	4bae      	ldr	r3, [pc, #696]	@ (800d588 <atan+0x300>)
 800d2d0:	429e      	cmp	r6, r3
 800d2d2:	d811      	bhi.n	800d2f8 <atan+0x70>
 800d2d4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800d2d8:	429e      	cmp	r6, r3
 800d2da:	d80a      	bhi.n	800d2f2 <atan+0x6a>
 800d2dc:	a38e      	add	r3, pc, #568	@ (adr r3, 800d518 <atan+0x290>)
 800d2de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2e2:	f7f2 ff43 	bl	800016c <__adddf3>
 800d2e6:	2200      	movs	r2, #0
 800d2e8:	4ba8      	ldr	r3, [pc, #672]	@ (800d58c <atan+0x304>)
 800d2ea:	f7f3 fb85 	bl	80009f8 <__aeabi_dcmpgt>
 800d2ee:	2800      	cmp	r0, #0
 800d2f0:	d1e9      	bne.n	800d2c6 <atan+0x3e>
 800d2f2:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800d2f6:	e027      	b.n	800d348 <atan+0xc0>
 800d2f8:	f000 f956 	bl	800d5a8 <fabs>
 800d2fc:	4ba4      	ldr	r3, [pc, #656]	@ (800d590 <atan+0x308>)
 800d2fe:	4604      	mov	r4, r0
 800d300:	429e      	cmp	r6, r3
 800d302:	460d      	mov	r5, r1
 800d304:	f200 80b8 	bhi.w	800d478 <atan+0x1f0>
 800d308:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800d30c:	429e      	cmp	r6, r3
 800d30e:	f200 809c 	bhi.w	800d44a <atan+0x1c2>
 800d312:	4602      	mov	r2, r0
 800d314:	460b      	mov	r3, r1
 800d316:	f7f2 ff29 	bl	800016c <__adddf3>
 800d31a:	2200      	movs	r2, #0
 800d31c:	4b9b      	ldr	r3, [pc, #620]	@ (800d58c <atan+0x304>)
 800d31e:	f7f2 ff23 	bl	8000168 <__aeabi_dsub>
 800d322:	2200      	movs	r2, #0
 800d324:	4606      	mov	r6, r0
 800d326:	460f      	mov	r7, r1
 800d328:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d32c:	4620      	mov	r0, r4
 800d32e:	4629      	mov	r1, r5
 800d330:	f7f2 ff1c 	bl	800016c <__adddf3>
 800d334:	4602      	mov	r2, r0
 800d336:	460b      	mov	r3, r1
 800d338:	4630      	mov	r0, r6
 800d33a:	4639      	mov	r1, r7
 800d33c:	f7f3 f9f6 	bl	800072c <__aeabi_ddiv>
 800d340:	f04f 0a00 	mov.w	sl, #0
 800d344:	4604      	mov	r4, r0
 800d346:	460d      	mov	r5, r1
 800d348:	4622      	mov	r2, r4
 800d34a:	462b      	mov	r3, r5
 800d34c:	4620      	mov	r0, r4
 800d34e:	4629      	mov	r1, r5
 800d350:	f7f3 f8c2 	bl	80004d8 <__aeabi_dmul>
 800d354:	4602      	mov	r2, r0
 800d356:	460b      	mov	r3, r1
 800d358:	4680      	mov	r8, r0
 800d35a:	4689      	mov	r9, r1
 800d35c:	f7f3 f8bc 	bl	80004d8 <__aeabi_dmul>
 800d360:	a36f      	add	r3, pc, #444	@ (adr r3, 800d520 <atan+0x298>)
 800d362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d366:	4606      	mov	r6, r0
 800d368:	460f      	mov	r7, r1
 800d36a:	f7f3 f8b5 	bl	80004d8 <__aeabi_dmul>
 800d36e:	a36e      	add	r3, pc, #440	@ (adr r3, 800d528 <atan+0x2a0>)
 800d370:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d374:	f7f2 fefa 	bl	800016c <__adddf3>
 800d378:	4632      	mov	r2, r6
 800d37a:	463b      	mov	r3, r7
 800d37c:	f7f3 f8ac 	bl	80004d8 <__aeabi_dmul>
 800d380:	a36b      	add	r3, pc, #428	@ (adr r3, 800d530 <atan+0x2a8>)
 800d382:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d386:	f7f2 fef1 	bl	800016c <__adddf3>
 800d38a:	4632      	mov	r2, r6
 800d38c:	463b      	mov	r3, r7
 800d38e:	f7f3 f8a3 	bl	80004d8 <__aeabi_dmul>
 800d392:	a369      	add	r3, pc, #420	@ (adr r3, 800d538 <atan+0x2b0>)
 800d394:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d398:	f7f2 fee8 	bl	800016c <__adddf3>
 800d39c:	4632      	mov	r2, r6
 800d39e:	463b      	mov	r3, r7
 800d3a0:	f7f3 f89a 	bl	80004d8 <__aeabi_dmul>
 800d3a4:	a366      	add	r3, pc, #408	@ (adr r3, 800d540 <atan+0x2b8>)
 800d3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3aa:	f7f2 fedf 	bl	800016c <__adddf3>
 800d3ae:	4632      	mov	r2, r6
 800d3b0:	463b      	mov	r3, r7
 800d3b2:	f7f3 f891 	bl	80004d8 <__aeabi_dmul>
 800d3b6:	a364      	add	r3, pc, #400	@ (adr r3, 800d548 <atan+0x2c0>)
 800d3b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3bc:	f7f2 fed6 	bl	800016c <__adddf3>
 800d3c0:	4642      	mov	r2, r8
 800d3c2:	464b      	mov	r3, r9
 800d3c4:	f7f3 f888 	bl	80004d8 <__aeabi_dmul>
 800d3c8:	a361      	add	r3, pc, #388	@ (adr r3, 800d550 <atan+0x2c8>)
 800d3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ce:	4680      	mov	r8, r0
 800d3d0:	4689      	mov	r9, r1
 800d3d2:	4630      	mov	r0, r6
 800d3d4:	4639      	mov	r1, r7
 800d3d6:	f7f3 f87f 	bl	80004d8 <__aeabi_dmul>
 800d3da:	a35f      	add	r3, pc, #380	@ (adr r3, 800d558 <atan+0x2d0>)
 800d3dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e0:	f7f2 fec2 	bl	8000168 <__aeabi_dsub>
 800d3e4:	4632      	mov	r2, r6
 800d3e6:	463b      	mov	r3, r7
 800d3e8:	f7f3 f876 	bl	80004d8 <__aeabi_dmul>
 800d3ec:	a35c      	add	r3, pc, #368	@ (adr r3, 800d560 <atan+0x2d8>)
 800d3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3f2:	f7f2 feb9 	bl	8000168 <__aeabi_dsub>
 800d3f6:	4632      	mov	r2, r6
 800d3f8:	463b      	mov	r3, r7
 800d3fa:	f7f3 f86d 	bl	80004d8 <__aeabi_dmul>
 800d3fe:	a35a      	add	r3, pc, #360	@ (adr r3, 800d568 <atan+0x2e0>)
 800d400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d404:	f7f2 feb0 	bl	8000168 <__aeabi_dsub>
 800d408:	4632      	mov	r2, r6
 800d40a:	463b      	mov	r3, r7
 800d40c:	f7f3 f864 	bl	80004d8 <__aeabi_dmul>
 800d410:	a357      	add	r3, pc, #348	@ (adr r3, 800d570 <atan+0x2e8>)
 800d412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d416:	f7f2 fea7 	bl	8000168 <__aeabi_dsub>
 800d41a:	4632      	mov	r2, r6
 800d41c:	463b      	mov	r3, r7
 800d41e:	f7f3 f85b 	bl	80004d8 <__aeabi_dmul>
 800d422:	4602      	mov	r2, r0
 800d424:	460b      	mov	r3, r1
 800d426:	4640      	mov	r0, r8
 800d428:	4649      	mov	r1, r9
 800d42a:	f7f2 fe9f 	bl	800016c <__adddf3>
 800d42e:	4622      	mov	r2, r4
 800d430:	462b      	mov	r3, r5
 800d432:	f7f3 f851 	bl	80004d8 <__aeabi_dmul>
 800d436:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 800d43a:	4602      	mov	r2, r0
 800d43c:	460b      	mov	r3, r1
 800d43e:	d144      	bne.n	800d4ca <atan+0x242>
 800d440:	4620      	mov	r0, r4
 800d442:	4629      	mov	r1, r5
 800d444:	f7f2 fe90 	bl	8000168 <__aeabi_dsub>
 800d448:	e733      	b.n	800d2b2 <atan+0x2a>
 800d44a:	2200      	movs	r2, #0
 800d44c:	4b4f      	ldr	r3, [pc, #316]	@ (800d58c <atan+0x304>)
 800d44e:	f7f2 fe8b 	bl	8000168 <__aeabi_dsub>
 800d452:	2200      	movs	r2, #0
 800d454:	4606      	mov	r6, r0
 800d456:	460f      	mov	r7, r1
 800d458:	4620      	mov	r0, r4
 800d45a:	4629      	mov	r1, r5
 800d45c:	4b4b      	ldr	r3, [pc, #300]	@ (800d58c <atan+0x304>)
 800d45e:	f7f2 fe85 	bl	800016c <__adddf3>
 800d462:	4602      	mov	r2, r0
 800d464:	460b      	mov	r3, r1
 800d466:	4630      	mov	r0, r6
 800d468:	4639      	mov	r1, r7
 800d46a:	f7f3 f95f 	bl	800072c <__aeabi_ddiv>
 800d46e:	f04f 0a01 	mov.w	sl, #1
 800d472:	4604      	mov	r4, r0
 800d474:	460d      	mov	r5, r1
 800d476:	e767      	b.n	800d348 <atan+0xc0>
 800d478:	4b46      	ldr	r3, [pc, #280]	@ (800d594 <atan+0x30c>)
 800d47a:	429e      	cmp	r6, r3
 800d47c:	d21a      	bcs.n	800d4b4 <atan+0x22c>
 800d47e:	2200      	movs	r2, #0
 800d480:	4b45      	ldr	r3, [pc, #276]	@ (800d598 <atan+0x310>)
 800d482:	f7f2 fe71 	bl	8000168 <__aeabi_dsub>
 800d486:	2200      	movs	r2, #0
 800d488:	4606      	mov	r6, r0
 800d48a:	460f      	mov	r7, r1
 800d48c:	4620      	mov	r0, r4
 800d48e:	4629      	mov	r1, r5
 800d490:	4b41      	ldr	r3, [pc, #260]	@ (800d598 <atan+0x310>)
 800d492:	f7f3 f821 	bl	80004d8 <__aeabi_dmul>
 800d496:	2200      	movs	r2, #0
 800d498:	4b3c      	ldr	r3, [pc, #240]	@ (800d58c <atan+0x304>)
 800d49a:	f7f2 fe67 	bl	800016c <__adddf3>
 800d49e:	4602      	mov	r2, r0
 800d4a0:	460b      	mov	r3, r1
 800d4a2:	4630      	mov	r0, r6
 800d4a4:	4639      	mov	r1, r7
 800d4a6:	f7f3 f941 	bl	800072c <__aeabi_ddiv>
 800d4aa:	f04f 0a02 	mov.w	sl, #2
 800d4ae:	4604      	mov	r4, r0
 800d4b0:	460d      	mov	r5, r1
 800d4b2:	e749      	b.n	800d348 <atan+0xc0>
 800d4b4:	4602      	mov	r2, r0
 800d4b6:	460b      	mov	r3, r1
 800d4b8:	2000      	movs	r0, #0
 800d4ba:	4938      	ldr	r1, [pc, #224]	@ (800d59c <atan+0x314>)
 800d4bc:	f7f3 f936 	bl	800072c <__aeabi_ddiv>
 800d4c0:	f04f 0a03 	mov.w	sl, #3
 800d4c4:	4604      	mov	r4, r0
 800d4c6:	460d      	mov	r5, r1
 800d4c8:	e73e      	b.n	800d348 <atan+0xc0>
 800d4ca:	4b35      	ldr	r3, [pc, #212]	@ (800d5a0 <atan+0x318>)
 800d4cc:	4e35      	ldr	r6, [pc, #212]	@ (800d5a4 <atan+0x31c>)
 800d4ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4d6:	f7f2 fe47 	bl	8000168 <__aeabi_dsub>
 800d4da:	4622      	mov	r2, r4
 800d4dc:	462b      	mov	r3, r5
 800d4de:	f7f2 fe43 	bl	8000168 <__aeabi_dsub>
 800d4e2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800d4e6:	4602      	mov	r2, r0
 800d4e8:	460b      	mov	r3, r1
 800d4ea:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d4ee:	f7f2 fe3b 	bl	8000168 <__aeabi_dsub>
 800d4f2:	f1bb 0f00 	cmp.w	fp, #0
 800d4f6:	4604      	mov	r4, r0
 800d4f8:	460d      	mov	r5, r1
 800d4fa:	f6bf aee4 	bge.w	800d2c6 <atan+0x3e>
 800d4fe:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d502:	461d      	mov	r5, r3
 800d504:	e6df      	b.n	800d2c6 <atan+0x3e>
 800d506:	a51c      	add	r5, pc, #112	@ (adr r5, 800d578 <atan+0x2f0>)
 800d508:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d50c:	e6db      	b.n	800d2c6 <atan+0x3e>
 800d50e:	bf00      	nop
 800d510:	54442d18 	.word	0x54442d18
 800d514:	3ff921fb 	.word	0x3ff921fb
 800d518:	8800759c 	.word	0x8800759c
 800d51c:	7e37e43c 	.word	0x7e37e43c
 800d520:	e322da11 	.word	0xe322da11
 800d524:	3f90ad3a 	.word	0x3f90ad3a
 800d528:	24760deb 	.word	0x24760deb
 800d52c:	3fa97b4b 	.word	0x3fa97b4b
 800d530:	a0d03d51 	.word	0xa0d03d51
 800d534:	3fb10d66 	.word	0x3fb10d66
 800d538:	c54c206e 	.word	0xc54c206e
 800d53c:	3fb745cd 	.word	0x3fb745cd
 800d540:	920083ff 	.word	0x920083ff
 800d544:	3fc24924 	.word	0x3fc24924
 800d548:	5555550d 	.word	0x5555550d
 800d54c:	3fd55555 	.word	0x3fd55555
 800d550:	2c6a6c2f 	.word	0x2c6a6c2f
 800d554:	bfa2b444 	.word	0xbfa2b444
 800d558:	52defd9a 	.word	0x52defd9a
 800d55c:	3fadde2d 	.word	0x3fadde2d
 800d560:	af749a6d 	.word	0xaf749a6d
 800d564:	3fb3b0f2 	.word	0x3fb3b0f2
 800d568:	fe231671 	.word	0xfe231671
 800d56c:	3fbc71c6 	.word	0x3fbc71c6
 800d570:	9998ebc4 	.word	0x9998ebc4
 800d574:	3fc99999 	.word	0x3fc99999
 800d578:	54442d18 	.word	0x54442d18
 800d57c:	bff921fb 	.word	0xbff921fb
 800d580:	440fffff 	.word	0x440fffff
 800d584:	7ff00000 	.word	0x7ff00000
 800d588:	3fdbffff 	.word	0x3fdbffff
 800d58c:	3ff00000 	.word	0x3ff00000
 800d590:	3ff2ffff 	.word	0x3ff2ffff
 800d594:	40038000 	.word	0x40038000
 800d598:	3ff80000 	.word	0x3ff80000
 800d59c:	bff00000 	.word	0xbff00000
 800d5a0:	0800d9a8 	.word	0x0800d9a8
 800d5a4:	0800d9c8 	.word	0x0800d9c8

0800d5a8 <fabs>:
 800d5a8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d5ac:	4619      	mov	r1, r3
 800d5ae:	4770      	bx	lr

0800d5b0 <_init>:
 800d5b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5b2:	bf00      	nop
 800d5b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5b6:	bc08      	pop	{r3}
 800d5b8:	469e      	mov	lr, r3
 800d5ba:	4770      	bx	lr

0800d5bc <_fini>:
 800d5bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5be:	bf00      	nop
 800d5c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5c2:	bc08      	pop	{r3}
 800d5c4:	469e      	mov	lr, r3
 800d5c6:	4770      	bx	lr
