/*
 * registers.h -- CLSIC register definitions
 *
 * Copyright 2017 CirrusLogic, Inc.
 *
 * Author: Simon Trimmer <simont@opensource.cirrus.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef CIRRUS_CLSIC_REGISTERS_H
#define CIRRUS_CLSIC_REGISTERS_H

#include <linux/mfd/tacna/registers.h>

#define CLSIC_DEVID					TACNA_DEVID
#define CLSIC_SOFTWARE_RESET_CODE			0x5A000000

/* the firmware update bit is defined as bit 8 of the SCP GPR RX_A register */
#define CLSIC_FW_UPDATE_REG				0x200400
#define CLSIC_FW_UPDATE_BIT				0x00000100

#define CLSIC_FIFO1_RX					0x208000
#define CLSIC_FIFO1_STS					0x200404
#define CLSIC_FIFO1_STS_TX_FIFO_NOT_EMPTY		0x00000020

#define CLSIC_FIFO1_TX_SOUNDWIRE			0x210000
#define CLSIC_FIFO1_TX_SLIMBUS				0x210000
#define CLSIC_FIFO1_TX_SPI				0x218000

/*
 * Due to the register size of the SCP there is an explicit maximum transfer
 * size and transfers greater than this will need to be split into multiple bus
 * writes.
 */
#define CLSIC_FIFO_TRANSACTION_MAX		(32 * 1024)

/*
 * The fifo width is 32 bits and all accesses must be aligned in start and
 * length, however bulk messages may report partial word sizes in bulk_sz.
 *
 * The sender will pad these transfers with additional bytes that the receiver
 * will need to read and discard.
 */
#define CLSIC_BULKSZ_ROUNDUP(val)		(((val) + 3) & 0xfffffffc)

/*
 *  The last defined register is actually
 *  PROC1_BIOMET_XPAND_RSRC3_END but if we read beyond this GIC register then
 *  we start interfering with the operation of the device.
 */
#define CLSIC_TOP_REGISTER				0x11407000

/* TODO: probably a good idea to undef any aliasing tacna defines */

#define CLSIC_IRQN_PAD_CTRL				0x1044
#define CLSIC_ASRC2_IN1L_INPUT1				0x8900
#define CLSIC_ASRC2_IN1R_INPUT1				0x8910
#define CLSIC_ASRC2_IN2L_INPUT1				0x8920
#define CLSIC_ASRC2_IN2R_INPUT1				0x8930
#define CLSIC_DSP2_XM_SRAM_IBUS_SETUP_0			0x17108
#define CLSIC_DSP2_XM_SRAM_IBUS_PSD_1			0x1710c
#define CLSIC_DSP2_XM_SRAM_IBUS_RET_1			0x17110
#define CLSIC_DSP2_XM_SRAM_IBUS_NAP_1			0x17114
#define CLSIC_DSP2_YM_SRAM_IBUS_SETUP_0			0x17118
#define CLSIC_DSP2_YM_SRAM_IBUS_PSD_1			0x1711c
#define CLSIC_DSP2_YM_SRAM_IBUS_RET_1			0x17120
#define CLSIC_DSP2_YM_SRAM_IBUS_NAP_1			0x17124
#define CLSIC_DSP2_PM_SRAM_IBUS_SETUP_0			0x17128
#define CLSIC_DSP2_PM_SRAM_IBUS_PSD_1			0x1712c
#define CLSIC_DSP2_PM_SRAM_IBUS_RET_1			0x17130
#define CLSIC_DSP2_PM_SRAM_IBUS_NAP_1			0x17134
#define CLSIC_DSP2_PWR_CTRL				0x17218
#define CLSIC_SCRATCH_1					0x17518
#define CLSIC_IRQ2_STS1					0x18490
#define CLSIC_IRQ2_STS2					0x18494
#define CLSIC_IRQ2_STS5					0x184a0
#define CLSIC_IRQ2_STS6					0x184a4
#define CLSIC_IRQ2_STS7					0x184a8
#define CLSIC_IRQ2_STS9					0x184b0
#define CLSIC_IRQ2_STS10				0x184b4
#define CLSIC_IRQ2_STS11				0x184b8
#define CLSIC_IRQ2_STS12				0x184bc
#define CLSIC_IRQ2_STS13				0x184c0
#define CLSIC_IRQ2_STS14				0x184c4
#define CLSIC_IRQ2_STS15				0x184c8
#define CLSIC_IRQ2_STS17				0x184d0
#define CLSIC_MCU_PRAM0					0x4a000
#define CLSIC_MCU_PRAM4095				0x4dffc
#define CLSIC_SLIMBUS_RX9_START_ADDR			0x109008
#define CLSIC_SLIMBUS_RX9_PORTS				0x10900c
#define CLSIC_SLIMBUS_RX9_PORT_STATUS			0x109010
#define CLSIC_SLIMBUS_RX10_START_ADDR			0x109014
#define CLSIC_SLIMBUS_RX10_PORTS			0x109018
#define CLSIC_SLIMBUS_RX10_PORT_STATUS			0x10901c
#define CLSIC_SLIMBUS_RX11_START_ADDR			0x109020
#define CLSIC_SLIMBUS_RX11_PORTS			0x109024
#define CLSIC_SLIMBUS_RX11_PORT_STATUS			0x109028
#define CLSIC_SLIMBUS_TX9_START_ADDR			0x10902c
#define CLSIC_SLIMBUS_TX9_PORTS				0x109030
#define CLSIC_SLIMBUS_TX9_PORT_STATUS			0x109034
#define CLSIC_SLIMBUS_TX10_START_ADDR			0x109038
#define CLSIC_SLIMBUS_TX10_PORTS			0x10903c
#define CLSIC_SLIMBUS_TX10_PORT_STATUS			0x109040
#define CLSIC_SLIMBUS_TX11_START_ADDR			0x109044
#define CLSIC_SLIMBUS_TX11_PORTS			0x109048
#define CLSIC_SLIMBUS_TX11_PORT_STATUS			0x10904c

/* (0x1040) SOUNDWIRE_CTRL */
#define CLSIC_SWIRE_CLK_PU				0x00200000
#define CLSIC_SWIRE_CLK_PU_MASK				0x00200000
#define CLSIC_SWIRE_CLK_PU_SHIFT				21
#define CLSIC_SWIRE_CLK_PU_WIDTH				 1
#define CLSIC_SWIRE_CLK_PD				0x00100000
#define CLSIC_SWIRE_CLK_PD_MASK				0x00100000
#define CLSIC_SWIRE_CLK_PD_SHIFT				20
#define CLSIC_SWIRE_CLK_PD_WIDTH				 1
#define CLSIC_SWIRE_DATA0_PU				0x00080000
#define CLSIC_SWIRE_DATA0_PU_MASK			0x00080000
#define CLSIC_SWIRE_DATA0_PU_SHIFT				19
#define CLSIC_SWIRE_DATA0_PU_WIDTH				 1
#define CLSIC_SWIRE_DATA0_PD				0x00040000
#define CLSIC_SWIRE_DATA0_PD_MASK			0x00040000
#define CLSIC_SWIRE_DATA0_PD_SHIFT				18
#define CLSIC_SWIRE_DATA0_PD_WIDTH				 1
#define CLSIC_SWIRE_DATA1_PU				0x00020000
#define CLSIC_SWIRE_DATA1_PU_MASK			0x00020000
#define CLSIC_SWIRE_DATA1_PU_SHIFT				17
#define CLSIC_SWIRE_DATA1_PU_WIDTH				 1
#define CLSIC_SWIRE_DATA1_PD				0x00010000
#define CLSIC_SWIRE_DATA1_PD_MASK			0x00010000
#define CLSIC_SWIRE_DATA1_PD_SHIFT				16
#define CLSIC_SWIRE_DATA1_PD_WIDTH				 1
#define CLSIC_SWIRE_DATA1_SLEW_TEST_MASK		0x00006000
#define CLSIC_SWIRE_DATA1_SLEW_TEST_SHIFT			13
#define CLSIC_SWIRE_DATA1_SLEW_TEST_WIDTH			 2
#define CLSIC_SWIRE_DATA1_TZD_CTRL_MASK			0x00001c00
#define CLSIC_SWIRE_DATA1_TZD_CTRL_SHIFT			10
#define CLSIC_SWIRE_DATA1_TZD_CTRL_WIDTH			 3
#define CLSIC_SWIRE_DATA1_SLEW_CTRL_MASK		0x00000300
#define CLSIC_SWIRE_DATA1_SLEW_CTRL_SHIFT			 8
#define CLSIC_SWIRE_DATA1_SLEW_CTRL_WIDTH			 2
#define CLSIC_SWIRE_DATA0_SLEW_TEST_MASK		0x00000060
#define CLSIC_SWIRE_DATA0_SLEW_TEST_SHIFT			 5
#define CLSIC_SWIRE_DATA0_SLEW_TEST_WIDTH			 2
#define CLSIC_SWIRE_DATA0_TZD_CTRL_MASK			0x0000001c
#define CLSIC_SWIRE_DATA0_TZD_CTRL_SHIFT			 2
#define CLSIC_SWIRE_DATA0_TZD_CTRL_WIDTH			 3
#define CLSIC_SWIRE_DATA0_SLEW_CTRL_MASK		0x00000003
#define CLSIC_SWIRE_DATA0_SLEW_CTRL_SHIFT			 0
#define CLSIC_SWIRE_DATA0_SLEW_CTRL_WIDTH			 2

/* (0x1044) IRQN_PAD_CTRL */
#define CLSIC_IRQN_DRV_STR_MASK				0x00000300
#define CLSIC_IRQN_DRV_STR_SHIFT				 8
#define CLSIC_IRQN_DRV_STR_WIDTH				 2
#define CLSIC_IRQN_PU					0x00000008
#define CLSIC_IRQN_PU_MASK				0x00000008
#define CLSIC_IRQN_PU_SHIFT					 3
#define CLSIC_IRQN_PU_WIDTH					 1
#define CLSIC_IRQ_B_POL					0x00000004
#define CLSIC_IRQ_B_POL_MASK				0x00000004
#define CLSIC_IRQ_B_POL_SHIFT					 2
#define CLSIC_IRQ_B_POL_WIDTH					 1
#define CLSIC_IRQ_B_OP_CFG				0x00000002
#define CLSIC_IRQ_B_OP_CFG_MASK				0x00000002
#define CLSIC_IRQ_B_OP_CFG_SHIFT				 1
#define CLSIC_IRQ_B_OP_CFG_WIDTH				 1
#define CLSIC_IM_IRQ					0x00000001
#define CLSIC_IM_IRQ_MASK				0x00000001
#define CLSIC_IM_IRQ_SHIFT					 0
#define CLSIC_IM_IRQ_WIDTH					 1

/* (0x17218) DSP2_PWR_CTRL */
#define CLSIC_DSP2_RST_N				0x00000004
#define CLSIC_DSP2_RST_N_MASK				0x00000004
#define CLSIC_DSP2_RST_N_SHIFT					 2
#define CLSIC_DSP2_RST_N_WIDTH					 1
#define CLSIC_DSP2_SHUTOFF				0x00000002
#define CLSIC_DSP2_SHUTOFF_MASK				0x00000002
#define CLSIC_DSP2_SHUTOFF_SHIFT				 1
#define CLSIC_DSP2_SHUTOFF_WIDTH				 1
#define CLSIC_DSP2_ISOLATE_ENABLE			0x00000001
#define CLSIC_DSP2_ISOLATE_ENABLE_MASK			0x00000001
#define CLSIC_DSP2_ISOLATE_ENABLE_SHIFT				 0
#define CLSIC_DSP2_ISOLATE_ENABLE_WIDTH				 1

/* (0x17518) SCRATCH_1 */
#define CLSIC_SCRATCH_1_MASK				0xffffffff
#define CLSIC_SCRATCH_1_SHIFT					 0
#define CLSIC_SCRATCH_1_WIDTH					32

/* (0x18490) IRQ2_STS1 */
#define CLSIC_DSPCLK_ERR_STS2				0x00001000
#define CLSIC_DSPCLK_ERR_STS2_MASK			0x00001000
#define CLSIC_DSPCLK_ERR_STS2_SHIFT				12
#define CLSIC_DSPCLK_ERR_STS2_WIDTH				 1
#define CLSIC_ASYNCCLK_ERR_STS2				0x00000800
#define CLSIC_ASYNCCLK_ERR_STS2_MASK			0x00000800
#define CLSIC_ASYNCCLK_ERR_STS2_SHIFT				11
#define CLSIC_ASYNCCLK_ERR_STS2_WIDTH				 1
#define CLSIC_SYSCLK_ERR_STS2				0x00000400
#define CLSIC_SYSCLK_ERR_STS2_MASK			0x00000400
#define CLSIC_SYSCLK_ERR_STS2_SHIFT				10
#define CLSIC_SYSCLK_ERR_STS2_WIDTH				 1
#define CLSIC_CTRLIF_ERR_STS2				0x00000200
#define CLSIC_CTRLIF_ERR_STS2_MASK			0x00000200
#define CLSIC_CTRLIF_ERR_STS2_SHIFT				 9
#define CLSIC_CTRLIF_ERR_STS2_WIDTH				 1

/* (0x18494) IRQ2_STS2 */
#define CLSIC_CPF1_IRQ_ERR_STS2				0x00000200
#define CLSIC_CPF1_IRQ_ERR_STS2_MASK			0x00000200
#define CLSIC_CPF1_IRQ_ERR_STS2_SHIFT				 9
#define CLSIC_CPF1_IRQ_ERR_STS2_WIDTH				 1

/* (0x184a0) IRQ2_STS5 */
#define CLSIC_US1_ACT_DET_STS2				0x00400000
#define CLSIC_US1_ACT_DET_STS2_MASK			0x00400000
#define CLSIC_US1_ACT_DET_STS2_SHIFT				22
#define CLSIC_US1_ACT_DET_STS2_WIDTH				 1
#define CLSIC_INPUTS_SIG_DET_STS2			0x00100000
#define CLSIC_INPUTS_SIG_DET_STS2_MASK			0x00100000
#define CLSIC_INPUTS_SIG_DET_STS2_SHIFT				20
#define CLSIC_INPUTS_SIG_DET_STS2_WIDTH				 1
#define CLSIC_DRC2_SIG_DET_STS2				0x00040000
#define CLSIC_DRC2_SIG_DET_STS2_MASK			0x00040000
#define CLSIC_DRC2_SIG_DET_STS2_SHIFT				18
#define CLSIC_DRC2_SIG_DET_STS2_WIDTH				 1
#define CLSIC_DRC1_SIG_DET_STS2				0x00010000
#define CLSIC_DRC1_SIG_DET_STS2_MASK			0x00010000
#define CLSIC_DRC1_SIG_DET_STS2_SHIFT				16
#define CLSIC_DRC1_SIG_DET_STS2_WIDTH				 1

/* (0x184a4) IRQ2_STS6 */
#define CLSIC_FLL3_REF_LOST_STS2			0x00000400
#define CLSIC_FLL3_REF_LOST_STS2_MASK			0x00000400
#define CLSIC_FLL3_REF_LOST_STS2_SHIFT				10
#define CLSIC_FLL3_REF_LOST_STS2_WIDTH				 1
#define CLSIC_FLL2_REF_LOST_STS2			0x00000200
#define CLSIC_FLL2_REF_LOST_STS2_MASK			0x00000200
#define CLSIC_FLL2_REF_LOST_STS2_SHIFT				 9
#define CLSIC_FLL2_REF_LOST_STS2_WIDTH				 1
#define CLSIC_FLL1_REF_LOST_STS2			0x00000100
#define CLSIC_FLL1_REF_LOST_STS2_MASK			0x00000100
#define CLSIC_FLL1_REF_LOST_STS2_SHIFT				 8
#define CLSIC_FLL1_REF_LOST_STS2_WIDTH				 1
#define CLSIC_FLL3_LOCK_STS2				0x00000010
#define CLSIC_FLL3_LOCK_STS2_MASK			0x00000010
#define CLSIC_FLL3_LOCK_STS2_SHIFT				 4
#define CLSIC_FLL3_LOCK_STS2_WIDTH				 1
#define CLSIC_FLL2_LOCK_STS2				0x00000004
#define CLSIC_FLL2_LOCK_STS2_MASK			0x00000004
#define CLSIC_FLL2_LOCK_STS2_SHIFT				 2
#define CLSIC_FLL2_LOCK_STS2_WIDTH				 1
#define CLSIC_FLL1_LOCK_STS2				0x00000001
#define CLSIC_FLL1_LOCK_STS2_MASK			0x00000001
#define CLSIC_FLL1_LOCK_STS2_SHIFT				 0
#define CLSIC_FLL1_LOCK_STS2_WIDTH				 1

/* (0x184a8) IRQ2_STS7 */
#define CLSIC_DSP2_MPU_ERR_STS2				0x20000000
#define CLSIC_DSP2_MPU_ERR_STS2_MASK			0x20000000
#define CLSIC_DSP2_MPU_ERR_STS2_SHIFT				29
#define CLSIC_DSP2_MPU_ERR_STS2_WIDTH				 1
#define CLSIC_DSP2_WDT_EXPIRE_STS2			0x10000000
#define CLSIC_DSP2_WDT_EXPIRE_STS2_MASK			0x10000000
#define CLSIC_DSP2_WDT_EXPIRE_STS2_SHIFT			28
#define CLSIC_DSP2_WDT_EXPIRE_STS2_WIDTH			 1
#define CLSIC_DSP2_IHB_ERR_STS2				0x08000000
#define CLSIC_DSP2_IHB_ERR_STS2_MASK			0x08000000
#define CLSIC_DSP2_IHB_ERR_STS2_SHIFT				27
#define CLSIC_DSP2_IHB_ERR_STS2_WIDTH				 1
#define CLSIC_DSP2_AHB_SYS_ERR_STS2			0x04000000
#define CLSIC_DSP2_AHB_SYS_ERR_STS2_MASK		0x04000000
#define CLSIC_DSP2_AHB_SYS_ERR_STS2_SHIFT			26
#define CLSIC_DSP2_AHB_SYS_ERR_STS2_WIDTH			 1
#define CLSIC_DSP2_AHB_PACK_ERR_STS2			0x02000000
#define CLSIC_DSP2_AHB_PACK_ERR_STS2_MASK		0x02000000
#define CLSIC_DSP2_AHB_PACK_ERR_STS2_SHIFT			25
#define CLSIC_DSP2_AHB_PACK_ERR_STS2_WIDTH			 1
#define CLSIC_DSP2_NMI_ERR_STS2				0x01000000
#define CLSIC_DSP2_NMI_ERR_STS2_MASK			0x01000000
#define CLSIC_DSP2_NMI_ERR_STS2_SHIFT				24
#define CLSIC_DSP2_NMI_ERR_STS2_WIDTH				 1
#define CLSIC_DSP1_MPU_ERR_STS2				0x00200000
#define CLSIC_DSP1_MPU_ERR_STS2_MASK			0x00200000
#define CLSIC_DSP1_MPU_ERR_STS2_SHIFT				21
#define CLSIC_DSP1_MPU_ERR_STS2_WIDTH				 1
#define CLSIC_DSP1_WDT_EXPIRE_STS2			0x00100000
#define CLSIC_DSP1_WDT_EXPIRE_STS2_MASK			0x00100000
#define CLSIC_DSP1_WDT_EXPIRE_STS2_SHIFT			20
#define CLSIC_DSP1_WDT_EXPIRE_STS2_WIDTH			 1
#define CLSIC_DSP1_IHB_ERR_STS2				0x00080000
#define CLSIC_DSP1_IHB_ERR_STS2_MASK			0x00080000
#define CLSIC_DSP1_IHB_ERR_STS2_SHIFT				19
#define CLSIC_DSP1_IHB_ERR_STS2_WIDTH				 1
#define CLSIC_DSP1_AHB_SYS_ERR_STS2			0x00040000
#define CLSIC_DSP1_AHB_SYS_ERR_STS2_MASK		0x00040000
#define CLSIC_DSP1_AHB_SYS_ERR_STS2_SHIFT			18
#define CLSIC_DSP1_AHB_SYS_ERR_STS2_WIDTH			 1
#define CLSIC_DSP1_AHB_PACK_ERR_STS2			0x00020000
#define CLSIC_DSP1_AHB_PACK_ERR_STS2_MASK		0x00020000
#define CLSIC_DSP1_AHB_PACK_ERR_STS2_SHIFT			17
#define CLSIC_DSP1_AHB_PACK_ERR_STS2_WIDTH			 1
#define CLSIC_DSP1_NMI_ERR_STS2				0x00010000
#define CLSIC_DSP1_NMI_ERR_STS2_MASK			0x00010000
#define CLSIC_DSP1_NMI_ERR_STS2_SHIFT				16
#define CLSIC_DSP1_NMI_ERR_STS2_WIDTH				 1
#define CLSIC_ARM_PLL_LOCK_STS2				0x00000100
#define CLSIC_ARM_PLL_LOCK_STS2_MASK			0x00000100
#define CLSIC_ARM_PLL_LOCK_STS2_SHIFT				 8
#define CLSIC_ARM_PLL_LOCK_STS2_WIDTH				 1
#define CLSIC_ARM_IRQ_PMU_N_STS2			0x00000004
#define CLSIC_ARM_IRQ_PMU_N_STS2_MASK			0x00000004
#define CLSIC_ARM_IRQ_PMU_N_STS2_SHIFT				 2
#define CLSIC_ARM_IRQ_PMU_N_STS2_WIDTH				 1
#define CLSIC_ARM_IRQ_AHB_ERR_STS2			0x00000002
#define CLSIC_ARM_IRQ_AHB_ERR_STS2_MASK			0x00000002
#define CLSIC_ARM_IRQ_AHB_ERR_STS2_SHIFT			 1
#define CLSIC_ARM_IRQ_AHB_ERR_STS2_WIDTH			 1
#define CLSIC_ARM_IRQ_EXTERR_N_STS2			0x00000001
#define CLSIC_ARM_IRQ_EXTERR_N_STS2_MASK		0x00000001
#define CLSIC_ARM_IRQ_EXTERR_N_STS2_SHIFT			 0
#define CLSIC_ARM_IRQ_EXTERR_N_STS2_WIDTH			 1

/* (0x184b0) IRQ2_STS9 */
#define CLSIC_MCU_HWERR_IRQ_OUT_STS2			0x80000000
#define CLSIC_MCU_HWERR_IRQ_OUT_STS2_MASK		0x80000000
#define CLSIC_MCU_HWERR_IRQ_OUT_STS2_SHIFT			31
#define CLSIC_MCU_HWERR_IRQ_OUT_STS2_WIDTH			 1
#define CLSIC_DSP2_IRQ3_STS2				0x00000080
#define CLSIC_DSP2_IRQ3_STS2_MASK			0x00000080
#define CLSIC_DSP2_IRQ3_STS2_SHIFT				 7
#define CLSIC_DSP2_IRQ3_STS2_WIDTH				 1
#define CLSIC_DSP2_IRQ2_STS2				0x00000040
#define CLSIC_DSP2_IRQ2_STS2_MASK			0x00000040
#define CLSIC_DSP2_IRQ2_STS2_SHIFT				 6
#define CLSIC_DSP2_IRQ2_STS2_WIDTH				 1
#define CLSIC_DSP2_IRQ1_STS2				0x00000020
#define CLSIC_DSP2_IRQ1_STS2_MASK			0x00000020
#define CLSIC_DSP2_IRQ1_STS2_SHIFT				 5
#define CLSIC_DSP2_IRQ1_STS2_WIDTH				 1
#define CLSIC_DSP2_IRQ0_STS2				0x00000010
#define CLSIC_DSP2_IRQ0_STS2_MASK			0x00000010
#define CLSIC_DSP2_IRQ0_STS2_SHIFT				 4
#define CLSIC_DSP2_IRQ0_STS2_WIDTH				 1
#define CLSIC_DSP1_IRQ3_STS2				0x00000008
#define CLSIC_DSP1_IRQ3_STS2_MASK			0x00000008
#define CLSIC_DSP1_IRQ3_STS2_SHIFT				 3
#define CLSIC_DSP1_IRQ3_STS2_WIDTH				 1
#define CLSIC_DSP1_IRQ2_STS2				0x00000004
#define CLSIC_DSP1_IRQ2_STS2_MASK			0x00000004
#define CLSIC_DSP1_IRQ2_STS2_SHIFT				 2
#define CLSIC_DSP1_IRQ2_STS2_WIDTH				 1
#define CLSIC_DSP1_IRQ1_STS2				0x00000002
#define CLSIC_DSP1_IRQ1_STS2_MASK			0x00000002
#define CLSIC_DSP1_IRQ1_STS2_SHIFT				 1
#define CLSIC_DSP1_IRQ1_STS2_WIDTH				 1
#define CLSIC_DSP1_IRQ0_STS2				0x00000001
#define CLSIC_DSP1_IRQ0_STS2_MASK			0x00000001
#define CLSIC_DSP1_IRQ0_STS2_SHIFT				 0
#define CLSIC_DSP1_IRQ0_STS2_WIDTH				 1

/* (0x184b4) IRQ2_STS10 */
#define CLSIC_ASRC2_IN2_LOCK_STS2			0x00400000
#define CLSIC_ASRC2_IN2_LOCK_STS2_MASK			0x00400000
#define CLSIC_ASRC2_IN2_LOCK_STS2_SHIFT				22
#define CLSIC_ASRC2_IN2_LOCK_STS2_WIDTH				 1
#define CLSIC_ASRC2_IN1_LOCK_STS2			0x00100000
#define CLSIC_ASRC2_IN1_LOCK_STS2_MASK			0x00100000
#define CLSIC_ASRC2_IN1_LOCK_STS2_SHIFT				20
#define CLSIC_ASRC2_IN1_LOCK_STS2_WIDTH				 1
#define CLSIC_ASRC1_IN2_LOCK_STS2			0x00040000
#define CLSIC_ASRC1_IN2_LOCK_STS2_MASK			0x00040000
#define CLSIC_ASRC1_IN2_LOCK_STS2_SHIFT				18
#define CLSIC_ASRC1_IN2_LOCK_STS2_WIDTH				 1
#define CLSIC_ASRC1_IN1_LOCK_STS2			0x00010000
#define CLSIC_ASRC1_IN1_LOCK_STS2_MASK			0x00010000
#define CLSIC_ASRC1_IN1_LOCK_STS2_SHIFT				16
#define CLSIC_ASRC1_IN1_LOCK_STS2_WIDTH				 1
#define CLSIC_DSP1_REQ_POWER_UP_STS2			0x00000001
#define CLSIC_DSP1_REQ_POWER_UP_STS2_MASK		0x00000001
#define CLSIC_DSP1_REQ_POWER_UP_STS2_SHIFT			 0
#define CLSIC_DSP1_REQ_POWER_UP_STS2_WIDTH			 1

/* (0x184b8) IRQ2_STS11 */
#define CLSIC_GPIO8_STS2				0x40000000
#define CLSIC_GPIO8_STS2_MASK				0x40000000
#define CLSIC_GPIO8_STS2_SHIFT					30
#define CLSIC_GPIO8_STS2_WIDTH					 1
#define CLSIC_GPIO7_STS2				0x10000000
#define CLSIC_GPIO7_STS2_MASK				0x10000000
#define CLSIC_GPIO7_STS2_SHIFT					28
#define CLSIC_GPIO7_STS2_WIDTH					 1
#define CLSIC_GPIO6_STS2				0x04000000
#define CLSIC_GPIO6_STS2_MASK				0x04000000
#define CLSIC_GPIO6_STS2_SHIFT					26
#define CLSIC_GPIO6_STS2_WIDTH					 1
#define CLSIC_GPIO5_STS2				0x01000000
#define CLSIC_GPIO5_STS2_MASK				0x01000000
#define CLSIC_GPIO5_STS2_SHIFT					24
#define CLSIC_GPIO5_STS2_WIDTH					 1
#define CLSIC_GPIO4_STS2				0x00400000
#define CLSIC_GPIO4_STS2_MASK				0x00400000
#define CLSIC_GPIO4_STS2_SHIFT					22
#define CLSIC_GPIO4_STS2_WIDTH					 1
#define CLSIC_GPIO3_STS2				0x00100000
#define CLSIC_GPIO3_STS2_MASK				0x00100000
#define CLSIC_GPIO3_STS2_SHIFT					20
#define CLSIC_GPIO3_STS2_WIDTH					 1
#define CLSIC_GPIO2_STS2				0x00040000
#define CLSIC_GPIO2_STS2_MASK				0x00040000
#define CLSIC_GPIO2_STS2_SHIFT					18
#define CLSIC_GPIO2_STS2_WIDTH					 1
#define CLSIC_GPIO1_STS2				0x00010000
#define CLSIC_GPIO1_STS2_MASK				0x00010000
#define CLSIC_GPIO1_STS2_SHIFT					16
#define CLSIC_GPIO1_STS2_WIDTH					 1
#define CLSIC_ARM_IRQ_TRNG_STS2				0x00000002
#define CLSIC_ARM_IRQ_TRNG_STS2_MASK			0x00000002
#define CLSIC_ARM_IRQ_TRNG_STS2_SHIFT				 1
#define CLSIC_ARM_IRQ_TRNG_STS2_WIDTH				 1
#define CLSIC_ARM_IRQ_DCC_COMM_N_STS2			0x00000001
#define CLSIC_ARM_IRQ_DCC_COMM_N_STS2_MASK		0x00000001
#define CLSIC_ARM_IRQ_DCC_COMM_N_STS2_SHIFT			 0
#define CLSIC_ARM_IRQ_DCC_COMM_N_STS2_WIDTH			 1

/* (0x184bc) IRQ2_STS12 */
#define CLSIC_EVENT2_WMARK_STS2				0x08000000
#define CLSIC_EVENT2_WMARK_STS2_MASK			0x08000000
#define CLSIC_EVENT2_WMARK_STS2_SHIFT				27
#define CLSIC_EVENT2_WMARK_STS2_WIDTH				 1
#define CLSIC_EVENT1_WMARK_STS2				0x04000000
#define CLSIC_EVENT1_WMARK_STS2_MASK			0x04000000
#define CLSIC_EVENT1_WMARK_STS2_SHIFT				26
#define CLSIC_EVENT1_WMARK_STS2_WIDTH				 1
#define CLSIC_EVENT2_NOT_EMPTY_STS2			0x00400000
#define CLSIC_EVENT2_NOT_EMPTY_STS2_MASK		0x00400000
#define CLSIC_EVENT2_NOT_EMPTY_STS2_SHIFT			22
#define CLSIC_EVENT2_NOT_EMPTY_STS2_WIDTH			 1
#define CLSIC_EVENT1_NOT_EMPTY_STS2			0x00200000
#define CLSIC_EVENT1_NOT_EMPTY_STS2_MASK		0x00200000
#define CLSIC_EVENT1_NOT_EMPTY_STS2_SHIFT			21
#define CLSIC_EVENT1_NOT_EMPTY_STS2_WIDTH			 1
#define CLSIC_EVENT2_FULL_STS2				0x00020000
#define CLSIC_EVENT2_FULL_STS2_MASK			0x00020000
#define CLSIC_EVENT2_FULL_STS2_SHIFT				17
#define CLSIC_EVENT2_FULL_STS2_WIDTH				 1
#define CLSIC_EVENT1_FULL_STS2				0x00010000
#define CLSIC_EVENT1_FULL_STS2_MASK			0x00010000
#define CLSIC_EVENT1_FULL_STS2_SHIFT				16
#define CLSIC_EVENT1_FULL_STS2_WIDTH				 1

/* (0x184c0) IRQ2_STS13 */
#define CLSIC_DSP2_TRB_STACK_ERR_STS2			0x00000800
#define CLSIC_DSP2_TRB_STACK_ERR_STS2_MASK		0x00000800
#define CLSIC_DSP2_TRB_STACK_ERR_STS2_SHIFT			11
#define CLSIC_DSP2_TRB_STACK_ERR_STS2_WIDTH			 1
#define CLSIC_DSP2_MIPS_PROF1_DONE_STS2			0x00000200
#define CLSIC_DSP2_MIPS_PROF1_DONE_STS2_MASK		0x00000200
#define CLSIC_DSP2_MIPS_PROF1_DONE_STS2_SHIFT			 9
#define CLSIC_DSP2_MIPS_PROF1_DONE_STS2_WIDTH			 1
#define CLSIC_DSP2_MIPS_PROF0_DONE_STS2			0x00000100
#define CLSIC_DSP2_MIPS_PROF0_DONE_STS2_MASK		0x00000100
#define CLSIC_DSP2_MIPS_PROF0_DONE_STS2_SHIFT			 8
#define CLSIC_DSP2_MIPS_PROF0_DONE_STS2_WIDTH			 1
#define CLSIC_DSP1_TRB_STACK_ERR_STS2			0x00000008
#define CLSIC_DSP1_TRB_STACK_ERR_STS2_MASK		0x00000008
#define CLSIC_DSP1_TRB_STACK_ERR_STS2_SHIFT			 3
#define CLSIC_DSP1_TRB_STACK_ERR_STS2_WIDTH			 1
#define CLSIC_DSP1_MIPS_PROF1_DONE_STS2			0x00000002
#define CLSIC_DSP1_MIPS_PROF1_DONE_STS2_MASK		0x00000002
#define CLSIC_DSP1_MIPS_PROF1_DONE_STS2_SHIFT			 1
#define CLSIC_DSP1_MIPS_PROF1_DONE_STS2_WIDTH			 1
#define CLSIC_DSP1_MIPS_PROF0_DONE_STS2			0x00000001
#define CLSIC_DSP1_MIPS_PROF0_DONE_STS2_MASK		0x00000001
#define CLSIC_DSP1_MIPS_PROF0_DONE_STS2_SHIFT			 0
#define CLSIC_DSP1_MIPS_PROF0_DONE_STS2_WIDTH			 1

/* (0x184c4) IRQ2_STS14 */
#define CLSIC_UART1_INTR_STS2				0x08000000
#define CLSIC_UART1_INTR_STS2_MASK			0x08000000
#define CLSIC_UART1_INTR_STS2_SHIFT				27
#define CLSIC_UART1_INTR_STS2_WIDTH				 1
#define CLSIC_UART1_EINTR_STS2				0x04000000
#define CLSIC_UART1_EINTR_STS2_MASK			0x04000000
#define CLSIC_UART1_EINTR_STS2_SHIFT				26
#define CLSIC_UART1_EINTR_STS2_WIDTH				 1
#define CLSIC_UART1_TX_INTR_STS2			0x02000000
#define CLSIC_UART1_TX_INTR_STS2_MASK			0x02000000
#define CLSIC_UART1_TX_INTR_STS2_SHIFT				25
#define CLSIC_UART1_TX_INTR_STS2_WIDTH				 1
#define CLSIC_UART1_RX_INTR_STS2			0x01000000
#define CLSIC_UART1_RX_INTR_STS2_MASK			0x01000000
#define CLSIC_UART1_RX_INTR_STS2_SHIFT				24
#define CLSIC_UART1_RX_INTR_STS2_WIDTH				 1

/* (0x184c8) IRQ2_STS15 */
#define CLSIC_CIF1_IRQ_AHB_BRIDGE_STS2			0x04000000
#define CLSIC_CIF1_IRQ_AHB_BRIDGE_STS2_MASK		0x04000000
#define CLSIC_CIF1_IRQ_AHB_BRIDGE_STS2_SHIFT			26
#define CLSIC_CIF1_IRQ_AHB_BRIDGE_STS2_WIDTH			 1
#define CLSIC_SPI2_STALLING_STS2			0x00000800
#define CLSIC_SPI2_STALLING_STS2_MASK			0x00000800
#define CLSIC_SPI2_STALLING_STS2_SHIFT				11
#define CLSIC_SPI2_STALLING_STS2_WIDTH				 1
#define CLSIC_SPI2_BLOCK_STS2				0x00000400
#define CLSIC_SPI2_BLOCK_STS2_MASK			0x00000400
#define CLSIC_SPI2_BLOCK_STS2_SHIFT				10
#define CLSIC_SPI2_BLOCK_STS2_WIDTH				 1
#define CLSIC_SPI2_OVERCLOCKED_STS2			0x00000200
#define CLSIC_SPI2_OVERCLOCKED_STS2_MASK		0x00000200
#define CLSIC_SPI2_OVERCLOCKED_STS2_SHIFT			 9
#define CLSIC_SPI2_OVERCLOCKED_STS2_WIDTH			 1
#define CLSIC_SPI2_DONE_STS2				0x00000100
#define CLSIC_SPI2_DONE_STS2_MASK			0x00000100
#define CLSIC_SPI2_DONE_STS2_SHIFT				 8
#define CLSIC_SPI2_DONE_STS2_WIDTH				 1

/* (0x184d0) IRQ2_STS17 */
#define CLSIC_ARM_IRQ_CNTHP_N_STS2			0x00000008
#define CLSIC_ARM_IRQ_CNTHP_N_STS2_MASK			0x00000008
#define CLSIC_ARM_IRQ_CNTHP_N_STS2_SHIFT			 3
#define CLSIC_ARM_IRQ_CNTHP_N_STS2_WIDTH			 1
#define CLSIC_ARM_IRQ_CNTV_N_STS2			0x00000004
#define CLSIC_ARM_IRQ_CNTV_N_STS2_MASK			0x00000004
#define CLSIC_ARM_IRQ_CNTV_N_STS2_SHIFT				 2
#define CLSIC_ARM_IRQ_CNTV_N_STS2_WIDTH				 1
#define CLSIC_ARM_IRQ_CNTPNS_N_STS2			0x00000002
#define CLSIC_ARM_IRQ_CNTPNS_N_STS2_MASK		0x00000002
#define CLSIC_ARM_IRQ_CNTPNS_N_STS2_SHIFT			 1
#define CLSIC_ARM_IRQ_CNTPNS_N_STS2_WIDTH			 1
#define CLSIC_ARM_IRQ_CNTPS_N_STS2			0x00000001
#define CLSIC_ARM_IRQ_CNTPS_N_STS2_MASK			0x00000001
#define CLSIC_ARM_IRQ_CNTPS_N_STS2_SHIFT			 0
#define CLSIC_ARM_IRQ_CNTPS_N_STS2_WIDTH			 1

/* (0x109008) SLIMBUS_RX9_START_ADDR */
#define CLSIC_SLIMRX9_START_ADDR_MASK			0x1fffffff
#define CLSIC_SLIMRX9_START_ADDR_SHIFT				 0
#define CLSIC_SLIMRX9_START_ADDR_WIDTH				29

/* (0x10900c) SLIMBUS_RX9_PORTS */
#define CLSIC_SLIMRX9_PORT_ADDR_MASK			0x000000ff
#define CLSIC_SLIMRX9_PORT_ADDR_SHIFT				 0
#define CLSIC_SLIMRX9_PORT_ADDR_WIDTH				 8

/* (0x109010) SLIMBUS_RX9_PORT_STATUS */
#define CLSIC_SLIMRX9_ADDR_MASK				0x1fffffff
#define CLSIC_SLIMRX9_ADDR_SHIFT				 0
#define CLSIC_SLIMRX9_ADDR_WIDTH				29

/* (0x109014) SLIMBUS_RX10_START_ADDR */
#define CLSIC_SLIMRX10_START_ADDR_MASK			0x1fffffff
#define CLSIC_SLIMRX10_START_ADDR_SHIFT				 0
#define CLSIC_SLIMRX10_START_ADDR_WIDTH				29

/* (0x109018) SLIMBUS_RX10_PORTS */
#define CLSIC_SLIMRX10_PORT_ADDR_MASK			0x000000ff
#define CLSIC_SLIMRX10_PORT_ADDR_SHIFT				 0
#define CLSIC_SLIMRX10_PORT_ADDR_WIDTH				 8

/* (0x109020) SLIMBUS_RX11_START_ADDR */
#define CLSIC_SLIMRX11_START_ADDR_MASK			0x1fffffff
#define CLSIC_SLIMRX11_START_ADDR_SHIFT				 0
#define CLSIC_SLIMRX11_START_ADDR_WIDTH				29

/* (0x109024) SLIMBUS_RX11_PORTS */
#define CLSIC_SLIMRX11_PORT_ADDR_MASK			0x000000ff
#define CLSIC_SLIMRX11_PORT_ADDR_SHIFT				 0
#define CLSIC_SLIMRX11_PORT_ADDR_WIDTH				 8

/* (0x109028) SLIMBUS_RX11_PORT_STATUS */
#define CLSIC_SLIMRX11_ADDR_MASK			0x1fffffff
#define CLSIC_SLIMRX11_ADDR_SHIFT				 0
#define CLSIC_SLIMRX11_ADDR_WIDTH				29

/* (0x10902c) SLIMBUS_TX9_START_ADDR */
#define CLSIC_SLIMTX9_START_ADDR_MASK			0x1fffffff
#define CLSIC_SLIMTX9_START_ADDR_SHIFT				 0
#define CLSIC_SLIMTX9_START_ADDR_WIDTH				29

/* (0x109030) SLIMBUS_TX9_PORTS */
#define CLSIC_SLIMTX9_PORT_ADDR_MASK			0x000000ff
#define CLSIC_SLIMTX9_PORT_ADDR_SHIFT				 0
#define CLSIC_SLIMTX9_PORT_ADDR_WIDTH				 8

/* (0x109034) SLIMBUS_TX9_PORT_STATUS */
#define CLSIC_SLIMTX9_ADDR_MASK				0x1fffffff
#define CLSIC_SLIMTX9_ADDR_SHIFT				 0
#define CLSIC_SLIMTX9_ADDR_WIDTH				29

/* (0x109038) SLIMBUS_TX10_START_ADDR */
#define CLSIC_SLIMTX10_START_ADDR_MASK			0x1fffffff
#define CLSIC_SLIMTX10_START_ADDR_SHIFT				 0
#define CLSIC_SLIMTX10_START_ADDR_WIDTH				29

/* (0x10903c) SLIMBUS_TX10_PORTS */
#define CLSIC_SLIMTX10_PORT_ADDR_MASK			0x000000ff
#define CLSIC_SLIMTX10_PORT_ADDR_SHIFT				 0
#define CLSIC_SLIMTX10_PORT_ADDR_WIDTH				 8

/* (0x109040) SLIMBUS_TX10_PORT_STATUS */
#define CLSIC_SLIMTX10_ADDR_MASK			0x1fffffff
#define CLSIC_SLIMTX10_ADDR_SHIFT				 0
#define CLSIC_SLIMTX10_ADDR_WIDTH				29

/* (0x109044) SLIMBUS_TX11_START_ADDR */
#define CLSIC_SLIMTX11_START_ADDR_MASK			0x1fffffff
#define CLSIC_SLIMTX11_START_ADDR_SHIFT				 0
#define CLSIC_SLIMTX11_START_ADDR_WIDTH				29

/* (0x109048) SLIMBUS_TX11_PORTS */
#define CLSIC_SLIMTX11_PORT_ADDR_MASK			0x000000ff
#define CLSIC_SLIMTX11_PORT_ADDR_SHIFT				 0
#define CLSIC_SLIMTX11_PORT_ADDR_WIDTH				 8

/* (0x10904c) SLIMBUS_TX11_PORT_STATUS */
#define CLSIC_SLIMTX11_ADDR_MASK			0x1fffffff
#define CLSIC_SLIMTX11_ADDR_SHIFT				 0
#define CLSIC_SLIMTX11_ADDR_WIDTH				29

#endif
