5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd generate4.vcd -o generate4.cdd -v generate4.v
3 0 main main generate4.v 1 25
2 1 20 e0011 1 0 20004 0 0 1 1 0
2 2 20 1000a 0 1 400 0 0 U[3].bar.x
2 3 20 10011 1 37 1006 1 2
2 4 21 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 21 20003 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 6 21 10003 2 2c 2000a 4 5 32 0 aa aa aa aa aa aa aa aa
2 7 22 e0011 1 0 20008 0 0 1 1 1
2 8 22 1000a 0 1 400 0 0 U[3].bar.x
2 9 22 10011 1 37 a 7 8
4 9 0 0
4 6 9 0
4 3 6 6
3 1 main.U[0] main.U[0] generate4.v 7 9
1 i 0 0 80007 32 0 0 0 0 0 0 0 0 0
3 0 foo main.U[0].bar generate4.v 29 33
1 x 0 31 30004 1 16 2
3 1 main.U[1] main.U[1] generate4.v 7 9
1 i 0 0 80007 32 0 101 0 0 0 0 0 0 0
3 0 foo main.U[1].bar generate4.v 29 33
1 x 0 31 30004 1 16 2
3 1 main.U[2] main.U[2] generate4.v 7 9
1 i 0 0 80007 32 0 1304 0 0 0 0 0 0 0
3 0 foo main.U[2].bar generate4.v 29 33
1 x 0 31 30004 1 16 2
3 1 main.U[3] main.U[3] generate4.v 7 9
1 i 0 0 80007 32 0 1305 0 0 0 0 0 0 0
3 0 foo main.U[3].bar generate4.v 29 33
1 x 0 31 30004 1 16 102
